
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ea78  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c78  0801ec18  0801ec18  0001fc18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020890  08020890  00024e10  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08020890  08020890  00021890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020898  08020898  00024e10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08020898  08020898  00021898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080208a8  080208a8  000218a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e10  20000000  080208ac  00022000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e8d4  20002e10  080236bc  00024e10  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200116e4  080236bc  000256e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024e10  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002475b  00000000  00000000  00024e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052af  00000000  00000000  0004959b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  0004e850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001507  00000000  00000000  00050378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd97  00000000  00000000  0005187f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002800b  00000000  00000000  00071616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad73c  00000000  00000000  00099621  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  00146d5d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008504  00000000  00000000  00146dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0014f2cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e10 	.word	0x20002e10
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801ec00 	.word	0x0801ec00

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e14 	.word	0x20002e14
 80001dc:	0801ec00 	.word	0x0801ec00

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cd6:	f000 b9d3 	b.w	8001080 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f84d 	bl	8000d88 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f840 	bl	8000d88 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f82f 	bl	8000d88 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f821 	bl	8000d88 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d6c:	f000 b988 	b.w	8001080 <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f806 	bl	8000d88 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__udivmoddi4>:
 8000d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d8c:	9d08      	ldr	r5, [sp, #32]
 8000d8e:	468e      	mov	lr, r1
 8000d90:	4604      	mov	r4, r0
 8000d92:	4688      	mov	r8, r1
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d14a      	bne.n	8000e2e <__udivmoddi4+0xa6>
 8000d98:	428a      	cmp	r2, r1
 8000d9a:	4617      	mov	r7, r2
 8000d9c:	d962      	bls.n	8000e64 <__udivmoddi4+0xdc>
 8000d9e:	fab2 f682 	clz	r6, r2
 8000da2:	b14e      	cbz	r6, 8000db8 <__udivmoddi4+0x30>
 8000da4:	f1c6 0320 	rsb	r3, r6, #32
 8000da8:	fa01 f806 	lsl.w	r8, r1, r6
 8000dac:	fa20 f303 	lsr.w	r3, r0, r3
 8000db0:	40b7      	lsls	r7, r6
 8000db2:	ea43 0808 	orr.w	r8, r3, r8
 8000db6:	40b4      	lsls	r4, r6
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	fa1f fc87 	uxth.w	ip, r7
 8000dc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dc4:	0c23      	lsrs	r3, r4, #16
 8000dc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dce:	fb01 f20c 	mul.w	r2, r1, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d909      	bls.n	8000dea <__udivmoddi4+0x62>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ddc:	f080 80ea 	bcs.w	8000fb4 <__udivmoddi4+0x22c>
 8000de0:	429a      	cmp	r2, r3
 8000de2:	f240 80e7 	bls.w	8000fb4 <__udivmoddi4+0x22c>
 8000de6:	3902      	subs	r1, #2
 8000de8:	443b      	add	r3, r7
 8000dea:	1a9a      	subs	r2, r3, r2
 8000dec:	b2a3      	uxth	r3, r4
 8000dee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000df2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000df6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dfe:	459c      	cmp	ip, r3
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0x8e>
 8000e02:	18fb      	adds	r3, r7, r3
 8000e04:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000e08:	f080 80d6 	bcs.w	8000fb8 <__udivmoddi4+0x230>
 8000e0c:	459c      	cmp	ip, r3
 8000e0e:	f240 80d3 	bls.w	8000fb8 <__udivmoddi4+0x230>
 8000e12:	443b      	add	r3, r7
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e1a:	eba3 030c 	sub.w	r3, r3, ip
 8000e1e:	2100      	movs	r1, #0
 8000e20:	b11d      	cbz	r5, 8000e2a <__udivmoddi4+0xa2>
 8000e22:	40f3      	lsrs	r3, r6
 8000e24:	2200      	movs	r2, #0
 8000e26:	e9c5 3200 	strd	r3, r2, [r5]
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d905      	bls.n	8000e3e <__udivmoddi4+0xb6>
 8000e32:	b10d      	cbz	r5, 8000e38 <__udivmoddi4+0xb0>
 8000e34:	e9c5 0100 	strd	r0, r1, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	4608      	mov	r0, r1
 8000e3c:	e7f5      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e3e:	fab3 f183 	clz	r1, r3
 8000e42:	2900      	cmp	r1, #0
 8000e44:	d146      	bne.n	8000ed4 <__udivmoddi4+0x14c>
 8000e46:	4573      	cmp	r3, lr
 8000e48:	d302      	bcc.n	8000e50 <__udivmoddi4+0xc8>
 8000e4a:	4282      	cmp	r2, r0
 8000e4c:	f200 8105 	bhi.w	800105a <__udivmoddi4+0x2d2>
 8000e50:	1a84      	subs	r4, r0, r2
 8000e52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e56:	2001      	movs	r0, #1
 8000e58:	4690      	mov	r8, r2
 8000e5a:	2d00      	cmp	r5, #0
 8000e5c:	d0e5      	beq.n	8000e2a <__udivmoddi4+0xa2>
 8000e5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e62:	e7e2      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f000 8090 	beq.w	8000f8a <__udivmoddi4+0x202>
 8000e6a:	fab2 f682 	clz	r6, r2
 8000e6e:	2e00      	cmp	r6, #0
 8000e70:	f040 80a4 	bne.w	8000fbc <__udivmoddi4+0x234>
 8000e74:	1a8a      	subs	r2, r1, r2
 8000e76:	0c03      	lsrs	r3, r0, #16
 8000e78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e7c:	b280      	uxth	r0, r0
 8000e7e:	b2bc      	uxth	r4, r7
 8000e80:	2101      	movs	r1, #1
 8000e82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x11e>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e9c:	d202      	bcs.n	8000ea4 <__udivmoddi4+0x11c>
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	f200 80e0 	bhi.w	8001064 <__udivmoddi4+0x2dc>
 8000ea4:	46c4      	mov	ip, r8
 8000ea6:	1a9b      	subs	r3, r3, r2
 8000ea8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000eb0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000eb4:	fb02 f404 	mul.w	r4, r2, r4
 8000eb8:	429c      	cmp	r4, r3
 8000eba:	d907      	bls.n	8000ecc <__udivmoddi4+0x144>
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ec2:	d202      	bcs.n	8000eca <__udivmoddi4+0x142>
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	f200 80ca 	bhi.w	800105e <__udivmoddi4+0x2d6>
 8000eca:	4602      	mov	r2, r0
 8000ecc:	1b1b      	subs	r3, r3, r4
 8000ece:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ed2:	e7a5      	b.n	8000e20 <__udivmoddi4+0x98>
 8000ed4:	f1c1 0620 	rsb	r6, r1, #32
 8000ed8:	408b      	lsls	r3, r1
 8000eda:	fa22 f706 	lsr.w	r7, r2, r6
 8000ede:	431f      	orrs	r7, r3
 8000ee0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ee4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ee8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ef0:	4323      	orrs	r3, r4
 8000ef2:	fa00 f801 	lsl.w	r8, r0, r1
 8000ef6:	fa1f fc87 	uxth.w	ip, r7
 8000efa:	fbbe f0f9 	udiv	r0, lr, r9
 8000efe:	0c1c      	lsrs	r4, r3, #16
 8000f00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f0c:	45a6      	cmp	lr, r4
 8000f0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000f12:	d909      	bls.n	8000f28 <__udivmoddi4+0x1a0>
 8000f14:	193c      	adds	r4, r7, r4
 8000f16:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000f1a:	f080 809c 	bcs.w	8001056 <__udivmoddi4+0x2ce>
 8000f1e:	45a6      	cmp	lr, r4
 8000f20:	f240 8099 	bls.w	8001056 <__udivmoddi4+0x2ce>
 8000f24:	3802      	subs	r0, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	eba4 040e 	sub.w	r4, r4, lr
 8000f2c:	fa1f fe83 	uxth.w	lr, r3
 8000f30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f34:	fb09 4413 	mls	r4, r9, r3, r4
 8000f38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f40:	45a4      	cmp	ip, r4
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1ce>
 8000f44:	193c      	adds	r4, r7, r4
 8000f46:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f4a:	f080 8082 	bcs.w	8001052 <__udivmoddi4+0x2ca>
 8000f4e:	45a4      	cmp	ip, r4
 8000f50:	d97f      	bls.n	8001052 <__udivmoddi4+0x2ca>
 8000f52:	3b02      	subs	r3, #2
 8000f54:	443c      	add	r4, r7
 8000f56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f5a:	eba4 040c 	sub.w	r4, r4, ip
 8000f5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f62:	4564      	cmp	r4, ip
 8000f64:	4673      	mov	r3, lr
 8000f66:	46e1      	mov	r9, ip
 8000f68:	d362      	bcc.n	8001030 <__udivmoddi4+0x2a8>
 8000f6a:	d05f      	beq.n	800102c <__udivmoddi4+0x2a4>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x1fe>
 8000f6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f72:	eb64 0409 	sbc.w	r4, r4, r9
 8000f76:	fa04 f606 	lsl.w	r6, r4, r6
 8000f7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f7e:	431e      	orrs	r6, r3
 8000f80:	40cc      	lsrs	r4, r1
 8000f82:	e9c5 6400 	strd	r6, r4, [r5]
 8000f86:	2100      	movs	r1, #0
 8000f88:	e74f      	b.n	8000e2a <__udivmoddi4+0xa2>
 8000f8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f8e:	0c01      	lsrs	r1, r0, #16
 8000f90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f94:	b280      	uxth	r0, r0
 8000f96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	463c      	mov	r4, r7
 8000fa0:	46b8      	mov	r8, r7
 8000fa2:	46be      	mov	lr, r7
 8000fa4:	2620      	movs	r6, #32
 8000fa6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000faa:	eba2 0208 	sub.w	r2, r2, r8
 8000fae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fb2:	e766      	b.n	8000e82 <__udivmoddi4+0xfa>
 8000fb4:	4601      	mov	r1, r0
 8000fb6:	e718      	b.n	8000dea <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e72c      	b.n	8000e16 <__udivmoddi4+0x8e>
 8000fbc:	f1c6 0220 	rsb	r2, r6, #32
 8000fc0:	fa2e f302 	lsr.w	r3, lr, r2
 8000fc4:	40b7      	lsls	r7, r6
 8000fc6:	40b1      	lsls	r1, r6
 8000fc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fd6:	b2bc      	uxth	r4, r7
 8000fd8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fdc:	0c11      	lsrs	r1, r2, #16
 8000fde:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe2:	fb08 f904 	mul.w	r9, r8, r4
 8000fe6:	40b0      	lsls	r0, r6
 8000fe8:	4589      	cmp	r9, r1
 8000fea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fee:	b280      	uxth	r0, r0
 8000ff0:	d93e      	bls.n	8001070 <__udivmoddi4+0x2e8>
 8000ff2:	1879      	adds	r1, r7, r1
 8000ff4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ff8:	d201      	bcs.n	8000ffe <__udivmoddi4+0x276>
 8000ffa:	4589      	cmp	r9, r1
 8000ffc:	d81f      	bhi.n	800103e <__udivmoddi4+0x2b6>
 8000ffe:	eba1 0109 	sub.w	r1, r1, r9
 8001002:	fbb1 f9fe 	udiv	r9, r1, lr
 8001006:	fb09 f804 	mul.w	r8, r9, r4
 800100a:	fb0e 1119 	mls	r1, lr, r9, r1
 800100e:	b292      	uxth	r2, r2
 8001010:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001014:	4542      	cmp	r2, r8
 8001016:	d229      	bcs.n	800106c <__udivmoddi4+0x2e4>
 8001018:	18ba      	adds	r2, r7, r2
 800101a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800101e:	d2c4      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001020:	4542      	cmp	r2, r8
 8001022:	d2c2      	bcs.n	8000faa <__udivmoddi4+0x222>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443a      	add	r2, r7
 800102a:	e7be      	b.n	8000faa <__udivmoddi4+0x222>
 800102c:	45f0      	cmp	r8, lr
 800102e:	d29d      	bcs.n	8000f6c <__udivmoddi4+0x1e4>
 8001030:	ebbe 0302 	subs.w	r3, lr, r2
 8001034:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001038:	3801      	subs	r0, #1
 800103a:	46e1      	mov	r9, ip
 800103c:	e796      	b.n	8000f6c <__udivmoddi4+0x1e4>
 800103e:	eba7 0909 	sub.w	r9, r7, r9
 8001042:	4449      	add	r1, r9
 8001044:	f1a8 0c02 	sub.w	ip, r8, #2
 8001048:	fbb1 f9fe 	udiv	r9, r1, lr
 800104c:	fb09 f804 	mul.w	r8, r9, r4
 8001050:	e7db      	b.n	800100a <__udivmoddi4+0x282>
 8001052:	4673      	mov	r3, lr
 8001054:	e77f      	b.n	8000f56 <__udivmoddi4+0x1ce>
 8001056:	4650      	mov	r0, sl
 8001058:	e766      	b.n	8000f28 <__udivmoddi4+0x1a0>
 800105a:	4608      	mov	r0, r1
 800105c:	e6fd      	b.n	8000e5a <__udivmoddi4+0xd2>
 800105e:	443b      	add	r3, r7
 8001060:	3a02      	subs	r2, #2
 8001062:	e733      	b.n	8000ecc <__udivmoddi4+0x144>
 8001064:	f1ac 0c02 	sub.w	ip, ip, #2
 8001068:	443b      	add	r3, r7
 800106a:	e71c      	b.n	8000ea6 <__udivmoddi4+0x11e>
 800106c:	4649      	mov	r1, r9
 800106e:	e79c      	b.n	8000faa <__udivmoddi4+0x222>
 8001070:	eba1 0109 	sub.w	r1, r1, r9
 8001074:	46c4      	mov	ip, r8
 8001076:	fbb1 f9fe 	udiv	r9, r1, lr
 800107a:	fb09 f804 	mul.w	r8, r9, r4
 800107e:	e7c4      	b.n	800100a <__udivmoddi4+0x282>

08001080 <__aeabi_idiv0>:
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	@ 0x28
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001090:	f008 f8a0 	bl	80091d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001094:	4b5a      	ldr	r3, [pc, #360]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d101      	bne.n	80010a0 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800109c:	f000 f986 	bl	80013ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010a0:	4b58      	ldr	r3, [pc, #352]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	f040 8090 	bne.w	80011ce <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d01e      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80010b4:	2208      	movs	r2, #8
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f023 0307 	bic.w	r3, r3, #7
 80010cc:	3308      	adds	r3, #8
 80010ce:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00b      	beq.n	80010f2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80010da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010de:	f383 8811 	msr	BASEPRI, r3
 80010e2:	f3bf 8f6f 	isb	sy
 80010e6:	f3bf 8f4f 	dsb	sy
 80010ea:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ec:	bf00      	nop
 80010ee:	bf00      	nop
 80010f0:	e7fd      	b.n	80010ee <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
 80010f8:	4b43      	ldr	r3, [pc, #268]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d865      	bhi.n	80011ce <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001102:	4b42      	ldr	r3, [pc, #264]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001104:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8001106:	4b41      	ldr	r3, [pc, #260]	@ (800120c <pvPortMallocMicroROS+0x188>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800110c:	e004      	b.n	8001118 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 800110e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001110:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	429a      	cmp	r2, r3
 8001120:	d903      	bls.n	800112a <pvPortMallocMicroROS+0xa6>
 8001122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f1      	bne.n	800110e <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800112a:	4b35      	ldr	r3, [pc, #212]	@ (8001200 <pvPortMallocMicroROS+0x17c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001130:	429a      	cmp	r2, r3
 8001132:	d04c      	beq.n	80011ce <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001134:	6a3b      	ldr	r3, [r7, #32]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2208      	movs	r2, #8
 800113a:	4413      	add	r3, r2
 800113c:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800113e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	6a3b      	ldr	r3, [r7, #32]
 8001144:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001148:	685a      	ldr	r2, [r3, #4]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	1ad2      	subs	r2, r2, r3
 800114e:	2308      	movs	r3, #8
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	429a      	cmp	r2, r3
 8001154:	d920      	bls.n	8001198 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001156:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4413      	add	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f003 0307 	and.w	r3, r3, #7
 8001164:	2b00      	cmp	r3, #0
 8001166:	d00b      	beq.n	8001180 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800116c:	f383 8811 	msr	BASEPRI, r3
 8001170:	f3bf 8f6f 	isb	sy
 8001174:	f3bf 8f4f 	dsb	sy
 8001178:	613b      	str	r3, [r7, #16]
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	e7fd      	b.n	800117c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001182:	685a      	ldr	r2, [r3, #4]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	1ad2      	subs	r2, r2, r3
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800118c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f000 f96c 	bl	8001470 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001198:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	4a19      	ldr	r2, [pc, #100]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011a6:	4b18      	ldr	r3, [pc, #96]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	429a      	cmp	r2, r3
 80011b0:	d203      	bcs.n	80011ba <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011b2:	4b15      	ldr	r3, [pc, #84]	@ (8001208 <pvPortMallocMicroROS+0x184>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a16      	ldr	r2, [pc, #88]	@ (8001210 <pvPortMallocMicroROS+0x18c>)
 80011b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	4b11      	ldr	r3, [pc, #68]	@ (8001204 <pvPortMallocMicroROS+0x180>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	431a      	orrs	r2, r3
 80011c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011ce:	f008 f80f 	bl	80091f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	f003 0307 	and.w	r3, r3, #7
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 80011dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011e0:	f383 8811 	msr	BASEPRI, r3
 80011e4:	f3bf 8f6f 	isb	sy
 80011e8:	f3bf 8f4f 	dsb	sy
 80011ec:	60fb      	str	r3, [r7, #12]
}
 80011ee:	bf00      	nop
 80011f0:	bf00      	nop
 80011f2:	e7fd      	b.n	80011f0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011f4:	69fb      	ldr	r3, [r7, #28]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3728      	adds	r7, #40	@ 0x28
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20006a34 	.word	0x20006a34
 8001204:	20006a40 	.word	0x20006a40
 8001208:	20006a38 	.word	0x20006a38
 800120c:	20006a2c 	.word	0x20006a2c
 8001210:	20006a3c 	.word	0x20006a3c

08001214 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d04a      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001226:	2308      	movs	r3, #8
 8001228:	425b      	negs	r3, r3
 800122a:	697a      	ldr	r2, [r7, #20]
 800122c:	4413      	add	r3, r2
 800122e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001234:	693b      	ldr	r3, [r7, #16]
 8001236:	685a      	ldr	r2, [r3, #4]
 8001238:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4013      	ands	r3, r2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d10b      	bne.n	800125a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001246:	f383 8811 	msr	BASEPRI, r3
 800124a:	f3bf 8f6f 	isb	sy
 800124e:	f3bf 8f4f 	dsb	sy
 8001252:	60fb      	str	r3, [r7, #12]
}
 8001254:	bf00      	nop
 8001256:	bf00      	nop
 8001258:	e7fd      	b.n	8001256 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d00b      	beq.n	800127a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60bb      	str	r3, [r7, #8]
}
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	e7fd      	b.n	8001276 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4013      	ands	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d019      	beq.n	80012bc <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d115      	bne.n	80012bc <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	685a      	ldr	r2, [r3, #4]
 8001294:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <vPortFreeMicroROS+0xb0>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	43db      	mvns	r3, r3
 800129a:	401a      	ands	r2, r3
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012a0:	f007 ff98 	bl	80091d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	685a      	ldr	r2, [r3, #4]
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a06      	ldr	r2, [pc, #24]	@ (80012c8 <vPortFreeMicroROS+0xb4>)
 80012b0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012b2:	6938      	ldr	r0, [r7, #16]
 80012b4:	f000 f8dc 	bl	8001470 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012b8:	f007 ff9a 	bl	80091f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012bc:	bf00      	nop
 80012be:	3718      	adds	r7, #24
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20006a40 	.word	0x20006a40
 80012c8:	20006a38 	.word	0x20006a38

080012cc <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012d8:	2308      	movs	r3, #8
 80012da:	425b      	negs	r3, r3
 80012dc:	697a      	ldr	r2, [r7, #20]
 80012de:	4413      	add	r3, r2
 80012e0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <getBlockSize+0x38>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	43db      	mvns	r3, r3
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

	return count;
 80012f4:	68fb      	ldr	r3, [r7, #12]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	20006a40 	.word	0x20006a40

08001308 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001312:	f007 ff5f 	bl	80091d4 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff feb4 	bl	8001084 <pvPortMallocMicroROS>
 800131c:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d017      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d014      	beq.n	8001354 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 800132a:	6878      	ldr	r0, [r7, #4]
 800132c:	f7ff ffce 	bl	80012cc <getBlockSize>
 8001330:	4603      	mov	r3, r0
 8001332:	2208      	movs	r2, #8
 8001334:	1a9b      	subs	r3, r3, r2
 8001336:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001338:	683a      	ldr	r2, [r7, #0]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	429a      	cmp	r2, r3
 800133e:	d201      	bcs.n	8001344 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001344:	68fa      	ldr	r2, [r7, #12]
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	68b8      	ldr	r0, [r7, #8]
 800134a:	f01b fa3a 	bl	801c7c2 <memcpy>

		vPortFreeMicroROS(pv);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff60 	bl	8001214 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001354:	f007 ff4c 	bl	80091f0 <xTaskResumeAll>

	return newmem;
 8001358:	68bb      	ldr	r3, [r7, #8]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	6078      	str	r0, [r7, #4]
 800136a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800136c:	f007 ff32 	bl	80091d4 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	fb02 f303 	mul.w	r3, r2, r3
 8001378:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800137a:	6978      	ldr	r0, [r7, #20]
 800137c:	f7ff fe82 	bl	8001084 <pvPortMallocMicroROS>
 8001380:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001386:	e004      	b.n	8001392 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	1c5a      	adds	r2, r3, #1
 800138c:	613a      	str	r2, [r7, #16]
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	1e5a      	subs	r2, r3, #1
 8001396:	617a      	str	r2, [r7, #20]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d1f5      	bne.n	8001388 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800139c:	f007 ff28 	bl	80091f0 <xTaskResumeAll>
  	return mem;
 80013a0:	68fb      	ldr	r3, [r7, #12]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013ac:	b480      	push	{r7}
 80013ae:	b085      	sub	sp, #20
 80013b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013b2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80013b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013b8:	4b27      	ldr	r3, [pc, #156]	@ (8001458 <prvHeapInit+0xac>)
 80013ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d00c      	beq.n	80013e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3307      	adds	r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	f023 0307 	bic.w	r3, r3, #7
 80013d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	4a1f      	ldr	r2, [pc, #124]	@ (8001458 <prvHeapInit+0xac>)
 80013dc:	4413      	add	r3, r2
 80013de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013e4:	4a1d      	ldr	r2, [pc, #116]	@ (800145c <prvHeapInit+0xb0>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013ea:	4b1c      	ldr	r3, [pc, #112]	@ (800145c <prvHeapInit+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	68ba      	ldr	r2, [r7, #8]
 80013f4:	4413      	add	r3, r2
 80013f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013f8:	2208      	movs	r2, #8
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1a9b      	subs	r3, r3, r2
 80013fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <prvHeapInit+0xb4>)
 800140c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <prvHeapInit+0xb4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2200      	movs	r2, #0
 8001414:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001416:	4b12      	ldr	r3, [pc, #72]	@ (8001460 <prvHeapInit+0xb4>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800142c:	4b0c      	ldr	r3, [pc, #48]	@ (8001460 <prvHeapInit+0xb4>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	4a0a      	ldr	r2, [pc, #40]	@ (8001464 <prvHeapInit+0xb8>)
 800143a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <prvHeapInit+0xbc>)
 8001442:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <prvHeapInit+0xc0>)
 8001446:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800144a:	601a      	str	r2, [r3, #0]
}
 800144c:	bf00      	nop
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001456:	4770      	bx	lr
 8001458:	20002e2c 	.word	0x20002e2c
 800145c:	20006a2c 	.word	0x20006a2c
 8001460:	20006a34 	.word	0x20006a34
 8001464:	20006a3c 	.word	0x20006a3c
 8001468:	20006a38 	.word	0x20006a38
 800146c:	20006a40 	.word	0x20006a40

08001470 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001470:	b480      	push	{r7}
 8001472:	b085      	sub	sp, #20
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001478:	4b28      	ldr	r3, [pc, #160]	@ (800151c <prvInsertBlockIntoFreeList+0xac>)
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	e002      	b.n	8001484 <prvInsertBlockIntoFreeList+0x14>
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d8f7      	bhi.n	800147e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	68ba      	ldr	r2, [r7, #8]
 8001498:	4413      	add	r3, r2
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d108      	bne.n	80014b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	441a      	add	r2, r3
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	685b      	ldr	r3, [r3, #4]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	441a      	add	r2, r3
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d118      	bne.n	80014f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b15      	ldr	r3, [pc, #84]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d00d      	beq.n	80014ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	e008      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001520 <prvInsertBlockIntoFreeList+0xb0>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	601a      	str	r2, [r3, #0]
 80014f6:	e003      	b.n	8001500 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d002      	beq.n	800150e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800150e:	bf00      	nop
 8001510:	3714      	adds	r7, #20
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20006a2c 	.word	0x20006a2c
 8001520:	20006a34 	.word	0x20006a34

08001524 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	4b10      	ldr	r3, [pc, #64]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <MX_DMA_Init+0x4c>)
 8001534:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001538:	6313      	str	r3, [r2, #48]	@ 0x30
 800153a:	4b0d      	ldr	r3, [pc, #52]	@ (8001570 <MX_DMA_Init+0x4c>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001542:	607b      	str	r3, [r7, #4]
 8001544:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001546:	2200      	movs	r2, #0
 8001548:	2105      	movs	r1, #5
 800154a:	2010      	movs	r0, #16
 800154c:	f001 fd51 	bl	8002ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001550:	2010      	movs	r0, #16
 8001552:	f001 fd6a 	bl	800302a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001556:	2200      	movs	r2, #0
 8001558:	2105      	movs	r1, #5
 800155a:	2011      	movs	r0, #17
 800155c:	f001 fd49 	bl	8002ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001560:	2011      	movs	r0, #17
 8001562:	f001 fd62 	bl	800302a <HAL_NVIC_EnableIRQ>

}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800

08001574 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <MX_FREERTOS_Init+0x38>)
 800157a:	2100      	movs	r1, #0
 800157c:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <MX_FREERTOS_Init+0x3c>)
 800157e:	f006 fd35 	bl	8007fec <osThreadNew>
 8001582:	4603      	mov	r3, r0
 8001584:	4a0b      	ldr	r2, [pc, #44]	@ (80015b4 <MX_FREERTOS_Init+0x40>)
 8001586:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001588:	4a0b      	ldr	r2, [pc, #44]	@ (80015b8 <MX_FREERTOS_Init+0x44>)
 800158a:	2100      	movs	r1, #0
 800158c:	480b      	ldr	r0, [pc, #44]	@ (80015bc <MX_FREERTOS_Init+0x48>)
 800158e:	f006 fd2d 	bl	8007fec <osThreadNew>
 8001592:	4603      	mov	r3, r0
 8001594:	4a0a      	ldr	r2, [pc, #40]	@ (80015c0 <MX_FREERTOS_Init+0x4c>)
 8001596:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001598:	4a0a      	ldr	r2, [pc, #40]	@ (80015c4 <MX_FREERTOS_Init+0x50>)
 800159a:	2100      	movs	r1, #0
 800159c:	480a      	ldr	r0, [pc, #40]	@ (80015c8 <MX_FREERTOS_Init+0x54>)
 800159e:	f006 fd25 	bl	8007fec <osThreadNew>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4a09      	ldr	r2, [pc, #36]	@ (80015cc <MX_FREERTOS_Init+0x58>)
 80015a6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	0801ed58 	.word	0x0801ed58
 80015b0:	080015d1 	.word	0x080015d1
 80015b4:	20006a44 	.word	0x20006a44
 80015b8:	0801ed7c 	.word	0x0801ed7c
 80015bc:	08001849 	.word	0x08001849
 80015c0:	20006a48 	.word	0x20006a48
 80015c4:	0801eda0 	.word	0x0801eda0
 80015c8:	080018e9 	.word	0x080018e9
 80015cc:	20006a4c 	.word	0x20006a4c

080015d0 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 80015d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80015d4:	b0bc      	sub	sp, #240	@ 0xf0
 80015d6:	af02      	add	r7, sp, #8
 80015d8:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80015da:	4b7c      	ldr	r3, [pc, #496]	@ (80017cc <Task_pub_sub+0x1fc>)
 80015dc:	9301      	str	r3, [sp, #4]
 80015de:	4b7c      	ldr	r3, [pc, #496]	@ (80017d0 <Task_pub_sub+0x200>)
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	4b7c      	ldr	r3, [pc, #496]	@ (80017d4 <Task_pub_sub+0x204>)
 80015e4:	4a7c      	ldr	r2, [pc, #496]	@ (80017d8 <Task_pub_sub+0x208>)
 80015e6:	497d      	ldr	r1, [pc, #500]	@ (80017dc <Task_pub_sub+0x20c>)
 80015e8:	2001      	movs	r0, #1
 80015ea:	f00d ffbd 	bl	800f568 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80015ee:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80015f2:	4618      	mov	r0, r3
 80015f4:	f00d fede 	bl	800f3b4 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80015f8:	4b79      	ldr	r3, [pc, #484]	@ (80017e0 <Task_pub_sub+0x210>)
 80015fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80015fe:	4b79      	ldr	r3, [pc, #484]	@ (80017e4 <Task_pub_sub+0x214>)
 8001600:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8001604:	4b78      	ldr	r3, [pc, #480]	@ (80017e8 <Task_pub_sub+0x218>)
 8001606:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800160a:	4b78      	ldr	r3, [pc, #480]	@ (80017ec <Task_pub_sub+0x21c>)
 800160c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8001610:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001614:	4618      	mov	r0, r3
 8001616:	f00d fee9 	bl	800f3ec <rcutils_set_default_allocator>
 800161a:	4603      	mov	r3, r0
 800161c:	f083 0301 	eor.w	r3, r3, #1
 8001620:	b2db      	uxtb	r3, r3
 8001622:	2b00      	cmp	r3, #0
 8001624:	d003      	beq.n	800162e <Task_pub_sub+0x5e>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 8001626:	219e      	movs	r1, #158	@ 0x9e
 8001628:	4871      	ldr	r0, [pc, #452]	@ (80017f0 <Task_pub_sub+0x220>)
 800162a:	f01a fdad 	bl	801c188 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 800162e:	4c71      	ldr	r4, [pc, #452]	@ (80017f4 <Task_pub_sub+0x224>)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4618      	mov	r0, r3
 8001636:	f00d fecb 	bl	800f3d0 <rcutils_get_default_allocator>
 800163a:	4625      	mov	r5, r4
 800163c:	f107 0418 	add.w	r4, r7, #24
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	6823      	ldr	r3, [r4, #0]
 8001646:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 8001648:	4b6a      	ldr	r3, [pc, #424]	@ (80017f4 <Task_pub_sub+0x224>)
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	486a      	ldr	r0, [pc, #424]	@ (80017f8 <Task_pub_sub+0x228>)
 8001650:	f00d fd88 	bl	800f164 <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 8001654:	4b68      	ldr	r3, [pc, #416]	@ (80017f8 <Task_pub_sub+0x228>)
 8001656:	4a69      	ldr	r2, [pc, #420]	@ (80017fc <Task_pub_sub+0x22c>)
 8001658:	4969      	ldr	r1, [pc, #420]	@ (8001800 <Task_pub_sub+0x230>)
 800165a:	486a      	ldr	r0, [pc, #424]	@ (8001804 <Task_pub_sub+0x234>)
 800165c:	f00d fdcc 	bl	800f1f8 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 8001660:	f00c fd8a 	bl	800e178 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 8001664:	4602      	mov	r2, r0
 8001666:	4b68      	ldr	r3, [pc, #416]	@ (8001808 <Task_pub_sub+0x238>)
 8001668:	4966      	ldr	r1, [pc, #408]	@ (8001804 <Task_pub_sub+0x234>)
 800166a:	4868      	ldr	r0, [pc, #416]	@ (800180c <Task_pub_sub+0x23c>)
 800166c:	f00d fe00 	bl	800f270 <rclc_publisher_init_default>
	    &odom_pub,
	    &node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom/data");

	 rclc_publisher_init_default(
 8001670:	f00e fd00 	bl	8010074 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>
 8001674:	4602      	mov	r2, r0
 8001676:	4b66      	ldr	r3, [pc, #408]	@ (8001810 <Task_pub_sub+0x240>)
 8001678:	4962      	ldr	r1, [pc, #392]	@ (8001804 <Task_pub_sub+0x234>)
 800167a:	4866      	ldr	r0, [pc, #408]	@ (8001814 <Task_pub_sub+0x244>)
 800167c:	f00d fdf8 	bl	800f270 <rclc_publisher_init_default>
	     &node,
	     ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, Imu),
	     "/imu/data");

	//create subscriber
	rclc_subscription_init_default(
 8001680:	f00b f8d6 	bl	800c830 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8001684:	4602      	mov	r2, r0
 8001686:	4b64      	ldr	r3, [pc, #400]	@ (8001818 <Task_pub_sub+0x248>)
 8001688:	495e      	ldr	r1, [pc, #376]	@ (8001804 <Task_pub_sub+0x234>)
 800168a:	4864      	ldr	r0, [pc, #400]	@ (800181c <Task_pub_sub+0x24c>)
 800168c:	f00d fe24 	bl	800f2d8 <rclc_subscription_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 8001690:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001694:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 8001698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800169c:	2200      	movs	r2, #0
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	617a      	str	r2, [r7, #20]
 80016a2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80016a6:	4622      	mov	r2, r4
 80016a8:	462b      	mov	r3, r5
 80016aa:	f04f 0000 	mov.w	r0, #0
 80016ae:	f04f 0100 	mov.w	r1, #0
 80016b2:	0159      	lsls	r1, r3, #5
 80016b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016b8:	0150      	lsls	r0, r2, #5
 80016ba:	4602      	mov	r2, r0
 80016bc:	460b      	mov	r3, r1
 80016be:	4621      	mov	r1, r4
 80016c0:	ebb2 0801 	subs.w	r8, r2, r1
 80016c4:	4629      	mov	r1, r5
 80016c6:	eb63 0901 	sbc.w	r9, r3, r1
 80016ca:	f04f 0200 	mov.w	r2, #0
 80016ce:	f04f 0300 	mov.w	r3, #0
 80016d2:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80016d6:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80016da:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80016de:	4690      	mov	r8, r2
 80016e0:	4699      	mov	r9, r3
 80016e2:	4623      	mov	r3, r4
 80016e4:	eb18 0a03 	adds.w	sl, r8, r3
 80016e8:	462b      	mov	r3, r5
 80016ea:	eb49 0b03 	adc.w	fp, r9, r3
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80016fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80016fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001702:	ebb2 010a 	subs.w	r1, r2, sl
 8001706:	6039      	str	r1, [r7, #0]
 8001708:	eb63 030b 	sbc.w	r3, r3, fp
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	189b      	adds	r3, r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	462b      	mov	r3, r5
 800171c:	460a      	mov	r2, r1
 800171e:	eb42 0303 	adc.w	r3, r2, r3
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001728:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 800172c:	493c      	ldr	r1, [pc, #240]	@ (8001820 <Task_pub_sub+0x250>)
 800172e:	9100      	str	r1, [sp, #0]
 8001730:	4931      	ldr	r1, [pc, #196]	@ (80017f8 <Task_pub_sub+0x228>)
 8001732:	f00d fe05 	bl	800f340 <rclc_timer_init_default>
 8001736:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 800173a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d005      	beq.n	800174e <Task_pub_sub+0x17e>
 8001742:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8001746:	21c1      	movs	r1, #193	@ 0xc1
 8001748:	4836      	ldr	r0, [pc, #216]	@ (8001824 <Task_pub_sub+0x254>)
 800174a:	f01a fd1d 	bl	801c188 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800174e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001752:	4618      	mov	r0, r3
 8001754:	f00d fa82 	bl	800ec5c <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 3, &allocator);
 8001758:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800175c:	4b25      	ldr	r3, [pc, #148]	@ (80017f4 <Task_pub_sub+0x224>)
 800175e:	2203      	movs	r2, #3
 8001760:	4925      	ldr	r1, [pc, #148]	@ (80017f8 <Task_pub_sub+0x228>)
 8001762:	f00d fa85 	bl	800ec70 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 8001766:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 800176a:	2300      	movs	r3, #0
 800176c:	9300      	str	r3, [sp, #0]
 800176e:	4b2e      	ldr	r3, [pc, #184]	@ (8001828 <Task_pub_sub+0x258>)
 8001770:	4a2e      	ldr	r2, [pc, #184]	@ (800182c <Task_pub_sub+0x25c>)
 8001772:	492a      	ldr	r1, [pc, #168]	@ (800181c <Task_pub_sub+0x24c>)
 8001774:	f00d fae8 	bl	800ed48 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 8001778:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 800177c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f00d fb14 	bl	800edb0 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(100) != RMW_RET_OK) {
 8001788:	2064      	movs	r0, #100	@ 0x64
 800178a:	f00e f8b1 	bl	800f8f0 <rmw_uros_sync_session>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d002      	beq.n	800179a <Task_pub_sub+0x1ca>
        printf("Time sync failed\n");
 8001794:	4826      	ldr	r0, [pc, #152]	@ (8001830 <Task_pub_sub+0x260>)
 8001796:	f01a fd5f 	bl	801c258 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <Task_pub_sub+0x264>)
 800179c:	4a26      	ldr	r2, [pc, #152]	@ (8001838 <Task_pub_sub+0x268>)
 800179e:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80017a0:	4b24      	ldr	r3, [pc, #144]	@ (8001834 <Task_pub_sub+0x264>)
 80017a2:	4a26      	ldr	r2, [pc, #152]	@ (800183c <Task_pub_sub+0x26c>)
 80017a4:	615a      	str	r2, [r3, #20]

	while(1) {
		cnt_pub++;
 80017a6:	4b26      	ldr	r3, [pc, #152]	@ (8001840 <Task_pub_sub+0x270>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	3301      	adds	r3, #1
 80017ac:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <Task_pub_sub+0x270>)
 80017ae:	6013      	str	r3, [r2, #0]
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80017b0:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80017b4:	4a23      	ldr	r2, [pc, #140]	@ (8001844 <Task_pub_sub+0x274>)
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	4608      	mov	r0, r1
 80017bc:	f00d fb6c 	bl	800ee98 <rclc_executor_spin_some>
		vTaskDelay(pdMS_TO_TICKS(10));
 80017c0:	200a      	movs	r0, #10
 80017c2:	f007 fc61 	bl	8009088 <vTaskDelay>
		cnt_pub++;
 80017c6:	bf00      	nop
 80017c8:	e7ed      	b.n	80017a6 <Task_pub_sub+0x1d6>
 80017ca:	bf00      	nop
 80017cc:	08002c15 	.word	0x08002c15
 80017d0:	08002bad 	.word	0x08002bad
 80017d4:	08002b8d 	.word	0x08002b8d
 80017d8:	08002b61 	.word	0x08002b61
 80017dc:	20006da0 	.word	0x20006da0
 80017e0:	08001e71 	.word	0x08001e71
 80017e4:	08001eb5 	.word	0x08001eb5
 80017e8:	08001eed 	.word	0x08001eed
 80017ec:	08001f59 	.word	0x08001f59
 80017f0:	0801ec38 	.word	0x0801ec38
 80017f4:	2000c194 	.word	0x2000c194
 80017f8:	2000c1a8 	.word	0x2000c1a8
 80017fc:	0801ec60 	.word	0x0801ec60
 8001800:	0801ec64 	.word	0x0801ec64
 8001804:	2000c1dc 	.word	0x2000c1dc
 8001808:	0801ec70 	.word	0x0801ec70
 800180c:	2000c188 	.word	0x2000c188
 8001810:	0801ec7c 	.word	0x0801ec7c
 8001814:	2000c18c 	.word	0x2000c18c
 8001818:	0801ec88 	.word	0x0801ec88
 800181c:	2000c190 	.word	0x2000c190
 8001820:	0800c3d1 	.word	0x0800c3d1
 8001824:	0801ec94 	.word	0x0801ec94
 8001828:	0800c749 	.word	0x0800c749
 800182c:	2000c5f0 	.word	0x2000c5f0
 8001830:	0801ecc0 	.word	0x0801ecc0
 8001834:	2000c1e8 	.word	0x2000c1e8
 8001838:	0801ecd4 	.word	0x0801ecd4
 800183c:	0801ecdc 	.word	0x0801ecdc
 8001840:	2000c0f0 	.word	0x2000c0f0
 8001844:	00989680 	.word	0x00989680

08001848 <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	  MPU6050_Read_All(&MPU6050);
 8001850:	4806      	ldr	r0, [pc, #24]	@ (800186c <Task_IMU+0x24>)
 8001852:	f009 fcdd 	bl	800b210 <MPU6050_Read_All>
	  cnt_imu++;
 8001856:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <Task_IMU+0x28>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	3301      	adds	r3, #1
 800185c:	4a04      	ldr	r2, [pc, #16]	@ (8001870 <Task_IMU+0x28>)
 800185e:	6013      	str	r3, [r2, #0]
	  vTaskDelay(pdMS_TO_TICKS(10));
 8001860:	200a      	movs	r0, #10
 8001862:	f007 fc11 	bl	8009088 <vTaskDelay>
	  MPU6050_Read_All(&MPU6050);
 8001866:	bf00      	nop
 8001868:	e7f2      	b.n	8001850 <Task_IMU+0x8>
 800186a:	bf00      	nop
 800186c:	2000c120 	.word	0x2000c120
 8001870:	2000c0f4 	.word	0x2000c0f4

08001874 <HAL_TIM_PeriodElapsedCallback>:
* @brief Function implementing the myTask03 thread.
* @param argument: Not used
* @retval None
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM1) {
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a12      	ldr	r2, [pc, #72]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d11d      	bne.n	80018c2 <HAL_TIM_PeriodElapsedCallback+0x4e>
      Motor_GetSpeed(&Left_motor);
 8001886:	4812      	ldr	r0, [pc, #72]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001888:	f009 f9a2 	bl	800abd0 <Motor_GetSpeed>
      vl_cur = Left_motor.cur_speed;
 800188c:	4b10      	ldr	r3, [pc, #64]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800188e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8001892:	4910      	ldr	r1, [pc, #64]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8001894:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&LPID);
 8001898:	480f      	ldr	r0, [pc, #60]	@ (80018d8 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800189a:	f00a f8b9 	bl	800ba10 <PID_Compute>
	  Motor_GetSpeed(&Right_motor);
 800189e:	480f      	ldr	r0, [pc, #60]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018a0:	f009 f996 	bl	800abd0 <Motor_GetSpeed>
	  vr_cur = Right_motor.cur_speed;
 80018a4:	4b0d      	ldr	r3, [pc, #52]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018a6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80018aa:	490d      	ldr	r1, [pc, #52]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80018ac:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_Compute(&RPID);
 80018b0:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80018b2:	f00a f8ad 	bl	800ba10 <PID_Compute>
      Motor_SetPwm(&Left_motor);
 80018b6:	4806      	ldr	r0, [pc, #24]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80018b8:	f009 f9e2 	bl	800ac80 <Motor_SetPwm>
      Motor_SetPwm(&Right_motor);
 80018bc:	4807      	ldr	r0, [pc, #28]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x68>)
 80018be:	f009 f9df 	bl	800ac80 <Motor_SetPwm>

   }
}
 80018c2:	bf00      	nop
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40010000 	.word	0x40010000
 80018d0:	20006aa8 	.word	0x20006aa8
 80018d4:	2000c0d0 	.word	0x2000c0d0
 80018d8:	20006bb8 	.word	0x20006bb8
 80018dc:	20006af8 	.word	0x20006af8
 80018e0:	2000c0c8 	.word	0x2000c0c8
 80018e4:	20006b48 	.word	0x20006b48

080018e8 <Task_control>:
/* USER CODE END Header_Task_control */

void Task_control(void *argument)
{
 80018e8:	b590      	push	{r4, r7, lr}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]

    while (1)
    {
    	cnt_control++;
 80018f0:	4b10      	ldr	r3, [pc, #64]	@ (8001934 <Task_control+0x4c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	3301      	adds	r3, #1
 80018f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001934 <Task_control+0x4c>)
 80018f8:	6013      	str	r3, [r2, #0]
        Drive_VW(&Left_motor, &Right_motor, v_mps, omega);
 80018fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <Task_control+0x50>)
 80018fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001900:	4610      	mov	r0, r2
 8001902:	4619      	mov	r1, r3
 8001904:	f7ff f988 	bl	8000c18 <__aeabi_d2f>
 8001908:	4604      	mov	r4, r0
 800190a:	4b0c      	ldr	r3, [pc, #48]	@ (800193c <Task_control+0x54>)
 800190c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f7ff f980 	bl	8000c18 <__aeabi_d2f>
 8001918:	4603      	mov	r3, r0
 800191a:	ee00 3a90 	vmov	s1, r3
 800191e:	ee00 4a10 	vmov	s0, r4
 8001922:	4907      	ldr	r1, [pc, #28]	@ (8001940 <Task_control+0x58>)
 8001924:	4807      	ldr	r0, [pc, #28]	@ (8001944 <Task_control+0x5c>)
 8001926:	f009 fb15 	bl	800af54 <Drive_VW>
        vTaskDelay(pdMS_TO_TICKS(10));  // mi 100ms in 1 ln
 800192a:	200a      	movs	r0, #10
 800192c:	f007 fbac 	bl	8009088 <vTaskDelay>
    	cnt_control++;
 8001930:	bf00      	nop
 8001932:	e7dd      	b.n	80018f0 <Task_control+0x8>
 8001934:	2000c0f8 	.word	0x2000c0f8
 8001938:	2000c100 	.word	0x2000c100
 800193c:	2000c108 	.word	0x2000c108
 8001940:	20006af8 	.word	0x20006af8
 8001944:	20006aa8 	.word	0x20006aa8

08001948 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b088      	sub	sp, #32
 800194c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800194e:	f107 030c 	add.w	r3, r7, #12
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	4b2b      	ldr	r3, [pc, #172]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a2a      	ldr	r2, [pc, #168]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b28      	ldr	r3, [pc, #160]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	60bb      	str	r3, [r7, #8]
 8001978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b24      	ldr	r3, [pc, #144]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a23      	ldr	r2, [pc, #140]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	4b1d      	ldr	r3, [pc, #116]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	4a1c      	ldr	r2, [pc, #112]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a10 <MX_GPIO_Init+0xc8>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019b8:	4816      	ldr	r0, [pc, #88]	@ (8001a14 <MX_GPIO_Init+0xcc>)
 80019ba:	f002 f9bb 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80019be:	2200      	movs	r2, #0
 80019c0:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80019c4:	4814      	ldr	r0, [pc, #80]	@ (8001a18 <MX_GPIO_Init+0xd0>)
 80019c6:	f002 f9b5 	bl	8003d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d0:	2301      	movs	r3, #1
 80019d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d8:	2300      	movs	r3, #0
 80019da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019dc:	f107 030c 	add.w	r3, r7, #12
 80019e0:	4619      	mov	r1, r3
 80019e2:	480c      	ldr	r0, [pc, #48]	@ (8001a14 <MX_GPIO_Init+0xcc>)
 80019e4:	f001 ff3e 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80019e8:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80019ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ee:	2301      	movs	r3, #1
 80019f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019fa:	f107 030c 	add.w	r3, r7, #12
 80019fe:	4619      	mov	r1, r3
 8001a00:	4805      	ldr	r0, [pc, #20]	@ (8001a18 <MX_GPIO_Init+0xd0>)
 8001a02:	f001 ff2f 	bl	8003864 <HAL_GPIO_Init>

}
 8001a06:	bf00      	nop
 8001a08:	3720      	adds	r7, #32
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40020800 	.word	0x40020800
 8001a18:	40020400 	.word	0x40020400

08001a1c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a22:	4a13      	ldr	r2, [pc, #76]	@ (8001a70 <MX_I2C1_Init+0x54>)
 8001a24:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a26:	4b11      	ldr	r3, [pc, #68]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a28:	4a12      	ldr	r2, [pc, #72]	@ (8001a74 <MX_I2C1_Init+0x58>)
 8001a2a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a32:	4b0e      	ldr	r3, [pc, #56]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a38:	4b0c      	ldr	r3, [pc, #48]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a3a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a3e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a40:	4b0a      	ldr	r3, [pc, #40]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a58:	4804      	ldr	r0, [pc, #16]	@ (8001a6c <MX_I2C1_Init+0x50>)
 8001a5a:	f002 f985 	bl	8003d68 <HAL_I2C_Init>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a64:	f000 f9fe 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a68:	bf00      	nop
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20006a50 	.word	0x20006a50
 8001a70:	40005400 	.word	0x40005400
 8001a74:	000186a0 	.word	0x000186a0

08001a78 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08a      	sub	sp, #40	@ 0x28
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a19      	ldr	r2, [pc, #100]	@ (8001afc <HAL_I2C_MspInit+0x84>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d12c      	bne.n	8001af4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	613b      	str	r3, [r7, #16]
 8001a9e:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	4a17      	ldr	r2, [pc, #92]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001aa4:	f043 0302 	orr.w	r3, r3, #2
 8001aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aaa:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	f003 0302 	and.w	r3, r3, #2
 8001ab2:	613b      	str	r3, [r7, #16]
 8001ab4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ab6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001aba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001abc:	2312      	movs	r3, #18
 8001abe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac4:	2303      	movs	r3, #3
 8001ac6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ac8:	2304      	movs	r3, #4
 8001aca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001acc:	f107 0314 	add.w	r3, r7, #20
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480c      	ldr	r0, [pc, #48]	@ (8001b04 <HAL_I2C_MspInit+0x8c>)
 8001ad4:	f001 fec6 	bl	8003864 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ad8:	2300      	movs	r3, #0
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	4b08      	ldr	r3, [pc, #32]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae0:	4a07      	ldr	r2, [pc, #28]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001ae2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ae6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ae8:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <HAL_I2C_MspInit+0x88>)
 8001aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001af0:	60fb      	str	r3, [r7, #12]
 8001af2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001af4:	bf00      	nop
 8001af6:	3728      	adds	r7, #40	@ 0x28
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40005400 	.word	0x40005400
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020400 	.word	0x40020400

08001b08 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <HAL_I2C_MspDeInit+0x3c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d10f      	bne.n	8001b3a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b48 <HAL_I2C_MspDeInit+0x40>)
 8001b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b48 <HAL_I2C_MspDeInit+0x40>)
 8001b20:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001b24:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8001b26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b2a:	4808      	ldr	r0, [pc, #32]	@ (8001b4c <HAL_I2C_MspDeInit+0x44>)
 8001b2c:	f002 f81e 	bl	8003b6c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8001b30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001b34:	4805      	ldr	r0, [pc, #20]	@ (8001b4c <HAL_I2C_MspDeInit+0x44>)
 8001b36:	f002 f819 	bl	8003b6c <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40005400 	.word	0x40005400
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020400 	.word	0x40020400

08001b50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b54:	b087      	sub	sp, #28
 8001b56:	af06      	add	r7, sp, #24

  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b58:	f001 f8da 	bl	8002d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b5c:	f000 f91a 	bl	8001d94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b60:	f7ff fef2 	bl	8001948 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b64:	f7ff fcde 	bl	8001524 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001b68:	f000 fee4 	bl	8002934 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001b6c:	f000 fc4c 	bl	8002408 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001b70:	f000 fc9a 	bl	80024a8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b74:	f000 fcec 	bl	8002550 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001b78:	f000 fd4e 	bl	8002618 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b7c:	f000 feb0 	bl	80028e0 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001b80:	f7ff ff4c 	bl	8001a1c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init();
 8001b84:	f009 faa8 	bl	800b0d8 <MPU6050_Init>
  //MPU6050_CalibGz(&MPU6050,1000);
  MPU6050.Gz_bias = -0.275;
 8001b88:	4973      	ldr	r1, [pc, #460]	@ (8001d58 <main+0x208>)
 8001b8a:	a36d      	add	r3, pc, #436	@ (adr r3, 8001d40 <main+0x1f0>)
 8001b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b90:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
  HAL_TIM_Base_Start_IT(&htim1);
 8001b94:	4871      	ldr	r0, [pc, #452]	@ (8001d5c <main+0x20c>)
 8001b96:	f003 fde3 	bl	8005760 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); //LEFT
 8001b9a:	213c      	movs	r1, #60	@ 0x3c
 8001b9c:	4870      	ldr	r0, [pc, #448]	@ (8001d60 <main+0x210>)
 8001b9e:	f004 f875 	bl	8005c8c <HAL_TIM_Encoder_Start_IT>
  HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL); //RIGHT
 8001ba2:	213c      	movs	r1, #60	@ 0x3c
 8001ba4:	486f      	ldr	r0, [pc, #444]	@ (8001d64 <main+0x214>)
 8001ba6:	f004 f871 	bl	8005c8c <HAL_TIM_Encoder_Start_IT>

	// --- PWM start ---
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001baa:	2100      	movs	r1, #0
 8001bac:	486e      	ldr	r0, [pc, #440]	@ (8001d68 <main+0x218>)
 8001bae:	f003 fe89 	bl	80058c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	486c      	ldr	r0, [pc, #432]	@ (8001d68 <main+0x218>)
 8001bb6:	f003 fe85 	bl	80058c4 <HAL_TIM_PWM_Start>
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	2019      	movs	r0, #25
 8001bc0:	f001 fa17 	bl	8002ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bc4:	2019      	movs	r0, #25
 8001bc6:	f001 fa30 	bl	800302a <HAL_NVIC_EnableIRQ>

	// --- Base timer for control loop (interrupt) ---
    // Khoi tao 2 banh xe
    //80 3 0
  Motor_Init(&Left_motor, LEFT,GPIOB, GPIO_PIN_12, GPIOB, GPIO_PIN_13,&htim3, TIM_CHANNEL_1, &htim2, 80, 3, 0);
 8001bca:	4b65      	ldr	r3, [pc, #404]	@ (8001d60 <main+0x210>)
 8001bcc:	9304      	str	r3, [sp, #16]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	9303      	str	r3, [sp, #12]
 8001bd2:	4b65      	ldr	r3, [pc, #404]	@ (8001d68 <main+0x218>)
 8001bd4:	9302      	str	r3, [sp, #8]
 8001bd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bda:	9301      	str	r3, [sp, #4]
 8001bdc:	4b63      	ldr	r3, [pc, #396]	@ (8001d6c <main+0x21c>)
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	ed9f 1a63 	vldr	s2, [pc, #396]	@ 8001d70 <main+0x220>
 8001be4:	eef0 0a08 	vmov.f32	s1, #8	@ 0x40400000  3.0
 8001be8:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 8001d74 <main+0x224>
 8001bec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bf0:	4a5e      	ldr	r2, [pc, #376]	@ (8001d6c <main+0x21c>)
 8001bf2:	2100      	movs	r1, #0
 8001bf4:	4860      	ldr	r0, [pc, #384]	@ (8001d78 <main+0x228>)
 8001bf6:	f008 ff87 	bl	800ab08 <Motor_Init>
  Motor_Init(&Right_motor,RIGHT,GPIOB, GPIO_PIN_14, GPIOB, GPIO_PIN_15,&htim3, TIM_CHANNEL_2, &htim4, 85, 3, 0);
 8001bfa:	4b5a      	ldr	r3, [pc, #360]	@ (8001d64 <main+0x214>)
 8001bfc:	9304      	str	r3, [sp, #16]
 8001bfe:	2304      	movs	r3, #4
 8001c00:	9303      	str	r3, [sp, #12]
 8001c02:	4b59      	ldr	r3, [pc, #356]	@ (8001d68 <main+0x218>)
 8001c04:	9302      	str	r3, [sp, #8]
 8001c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c0a:	9301      	str	r3, [sp, #4]
 8001c0c:	4b57      	ldr	r3, [pc, #348]	@ (8001d6c <main+0x21c>)
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	ed9f 1a57 	vldr	s2, [pc, #348]	@ 8001d70 <main+0x220>
 8001c14:	eef0 0a08 	vmov.f32	s1, #8	@ 0x40400000  3.0
 8001c18:	ed9f 0a58 	vldr	s0, [pc, #352]	@ 8001d7c <main+0x22c>
 8001c1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c20:	4a52      	ldr	r2, [pc, #328]	@ (8001d6c <main+0x21c>)
 8001c22:	2101      	movs	r1, #1
 8001c24:	4856      	ldr	r0, [pc, #344]	@ (8001d80 <main+0x230>)
 8001c26:	f008 ff6f 	bl	800ab08 <Motor_Init>

   // Khoi tao PID
  PID(&LPID, &(pLeft->cur_speed),&(pLeft->Pid_output),&(pLeft->target_speed),pLeft->kp, pLeft->ki, pLeft->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001c2a:	4b56      	ldr	r3, [pc, #344]	@ (8001d84 <main+0x234>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001c32:	4b54      	ldr	r3, [pc, #336]	@ (8001d84 <main+0x234>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001c3a:	4b52      	ldr	r3, [pc, #328]	@ (8001d84 <main+0x234>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001c42:	4b50      	ldr	r3, [pc, #320]	@ (8001d84 <main+0x234>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fc95 	bl	8000578 <__aeabi_f2d>
 8001c4e:	4680      	mov	r8, r0
 8001c50:	4689      	mov	r9, r1
 8001c52:	4b4c      	ldr	r3, [pc, #304]	@ (8001d84 <main+0x234>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc8d 	bl	8000578 <__aeabi_f2d>
 8001c5e:	4682      	mov	sl, r0
 8001c60:	468b      	mov	fp, r1
 8001c62:	4b48      	ldr	r3, [pc, #288]	@ (8001d84 <main+0x234>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7fe fc85 	bl	8000578 <__aeabi_f2d>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	9301      	str	r3, [sp, #4]
 8001c72:	2301      	movs	r3, #1
 8001c74:	9300      	str	r3, [sp, #0]
 8001c76:	ec41 0b12 	vmov	d2, r0, r1
 8001c7a:	ec4b ab11 	vmov	d1, sl, fp
 8001c7e:	ec49 8b10 	vmov	d0, r8, r9
 8001c82:	4633      	mov	r3, r6
 8001c84:	462a      	mov	r2, r5
 8001c86:	4621      	mov	r1, r4
 8001c88:	483f      	ldr	r0, [pc, #252]	@ (8001d88 <main+0x238>)
 8001c8a:	f009 fe75 	bl	800b978 <PID>
  PID_SetMode(&LPID, _PID_MODE_AUTOMATIC);
 8001c8e:	2101      	movs	r1, #1
 8001c90:	483d      	ldr	r0, [pc, #244]	@ (8001d88 <main+0x238>)
 8001c92:	f009 ffa7 	bl	800bbe4 <PID_SetMode>
  PID_SetSampleTime(&LPID, 10);
 8001c96:	210a      	movs	r1, #10
 8001c98:	483b      	ldr	r0, [pc, #236]	@ (8001d88 <main+0x238>)
 8001c9a:	f00a f917 	bl	800becc <PID_SetSampleTime>
  PID_SetOutputLimits(&LPID, -999, 999);
 8001c9e:	ed9f 1b2a 	vldr	d1, [pc, #168]	@ 8001d48 <main+0x1f8>
 8001ca2:	ed9f 0b2b 	vldr	d0, [pc, #172]	@ 8001d50 <main+0x200>
 8001ca6:	4838      	ldr	r0, [pc, #224]	@ (8001d88 <main+0x238>)
 8001ca8:	f009 ffba 	bl	800bc20 <PID_SetOutputLimits>

  PID(&RPID,&(pRight->cur_speed),&(pRight->Pid_output), &(pRight->target_speed),pRight->kp, pRight->ki, pRight->kd,_PID_P_ON_E, _PID_CD_DIRECT);
 8001cac:	4b37      	ldr	r3, [pc, #220]	@ (8001d8c <main+0x23c>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8001cb4:	4b35      	ldr	r3, [pc, #212]	@ (8001d8c <main+0x23c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f103 0548 	add.w	r5, r3, #72	@ 0x48
 8001cbc:	4b33      	ldr	r3, [pc, #204]	@ (8001d8c <main+0x23c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f103 0640 	add.w	r6, r3, #64	@ 0x40
 8001cc4:	4b31      	ldr	r3, [pc, #196]	@ (8001d8c <main+0x23c>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	6a1b      	ldr	r3, [r3, #32]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fc54 	bl	8000578 <__aeabi_f2d>
 8001cd0:	4680      	mov	r8, r0
 8001cd2:	4689      	mov	r9, r1
 8001cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d8c <main+0x23c>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fc4c 	bl	8000578 <__aeabi_f2d>
 8001ce0:	4682      	mov	sl, r0
 8001ce2:	468b      	mov	fp, r1
 8001ce4:	4b29      	ldr	r3, [pc, #164]	@ (8001d8c <main+0x23c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fc44 	bl	8000578 <__aeabi_f2d>
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	9301      	str	r3, [sp, #4]
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	9300      	str	r3, [sp, #0]
 8001cf8:	ec41 0b12 	vmov	d2, r0, r1
 8001cfc:	ec4b ab11 	vmov	d1, sl, fp
 8001d00:	ec49 8b10 	vmov	d0, r8, r9
 8001d04:	4633      	mov	r3, r6
 8001d06:	462a      	mov	r2, r5
 8001d08:	4621      	mov	r1, r4
 8001d0a:	4821      	ldr	r0, [pc, #132]	@ (8001d90 <main+0x240>)
 8001d0c:	f009 fe34 	bl	800b978 <PID>
  PID_SetMode(&RPID, _PID_MODE_AUTOMATIC);
 8001d10:	2101      	movs	r1, #1
 8001d12:	481f      	ldr	r0, [pc, #124]	@ (8001d90 <main+0x240>)
 8001d14:	f009 ff66 	bl	800bbe4 <PID_SetMode>
  PID_SetSampleTime(&RPID, 10);
 8001d18:	210a      	movs	r1, #10
 8001d1a:	481d      	ldr	r0, [pc, #116]	@ (8001d90 <main+0x240>)
 8001d1c:	f00a f8d6 	bl	800becc <PID_SetSampleTime>
  PID_SetOutputLimits(&RPID, -999, 999);
 8001d20:	ed9f 1b09 	vldr	d1, [pc, #36]	@ 8001d48 <main+0x1f8>
 8001d24:	ed9f 0b0a 	vldr	d0, [pc, #40]	@ 8001d50 <main+0x200>
 8001d28:	4819      	ldr	r0, [pc, #100]	@ (8001d90 <main+0x240>)
 8001d2a:	f009 ff79 	bl	800bc20 <PID_SetOutputLimits>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001d2e:	f006 f913 	bl	8007f58 <osKernelInitialize>
  MX_FREERTOS_Init();
 8001d32:	f7ff fc1f 	bl	8001574 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001d36:	f006 f933 	bl	8007fa0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001d3a:	bf00      	nop
 8001d3c:	e7fd      	b.n	8001d3a <main+0x1ea>
 8001d3e:	bf00      	nop
 8001d40:	9999999a 	.word	0x9999999a
 8001d44:	bfd19999 	.word	0xbfd19999
 8001d48:	00000000 	.word	0x00000000
 8001d4c:	408f3800 	.word	0x408f3800
 8001d50:	00000000 	.word	0x00000000
 8001d54:	c08f3800 	.word	0xc08f3800
 8001d58:	2000c120 	.word	0x2000c120
 8001d5c:	20006c38 	.word	0x20006c38
 8001d60:	20006c80 	.word	0x20006c80
 8001d64:	20006d10 	.word	0x20006d10
 8001d68:	20006cc8 	.word	0x20006cc8
 8001d6c:	40020400 	.word	0x40020400
 8001d70:	00000000 	.word	0x00000000
 8001d74:	42a00000 	.word	0x42a00000
 8001d78:	20006aa8 	.word	0x20006aa8
 8001d7c:	42aa0000 	.word	0x42aa0000
 8001d80:	20006af8 	.word	0x20006af8
 8001d84:	20000000 	.word	0x20000000
 8001d88:	20006bb8 	.word	0x20006bb8
 8001d8c:	20000004 	.word	0x20000004
 8001d90:	20006b48 	.word	0x20006b48

08001d94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b094      	sub	sp, #80	@ 0x50
 8001d98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d9a:	f107 0320 	add.w	r3, r7, #32
 8001d9e:	2230      	movs	r2, #48	@ 0x30
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f01a fbd4 	bl	801c550 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da8:	f107 030c 	add.w	r3, r7, #12
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]
 8001db6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	4b27      	ldr	r3, [pc, #156]	@ (8001e5c <SystemClock_Config+0xc8>)
 8001dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc0:	4a26      	ldr	r2, [pc, #152]	@ (8001e5c <SystemClock_Config+0xc8>)
 8001dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc8:	4b24      	ldr	r3, [pc, #144]	@ (8001e5c <SystemClock_Config+0xc8>)
 8001dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dd0:	60bb      	str	r3, [r7, #8]
 8001dd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	607b      	str	r3, [r7, #4]
 8001dd8:	4b21      	ldr	r3, [pc, #132]	@ (8001e60 <SystemClock_Config+0xcc>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a20      	ldr	r2, [pc, #128]	@ (8001e60 <SystemClock_Config+0xcc>)
 8001dde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001de2:	6013      	str	r3, [r2, #0]
 8001de4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <SystemClock_Config+0xcc>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001dec:	607b      	str	r3, [r7, #4]
 8001dee:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001df0:	2302      	movs	r3, #2
 8001df2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001df4:	2301      	movs	r3, #1
 8001df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001df8:	2310      	movs	r3, #16
 8001dfa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dfc:	2302      	movs	r3, #2
 8001dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001e00:	2300      	movs	r3, #0
 8001e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001e04:	2308      	movs	r3, #8
 8001e06:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8001e08:	2340      	movs	r3, #64	@ 0x40
 8001e0a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e10:	2304      	movs	r3, #4
 8001e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e14:	f107 0320 	add.w	r3, r7, #32
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f002 fff9 	bl	8004e10 <HAL_RCC_OscConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e24:	f000 f81e 	bl	8001e64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e28:	230f      	movs	r3, #15
 8001e2a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e38:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e3e:	f107 030c 	add.w	r3, r7, #12
 8001e42:	2103      	movs	r1, #3
 8001e44:	4618      	mov	r0, r3
 8001e46:	f003 fa5b 	bl	8005300 <HAL_RCC_ClockConfig>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d001      	beq.n	8001e54 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e50:	f000 f808 	bl	8001e64 <Error_Handler>
  }
}
 8001e54:	bf00      	nop
 8001e56:	3750      	adds	r7, #80	@ 0x50
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	40007000 	.word	0x40007000

08001e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e68:	b672      	cpsid	i
}
 8001e6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <Error_Handler+0x8>

08001e70 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8001eac <microros_allocate+0x3c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4413      	add	r3, r2
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b09      	ldr	r3, [pc, #36]	@ (8001eac <microros_allocate+0x3c>)
 8001e88:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001e8a:	4b09      	ldr	r3, [pc, #36]	@ (8001eb0 <microros_allocate+0x40>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	461a      	mov	r2, r3
 8001e96:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <microros_allocate+0x40>)
 8001e98:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f7ff f8f2 	bl	8001084 <pvPortMallocMicroROS>
 8001ea0:	4603      	mov	r3, r0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3708      	adds	r7, #8
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20006c28 	.word	0x20006c28
 8001eb0:	20006c2c 	.word	0x20006c2c

08001eb4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00c      	beq.n	8001ede <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff fa01 	bl	80012cc <getBlockSize>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	4a06      	ldr	r2, [pc, #24]	@ (8001ee8 <microros_deallocate+0x34>)
 8001ece:	6812      	ldr	r2, [r2, #0]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b04      	ldr	r3, [pc, #16]	@ (8001ee8 <microros_deallocate+0x34>)
 8001ed6:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f7ff f99b 	bl	8001214 <vPortFreeMicroROS>
  }
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20006c2c 	.word	0x20006c2c

08001eec <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8001ef8:	4b15      	ldr	r3, [pc, #84]	@ (8001f50 <microros_reallocate+0x64>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	461a      	mov	r2, r3
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	4413      	add	r3, r2
 8001f02:	461a      	mov	r2, r3
 8001f04:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <microros_reallocate+0x64>)
 8001f06:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8001f08:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <microros_reallocate+0x68>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	4413      	add	r3, r2
 8001f12:	461a      	mov	r2, r3
 8001f14:	4b0f      	ldr	r3, [pc, #60]	@ (8001f54 <microros_reallocate+0x68>)
 8001f16:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d104      	bne.n	8001f28 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8001f1e:	68b8      	ldr	r0, [r7, #8]
 8001f20:	f7ff f8b0 	bl	8001084 <pvPortMallocMicroROS>
 8001f24:	4603      	mov	r3, r0
 8001f26:	e00e      	b.n	8001f46 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f7ff f9cf 	bl	80012cc <getBlockSize>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	4a08      	ldr	r2, [pc, #32]	@ (8001f54 <microros_reallocate+0x68>)
 8001f32:	6812      	ldr	r2, [r2, #0]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	461a      	mov	r2, r3
 8001f38:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <microros_reallocate+0x68>)
 8001f3a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	68f8      	ldr	r0, [r7, #12]
 8001f40:	f7ff f9e2 	bl	8001308 <pvPortReallocMicroROS>
 8001f44:	4603      	mov	r3, r0
  }
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3710      	adds	r7, #16
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20006c28 	.word	0x20006c28
 8001f54:	20006c2c 	.word	0x20006c2c

08001f58 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	fb02 f303 	mul.w	r3, r2, r3
 8001f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8001fa0 <microros_zero_allocate+0x48>)
 8001f6e:	6812      	ldr	r2, [r2, #0]
 8001f70:	4413      	add	r3, r2
 8001f72:	461a      	mov	r2, r3
 8001f74:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa0 <microros_zero_allocate+0x48>)
 8001f76:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	68ba      	ldr	r2, [r7, #8]
 8001f7c:	fb02 f303 	mul.w	r3, r2, r3
 8001f80:	4a08      	ldr	r2, [pc, #32]	@ (8001fa4 <microros_zero_allocate+0x4c>)
 8001f82:	6812      	ldr	r2, [r2, #0]
 8001f84:	4413      	add	r3, r2
 8001f86:	461a      	mov	r2, r3
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <microros_zero_allocate+0x4c>)
 8001f8a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8001f8c:	68b9      	ldr	r1, [r7, #8]
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f7ff f9e7 	bl	8001362 <pvPortCallocMicroROS>
 8001f94:	4603      	mov	r3, r0
 8001f96:	4618      	mov	r0, r3
 8001f98:	3710      	adds	r7, #16
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20006c28 	.word	0x20006c28
 8001fa4:	20006c2c 	.word	0x20006c2c

08001fa8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8001fa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8001fba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fbe:	a320      	add	r3, pc, #128	@ (adr r3, 8002040 <UTILS_NanosecondsToTimespec+0x98>)
 8001fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc4:	f7fe fe78 	bl	8000cb8 <__aeabi_ldivmod>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	460b      	mov	r3, r1
 8001fcc:	6879      	ldr	r1, [r7, #4]
 8001fce:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8001fd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fd6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002040 <UTILS_NanosecondsToTimespec+0x98>)
 8001fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fdc:	f7fe fe6c 	bl	8000cb8 <__aeabi_ldivmod>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	da20      	bge.n	800202e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	4a11      	ldr	r2, [pc, #68]	@ (8002038 <UTILS_NanosecondsToTimespec+0x90>)
 8001ff2:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff6:	1712      	asrs	r2, r2, #28
 8001ff8:	17db      	asrs	r3, r3, #31
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	6979      	ldr	r1, [r7, #20]
 8002008:	17c8      	asrs	r0, r1, #31
 800200a:	460c      	mov	r4, r1
 800200c:	4605      	mov	r5, r0
 800200e:	ebb2 0804 	subs.w	r8, r2, r4
 8002012:	eb63 0905 	sbc.w	r9, r3, r5
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689a      	ldr	r2, [r3, #8]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	4906      	ldr	r1, [pc, #24]	@ (800203c <UTILS_NanosecondsToTimespec+0x94>)
 8002024:	fb01 f303 	mul.w	r3, r1, r3
 8002028:	441a      	add	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	609a      	str	r2, [r3, #8]
    }
}
 800202e:	bf00      	nop
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002038:	44b82fa1 	.word	0x44b82fa1
 800203c:	3b9aca00 	.word	0x3b9aca00
 8002040:	3b9aca00 	.word	0x3b9aca00
 8002044:	00000000 	.word	0x00000000

08002048 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800204c:	b08e      	sub	sp, #56	@ 0x38
 800204e:	af00      	add	r7, sp, #0
 8002050:	6278      	str	r0, [r7, #36]	@ 0x24
 8002052:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002054:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002058:	2300      	movs	r3, #0
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800205e:	f04f 0200 	mov.w	r2, #0
 8002062:	f04f 0300 	mov.w	r3, #0
 8002066:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800206a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800206e:	4618      	mov	r0, r3
 8002070:	f007 fb42 	bl	80096f8 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002076:	17da      	asrs	r2, r3, #31
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	61fa      	str	r2, [r7, #28]
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	69b9      	ldr	r1, [r7, #24]
 8002086:	000b      	movs	r3, r1
 8002088:	2200      	movs	r2, #0
 800208a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800208e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002090:	2200      	movs	r2, #0
 8002092:	461c      	mov	r4, r3
 8002094:	4615      	mov	r5, r2
 8002096:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800209a:	1911      	adds	r1, r2, r4
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	416b      	adcs	r3, r5
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80020a6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80020aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	f04f 0400 	mov.w	r4, #0
 80020b6:	f04f 0500 	mov.w	r5, #0
 80020ba:	015d      	lsls	r5, r3, #5
 80020bc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80020c0:	0154      	lsls	r4, r2, #5
 80020c2:	4622      	mov	r2, r4
 80020c4:	462b      	mov	r3, r5
 80020c6:	ebb2 0800 	subs.w	r8, r2, r0
 80020ca:	eb63 0901 	sbc.w	r9, r3, r1
 80020ce:	f04f 0200 	mov.w	r2, #0
 80020d2:	f04f 0300 	mov.w	r3, #0
 80020d6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80020da:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80020de:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80020e2:	4690      	mov	r8, r2
 80020e4:	4699      	mov	r9, r3
 80020e6:	eb18 0a00 	adds.w	sl, r8, r0
 80020ea:	eb49 0b01 	adc.w	fp, r9, r1
 80020ee:	f04f 0200 	mov.w	r2, #0
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002102:	ebb2 040a 	subs.w	r4, r2, sl
 8002106:	603c      	str	r4, [r7, #0]
 8002108:	eb63 030b 	sbc.w	r3, r3, fp
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002112:	4623      	mov	r3, r4
 8002114:	181b      	adds	r3, r3, r0
 8002116:	613b      	str	r3, [r7, #16]
 8002118:	462b      	mov	r3, r5
 800211a:	eb41 0303 	adc.w	r3, r1, r3
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	6a3a      	ldr	r2, [r7, #32]
 8002122:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002126:	f7ff ff3f 	bl	8001fa8 <UTILS_NanosecondsToTimespec>

    return 0;
 800212a:	2300      	movs	r3, #0
 800212c:	4618      	mov	r0, r3
 800212e:	3738      	adds	r7, #56	@ 0x38
 8002130:	46bd      	mov	sp, r7
 8002132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	607b      	str	r3, [r7, #4]
 8002142:	4b12      	ldr	r3, [pc, #72]	@ (800218c <HAL_MspInit+0x54>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	4a11      	ldr	r2, [pc, #68]	@ (800218c <HAL_MspInit+0x54>)
 8002148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800214c:	6453      	str	r3, [r2, #68]	@ 0x44
 800214e:	4b0f      	ldr	r3, [pc, #60]	@ (800218c <HAL_MspInit+0x54>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002156:	607b      	str	r3, [r7, #4]
 8002158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	4b0b      	ldr	r3, [pc, #44]	@ (800218c <HAL_MspInit+0x54>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a0a      	ldr	r2, [pc, #40]	@ (800218c <HAL_MspInit+0x54>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b08      	ldr	r3, [pc, #32]	@ (800218c <HAL_MspInit+0x54>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002172:	603b      	str	r3, [r7, #0]
 8002174:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	210f      	movs	r1, #15
 800217a:	f06f 0001 	mvn.w	r0, #1
 800217e:	f000 ff38 	bl	8002ff2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002182:	bf00      	nop
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800

08002190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002194:	bf00      	nop
 8002196:	e7fd      	b.n	8002194 <NMI_Handler+0x4>

08002198 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219c:	bf00      	nop
 800219e:	e7fd      	b.n	800219c <HardFault_Handler+0x4>

080021a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a4:	bf00      	nop
 80021a6:	e7fd      	b.n	80021a4 <MemManage_Handler+0x4>

080021a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021ac:	bf00      	nop
 80021ae:	e7fd      	b.n	80021ac <BusFault_Handler+0x4>

080021b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b4:	bf00      	nop
 80021b6:	e7fd      	b.n	80021b4 <UsageFault_Handler+0x4>

080021b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021bc:	bf00      	nop
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021c6:	b580      	push	{r7, lr}
 80021c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021ca:	f000 fdf3 	bl	8002db4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80021ce:	f007 fc1d 	bl	8009a0c <xTaskGetSchedulerState>
 80021d2:	4603      	mov	r3, r0
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d001      	beq.n	80021dc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80021d8:	f008 fa16 	bl	800a608 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021dc:	bf00      	nop
 80021de:	bd80      	pop	{r7, pc}

080021e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80021e4:	4802      	ldr	r0, [pc, #8]	@ (80021f0 <DMA1_Stream5_IRQHandler+0x10>)
 80021e6:	f001 f8d3 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20006de8 	.word	0x20006de8

080021f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80021f8:	4802      	ldr	r0, [pc, #8]	@ (8002204 <DMA1_Stream6_IRQHandler+0x10>)
 80021fa:	f001 f8c9 	bl	8003390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	20006e48 	.word	0x20006e48

08002208 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800220c:	4802      	ldr	r0, [pc, #8]	@ (8002218 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800220e:	f003 fdeb 	bl	8005de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	20006c38 	.word	0x20006c38

0800221c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002220:	4802      	ldr	r0, [pc, #8]	@ (800222c <TIM2_IRQHandler+0x10>)
 8002222:	f003 fde1 	bl	8005de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20006c80 	.word	0x20006c80

08002230 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002234:	4802      	ldr	r0, [pc, #8]	@ (8002240 <TIM4_IRQHandler+0x10>)
 8002236:	f003 fdd7 	bl	8005de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20006d10 	.word	0x20006d10

08002244 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002248:	4802      	ldr	r0, [pc, #8]	@ (8002254 <USART2_IRQHandler+0x10>)
 800224a:	f004 fd33 	bl	8006cb4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	20006da0 	.word	0x20006da0

08002258 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return 1;
 800225c:	2301      	movs	r3, #1
}
 800225e:	4618      	mov	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <_kill>:

int _kill(int pid, int sig)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002272:	f01a fa71 	bl	801c758 <__errno>
 8002276:	4603      	mov	r3, r0
 8002278:	2216      	movs	r2, #22
 800227a:	601a      	str	r2, [r3, #0]
  return -1;
 800227c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002280:	4618      	mov	r0, r3
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <_exit>:

void _exit (int status)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002290:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002294:	6878      	ldr	r0, [r7, #4]
 8002296:	f7ff ffe7 	bl	8002268 <_kill>
  while (1) {}    /* Make sure we hang here */
 800229a:	bf00      	nop
 800229c:	e7fd      	b.n	800229a <_exit+0x12>

0800229e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800229e:	b580      	push	{r7, lr}
 80022a0:	b086      	sub	sp, #24
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	60f8      	str	r0, [r7, #12]
 80022a6:	60b9      	str	r1, [r7, #8]
 80022a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	e00a      	b.n	80022c6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80022b0:	f3af 8000 	nop.w
 80022b4:	4601      	mov	r1, r0
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	60ba      	str	r2, [r7, #8]
 80022bc:	b2ca      	uxtb	r2, r1
 80022be:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	3301      	adds	r3, #1
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	dbf0      	blt.n	80022b0 <_read+0x12>
  }

  return len;
 80022ce:	687b      	ldr	r3, [r7, #4]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
 80022e8:	e009      	b.n	80022fe <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	1c5a      	adds	r2, r3, #1
 80022ee:	60ba      	str	r2, [r7, #8]
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	3301      	adds	r3, #1
 80022fc:	617b      	str	r3, [r7, #20]
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	429a      	cmp	r2, r3
 8002304:	dbf1      	blt.n	80022ea <_write+0x12>
  }
  return len;
 8002306:	687b      	ldr	r3, [r7, #4]
}
 8002308:	4618      	mov	r0, r3
 800230a:	3718      	adds	r7, #24
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <_close>:

int _close(int file)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002338:	605a      	str	r2, [r3, #4]
  return 0;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <_isatty>:

int _isatty(int file)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002350:	2301      	movs	r3, #1
}
 8002352:	4618      	mov	r0, r3
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr

0800235e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800235e:	b480      	push	{r7}
 8002360:	b085      	sub	sp, #20
 8002362:	af00      	add	r7, sp, #0
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3714      	adds	r7, #20
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr

08002378 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b086      	sub	sp, #24
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002380:	4a14      	ldr	r2, [pc, #80]	@ (80023d4 <_sbrk+0x5c>)
 8002382:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <_sbrk+0x60>)
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800238c:	4b13      	ldr	r3, [pc, #76]	@ (80023dc <_sbrk+0x64>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d102      	bne.n	800239a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002394:	4b11      	ldr	r3, [pc, #68]	@ (80023dc <_sbrk+0x64>)
 8002396:	4a12      	ldr	r2, [pc, #72]	@ (80023e0 <_sbrk+0x68>)
 8002398:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800239a:	4b10      	ldr	r3, [pc, #64]	@ (80023dc <_sbrk+0x64>)
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4413      	add	r3, r2
 80023a2:	693a      	ldr	r2, [r7, #16]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d207      	bcs.n	80023b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023a8:	f01a f9d6 	bl	801c758 <__errno>
 80023ac:	4603      	mov	r3, r0
 80023ae:	220c      	movs	r2, #12
 80023b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023b6:	e009      	b.n	80023cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023b8:	4b08      	ldr	r3, [pc, #32]	@ (80023dc <_sbrk+0x64>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023be:	4b07      	ldr	r3, [pc, #28]	@ (80023dc <_sbrk+0x64>)
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	4a05      	ldr	r2, [pc, #20]	@ (80023dc <_sbrk+0x64>)
 80023c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ca:	68fb      	ldr	r3, [r7, #12]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3718      	adds	r7, #24
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	20020000 	.word	0x20020000
 80023d8:	00000400 	.word	0x00000400
 80023dc:	20006c34 	.word	0x20006c34
 80023e0:	200116e8 	.word	0x200116e8

080023e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023e8:	4b06      	ldr	r3, [pc, #24]	@ (8002404 <SystemInit+0x20>)
 80023ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ee:	4a05      	ldr	r2, [pc, #20]	@ (8002404 <SystemInit+0x20>)
 80023f0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800240e:	f107 0308 	add.w	r3, r7, #8
 8002412:	2200      	movs	r2, #0
 8002414:	601a      	str	r2, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	609a      	str	r2, [r3, #8]
 800241a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800241c:	463b      	mov	r3, r7
 800241e:	2200      	movs	r2, #0
 8002420:	601a      	str	r2, [r3, #0]
 8002422:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002424:	4b1e      	ldr	r3, [pc, #120]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002426:	4a1f      	ldr	r2, [pc, #124]	@ (80024a4 <MX_TIM1_Init+0x9c>)
 8002428:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 800242a:	4b1d      	ldr	r3, [pc, #116]	@ (80024a0 <MX_TIM1_Init+0x98>)
 800242c:	223f      	movs	r2, #63	@ 0x3f
 800242e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002432:	2200      	movs	r2, #0
 8002434:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8002436:	4b1a      	ldr	r3, [pc, #104]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002438:	f242 720f 	movw	r2, #9999	@ 0x270f
 800243c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800243e:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002444:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002446:	2200      	movs	r2, #0
 8002448:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244a:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <MX_TIM1_Init+0x98>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002450:	4813      	ldr	r0, [pc, #76]	@ (80024a0 <MX_TIM1_Init+0x98>)
 8002452:	f003 f935 	bl	80056c0 <HAL_TIM_Base_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d001      	beq.n	8002460 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800245c:	f7ff fd02 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002460:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002464:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002466:	f107 0308 	add.w	r3, r7, #8
 800246a:	4619      	mov	r1, r3
 800246c:	480c      	ldr	r0, [pc, #48]	@ (80024a0 <MX_TIM1_Init+0x98>)
 800246e:	f003 fe6d 	bl	800614c <HAL_TIM_ConfigClockSource>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002478:	f7ff fcf4 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800247c:	2300      	movs	r3, #0
 800247e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002480:	2300      	movs	r3, #0
 8002482:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002484:	463b      	mov	r3, r7
 8002486:	4619      	mov	r1, r3
 8002488:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <MX_TIM1_Init+0x98>)
 800248a:	f004 fa21 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002494:	f7ff fce6 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002498:	bf00      	nop
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	20006c38 	.word	0x20006c38
 80024a4:	40010000 	.word	0x40010000

080024a8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b08c      	sub	sp, #48	@ 0x30
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80024ae:	f107 030c 	add.w	r3, r7, #12
 80024b2:	2224      	movs	r2, #36	@ 0x24
 80024b4:	2100      	movs	r1, #0
 80024b6:	4618      	mov	r0, r3
 80024b8:	f01a f84a 	bl	801c550 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	2200      	movs	r2, #0
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024c4:	4b21      	ldr	r3, [pc, #132]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024cc:	4b1f      	ldr	r3, [pc, #124]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b1e      	ldr	r3, [pc, #120]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80024d8:	4b1c      	ldr	r3, [pc, #112]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e0:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e6:	4b19      	ldr	r3, [pc, #100]	@ (800254c <MX_TIM2_Init+0xa4>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80024ec:	2303      	movs	r3, #3
 80024ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80024f0:	2300      	movs	r3, #0
 80024f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80024f4:	2301      	movs	r3, #1
 80024f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002500:	2300      	movs	r3, #0
 8002502:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002504:	2301      	movs	r3, #1
 8002506:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002508:	2300      	movs	r3, #0
 800250a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002510:	f107 030c 	add.w	r3, r7, #12
 8002514:	4619      	mov	r1, r3
 8002516:	480d      	ldr	r0, [pc, #52]	@ (800254c <MX_TIM2_Init+0xa4>)
 8002518:	f003 fa84 	bl	8005a24 <HAL_TIM_Encoder_Init>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002522:	f7ff fc9f 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800252a:	2300      	movs	r3, #0
 800252c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800252e:	1d3b      	adds	r3, r7, #4
 8002530:	4619      	mov	r1, r3
 8002532:	4806      	ldr	r0, [pc, #24]	@ (800254c <MX_TIM2_Init+0xa4>)
 8002534:	f004 f9cc 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d001      	beq.n	8002542 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800253e:	f7ff fc91 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002542:	bf00      	nop
 8002544:	3730      	adds	r7, #48	@ 0x30
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20006c80 	.word	0x20006c80

08002550 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b08a      	sub	sp, #40	@ 0x28
 8002554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002556:	f107 0320 	add.w	r3, r7, #32
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
 800255e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]
 8002568:	609a      	str	r2, [r3, #8]
 800256a:	60da      	str	r2, [r3, #12]
 800256c:	611a      	str	r2, [r3, #16]
 800256e:	615a      	str	r2, [r3, #20]
 8002570:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002572:	4b27      	ldr	r3, [pc, #156]	@ (8002610 <MX_TIM3_Init+0xc0>)
 8002574:	4a27      	ldr	r2, [pc, #156]	@ (8002614 <MX_TIM3_Init+0xc4>)
 8002576:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 31;
 8002578:	4b25      	ldr	r3, [pc, #148]	@ (8002610 <MX_TIM3_Init+0xc0>)
 800257a:	221f      	movs	r2, #31
 800257c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800257e:	4b24      	ldr	r3, [pc, #144]	@ (8002610 <MX_TIM3_Init+0xc0>)
 8002580:	2200      	movs	r2, #0
 8002582:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8002584:	4b22      	ldr	r3, [pc, #136]	@ (8002610 <MX_TIM3_Init+0xc0>)
 8002586:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800258a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800258c:	4b20      	ldr	r3, [pc, #128]	@ (8002610 <MX_TIM3_Init+0xc0>)
 800258e:	2200      	movs	r2, #0
 8002590:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002592:	4b1f      	ldr	r3, [pc, #124]	@ (8002610 <MX_TIM3_Init+0xc0>)
 8002594:	2200      	movs	r2, #0
 8002596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002598:	481d      	ldr	r0, [pc, #116]	@ (8002610 <MX_TIM3_Init+0xc0>)
 800259a:	f003 f943 	bl	8005824 <HAL_TIM_PWM_Init>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80025a4:	f7ff fc5e 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025a8:	2300      	movs	r3, #0
 80025aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025b0:	f107 0320 	add.w	r3, r7, #32
 80025b4:	4619      	mov	r1, r3
 80025b6:	4816      	ldr	r0, [pc, #88]	@ (8002610 <MX_TIM3_Init+0xc0>)
 80025b8:	f004 f98a 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80025c2:	f7ff fc4f 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025c6:	2360      	movs	r3, #96	@ 0x60
 80025c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025ca:	2300      	movs	r3, #0
 80025cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025d2:	2300      	movs	r3, #0
 80025d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80025d6:	1d3b      	adds	r3, r7, #4
 80025d8:	2200      	movs	r2, #0
 80025da:	4619      	mov	r1, r3
 80025dc:	480c      	ldr	r0, [pc, #48]	@ (8002610 <MX_TIM3_Init+0xc0>)
 80025de:	f003 fcf3 	bl	8005fc8 <HAL_TIM_PWM_ConfigChannel>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80025e8:	f7ff fc3c 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025ec:	1d3b      	adds	r3, r7, #4
 80025ee:	2204      	movs	r2, #4
 80025f0:	4619      	mov	r1, r3
 80025f2:	4807      	ldr	r0, [pc, #28]	@ (8002610 <MX_TIM3_Init+0xc0>)
 80025f4:	f003 fce8 	bl	8005fc8 <HAL_TIM_PWM_ConfigChannel>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80025fe:	f7ff fc31 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002602:	4803      	ldr	r0, [pc, #12]	@ (8002610 <MX_TIM3_Init+0xc0>)
 8002604:	f000 f932 	bl	800286c <HAL_TIM_MspPostInit>

}
 8002608:	bf00      	nop
 800260a:	3728      	adds	r7, #40	@ 0x28
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}
 8002610:	20006cc8 	.word	0x20006cc8
 8002614:	40000400 	.word	0x40000400

08002618 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b08c      	sub	sp, #48	@ 0x30
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800261e:	f107 030c 	add.w	r3, r7, #12
 8002622:	2224      	movs	r2, #36	@ 0x24
 8002624:	2100      	movs	r1, #0
 8002626:	4618      	mov	r0, r3
 8002628:	f019 ff92 	bl	801c550 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800262c:	1d3b      	adds	r3, r7, #4
 800262e:	2200      	movs	r2, #0
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002634:	4b20      	ldr	r3, [pc, #128]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002636:	4a21      	ldr	r2, [pc, #132]	@ (80026bc <MX_TIM4_Init+0xa4>)
 8002638:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800263a:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 800263c:	2200      	movs	r2, #0
 800263e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002640:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002642:	2200      	movs	r2, #0
 8002644:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002646:	4b1c      	ldr	r3, [pc, #112]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002648:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800264c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800264e:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002650:	2200      	movs	r2, #0
 8002652:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002654:	4b18      	ldr	r3, [pc, #96]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002656:	2200      	movs	r2, #0
 8002658:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800265a:	2303      	movs	r3, #3
 800265c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800265e:	2300      	movs	r3, #0
 8002660:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002662:	2301      	movs	r3, #1
 8002664:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002666:	2300      	movs	r3, #0
 8002668:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800266a:	2300      	movs	r3, #0
 800266c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800266e:	2300      	movs	r3, #0
 8002670:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002672:	2301      	movs	r3, #1
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002676:	2300      	movs	r3, #0
 8002678:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800267e:	f107 030c 	add.w	r3, r7, #12
 8002682:	4619      	mov	r1, r3
 8002684:	480c      	ldr	r0, [pc, #48]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 8002686:	f003 f9cd 	bl	8005a24 <HAL_TIM_Encoder_Init>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002690:	f7ff fbe8 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002694:	2300      	movs	r3, #0
 8002696:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002698:	2300      	movs	r3, #0
 800269a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800269c:	1d3b      	adds	r3, r7, #4
 800269e:	4619      	mov	r1, r3
 80026a0:	4805      	ldr	r0, [pc, #20]	@ (80026b8 <MX_TIM4_Init+0xa0>)
 80026a2:	f004 f915 	bl	80068d0 <HAL_TIMEx_MasterConfigSynchronization>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d001      	beq.n	80026b0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80026ac:	f7ff fbda 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026b0:	bf00      	nop
 80026b2:	3730      	adds	r7, #48	@ 0x30
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	20006d10 	.word	0x20006d10
 80026bc:	40000800 	.word	0x40000800

080026c0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002708 <HAL_TIM_Base_MspInit+0x48>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d115      	bne.n	80026fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026d2:	2300      	movs	r3, #0
 80026d4:	60fb      	str	r3, [r7, #12]
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <HAL_TIM_Base_MspInit+0x4c>)
 80026d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026da:	4a0c      	ldr	r2, [pc, #48]	@ (800270c <HAL_TIM_Base_MspInit+0x4c>)
 80026dc:	f043 0301 	orr.w	r3, r3, #1
 80026e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80026e2:	4b0a      	ldr	r3, [pc, #40]	@ (800270c <HAL_TIM_Base_MspInit+0x4c>)
 80026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	60fb      	str	r3, [r7, #12]
 80026ec:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80026ee:	2200      	movs	r2, #0
 80026f0:	2105      	movs	r1, #5
 80026f2:	2019      	movs	r0, #25
 80026f4:	f000 fc7d 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80026f8:	2019      	movs	r0, #25
 80026fa:	f000 fc96 	bl	800302a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80026fe:	bf00      	nop
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40010000 	.word	0x40010000
 800270c:	40023800 	.word	0x40023800

08002710 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b08c      	sub	sp, #48	@ 0x30
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002718:	f107 031c 	add.w	r3, r7, #28
 800271c:	2200      	movs	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	605a      	str	r2, [r3, #4]
 8002722:	609a      	str	r2, [r3, #8]
 8002724:	60da      	str	r2, [r3, #12]
 8002726:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002730:	d134      	bne.n	800279c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	61bb      	str	r3, [r7, #24]
 8002736:	4b38      	ldr	r3, [pc, #224]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a37      	ldr	r2, [pc, #220]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
 8002742:	4b35      	ldr	r3, [pc, #212]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	61bb      	str	r3, [r7, #24]
 800274c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	617b      	str	r3, [r7, #20]
 8002752:	4b31      	ldr	r3, [pc, #196]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	4a30      	ldr	r2, [pc, #192]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	6313      	str	r3, [r2, #48]	@ 0x30
 800275e:	4b2e      	ldr	r3, [pc, #184]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	f003 0301 	and.w	r3, r3, #1
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800276a:	2303      	movs	r3, #3
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276e:	2302      	movs	r3, #2
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002772:	2300      	movs	r3, #0
 8002774:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002776:	2300      	movs	r3, #0
 8002778:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800277a:	2301      	movs	r3, #1
 800277c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277e:	f107 031c 	add.w	r3, r7, #28
 8002782:	4619      	mov	r1, r3
 8002784:	4825      	ldr	r0, [pc, #148]	@ (800281c <HAL_TIM_Encoder_MspInit+0x10c>)
 8002786:	f001 f86d 	bl	8003864 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800278a:	2200      	movs	r2, #0
 800278c:	2105      	movs	r1, #5
 800278e:	201c      	movs	r0, #28
 8002790:	f000 fc2f 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002794:	201c      	movs	r0, #28
 8002796:	f000 fc48 	bl	800302a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800279a:	e038      	b.n	800280e <HAL_TIM_Encoder_MspInit+0xfe>
  else if(tim_encoderHandle->Instance==TIM4)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a1f      	ldr	r2, [pc, #124]	@ (8002820 <HAL_TIM_Encoder_MspInit+0x110>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d133      	bne.n	800280e <HAL_TIM_Encoder_MspInit+0xfe>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	4b1b      	ldr	r3, [pc, #108]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027b0:	f043 0304 	orr.w	r3, r3, #4
 80027b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b6:	4b18      	ldr	r3, [pc, #96]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	613b      	str	r3, [r7, #16]
 80027c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	60fb      	str	r3, [r7, #12]
 80027c6:	4b14      	ldr	r3, [pc, #80]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ca:	4a13      	ldr	r2, [pc, #76]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027cc:	f043 0302 	orr.w	r3, r3, #2
 80027d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d2:	4b11      	ldr	r3, [pc, #68]	@ (8002818 <HAL_TIM_Encoder_MspInit+0x108>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027de:	23c0      	movs	r3, #192	@ 0xc0
 80027e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e2:	2302      	movs	r3, #2
 80027e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e6:	2300      	movs	r3, #0
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ea:	2300      	movs	r3, #0
 80027ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027ee:	2302      	movs	r3, #2
 80027f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f2:	f107 031c 	add.w	r3, r7, #28
 80027f6:	4619      	mov	r1, r3
 80027f8:	480a      	ldr	r0, [pc, #40]	@ (8002824 <HAL_TIM_Encoder_MspInit+0x114>)
 80027fa:	f001 f833 	bl	8003864 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80027fe:	2200      	movs	r2, #0
 8002800:	2105      	movs	r1, #5
 8002802:	201e      	movs	r0, #30
 8002804:	f000 fbf5 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002808:	201e      	movs	r0, #30
 800280a:	f000 fc0e 	bl	800302a <HAL_NVIC_EnableIRQ>
}
 800280e:	bf00      	nop
 8002810:	3730      	adds	r7, #48	@ 0x30
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	40023800 	.word	0x40023800
 800281c:	40020000 	.word	0x40020000
 8002820:	40000800 	.word	0x40000800
 8002824:	40020400 	.word	0x40020400

08002828 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002828:	b480      	push	{r7}
 800282a:	b085      	sub	sp, #20
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a0b      	ldr	r2, [pc, #44]	@ (8002864 <HAL_TIM_PWM_MspInit+0x3c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d10d      	bne.n	8002856 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	4b0a      	ldr	r3, [pc, #40]	@ (8002868 <HAL_TIM_PWM_MspInit+0x40>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	4a09      	ldr	r2, [pc, #36]	@ (8002868 <HAL_TIM_PWM_MspInit+0x40>)
 8002844:	f043 0302 	orr.w	r3, r3, #2
 8002848:	6413      	str	r3, [r2, #64]	@ 0x40
 800284a:	4b07      	ldr	r3, [pc, #28]	@ (8002868 <HAL_TIM_PWM_MspInit+0x40>)
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002856:	bf00      	nop
 8002858:	3714      	adds	r7, #20
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40000400 	.word	0x40000400
 8002868:	40023800 	.word	0x40023800

0800286c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	f107 030c 	add.w	r3, r7, #12
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a12      	ldr	r2, [pc, #72]	@ (80028d4 <HAL_TIM_MspPostInit+0x68>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d11d      	bne.n	80028ca <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	4b11      	ldr	r3, [pc, #68]	@ (80028d8 <HAL_TIM_MspPostInit+0x6c>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	4a10      	ldr	r2, [pc, #64]	@ (80028d8 <HAL_TIM_MspPostInit+0x6c>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6313      	str	r3, [r2, #48]	@ 0x30
 800289e:	4b0e      	ldr	r3, [pc, #56]	@ (80028d8 <HAL_TIM_MspPostInit+0x6c>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60bb      	str	r3, [r7, #8]
 80028a8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028aa:	23c0      	movs	r3, #192	@ 0xc0
 80028ac:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ae:	2302      	movs	r3, #2
 80028b0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028ba:	2302      	movs	r3, #2
 80028bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f107 030c 	add.w	r3, r7, #12
 80028c2:	4619      	mov	r1, r3
 80028c4:	4805      	ldr	r0, [pc, #20]	@ (80028dc <HAL_TIM_MspPostInit+0x70>)
 80028c6:	f000 ffcd 	bl	8003864 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028ca:	bf00      	nop
 80028cc:	3720      	adds	r7, #32
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40000400 	.word	0x40000400
 80028d8:	40023800 	.word	0x40023800
 80028dc:	40020000 	.word	0x40020000

080028e0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028e4:	4b11      	ldr	r3, [pc, #68]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 80028e6:	4a12      	ldr	r2, [pc, #72]	@ (8002930 <MX_USART1_UART_Init+0x50>)
 80028e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028ea:	4b10      	ldr	r3, [pc, #64]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 80028ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80028f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028f2:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028f8:	4b0c      	ldr	r3, [pc, #48]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 80028fa:	2200      	movs	r2, #0
 80028fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028fe:	4b0b      	ldr	r3, [pc, #44]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 8002900:	2200      	movs	r2, #0
 8002902:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002904:	4b09      	ldr	r3, [pc, #36]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 8002906:	220c      	movs	r2, #12
 8002908:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800290a:	4b08      	ldr	r3, [pc, #32]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 800290c:	2200      	movs	r2, #0
 800290e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002910:	4b06      	ldr	r3, [pc, #24]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 8002912:	2200      	movs	r2, #0
 8002914:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002916:	4805      	ldr	r0, [pc, #20]	@ (800292c <MX_USART1_UART_Init+0x4c>)
 8002918:	f004 f85c 	bl	80069d4 <HAL_UART_Init>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002922:	f7ff fa9f 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	20006d58 	.word	0x20006d58
 8002930:	40011000 	.word	0x40011000

08002934 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002938:	4b11      	ldr	r3, [pc, #68]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 800293a:	4a12      	ldr	r2, [pc, #72]	@ (8002984 <MX_USART2_UART_Init+0x50>)
 800293c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800293e:	4b10      	ldr	r3, [pc, #64]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 8002940:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002944:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002946:	4b0e      	ldr	r3, [pc, #56]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 8002948:	2200      	movs	r2, #0
 800294a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800294c:	4b0c      	ldr	r3, [pc, #48]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 800294e:	2200      	movs	r2, #0
 8002950:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002952:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 8002954:	2200      	movs	r2, #0
 8002956:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002958:	4b09      	ldr	r3, [pc, #36]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 800295a:	220c      	movs	r2, #12
 800295c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800295e:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 8002960:	2200      	movs	r2, #0
 8002962:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002964:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 8002966:	2200      	movs	r2, #0
 8002968:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800296a:	4805      	ldr	r0, [pc, #20]	@ (8002980 <MX_USART2_UART_Init+0x4c>)
 800296c:	f004 f832 	bl	80069d4 <HAL_UART_Init>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002976:	f7ff fa75 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20006da0 	.word	0x20006da0
 8002984:	40004400 	.word	0x40004400

08002988 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b08c      	sub	sp, #48	@ 0x30
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002990:	f107 031c 	add.w	r3, r7, #28
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	60da      	str	r2, [r3, #12]
 800299e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a66      	ldr	r2, [pc, #408]	@ (8002b40 <HAL_UART_MspInit+0x1b8>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d12d      	bne.n	8002a06 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	4b65      	ldr	r3, [pc, #404]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b2:	4a64      	ldr	r2, [pc, #400]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029b4:	f043 0310 	orr.w	r3, r3, #16
 80029b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80029ba:	4b62      	ldr	r3, [pc, #392]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	61bb      	str	r3, [r7, #24]
 80029c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
 80029ca:	4b5e      	ldr	r3, [pc, #376]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ce:	4a5d      	ldr	r2, [pc, #372]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029d0:	f043 0301 	orr.w	r3, r3, #1
 80029d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d6:	4b5b      	ldr	r3, [pc, #364]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	617b      	str	r3, [r7, #20]
 80029e0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029e2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e8:	2302      	movs	r3, #2
 80029ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ec:	2300      	movs	r3, #0
 80029ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f0:	2303      	movs	r3, #3
 80029f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029f4:	2307      	movs	r3, #7
 80029f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f8:	f107 031c 	add.w	r3, r7, #28
 80029fc:	4619      	mov	r1, r3
 80029fe:	4852      	ldr	r0, [pc, #328]	@ (8002b48 <HAL_UART_MspInit+0x1c0>)
 8002a00:	f000 ff30 	bl	8003864 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a04:	e098      	b.n	8002b38 <HAL_UART_MspInit+0x1b0>
  else if(uartHandle->Instance==USART2)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a50      	ldr	r2, [pc, #320]	@ (8002b4c <HAL_UART_MspInit+0x1c4>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	f040 8093 	bne.w	8002b38 <HAL_UART_MspInit+0x1b0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
 8002a16:	4b4b      	ldr	r3, [pc, #300]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1a:	4a4a      	ldr	r2, [pc, #296]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a22:	4b48      	ldr	r3, [pc, #288]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	613b      	str	r3, [r7, #16]
 8002a2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	4b44      	ldr	r3, [pc, #272]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	4a43      	ldr	r2, [pc, #268]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a38:	f043 0301 	orr.w	r3, r3, #1
 8002a3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a3e:	4b41      	ldr	r3, [pc, #260]	@ (8002b44 <HAL_UART_MspInit+0x1bc>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a4a:	230c      	movs	r3, #12
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a56:	2303      	movs	r3, #3
 8002a58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a5a:	2307      	movs	r3, #7
 8002a5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	4619      	mov	r1, r3
 8002a64:	4838      	ldr	r0, [pc, #224]	@ (8002b48 <HAL_UART_MspInit+0x1c0>)
 8002a66:	f000 fefd 	bl	8003864 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a6a:	4b39      	ldr	r3, [pc, #228]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a6c:	4a39      	ldr	r2, [pc, #228]	@ (8002b54 <HAL_UART_MspInit+0x1cc>)
 8002a6e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a70:	4b37      	ldr	r3, [pc, #220]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a72:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a76:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a78:	4b35      	ldr	r3, [pc, #212]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a7e:	4b34      	ldr	r3, [pc, #208]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a84:	4b32      	ldr	r3, [pc, #200]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a8a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a8c:	4b30      	ldr	r3, [pc, #192]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a92:	4b2f      	ldr	r3, [pc, #188]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002a98:	4b2d      	ldr	r3, [pc, #180]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002a9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a9e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002aa0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002aa2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002aa6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002aa8:	4b29      	ldr	r3, [pc, #164]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002aae:	4828      	ldr	r0, [pc, #160]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002ab0:	f000 fad6 	bl	8003060 <HAL_DMA_Init>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_UART_MspInit+0x136>
      Error_Handler();
 8002aba:	f7ff f9d3 	bl	8001e64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a23      	ldr	r2, [pc, #140]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002ac2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002ac4:	4a22      	ldr	r2, [pc, #136]	@ (8002b50 <HAL_UART_MspInit+0x1c8>)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002aca:	4b23      	ldr	r3, [pc, #140]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002acc:	4a23      	ldr	r2, [pc, #140]	@ (8002b5c <HAL_UART_MspInit+0x1d4>)
 8002ace:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002ad0:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002ad2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ad6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002ada:	2240      	movs	r2, #64	@ 0x40
 8002adc:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002ae6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002aea:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002aec:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002af2:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002afe:	4b16      	ldr	r3, [pc, #88]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002b00:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002b04:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b06:	4b14      	ldr	r3, [pc, #80]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b0c:	4812      	ldr	r0, [pc, #72]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002b0e:	f000 faa7 	bl	8003060 <HAL_DMA_Init>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d001      	beq.n	8002b1c <HAL_UART_MspInit+0x194>
      Error_Handler();
 8002b18:	f7ff f9a4 	bl	8001e64 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002b20:	639a      	str	r2, [r3, #56]	@ 0x38
 8002b22:	4a0d      	ldr	r2, [pc, #52]	@ (8002b58 <HAL_UART_MspInit+0x1d0>)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2105      	movs	r1, #5
 8002b2c:	2026      	movs	r0, #38	@ 0x26
 8002b2e:	f000 fa60 	bl	8002ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b32:	2026      	movs	r0, #38	@ 0x26
 8002b34:	f000 fa79 	bl	800302a <HAL_NVIC_EnableIRQ>
}
 8002b38:	bf00      	nop
 8002b3a:	3730      	adds	r7, #48	@ 0x30
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	40011000 	.word	0x40011000
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40020000 	.word	0x40020000
 8002b4c:	40004400 	.word	0x40004400
 8002b50:	20006de8 	.word	0x20006de8
 8002b54:	40026088 	.word	0x40026088
 8002b58:	20006e48 	.word	0x20006e48
 8002b5c:	400260a0 	.word	0x400260a0

08002b60 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002b6e:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002b70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b74:	4904      	ldr	r1, [pc, #16]	@ (8002b88 <cubemx_transport_open+0x28>)
 8002b76:	68f8      	ldr	r0, [r7, #12]
 8002b78:	f003 fff8 	bl	8006b6c <HAL_UART_Receive_DMA>
    return true;
 8002b7c:	2301      	movs	r3, #1
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20006ea8 	.word	0x20006ea8

08002b8c <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002b9a:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f004 f80a 	bl	8006bb6 <HAL_UART_DMAStop>
    return true;
 8002ba2:	2301      	movs	r3, #1
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002bc0:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b20      	cmp	r3, #32
 8002bcc:	d11c      	bne.n	8002c08 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68b9      	ldr	r1, [r7, #8]
 8002bd6:	6978      	ldr	r0, [r7, #20]
 8002bd8:	f003 ff4c 	bl	8006a74 <HAL_UART_Transmit_DMA>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002be0:	e002      	b.n	8002be8 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002be2:	2001      	movs	r0, #1
 8002be4:	f005 fa94 	bl	8008110 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002be8:	7cfb      	ldrb	r3, [r7, #19]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d105      	bne.n	8002bfa <cubemx_transport_write+0x4e>
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b20      	cmp	r3, #32
 8002bf8:	d1f3      	bne.n	8002be2 <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002bfa:	7cfb      	ldrb	r3, [r7, #19]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <cubemx_transport_write+0x58>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	e002      	b.n	8002c0a <cubemx_transport_write+0x5e>
 8002c04:	2300      	movs	r3, #0
 8002c06:	e000      	b.n	8002c0a <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002c08:	2300      	movs	r3, #0
    }
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
	...

08002c14 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002c28:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c2e:	b672      	cpsid	i
}
 8002c30:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002c3e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cb0 <cubemx_transport_read+0x9c>)
 8002c40:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002c42:	b662      	cpsie	i
}
 8002c44:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002c4c:	2001      	movs	r0, #1
 8002c4e:	f005 fa5f 	bl	8008110 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002c52:	4b18      	ldr	r3, [pc, #96]	@ (8002cb4 <cubemx_transport_read+0xa0>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <cubemx_transport_read+0x9c>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d103      	bne.n	8002c66 <cubemx_transport_read+0x52>
 8002c5e:	69fa      	ldr	r2, [r7, #28]
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	dbe3      	blt.n	8002c2e <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002c6a:	e011      	b.n	8002c90 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002c6c:	4b11      	ldr	r3, [pc, #68]	@ (8002cb4 <cubemx_transport_read+0xa0>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	69bb      	ldr	r3, [r7, #24]
 8002c74:	440b      	add	r3, r1
 8002c76:	4910      	ldr	r1, [pc, #64]	@ (8002cb8 <cubemx_transport_read+0xa4>)
 8002c78:	5c8a      	ldrb	r2, [r1, r2]
 8002c7a:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <cubemx_transport_read+0xa0>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	3301      	adds	r3, #1
 8002c82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c86:	4a0b      	ldr	r2, [pc, #44]	@ (8002cb4 <cubemx_transport_read+0xa0>)
 8002c88:	6013      	str	r3, [r2, #0]
        wrote++;
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002c90:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <cubemx_transport_read+0xa0>)
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4b06      	ldr	r3, [pc, #24]	@ (8002cb0 <cubemx_transport_read+0x9c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d003      	beq.n	8002ca4 <cubemx_transport_read+0x90>
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d3e3      	bcc.n	8002c6c <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002ca4:	69bb      	ldr	r3, [r7, #24]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200076ac 	.word	0x200076ac
 8002cb4:	200076a8 	.word	0x200076a8
 8002cb8:	20006ea8 	.word	0x20006ea8

08002cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002cf4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002cc0:	f7ff fb90 	bl	80023e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002cc4:	480c      	ldr	r0, [pc, #48]	@ (8002cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cc6:	490d      	ldr	r1, [pc, #52]	@ (8002cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ccc:	e002      	b.n	8002cd4 <LoopCopyDataInit>

08002cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cd2:	3304      	adds	r3, #4

08002cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002cd8:	d3f9      	bcc.n	8002cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002cda:	4a0a      	ldr	r2, [pc, #40]	@ (8002d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8002d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ce0:	e001      	b.n	8002ce6 <LoopFillZerobss>

08002ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ce4:	3204      	adds	r2, #4

08002ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ce8:	d3fb      	bcc.n	8002ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002cea:	f019 fd3b 	bl	801c764 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002cee:	f7fe ff2f 	bl	8001b50 <main>
  bx  lr    
 8002cf2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002cf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002cfc:	20002e10 	.word	0x20002e10
  ldr r2, =_sidata
 8002d00:	080208ac 	.word	0x080208ac
  ldr r2, =_sbss
 8002d04:	20002e10 	.word	0x20002e10
  ldr r4, =_ebss
 8002d08:	200116e4 	.word	0x200116e4

08002d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d0c:	e7fe      	b.n	8002d0c <ADC_IRQHandler>
	...

08002d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002d14:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_Init+0x40>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a0d      	ldr	r2, [pc, #52]	@ (8002d50 <HAL_Init+0x40>)
 8002d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d20:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_Init+0x40>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0a      	ldr	r2, [pc, #40]	@ (8002d50 <HAL_Init+0x40>)
 8002d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d2c:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <HAL_Init+0x40>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a07      	ldr	r2, [pc, #28]	@ (8002d50 <HAL_Init+0x40>)
 8002d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d38:	2003      	movs	r0, #3
 8002d3a:	f000 f94f 	bl	8002fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d3e:	200f      	movs	r0, #15
 8002d40:	f000 f808 	bl	8002d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d44:	f7ff f9f8 	bl	8002138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40023c00 	.word	0x40023c00

08002d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d5c:	4b12      	ldr	r3, [pc, #72]	@ (8002da8 <HAL_InitTick+0x54>)
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	4b12      	ldr	r3, [pc, #72]	@ (8002dac <HAL_InitTick+0x58>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 f967 	bl	8003046 <HAL_SYSTICK_Config>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e00e      	b.n	8002da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b0f      	cmp	r3, #15
 8002d86:	d80a      	bhi.n	8002d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d88:	2200      	movs	r2, #0
 8002d8a:	6879      	ldr	r1, [r7, #4]
 8002d8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002d90:	f000 f92f 	bl	8002ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002d94:	4a06      	ldr	r2, [pc, #24]	@ (8002db0 <HAL_InitTick+0x5c>)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	e000      	b.n	8002da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	2000000c 	.word	0x2000000c
 8002dac:	20000014 	.word	0x20000014
 8002db0:	20000010 	.word	0x20000010

08002db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db8:	4b06      	ldr	r3, [pc, #24]	@ (8002dd4 <HAL_IncTick+0x20>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	4b06      	ldr	r3, [pc, #24]	@ (8002dd8 <HAL_IncTick+0x24>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	4a04      	ldr	r2, [pc, #16]	@ (8002dd8 <HAL_IncTick+0x24>)
 8002dc6:	6013      	str	r3, [r2, #0]
}
 8002dc8:	bf00      	nop
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
 8002dd2:	bf00      	nop
 8002dd4:	20000014 	.word	0x20000014
 8002dd8:	200076b0 	.word	0x200076b0

08002ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return uwTick;
 8002de0:	4b03      	ldr	r3, [pc, #12]	@ (8002df0 <HAL_GetTick+0x14>)
 8002de2:	681b      	ldr	r3, [r3, #0]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	200076b0 	.word	0x200076b0

08002df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002dfc:	f7ff ffee 	bl	8002ddc <HAL_GetTick>
 8002e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e0c:	d005      	beq.n	8002e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e38 <HAL_Delay+0x44>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	461a      	mov	r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	4413      	add	r3, r2
 8002e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e1a:	bf00      	nop
 8002e1c:	f7ff ffde 	bl	8002ddc <HAL_GetTick>
 8002e20:	4602      	mov	r2, r0
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1ad3      	subs	r3, r2, r3
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d8f7      	bhi.n	8002e1c <HAL_Delay+0x28>
  {
  }
}
 8002e2c:	bf00      	nop
 8002e2e:	bf00      	nop
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000014 	.word	0x20000014

08002e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e80 <__NVIC_SetPriorityGrouping+0x44>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e52:	68ba      	ldr	r2, [r7, #8]
 8002e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e58:	4013      	ands	r3, r2
 8002e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e6e:	4a04      	ldr	r2, [pc, #16]	@ (8002e80 <__NVIC_SetPriorityGrouping+0x44>)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	60d3      	str	r3, [r2, #12]
}
 8002e74:	bf00      	nop
 8002e76:	3714      	adds	r7, #20
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	e000ed00 	.word	0xe000ed00

08002e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e88:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <__NVIC_GetPriorityGrouping+0x18>)
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	0a1b      	lsrs	r3, r3, #8
 8002e8e:	f003 0307 	and.w	r3, r3, #7
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	e000ed00 	.word	0xe000ed00

08002ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	db0b      	blt.n	8002eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	f003 021f 	and.w	r2, r3, #31
 8002eb8:	4907      	ldr	r1, [pc, #28]	@ (8002ed8 <__NVIC_EnableIRQ+0x38>)
 8002eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ebe:	095b      	lsrs	r3, r3, #5
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	e000e100 	.word	0xe000e100

08002edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b083      	sub	sp, #12
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	6039      	str	r1, [r7, #0]
 8002ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	db0a      	blt.n	8002f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	b2da      	uxtb	r2, r3
 8002ef4:	490c      	ldr	r1, [pc, #48]	@ (8002f28 <__NVIC_SetPriority+0x4c>)
 8002ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002efa:	0112      	lsls	r2, r2, #4
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	440b      	add	r3, r1
 8002f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f04:	e00a      	b.n	8002f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	4908      	ldr	r1, [pc, #32]	@ (8002f2c <__NVIC_SetPriority+0x50>)
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	3b04      	subs	r3, #4
 8002f14:	0112      	lsls	r2, r2, #4
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	440b      	add	r3, r1
 8002f1a:	761a      	strb	r2, [r3, #24]
}
 8002f1c:	bf00      	nop
 8002f1e:	370c      	adds	r7, #12
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000e100 	.word	0xe000e100
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b089      	sub	sp, #36	@ 0x24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	f003 0307 	and.w	r3, r3, #7
 8002f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f44:	69fb      	ldr	r3, [r7, #28]
 8002f46:	f1c3 0307 	rsb	r3, r3, #7
 8002f4a:	2b04      	cmp	r3, #4
 8002f4c:	bf28      	it	cs
 8002f4e:	2304      	movcs	r3, #4
 8002f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	3304      	adds	r3, #4
 8002f56:	2b06      	cmp	r3, #6
 8002f58:	d902      	bls.n	8002f60 <NVIC_EncodePriority+0x30>
 8002f5a:	69fb      	ldr	r3, [r7, #28]
 8002f5c:	3b03      	subs	r3, #3
 8002f5e:	e000      	b.n	8002f62 <NVIC_EncodePriority+0x32>
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002f68:	69bb      	ldr	r3, [r7, #24]
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	68bb      	ldr	r3, [r7, #8]
 8002f72:	401a      	ands	r2, r3
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f78:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f82:	43d9      	mvns	r1, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f88:	4313      	orrs	r3, r2
         );
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3724      	adds	r7, #36	@ 0x24
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
	...

08002f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fa8:	d301      	bcc.n	8002fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002faa:	2301      	movs	r3, #1
 8002fac:	e00f      	b.n	8002fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fae:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <SysTick_Config+0x40>)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	3b01      	subs	r3, #1
 8002fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fb6:	210f      	movs	r1, #15
 8002fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002fbc:	f7ff ff8e 	bl	8002edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fc0:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <SysTick_Config+0x40>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc6:	4b04      	ldr	r3, [pc, #16]	@ (8002fd8 <SysTick_Config+0x40>)
 8002fc8:	2207      	movs	r2, #7
 8002fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3708      	adds	r7, #8
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	e000e010 	.word	0xe000e010

08002fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff ff29 	bl	8002e3c <__NVIC_SetPriorityGrouping>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b086      	sub	sp, #24
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003000:	2300      	movs	r3, #0
 8003002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003004:	f7ff ff3e 	bl	8002e84 <__NVIC_GetPriorityGrouping>
 8003008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800300a:	687a      	ldr	r2, [r7, #4]
 800300c:	68b9      	ldr	r1, [r7, #8]
 800300e:	6978      	ldr	r0, [r7, #20]
 8003010:	f7ff ff8e 	bl	8002f30 <NVIC_EncodePriority>
 8003014:	4602      	mov	r2, r0
 8003016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800301a:	4611      	mov	r1, r2
 800301c:	4618      	mov	r0, r3
 800301e:	f7ff ff5d 	bl	8002edc <__NVIC_SetPriority>
}
 8003022:	bf00      	nop
 8003024:	3718      	adds	r7, #24
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}

0800302a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800302a:	b580      	push	{r7, lr}
 800302c:	b082      	sub	sp, #8
 800302e:	af00      	add	r7, sp, #0
 8003030:	4603      	mov	r3, r0
 8003032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff ff31 	bl	8002ea0 <__NVIC_EnableIRQ>
}
 800303e:	bf00      	nop
 8003040:	3708      	adds	r7, #8
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b082      	sub	sp, #8
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f7ff ffa2 	bl	8002f98 <SysTick_Config>
 8003054:	4603      	mov	r3, r0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800306c:	f7ff feb6 	bl	8002ddc <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e099      	b.n	80031b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f022 0201 	bic.w	r2, r2, #1
 800309a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800309c:	e00f      	b.n	80030be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800309e:	f7ff fe9d 	bl	8002ddc <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b05      	cmp	r3, #5
 80030aa:	d908      	bls.n	80030be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2220      	movs	r2, #32
 80030b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2203      	movs	r2, #3
 80030b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e078      	b.n	80031b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1e8      	bne.n	800309e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	4b38      	ldr	r3, [pc, #224]	@ (80031b8 <HAL_DMA_Init+0x158>)
 80030d8:	4013      	ands	r3, r2
 80030da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003102:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	4313      	orrs	r3, r2
 800310e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003114:	2b04      	cmp	r3, #4
 8003116:	d107      	bne.n	8003128 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003120:	4313      	orrs	r3, r2
 8003122:	697a      	ldr	r2, [r7, #20]
 8003124:	4313      	orrs	r3, r2
 8003126:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	697a      	ldr	r2, [r7, #20]
 800312e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003138:	697b      	ldr	r3, [r7, #20]
 800313a:	f023 0307 	bic.w	r3, r3, #7
 800313e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	4313      	orrs	r3, r2
 8003148:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800314e:	2b04      	cmp	r3, #4
 8003150:	d117      	bne.n	8003182 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	4313      	orrs	r3, r2
 800315a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00e      	beq.n	8003182 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f000 fb01 	bl	800376c <DMA_CheckFifoParam>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d008      	beq.n	8003182 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2240      	movs	r2, #64	@ 0x40
 8003174:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800317e:	2301      	movs	r3, #1
 8003180:	e016      	b.n	80031b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	697a      	ldr	r2, [r7, #20]
 8003188:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f000 fab8 	bl	8003700 <DMA_CalcBaseAndBitshift>
 8003190:	4603      	mov	r3, r0
 8003192:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003198:	223f      	movs	r2, #63	@ 0x3f
 800319a:	409a      	lsls	r2, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2200      	movs	r2, #0
 80031a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80031ae:	2300      	movs	r3, #0
}
 80031b0:	4618      	mov	r0, r3
 80031b2:	3718      	adds	r7, #24
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	f010803f 	.word	0xf010803f

080031bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b086      	sub	sp, #24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031ca:	2300      	movs	r3, #0
 80031cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_DMA_Start_IT+0x26>
 80031de:	2302      	movs	r3, #2
 80031e0:	e040      	b.n	8003264 <HAL_DMA_Start_IT+0xa8>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2201      	movs	r2, #1
 80031e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d12f      	bne.n	8003256 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2202      	movs	r2, #2
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2200      	movs	r2, #0
 8003202:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	68b9      	ldr	r1, [r7, #8]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fa4a 	bl	80036a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003214:	223f      	movs	r2, #63	@ 0x3f
 8003216:	409a      	lsls	r2, r3
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0216 	orr.w	r2, r2, #22
 800322a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f042 0208 	orr.w	r2, r2, #8
 8003242:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f042 0201 	orr.w	r2, r2, #1
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	e005      	b.n	8003262 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800325e:	2302      	movs	r3, #2
 8003260:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003262:	7dfb      	ldrb	r3, [r7, #23]
}
 8003264:	4618      	mov	r0, r3
 8003266:	3718      	adds	r7, #24
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003278:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800327a:	f7ff fdaf 	bl	8002ddc <HAL_GetTick>
 800327e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003286:	b2db      	uxtb	r3, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d008      	beq.n	800329e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2280      	movs	r2, #128	@ 0x80
 8003290:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e052      	b.n	8003344 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0216 	bic.w	r2, r2, #22
 80032ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695a      	ldr	r2, [r3, #20]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d103      	bne.n	80032ce <HAL_DMA_Abort+0x62>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d007      	beq.n	80032de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0208 	bic.w	r2, r2, #8
 80032dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0201 	bic.w	r2, r2, #1
 80032ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032ee:	e013      	b.n	8003318 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032f0:	f7ff fd74 	bl	8002ddc <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	2b05      	cmp	r3, #5
 80032fc:	d90c      	bls.n	8003318 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2220      	movs	r2, #32
 8003302:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2203      	movs	r2, #3
 8003308:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e015      	b.n	8003344 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0301 	and.w	r3, r3, #1
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1e4      	bne.n	80032f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332a:	223f      	movs	r2, #63	@ 0x3f
 800332c:	409a      	lsls	r2, r3
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d004      	beq.n	800336a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2280      	movs	r2, #128	@ 0x80
 8003364:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e00c      	b.n	8003384 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2205      	movs	r2, #5
 800336e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f022 0201 	bic.w	r2, r2, #1
 8003380:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003382:	2300      	movs	r3, #0
}
 8003384:	4618      	mov	r0, r3
 8003386:	370c      	adds	r7, #12
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800339c:	4b8e      	ldr	r3, [pc, #568]	@ (80035d8 <HAL_DMA_IRQHandler+0x248>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a8e      	ldr	r2, [pc, #568]	@ (80035dc <HAL_DMA_IRQHandler+0x24c>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	0a9b      	lsrs	r3, r3, #10
 80033a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ba:	2208      	movs	r2, #8
 80033bc:	409a      	lsls	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d01a      	beq.n	80033fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f022 0204 	bic.w	r2, r2, #4
 80033e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033e8:	2208      	movs	r2, #8
 80033ea:	409a      	lsls	r2, r3
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033f4:	f043 0201 	orr.w	r2, r3, #1
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003400:	2201      	movs	r2, #1
 8003402:	409a      	lsls	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	4013      	ands	r3, r2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d012      	beq.n	8003432 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00b      	beq.n	8003432 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341e:	2201      	movs	r2, #1
 8003420:	409a      	lsls	r2, r3
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800342a:	f043 0202 	orr.w	r2, r3, #2
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	2204      	movs	r2, #4
 8003438:	409a      	lsls	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	4013      	ands	r3, r2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d012      	beq.n	8003468 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00b      	beq.n	8003468 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003454:	2204      	movs	r2, #4
 8003456:	409a      	lsls	r2, r3
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003460:	f043 0204 	orr.w	r2, r3, #4
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346c:	2210      	movs	r2, #16
 800346e:	409a      	lsls	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	4013      	ands	r3, r2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d043      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0308 	and.w	r3, r3, #8
 8003482:	2b00      	cmp	r3, #0
 8003484:	d03c      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800348a:	2210      	movs	r2, #16
 800348c:	409a      	lsls	r2, r3
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d018      	beq.n	80034d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d108      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d024      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	4798      	blx	r3
 80034be:	e01f      	b.n	8003500 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01b      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
 80034d0:	e016      	b.n	8003500 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d107      	bne.n	80034f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f022 0208 	bic.w	r2, r2, #8
 80034ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003504:	2220      	movs	r2, #32
 8003506:	409a      	lsls	r2, r3
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4013      	ands	r3, r2
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 808f 	beq.w	8003630 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 8087 	beq.w	8003630 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003526:	2220      	movs	r2, #32
 8003528:	409a      	lsls	r2, r3
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b05      	cmp	r3, #5
 8003538:	d136      	bne.n	80035a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0216 	bic.w	r2, r2, #22
 8003548:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695a      	ldr	r2, [r3, #20]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003558:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d103      	bne.n	800356a <HAL_DMA_IRQHandler+0x1da>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003566:	2b00      	cmp	r3, #0
 8003568:	d007      	beq.n	800357a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0208 	bic.w	r2, r2, #8
 8003578:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800357e:	223f      	movs	r2, #63	@ 0x3f
 8003580:	409a      	lsls	r2, r3
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800359a:	2b00      	cmp	r3, #0
 800359c:	d07e      	beq.n	800369c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	4798      	blx	r3
        }
        return;
 80035a6:	e079      	b.n	800369c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d01d      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10d      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d031      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
 80035d4:	e02c      	b.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
 80035d6:	bf00      	nop
 80035d8:	2000000c 	.word	0x2000000c
 80035dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d023      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
 80035f0:	e01e      	b.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10f      	bne.n	8003620 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f022 0210 	bic.w	r2, r2, #16
 800360e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003634:	2b00      	cmp	r3, #0
 8003636:	d032      	beq.n	800369e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800363c:	f003 0301 	and.w	r3, r3, #1
 8003640:	2b00      	cmp	r3, #0
 8003642:	d022      	beq.n	800368a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2205      	movs	r2, #5
 8003648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0201 	bic.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	3301      	adds	r3, #1
 8003660:	60bb      	str	r3, [r7, #8]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	429a      	cmp	r2, r3
 8003666:	d307      	bcc.n	8003678 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0301 	and.w	r3, r3, #1
 8003672:	2b00      	cmp	r3, #0
 8003674:	d1f2      	bne.n	800365c <HAL_DMA_IRQHandler+0x2cc>
 8003676:	e000      	b.n	800367a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003678:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800368e:	2b00      	cmp	r3, #0
 8003690:	d005      	beq.n	800369e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	4798      	blx	r3
 800369a:	e000      	b.n	800369e <HAL_DMA_IRQHandler+0x30e>
        return;
 800369c:	bf00      	nop
    }
  }
}
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b085      	sub	sp, #20
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
 80036b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681a      	ldr	r2, [r3, #0]
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80036c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	683a      	ldr	r2, [r7, #0]
 80036c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	2b40      	cmp	r3, #64	@ 0x40
 80036d0:	d108      	bne.n	80036e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68ba      	ldr	r2, [r7, #8]
 80036e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036e2:	e007      	b.n	80036f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68ba      	ldr	r2, [r7, #8]
 80036ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	60da      	str	r2, [r3, #12]
}
 80036f4:	bf00      	nop
 80036f6:	3714      	adds	r7, #20
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr

08003700 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	b2db      	uxtb	r3, r3
 800370e:	3b10      	subs	r3, #16
 8003710:	4a14      	ldr	r2, [pc, #80]	@ (8003764 <DMA_CalcBaseAndBitshift+0x64>)
 8003712:	fba2 2303 	umull	r2, r3, r2, r3
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800371a:	4a13      	ldr	r2, [pc, #76]	@ (8003768 <DMA_CalcBaseAndBitshift+0x68>)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	4413      	add	r3, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2b03      	cmp	r3, #3
 800372c:	d909      	bls.n	8003742 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003736:	f023 0303 	bic.w	r3, r3, #3
 800373a:	1d1a      	adds	r2, r3, #4
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003740:	e007      	b.n	8003752 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800374a:	f023 0303 	bic.w	r3, r3, #3
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003756:	4618      	mov	r0, r3
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	aaaaaaab 	.word	0xaaaaaaab
 8003768:	0801eddc 	.word	0x0801eddc

0800376c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003774:	2300      	movs	r3, #0
 8003776:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11f      	bne.n	80037c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	2b03      	cmp	r3, #3
 800378a:	d856      	bhi.n	800383a <DMA_CheckFifoParam+0xce>
 800378c:	a201      	add	r2, pc, #4	@ (adr r2, 8003794 <DMA_CheckFifoParam+0x28>)
 800378e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003792:	bf00      	nop
 8003794:	080037a5 	.word	0x080037a5
 8003798:	080037b7 	.word	0x080037b7
 800379c:	080037a5 	.word	0x080037a5
 80037a0:	0800383b 	.word	0x0800383b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d046      	beq.n	800383e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037b4:	e043      	b.n	800383e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80037be:	d140      	bne.n	8003842 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037c4:	e03d      	b.n	8003842 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ce:	d121      	bne.n	8003814 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d837      	bhi.n	8003846 <DMA_CheckFifoParam+0xda>
 80037d6:	a201      	add	r2, pc, #4	@ (adr r2, 80037dc <DMA_CheckFifoParam+0x70>)
 80037d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037dc:	080037ed 	.word	0x080037ed
 80037e0:	080037f3 	.word	0x080037f3
 80037e4:	080037ed 	.word	0x080037ed
 80037e8:	08003805 	.word	0x08003805
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	73fb      	strb	r3, [r7, #15]
      break;
 80037f0:	e030      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d025      	beq.n	800384a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003802:	e022      	b.n	800384a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003808:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800380c:	d11f      	bne.n	800384e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003812:	e01c      	b.n	800384e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b02      	cmp	r3, #2
 8003818:	d903      	bls.n	8003822 <DMA_CheckFifoParam+0xb6>
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d003      	beq.n	8003828 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003820:	e018      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	73fb      	strb	r3, [r7, #15]
      break;
 8003826:	e015      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00e      	beq.n	8003852 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	73fb      	strb	r3, [r7, #15]
      break;
 8003838:	e00b      	b.n	8003852 <DMA_CheckFifoParam+0xe6>
      break;
 800383a:	bf00      	nop
 800383c:	e00a      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800383e:	bf00      	nop
 8003840:	e008      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003842:	bf00      	nop
 8003844:	e006      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003846:	bf00      	nop
 8003848:	e004      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 800384a:	bf00      	nop
 800384c:	e002      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;   
 800384e:	bf00      	nop
 8003850:	e000      	b.n	8003854 <DMA_CheckFifoParam+0xe8>
      break;
 8003852:	bf00      	nop
    }
  } 
  
  return status; 
 8003854:	7bfb      	ldrb	r3, [r7, #15]
}
 8003856:	4618      	mov	r0, r3
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop

08003864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003864:	b480      	push	{r7}
 8003866:	b089      	sub	sp, #36	@ 0x24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003872:	2300      	movs	r3, #0
 8003874:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
 800387e:	e159      	b.n	8003b34 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003880:	2201      	movs	r2, #1
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	697a      	ldr	r2, [r7, #20]
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	429a      	cmp	r2, r3
 800389a:	f040 8148 	bne.w	8003b2e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	f003 0303 	and.w	r3, r3, #3
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d005      	beq.n	80038b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d130      	bne.n	8003918 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	005b      	lsls	r3, r3, #1
 80038c0:	2203      	movs	r2, #3
 80038c2:	fa02 f303 	lsl.w	r3, r2, r3
 80038c6:	43db      	mvns	r3, r3
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	4013      	ands	r3, r2
 80038cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	68da      	ldr	r2, [r3, #12]
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4313      	orrs	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038ec:	2201      	movs	r2, #1
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	43db      	mvns	r3, r3
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	4013      	ands	r3, r2
 80038fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	091b      	lsrs	r3, r3, #4
 8003902:	f003 0201 	and.w	r2, r3, #1
 8003906:	69fb      	ldr	r3, [r7, #28]
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	4313      	orrs	r3, r2
 8003910:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	f003 0303 	and.w	r3, r3, #3
 8003920:	2b03      	cmp	r3, #3
 8003922:	d017      	beq.n	8003954 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	2203      	movs	r2, #3
 8003930:	fa02 f303 	lsl.w	r3, r2, r3
 8003934:	43db      	mvns	r3, r3
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	4013      	ands	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	689a      	ldr	r2, [r3, #8]
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	fa02 f303 	lsl.w	r3, r2, r3
 8003948:	69ba      	ldr	r2, [r7, #24]
 800394a:	4313      	orrs	r3, r2
 800394c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69ba      	ldr	r2, [r7, #24]
 8003952:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f003 0303 	and.w	r3, r3, #3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d123      	bne.n	80039a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	08da      	lsrs	r2, r3, #3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3208      	adds	r2, #8
 8003968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800396c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	f003 0307 	and.w	r3, r3, #7
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	220f      	movs	r2, #15
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	43db      	mvns	r3, r3
 800397e:	69ba      	ldr	r2, [r7, #24]
 8003980:	4013      	ands	r3, r2
 8003982:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	691a      	ldr	r2, [r3, #16]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f003 0307 	and.w	r3, r3, #7
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	fa02 f303 	lsl.w	r3, r2, r3
 8003994:	69ba      	ldr	r2, [r7, #24]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	08da      	lsrs	r2, r3, #3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	3208      	adds	r2, #8
 80039a2:	69b9      	ldr	r1, [r7, #24]
 80039a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	005b      	lsls	r3, r3, #1
 80039b2:	2203      	movs	r2, #3
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	43db      	mvns	r3, r3
 80039ba:	69ba      	ldr	r2, [r7, #24]
 80039bc:	4013      	ands	r3, r2
 80039be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f003 0203 	and.w	r2, r3, #3
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	fa02 f303 	lsl.w	r3, r2, r3
 80039d0:	69ba      	ldr	r2, [r7, #24]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a2 	beq.w	8003b2e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ea:	2300      	movs	r3, #0
 80039ec:	60fb      	str	r3, [r7, #12]
 80039ee:	4b57      	ldr	r3, [pc, #348]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039f2:	4a56      	ldr	r2, [pc, #344]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80039fa:	4b54      	ldr	r3, [pc, #336]	@ (8003b4c <HAL_GPIO_Init+0x2e8>)
 80039fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a02:	60fb      	str	r3, [r7, #12]
 8003a04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a06:	4a52      	ldr	r2, [pc, #328]	@ (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a08:	69fb      	ldr	r3, [r7, #28]
 8003a0a:	089b      	lsrs	r3, r3, #2
 8003a0c:	3302      	adds	r3, #2
 8003a0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a14:	69fb      	ldr	r3, [r7, #28]
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	009b      	lsls	r3, r3, #2
 8003a1c:	220f      	movs	r2, #15
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43db      	mvns	r3, r3
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	4013      	ands	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a49      	ldr	r2, [pc, #292]	@ (8003b54 <HAL_GPIO_Init+0x2f0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d019      	beq.n	8003a66 <HAL_GPIO_Init+0x202>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a48      	ldr	r2, [pc, #288]	@ (8003b58 <HAL_GPIO_Init+0x2f4>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d013      	beq.n	8003a62 <HAL_GPIO_Init+0x1fe>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a47      	ldr	r2, [pc, #284]	@ (8003b5c <HAL_GPIO_Init+0x2f8>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d00d      	beq.n	8003a5e <HAL_GPIO_Init+0x1fa>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a46      	ldr	r2, [pc, #280]	@ (8003b60 <HAL_GPIO_Init+0x2fc>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d007      	beq.n	8003a5a <HAL_GPIO_Init+0x1f6>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a45      	ldr	r2, [pc, #276]	@ (8003b64 <HAL_GPIO_Init+0x300>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d101      	bne.n	8003a56 <HAL_GPIO_Init+0x1f2>
 8003a52:	2304      	movs	r3, #4
 8003a54:	e008      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a56:	2307      	movs	r3, #7
 8003a58:	e006      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e004      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e002      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <HAL_GPIO_Init+0x204>
 8003a66:	2300      	movs	r3, #0
 8003a68:	69fa      	ldr	r2, [r7, #28]
 8003a6a:	f002 0203 	and.w	r2, r2, #3
 8003a6e:	0092      	lsls	r2, r2, #2
 8003a70:	4093      	lsls	r3, r2
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a78:	4935      	ldr	r1, [pc, #212]	@ (8003b50 <HAL_GPIO_Init+0x2ec>)
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	089b      	lsrs	r3, r3, #2
 8003a7e:	3302      	adds	r3, #2
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a86:	4b38      	ldr	r3, [pc, #224]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	43db      	mvns	r3, r3
 8003a90:	69ba      	ldr	r2, [r7, #24]
 8003a92:	4013      	ands	r3, r2
 8003a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003aa2:	69ba      	ldr	r2, [r7, #24]
 8003aa4:	693b      	ldr	r3, [r7, #16]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aaa:	4a2f      	ldr	r2, [pc, #188]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	4013      	ands	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ad4:	4a24      	ldr	r2, [pc, #144]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ada:	4b23      	ldr	r3, [pc, #140]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae0:	693b      	ldr	r3, [r7, #16]
 8003ae2:	43db      	mvns	r3, r3
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d003      	beq.n	8003afe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	4313      	orrs	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003afe:	4a1a      	ldr	r2, [pc, #104]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b04:	4b18      	ldr	r3, [pc, #96]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	69ba      	ldr	r2, [r7, #24]
 8003b10:	4013      	ands	r3, r2
 8003b12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b28:	4a0f      	ldr	r2, [pc, #60]	@ (8003b68 <HAL_GPIO_Init+0x304>)
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	3301      	adds	r3, #1
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	2b0f      	cmp	r3, #15
 8003b38:	f67f aea2 	bls.w	8003880 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3724      	adds	r7, #36	@ 0x24
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40023800 	.word	0x40023800
 8003b50:	40013800 	.word	0x40013800
 8003b54:	40020000 	.word	0x40020000
 8003b58:	40020400 	.word	0x40020400
 8003b5c:	40020800 	.word	0x40020800
 8003b60:	40020c00 	.word	0x40020c00
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40013c00 	.word	0x40013c00

08003b6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	e0bb      	b.n	8003d00 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b88:	2201      	movs	r2, #1
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003b92:	683a      	ldr	r2, [r7, #0]
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	4013      	ands	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	f040 80ab 	bne.w	8003cfa <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003ba4:	4a5c      	ldr	r2, [pc, #368]	@ (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	3302      	adds	r3, #2
 8003bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f003 0303 	and.w	r3, r3, #3
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	220f      	movs	r2, #15
 8003bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc0:	68ba      	ldr	r2, [r7, #8]
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a54      	ldr	r2, [pc, #336]	@ (8003d1c <HAL_GPIO_DeInit+0x1b0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d019      	beq.n	8003c02 <HAL_GPIO_DeInit+0x96>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a53      	ldr	r2, [pc, #332]	@ (8003d20 <HAL_GPIO_DeInit+0x1b4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <HAL_GPIO_DeInit+0x92>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a52      	ldr	r2, [pc, #328]	@ (8003d24 <HAL_GPIO_DeInit+0x1b8>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00d      	beq.n	8003bfa <HAL_GPIO_DeInit+0x8e>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a51      	ldr	r2, [pc, #324]	@ (8003d28 <HAL_GPIO_DeInit+0x1bc>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d007      	beq.n	8003bf6 <HAL_GPIO_DeInit+0x8a>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a50      	ldr	r2, [pc, #320]	@ (8003d2c <HAL_GPIO_DeInit+0x1c0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d101      	bne.n	8003bf2 <HAL_GPIO_DeInit+0x86>
 8003bee:	2304      	movs	r3, #4
 8003bf0:	e008      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bf2:	2307      	movs	r3, #7
 8003bf4:	e006      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e004      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	e002      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e000      	b.n	8003c04 <HAL_GPIO_DeInit+0x98>
 8003c02:	2300      	movs	r3, #0
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	f002 0203 	and.w	r2, r2, #3
 8003c0a:	0092      	lsls	r2, r2, #2
 8003c0c:	4093      	lsls	r3, r2
 8003c0e:	68ba      	ldr	r2, [r7, #8]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d132      	bne.n	8003c7a <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003c14:	4b46      	ldr	r3, [pc, #280]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	43db      	mvns	r3, r3
 8003c1c:	4944      	ldr	r1, [pc, #272]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c1e:	4013      	ands	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003c22:	4b43      	ldr	r3, [pc, #268]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	43db      	mvns	r3, r3
 8003c2a:	4941      	ldr	r1, [pc, #260]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003c30:	4b3f      	ldr	r3, [pc, #252]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c32:	68da      	ldr	r2, [r3, #12]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	43db      	mvns	r3, r3
 8003c38:	493d      	ldr	r1, [pc, #244]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003c3e:	4b3c      	ldr	r3, [pc, #240]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	43db      	mvns	r3, r3
 8003c46:	493a      	ldr	r1, [pc, #232]	@ (8003d30 <HAL_GPIO_DeInit+0x1c4>)
 8003c48:	4013      	ands	r3, r2
 8003c4a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	f003 0303 	and.w	r3, r3, #3
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	220f      	movs	r2, #15
 8003c56:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	089b      	lsrs	r3, r3, #2
 8003c62:	3302      	adds	r3, #2
 8003c64:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	43da      	mvns	r2, r3
 8003c6c:	482a      	ldr	r0, [pc, #168]	@ (8003d18 <HAL_GPIO_DeInit+0x1ac>)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	089b      	lsrs	r3, r3, #2
 8003c72:	400a      	ands	r2, r1
 8003c74:	3302      	adds	r3, #2
 8003c76:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	2103      	movs	r1, #3
 8003c84:	fa01 f303 	lsl.w	r3, r1, r3
 8003c88:	43db      	mvns	r3, r3
 8003c8a:	401a      	ands	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	08da      	lsrs	r2, r3, #3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	3208      	adds	r2, #8
 8003c98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	f003 0307 	and.w	r3, r3, #7
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	220f      	movs	r2, #15
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43db      	mvns	r3, r3
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	08d2      	lsrs	r2, r2, #3
 8003cb0:	4019      	ands	r1, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3208      	adds	r2, #8
 8003cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68da      	ldr	r2, [r3, #12]
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	2103      	movs	r1, #3
 8003cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	401a      	ands	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	401a      	ands	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689a      	ldr	r2, [r3, #8]
 8003ce8:	697b      	ldr	r3, [r7, #20]
 8003cea:	005b      	lsls	r3, r3, #1
 8003cec:	2103      	movs	r1, #3
 8003cee:	fa01 f303 	lsl.w	r3, r1, r3
 8003cf2:	43db      	mvns	r3, r3
 8003cf4:	401a      	ands	r2, r3
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	617b      	str	r3, [r7, #20]
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	2b0f      	cmp	r3, #15
 8003d04:	f67f af40 	bls.w	8003b88 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003d08:	bf00      	nop
 8003d0a:	bf00      	nop
 8003d0c:	371c      	adds	r7, #28
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	40013800 	.word	0x40013800
 8003d1c:	40020000 	.word	0x40020000
 8003d20:	40020400 	.word	0x40020400
 8003d24:	40020800 	.word	0x40020800
 8003d28:	40020c00 	.word	0x40020c00
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	40013c00 	.word	0x40013c00

08003d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	460b      	mov	r3, r1
 8003d3e:	807b      	strh	r3, [r7, #2]
 8003d40:	4613      	mov	r3, r2
 8003d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d44:	787b      	ldrb	r3, [r7, #1]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d4a:	887a      	ldrh	r2, [r7, #2]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d50:	e003      	b.n	8003d5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d52:	887b      	ldrh	r3, [r7, #2]
 8003d54:	041a      	lsls	r2, r3, #16
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	619a      	str	r2, [r3, #24]
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
	...

08003d68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e12b      	b.n	8003fd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d106      	bne.n	8003d94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fd fe72 	bl	8001a78 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2224      	movs	r2, #36	@ 0x24
 8003d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f022 0201 	bic.w	r2, r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003dba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003dca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dcc:	f001 fc50 	bl	8005670 <HAL_RCC_GetPCLK1Freq>
 8003dd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	4a81      	ldr	r2, [pc, #516]	@ (8003fdc <HAL_I2C_Init+0x274>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d807      	bhi.n	8003dec <HAL_I2C_Init+0x84>
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	4a80      	ldr	r2, [pc, #512]	@ (8003fe0 <HAL_I2C_Init+0x278>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	bf94      	ite	ls
 8003de4:	2301      	movls	r3, #1
 8003de6:	2300      	movhi	r3, #0
 8003de8:	b2db      	uxtb	r3, r3
 8003dea:	e006      	b.n	8003dfa <HAL_I2C_Init+0x92>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4a7d      	ldr	r2, [pc, #500]	@ (8003fe4 <HAL_I2C_Init+0x27c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	bf94      	ite	ls
 8003df4:	2301      	movls	r3, #1
 8003df6:	2300      	movhi	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d001      	beq.n	8003e02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e0e7      	b.n	8003fd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4a78      	ldr	r2, [pc, #480]	@ (8003fe8 <HAL_I2C_Init+0x280>)
 8003e06:	fba2 2303 	umull	r2, r3, r2, r3
 8003e0a:	0c9b      	lsrs	r3, r3, #18
 8003e0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	4a6a      	ldr	r2, [pc, #424]	@ (8003fdc <HAL_I2C_Init+0x274>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d802      	bhi.n	8003e3c <HAL_I2C_Init+0xd4>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e009      	b.n	8003e50 <HAL_I2C_Init+0xe8>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003e42:	fb02 f303 	mul.w	r3, r2, r3
 8003e46:	4a69      	ldr	r2, [pc, #420]	@ (8003fec <HAL_I2C_Init+0x284>)
 8003e48:	fba2 2303 	umull	r2, r3, r2, r3
 8003e4c:	099b      	lsrs	r3, r3, #6
 8003e4e:	3301      	adds	r3, #1
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6812      	ldr	r2, [r2, #0]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e62:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	495c      	ldr	r1, [pc, #368]	@ (8003fdc <HAL_I2C_Init+0x274>)
 8003e6c:	428b      	cmp	r3, r1
 8003e6e:	d819      	bhi.n	8003ea4 <HAL_I2C_Init+0x13c>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	1e59      	subs	r1, r3, #1
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e7e:	1c59      	adds	r1, r3, #1
 8003e80:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e84:	400b      	ands	r3, r1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00a      	beq.n	8003ea0 <HAL_I2C_Init+0x138>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1e59      	subs	r1, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	005b      	lsls	r3, r3, #1
 8003e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e98:	3301      	adds	r3, #1
 8003e9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9e:	e051      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003ea0:	2304      	movs	r3, #4
 8003ea2:	e04f      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d111      	bne.n	8003ed0 <HAL_I2C_Init+0x168>
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	1e58      	subs	r0, r3, #1
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6859      	ldr	r1, [r3, #4]
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	440b      	add	r3, r1
 8003eba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	bf0c      	ite	eq
 8003ec8:	2301      	moveq	r3, #1
 8003eca:	2300      	movne	r3, #0
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	e012      	b.n	8003ef6 <HAL_I2C_Init+0x18e>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	1e58      	subs	r0, r3, #1
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6859      	ldr	r1, [r3, #4]
 8003ed8:	460b      	mov	r3, r1
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	0099      	lsls	r1, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	bf0c      	ite	eq
 8003ef0:	2301      	moveq	r3, #1
 8003ef2:	2300      	movne	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <HAL_I2C_Init+0x196>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e022      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10e      	bne.n	8003f24 <HAL_I2C_Init+0x1bc>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1e58      	subs	r0, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6859      	ldr	r1, [r3, #4]
 8003f0e:	460b      	mov	r3, r1
 8003f10:	005b      	lsls	r3, r3, #1
 8003f12:	440b      	add	r3, r1
 8003f14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f18:	3301      	adds	r3, #1
 8003f1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f22:	e00f      	b.n	8003f44 <HAL_I2C_Init+0x1dc>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	1e58      	subs	r0, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6859      	ldr	r1, [r3, #4]
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	440b      	add	r3, r1
 8003f32:	0099      	lsls	r1, r3, #2
 8003f34:	440b      	add	r3, r1
 8003f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f44:	6879      	ldr	r1, [r7, #4]
 8003f46:	6809      	ldr	r1, [r1, #0]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	69da      	ldr	r2, [r3, #28]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6a1b      	ldr	r3, [r3, #32]
 8003f5e:	431a      	orrs	r2, r3
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	430a      	orrs	r2, r1
 8003f66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	6911      	ldr	r1, [r2, #16]
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	68d2      	ldr	r2, [r2, #12]
 8003f7e:	4311      	orrs	r1, r2
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	6812      	ldr	r2, [r2, #0]
 8003f84:	430b      	orrs	r3, r1
 8003f86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	695a      	ldr	r2, [r3, #20]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	699b      	ldr	r3, [r3, #24]
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0201 	orr.w	r2, r2, #1
 8003fb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	000186a0 	.word	0x000186a0
 8003fe0:	001e847f 	.word	0x001e847f
 8003fe4:	003d08ff 	.word	0x003d08ff
 8003fe8:	431bde83 	.word	0x431bde83
 8003fec:	10624dd3 	.word	0x10624dd3

08003ff0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b082      	sub	sp, #8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e021      	b.n	8004046 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2224      	movs	r2, #36	@ 0x24
 8004006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7fd fd74 	bl	8001b08 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004044:	2300      	movs	r3, #0
}
 8004046:	4618      	mov	r0, r3
 8004048:	3708      	adds	r7, #8
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af02      	add	r7, sp, #8
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	4608      	mov	r0, r1
 800405a:	4611      	mov	r1, r2
 800405c:	461a      	mov	r2, r3
 800405e:	4603      	mov	r3, r0
 8004060:	817b      	strh	r3, [r7, #10]
 8004062:	460b      	mov	r3, r1
 8004064:	813b      	strh	r3, [r7, #8]
 8004066:	4613      	mov	r3, r2
 8004068:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800406a:	f7fe feb7 	bl	8002ddc <HAL_GetTick>
 800406e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b20      	cmp	r3, #32
 800407a:	f040 80d9 	bne.w	8004230 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	2319      	movs	r3, #25
 8004084:	2201      	movs	r2, #1
 8004086:	496d      	ldr	r1, [pc, #436]	@ (800423c <HAL_I2C_Mem_Write+0x1ec>)
 8004088:	68f8      	ldr	r0, [r7, #12]
 800408a:	f000 fc8b 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004094:	2302      	movs	r3, #2
 8004096:	e0cc      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_I2C_Mem_Write+0x56>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e0c5      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0301 	and.w	r3, r3, #1
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d007      	beq.n	80040cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f042 0201 	orr.w	r2, r2, #1
 80040ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2221      	movs	r2, #33	@ 0x21
 80040e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2240      	movs	r2, #64	@ 0x40
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a3a      	ldr	r2, [r7, #32]
 80040f6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80040fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004102:	b29a      	uxth	r2, r3
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	4a4d      	ldr	r2, [pc, #308]	@ (8004240 <HAL_I2C_Mem_Write+0x1f0>)
 800410c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800410e:	88f8      	ldrh	r0, [r7, #6]
 8004110:	893a      	ldrh	r2, [r7, #8]
 8004112:	8979      	ldrh	r1, [r7, #10]
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	9301      	str	r3, [sp, #4]
 8004118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	4603      	mov	r3, r0
 800411e:	68f8      	ldr	r0, [r7, #12]
 8004120:	f000 fac2 	bl	80046a8 <I2C_RequestMemoryWrite>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d052      	beq.n	80041d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e081      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 fd50 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004138:	4603      	mov	r3, r0
 800413a:	2b00      	cmp	r3, #0
 800413c:	d00d      	beq.n	800415a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004142:	2b04      	cmp	r3, #4
 8004144:	d107      	bne.n	8004156 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004154:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e06b      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415e:	781a      	ldrb	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800416a:	1c5a      	adds	r2, r3, #1
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004174:	3b01      	subs	r3, #1
 8004176:	b29a      	uxth	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004180:	b29b      	uxth	r3, r3
 8004182:	3b01      	subs	r3, #1
 8004184:	b29a      	uxth	r2, r3
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	f003 0304 	and.w	r3, r3, #4
 8004194:	2b04      	cmp	r3, #4
 8004196:	d11b      	bne.n	80041d0 <HAL_I2C_Mem_Write+0x180>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800419c:	2b00      	cmp	r3, #0
 800419e:	d017      	beq.n	80041d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	781a      	ldrb	r2, [r3, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b0:	1c5a      	adds	r2, r3, #1
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	3b01      	subs	r3, #1
 80041ca:	b29a      	uxth	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1aa      	bne.n	800412e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80041d8:	697a      	ldr	r2, [r7, #20]
 80041da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 fd43 	bl	8004c68 <I2C_WaitOnBTFFlagUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d00d      	beq.n	8004204 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d107      	bne.n	8004200 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e016      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800422c:	2300      	movs	r3, #0
 800422e:	e000      	b.n	8004232 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004230:	2302      	movs	r3, #2
  }
}
 8004232:	4618      	mov	r0, r3
 8004234:	3718      	adds	r7, #24
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	00100002 	.word	0x00100002
 8004240:	ffff0000 	.word	0xffff0000

08004244 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b08c      	sub	sp, #48	@ 0x30
 8004248:	af02      	add	r7, sp, #8
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	4608      	mov	r0, r1
 800424e:	4611      	mov	r1, r2
 8004250:	461a      	mov	r2, r3
 8004252:	4603      	mov	r3, r0
 8004254:	817b      	strh	r3, [r7, #10]
 8004256:	460b      	mov	r3, r1
 8004258:	813b      	strh	r3, [r7, #8]
 800425a:	4613      	mov	r3, r2
 800425c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800425e:	f7fe fdbd 	bl	8002ddc <HAL_GetTick>
 8004262:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b20      	cmp	r3, #32
 800426e:	f040 8214 	bne.w	800469a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2319      	movs	r3, #25
 8004278:	2201      	movs	r2, #1
 800427a:	497b      	ldr	r1, [pc, #492]	@ (8004468 <HAL_I2C_Mem_Read+0x224>)
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 fb91 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 8004282:	4603      	mov	r3, r0
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
 800428a:	e207      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_I2C_Mem_Read+0x56>
 8004296:	2302      	movs	r3, #2
 8004298:	e200      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d007      	beq.n	80042c0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 0201 	orr.w	r2, r2, #1
 80042be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2222      	movs	r2, #34	@ 0x22
 80042d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2240      	movs	r2, #64	@ 0x40
 80042dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80042f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4a5b      	ldr	r2, [pc, #364]	@ (800446c <HAL_I2C_Mem_Read+0x228>)
 8004300:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004302:	88f8      	ldrh	r0, [r7, #6]
 8004304:	893a      	ldrh	r2, [r7, #8]
 8004306:	8979      	ldrh	r1, [r7, #10]
 8004308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430a:	9301      	str	r3, [sp, #4]
 800430c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	4603      	mov	r3, r0
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f000 fa5e 	bl	80047d4 <I2C_RequestMemoryRead>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d001      	beq.n	8004322 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	e1bc      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004326:	2b00      	cmp	r3, #0
 8004328:	d113      	bne.n	8004352 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800432a:	2300      	movs	r3, #0
 800432c:	623b      	str	r3, [r7, #32]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695b      	ldr	r3, [r3, #20]
 8004334:	623b      	str	r3, [r7, #32]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	623b      	str	r3, [r7, #32]
 800433e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800434e:	601a      	str	r2, [r3, #0]
 8004350:	e190      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004356:	2b01      	cmp	r3, #1
 8004358:	d11b      	bne.n	8004392 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004368:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800436a:	2300      	movs	r3, #0
 800436c:	61fb      	str	r3, [r7, #28]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	695b      	ldr	r3, [r3, #20]
 8004374:	61fb      	str	r3, [r7, #28]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	61fb      	str	r3, [r7, #28]
 800437e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438e:	601a      	str	r2, [r3, #0]
 8004390:	e170      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004396:	2b02      	cmp	r3, #2
 8004398:	d11b      	bne.n	80043d2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043a8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681a      	ldr	r2, [r3, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043ba:	2300      	movs	r3, #0
 80043bc:	61bb      	str	r3, [r7, #24]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	695b      	ldr	r3, [r3, #20]
 80043c4:	61bb      	str	r3, [r7, #24]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	61bb      	str	r3, [r7, #24]
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	e150      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043d2:	2300      	movs	r3, #0
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	617b      	str	r3, [r7, #20]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	617b      	str	r3, [r7, #20]
 80043e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80043e8:	e144      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ee:	2b03      	cmp	r3, #3
 80043f0:	f200 80f1 	bhi.w	80045d6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f8:	2b01      	cmp	r3, #1
 80043fa:	d123      	bne.n	8004444 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004400:	68f8      	ldr	r0, [r7, #12]
 8004402:	f000 fc79 	bl	8004cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004406:	4603      	mov	r3, r0
 8004408:	2b00      	cmp	r3, #0
 800440a:	d001      	beq.n	8004410 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e145      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691a      	ldr	r2, [r3, #16]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004438:	b29b      	uxth	r3, r3
 800443a:	3b01      	subs	r3, #1
 800443c:	b29a      	uxth	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004442:	e117      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004448:	2b02      	cmp	r3, #2
 800444a:	d14e      	bne.n	80044ea <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004452:	2200      	movs	r2, #0
 8004454:	4906      	ldr	r1, [pc, #24]	@ (8004470 <HAL_I2C_Mem_Read+0x22c>)
 8004456:	68f8      	ldr	r0, [r7, #12]
 8004458:	f000 faa4 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 800445c:	4603      	mov	r3, r0
 800445e:	2b00      	cmp	r3, #0
 8004460:	d008      	beq.n	8004474 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e11a      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
 8004466:	bf00      	nop
 8004468:	00100002 	.word	0x00100002
 800446c:	ffff0000 	.word	0xffff0000
 8004470:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004482:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004496:	1c5a      	adds	r2, r3, #1
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a0:	3b01      	subs	r3, #1
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	691a      	ldr	r2, [r3, #16]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c8:	1c5a      	adds	r2, r3, #1
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044d2:	3b01      	subs	r3, #1
 80044d4:	b29a      	uxth	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044de:	b29b      	uxth	r3, r3
 80044e0:	3b01      	subs	r3, #1
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80044e8:	e0c4      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	9300      	str	r3, [sp, #0]
 80044ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044f0:	2200      	movs	r2, #0
 80044f2:	496c      	ldr	r1, [pc, #432]	@ (80046a4 <HAL_I2C_Mem_Read+0x460>)
 80044f4:	68f8      	ldr	r0, [r7, #12]
 80044f6:	f000 fa55 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d001      	beq.n	8004504 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e0cb      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004512:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691a      	ldr	r2, [r3, #16]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451e:	b2d2      	uxtb	r2, r2
 8004520:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	1c5a      	adds	r2, r3, #1
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004530:	3b01      	subs	r3, #1
 8004532:	b29a      	uxth	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800453c:	b29b      	uxth	r3, r3
 800453e:	3b01      	subs	r3, #1
 8004540:	b29a      	uxth	r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454c:	2200      	movs	r2, #0
 800454e:	4955      	ldr	r1, [pc, #340]	@ (80046a4 <HAL_I2C_Mem_Read+0x460>)
 8004550:	68f8      	ldr	r0, [r7, #12]
 8004552:	f000 fa27 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e09d      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	691a      	ldr	r2, [r3, #16]
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800457a:	b2d2      	uxtb	r2, r2
 800457c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	1c5a      	adds	r2, r3, #1
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800458c:	3b01      	subs	r3, #1
 800458e:	b29a      	uxth	r2, r3
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	1c5a      	adds	r2, r3, #1
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045d4:	e04e      	b.n	8004674 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fb8c 	bl	8004cf8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e058      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	691a      	ldr	r2, [r3, #16]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f4:	b2d2      	uxtb	r2, r2
 80045f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004606:	3b01      	subs	r3, #1
 8004608:	b29a      	uxth	r2, r3
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004612:	b29b      	uxth	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b29a      	uxth	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f003 0304 	and.w	r3, r3, #4
 8004626:	2b04      	cmp	r3, #4
 8004628:	d124      	bne.n	8004674 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800462e:	2b03      	cmp	r3, #3
 8004630:	d107      	bne.n	8004642 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004640:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	691a      	ldr	r2, [r3, #16]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800464c:	b2d2      	uxtb	r2, r2
 800464e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004654:	1c5a      	adds	r2, r3, #1
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800465e:	3b01      	subs	r3, #1
 8004660:	b29a      	uxth	r2, r3
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800466a:	b29b      	uxth	r3, r3
 800466c:	3b01      	subs	r3, #1
 800466e:	b29a      	uxth	r2, r3
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004678:	2b00      	cmp	r3, #0
 800467a:	f47f aeb6 	bne.w	80043ea <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2220      	movs	r2, #32
 8004682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800469a:	2302      	movs	r3, #2
  }
}
 800469c:	4618      	mov	r0, r3
 800469e:	3728      	adds	r7, #40	@ 0x28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	00010004 	.word	0x00010004

080046a8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b088      	sub	sp, #32
 80046ac:	af02      	add	r7, sp, #8
 80046ae:	60f8      	str	r0, [r7, #12]
 80046b0:	4608      	mov	r0, r1
 80046b2:	4611      	mov	r1, r2
 80046b4:	461a      	mov	r2, r3
 80046b6:	4603      	mov	r3, r0
 80046b8:	817b      	strh	r3, [r7, #10]
 80046ba:	460b      	mov	r3, r1
 80046bc:	813b      	strh	r3, [r7, #8]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	6a3b      	ldr	r3, [r7, #32]
 80046d8:	2200      	movs	r2, #0
 80046da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 f960 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00d      	beq.n	8004706 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046f8:	d103      	bne.n	8004702 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004700:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e05f      	b.n	80047c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004706:	897b      	ldrh	r3, [r7, #10]
 8004708:	b2db      	uxtb	r3, r3
 800470a:	461a      	mov	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004714:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	6a3a      	ldr	r2, [r7, #32]
 800471a:	492d      	ldr	r1, [pc, #180]	@ (80047d0 <I2C_RequestMemoryWrite+0x128>)
 800471c:	68f8      	ldr	r0, [r7, #12]
 800471e:	f000 f9bb 	bl	8004a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d001      	beq.n	800472c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e04c      	b.n	80047c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472c:	2300      	movs	r3, #0
 800472e:	617b      	str	r3, [r7, #20]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	617b      	str	r3, [r7, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	617b      	str	r3, [r7, #20]
 8004740:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004744:	6a39      	ldr	r1, [r7, #32]
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 fa46 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00d      	beq.n	800476e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004756:	2b04      	cmp	r3, #4
 8004758:	d107      	bne.n	800476a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004768:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e02b      	b.n	80047c6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800476e:	88fb      	ldrh	r3, [r7, #6]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d105      	bne.n	8004780 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004774:	893b      	ldrh	r3, [r7, #8]
 8004776:	b2da      	uxtb	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	611a      	str	r2, [r3, #16]
 800477e:	e021      	b.n	80047c4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004780:	893b      	ldrh	r3, [r7, #8]
 8004782:	0a1b      	lsrs	r3, r3, #8
 8004784:	b29b      	uxth	r3, r3
 8004786:	b2da      	uxtb	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800478e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004790:	6a39      	ldr	r1, [r7, #32]
 8004792:	68f8      	ldr	r0, [r7, #12]
 8004794:	f000 fa20 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00d      	beq.n	80047ba <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047a2:	2b04      	cmp	r3, #4
 80047a4:	d107      	bne.n	80047b6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e005      	b.n	80047c6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80047ba:	893b      	ldrh	r3, [r7, #8]
 80047bc:	b2da      	uxtb	r2, r3
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}
 80047ce:	bf00      	nop
 80047d0:	00010002 	.word	0x00010002

080047d4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af02      	add	r7, sp, #8
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	4608      	mov	r0, r1
 80047de:	4611      	mov	r1, r2
 80047e0:	461a      	mov	r2, r3
 80047e2:	4603      	mov	r3, r0
 80047e4:	817b      	strh	r3, [r7, #10]
 80047e6:	460b      	mov	r3, r1
 80047e8:	813b      	strh	r3, [r7, #8]
 80047ea:	4613      	mov	r3, r2
 80047ec:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047fc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800480c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	2200      	movs	r2, #0
 8004816:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 f8c2 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 8004820:	4603      	mov	r3, r0
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00d      	beq.n	8004842 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004830:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004834:	d103      	bne.n	800483e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800483c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e0aa      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004842:	897b      	ldrh	r3, [r7, #10]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	461a      	mov	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004850:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004854:	6a3a      	ldr	r2, [r7, #32]
 8004856:	4952      	ldr	r1, [pc, #328]	@ (80049a0 <I2C_RequestMemoryRead+0x1cc>)
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f91d 	bl	8004a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e097      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	617b      	str	r3, [r7, #20]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800487e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004880:	6a39      	ldr	r1, [r7, #32]
 8004882:	68f8      	ldr	r0, [r7, #12]
 8004884:	f000 f9a8 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004888:	4603      	mov	r3, r0
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00d      	beq.n	80048aa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004892:	2b04      	cmp	r3, #4
 8004894:	d107      	bne.n	80048a6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	e076      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d105      	bne.n	80048bc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048b0:	893b      	ldrh	r3, [r7, #8]
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	611a      	str	r2, [r3, #16]
 80048ba:	e021      	b.n	8004900 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048bc:	893b      	ldrh	r3, [r7, #8]
 80048be:	0a1b      	lsrs	r3, r3, #8
 80048c0:	b29b      	uxth	r3, r3
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048cc:	6a39      	ldr	r1, [r7, #32]
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 f982 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00d      	beq.n	80048f6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048de:	2b04      	cmp	r3, #4
 80048e0:	d107      	bne.n	80048f2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	681a      	ldr	r2, [r3, #0]
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e050      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048f6:	893b      	ldrh	r3, [r7, #8]
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004902:	6a39      	ldr	r1, [r7, #32]
 8004904:	68f8      	ldr	r0, [r7, #12]
 8004906:	f000 f967 	bl	8004bd8 <I2C_WaitOnTXEFlagUntilTimeout>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00d      	beq.n	800492c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	2b04      	cmp	r3, #4
 8004916:	d107      	bne.n	8004928 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004926:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e035      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800493a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800493c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493e:	9300      	str	r3, [sp, #0]
 8004940:	6a3b      	ldr	r3, [r7, #32]
 8004942:	2200      	movs	r2, #0
 8004944:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004948:	68f8      	ldr	r0, [r7, #12]
 800494a:	f000 f82b 	bl	80049a4 <I2C_WaitOnFlagUntilTimeout>
 800494e:	4603      	mov	r3, r0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00d      	beq.n	8004970 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800495e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004962:	d103      	bne.n	800496c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800496a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e013      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004970:	897b      	ldrh	r3, [r7, #10]
 8004972:	b2db      	uxtb	r3, r3
 8004974:	f043 0301 	orr.w	r3, r3, #1
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004982:	6a3a      	ldr	r2, [r7, #32]
 8004984:	4906      	ldr	r1, [pc, #24]	@ (80049a0 <I2C_RequestMemoryRead+0x1cc>)
 8004986:	68f8      	ldr	r0, [r7, #12]
 8004988:	f000 f886 	bl	8004a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800498c:	4603      	mov	r3, r0
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e000      	b.n	8004998 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3718      	adds	r7, #24
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	00010002 	.word	0x00010002

080049a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	603b      	str	r3, [r7, #0]
 80049b0:	4613      	mov	r3, r2
 80049b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049b4:	e048      	b.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049bc:	d044      	beq.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049be:	f7fe fa0d 	bl	8002ddc <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d302      	bcc.n	80049d4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d139      	bne.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	0c1b      	lsrs	r3, r3, #16
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d10d      	bne.n	80049fa <I2C_WaitOnFlagUntilTimeout+0x56>
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	43da      	mvns	r2, r3
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	4013      	ands	r3, r2
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf0c      	ite	eq
 80049f0:	2301      	moveq	r3, #1
 80049f2:	2300      	movne	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	461a      	mov	r2, r3
 80049f8:	e00c      	b.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0x70>
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	43da      	mvns	r2, r3
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	4013      	ands	r3, r2
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	bf0c      	ite	eq
 8004a0c:	2301      	moveq	r3, #1
 8004a0e:	2300      	movne	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	461a      	mov	r2, r3
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d116      	bne.n	8004a48 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2220      	movs	r2, #32
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a34:	f043 0220 	orr.w	r2, r3, #32
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a44:	2301      	movs	r3, #1
 8004a46:	e023      	b.n	8004a90 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	0c1b      	lsrs	r3, r3, #16
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d10d      	bne.n	8004a6e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	695b      	ldr	r3, [r3, #20]
 8004a58:	43da      	mvns	r2, r3
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	bf0c      	ite	eq
 8004a64:	2301      	moveq	r3, #1
 8004a66:	2300      	movne	r3, #0
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	e00c      	b.n	8004a88 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	43da      	mvns	r2, r3
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	4013      	ands	r3, r2
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	461a      	mov	r2, r3
 8004a88:	79fb      	ldrb	r3, [r7, #7]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d093      	beq.n	80049b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a8e:	2300      	movs	r3, #0
}
 8004a90:	4618      	mov	r0, r3
 8004a92:	3710      	adds	r7, #16
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}

08004a98 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b084      	sub	sp, #16
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	60b9      	str	r1, [r7, #8]
 8004aa2:	607a      	str	r2, [r7, #4]
 8004aa4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004aa6:	e071      	b.n	8004b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695b      	ldr	r3, [r3, #20]
 8004aae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ab6:	d123      	bne.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ac6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004ad0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2220      	movs	r2, #32
 8004adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aec:	f043 0204 	orr.w	r2, r3, #4
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2200      	movs	r2, #0
 8004af8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e067      	b.n	8004bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b06:	d041      	beq.n	8004b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b08:	f7fe f968 	bl	8002ddc <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d302      	bcc.n	8004b1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d136      	bne.n	8004b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	0c1b      	lsrs	r3, r3, #16
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d10c      	bne.n	8004b42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	43da      	mvns	r2, r3
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	4013      	ands	r3, r2
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	bf14      	ite	ne
 8004b3a:	2301      	movne	r3, #1
 8004b3c:	2300      	moveq	r3, #0
 8004b3e:	b2db      	uxtb	r3, r3
 8004b40:	e00b      	b.n	8004b5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	699b      	ldr	r3, [r3, #24]
 8004b48:	43da      	mvns	r2, r3
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	bf14      	ite	ne
 8004b54:	2301      	movne	r3, #1
 8004b56:	2300      	moveq	r3, #0
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d016      	beq.n	8004b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2220      	movs	r2, #32
 8004b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b78:	f043 0220 	orr.w	r2, r3, #32
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e021      	b.n	8004bd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	0c1b      	lsrs	r3, r3, #16
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d10c      	bne.n	8004bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	695b      	ldr	r3, [r3, #20]
 8004b9c:	43da      	mvns	r2, r3
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	bf14      	ite	ne
 8004ba8:	2301      	movne	r3, #1
 8004baa:	2300      	moveq	r3, #0
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	e00b      	b.n	8004bc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	43da      	mvns	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4013      	ands	r3, r2
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	bf14      	ite	ne
 8004bc2:	2301      	movne	r3, #1
 8004bc4:	2300      	moveq	r3, #0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f47f af6d 	bne.w	8004aa8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004bce:	2300      	movs	r3, #0
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}

08004bd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b084      	sub	sp, #16
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004be4:	e034      	b.n	8004c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 f8e3 	bl	8004db2 <I2C_IsAcknowledgeFailed>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e034      	b.n	8004c60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bfc:	d028      	beq.n	8004c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bfe:	f7fe f8ed 	bl	8002ddc <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d302      	bcc.n	8004c14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d11d      	bne.n	8004c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c1e:	2b80      	cmp	r3, #128	@ 0x80
 8004c20:	d016      	beq.n	8004c50 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c3c:	f043 0220 	orr.w	r2, r3, #32
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e007      	b.n	8004c60 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5a:	2b80      	cmp	r3, #128	@ 0x80
 8004c5c:	d1c3      	bne.n	8004be6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c74:	e034      	b.n	8004ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 f89b 	bl	8004db2 <I2C_IsAcknowledgeFailed>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e034      	b.n	8004cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c8c:	d028      	beq.n	8004ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c8e:	f7fe f8a5 	bl	8002ddc <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d302      	bcc.n	8004ca4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d11d      	bne.n	8004ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	f003 0304 	and.w	r3, r3, #4
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	d016      	beq.n	8004ce0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2220      	movs	r2, #32
 8004cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ccc:	f043 0220 	orr.w	r2, r3, #32
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e007      	b.n	8004cf0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0304 	and.w	r3, r3, #4
 8004cea:	2b04      	cmp	r3, #4
 8004cec:	d1c3      	bne.n	8004c76 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d04:	e049      	b.n	8004d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	695b      	ldr	r3, [r3, #20]
 8004d0c:	f003 0310 	and.w	r3, r3, #16
 8004d10:	2b10      	cmp	r3, #16
 8004d12:	d119      	bne.n	8004d48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f06f 0210 	mvn.w	r2, #16
 8004d1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e030      	b.n	8004daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d48:	f7fe f848 	bl	8002ddc <HAL_GetTick>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d302      	bcc.n	8004d5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11d      	bne.n	8004d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d68:	2b40      	cmp	r3, #64	@ 0x40
 8004d6a:	d016      	beq.n	8004d9a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2220      	movs	r2, #32
 8004d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d86:	f043 0220 	orr.w	r2, r3, #32
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e007      	b.n	8004daa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	695b      	ldr	r3, [r3, #20]
 8004da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da4:	2b40      	cmp	r3, #64	@ 0x40
 8004da6:	d1ae      	bne.n	8004d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3710      	adds	r7, #16
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004db2:	b480      	push	{r7}
 8004db4:	b083      	sub	sp, #12
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	695b      	ldr	r3, [r3, #20]
 8004dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dc8:	d11b      	bne.n	8004e02 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dd2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dee:	f043 0204 	orr.w	r2, r3, #4
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e000      	b.n	8004e04 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	370c      	adds	r7, #12
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr

08004e10 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b086      	sub	sp, #24
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e267      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d075      	beq.n	8004f1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e2e:	4b88      	ldr	r3, [pc, #544]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 030c 	and.w	r3, r3, #12
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	d00c      	beq.n	8004e54 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e3a:	4b85      	ldr	r3, [pc, #532]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e42:	2b08      	cmp	r3, #8
 8004e44:	d112      	bne.n	8004e6c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e46:	4b82      	ldr	r3, [pc, #520]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e4e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e52:	d10b      	bne.n	8004e6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e54:	4b7e      	ldr	r3, [pc, #504]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d05b      	beq.n	8004f18 <HAL_RCC_OscConfig+0x108>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d157      	bne.n	8004f18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e242      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e74:	d106      	bne.n	8004e84 <HAL_RCC_OscConfig+0x74>
 8004e76:	4b76      	ldr	r3, [pc, #472]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a75      	ldr	r2, [pc, #468]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e80:	6013      	str	r3, [r2, #0]
 8004e82:	e01d      	b.n	8004ec0 <HAL_RCC_OscConfig+0xb0>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e8c:	d10c      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x98>
 8004e8e:	4b70      	ldr	r3, [pc, #448]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a6f      	ldr	r2, [pc, #444]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a6c      	ldr	r2, [pc, #432]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea4:	6013      	str	r3, [r2, #0]
 8004ea6:	e00b      	b.n	8004ec0 <HAL_RCC_OscConfig+0xb0>
 8004ea8:	4b69      	ldr	r3, [pc, #420]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a68      	ldr	r2, [pc, #416]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004eae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004eb2:	6013      	str	r3, [r2, #0]
 8004eb4:	4b66      	ldr	r3, [pc, #408]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a65      	ldr	r2, [pc, #404]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004eba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ebe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d013      	beq.n	8004ef0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ec8:	f7fd ff88 	bl	8002ddc <HAL_GetTick>
 8004ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ece:	e008      	b.n	8004ee2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ed0:	f7fd ff84 	bl	8002ddc <HAL_GetTick>
 8004ed4:	4602      	mov	r2, r0
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	1ad3      	subs	r3, r2, r3
 8004eda:	2b64      	cmp	r3, #100	@ 0x64
 8004edc:	d901      	bls.n	8004ee2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e207      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ee2:	4b5b      	ldr	r3, [pc, #364]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0f0      	beq.n	8004ed0 <HAL_RCC_OscConfig+0xc0>
 8004eee:	e014      	b.n	8004f1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef0:	f7fd ff74 	bl	8002ddc <HAL_GetTick>
 8004ef4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ef6:	e008      	b.n	8004f0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ef8:	f7fd ff70 	bl	8002ddc <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b64      	cmp	r3, #100	@ 0x64
 8004f04:	d901      	bls.n	8004f0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f06:	2303      	movs	r3, #3
 8004f08:	e1f3      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f0a:	4b51      	ldr	r3, [pc, #324]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1f0      	bne.n	8004ef8 <HAL_RCC_OscConfig+0xe8>
 8004f16:	e000      	b.n	8004f1a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d063      	beq.n	8004fee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f26:	4b4a      	ldr	r3, [pc, #296]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 030c 	and.w	r3, r3, #12
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00b      	beq.n	8004f4a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f32:	4b47      	ldr	r3, [pc, #284]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f34:	689b      	ldr	r3, [r3, #8]
 8004f36:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d11c      	bne.n	8004f78 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f3e:	4b44      	ldr	r3, [pc, #272]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d116      	bne.n	8004f78 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f4a:	4b41      	ldr	r3, [pc, #260]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_RCC_OscConfig+0x152>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b01      	cmp	r3, #1
 8004f5c:	d001      	beq.n	8004f62 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e1c7      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f62:	4b3b      	ldr	r3, [pc, #236]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	691b      	ldr	r3, [r3, #16]
 8004f6e:	00db      	lsls	r3, r3, #3
 8004f70:	4937      	ldr	r1, [pc, #220]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f76:	e03a      	b.n	8004fee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d020      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f80:	4b34      	ldr	r3, [pc, #208]	@ (8005054 <HAL_RCC_OscConfig+0x244>)
 8004f82:	2201      	movs	r2, #1
 8004f84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f86:	f7fd ff29 	bl	8002ddc <HAL_GetTick>
 8004f8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f8c:	e008      	b.n	8004fa0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f8e:	f7fd ff25 	bl	8002ddc <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d901      	bls.n	8004fa0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e1a8      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa0:	4b2b      	ldr	r3, [pc, #172]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d0f0      	beq.n	8004f8e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fac:	4b28      	ldr	r3, [pc, #160]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	00db      	lsls	r3, r3, #3
 8004fba:	4925      	ldr	r1, [pc, #148]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	600b      	str	r3, [r1, #0]
 8004fc0:	e015      	b.n	8004fee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fc2:	4b24      	ldr	r3, [pc, #144]	@ (8005054 <HAL_RCC_OscConfig+0x244>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc8:	f7fd ff08 	bl	8002ddc <HAL_GetTick>
 8004fcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fd0:	f7fd ff04 	bl	8002ddc <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e187      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0308 	and.w	r3, r3, #8
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d036      	beq.n	8005068 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	695b      	ldr	r3, [r3, #20]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d016      	beq.n	8005030 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005002:	4b15      	ldr	r3, [pc, #84]	@ (8005058 <HAL_RCC_OscConfig+0x248>)
 8005004:	2201      	movs	r2, #1
 8005006:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005008:	f7fd fee8 	bl	8002ddc <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005010:	f7fd fee4 	bl	8002ddc <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e167      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005022:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <HAL_RCC_OscConfig+0x240>)
 8005024:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCC_OscConfig+0x200>
 800502e:	e01b      	b.n	8005068 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005030:	4b09      	ldr	r3, [pc, #36]	@ (8005058 <HAL_RCC_OscConfig+0x248>)
 8005032:	2200      	movs	r2, #0
 8005034:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005036:	f7fd fed1 	bl	8002ddc <HAL_GetTick>
 800503a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800503c:	e00e      	b.n	800505c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800503e:	f7fd fecd 	bl	8002ddc <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	2b02      	cmp	r3, #2
 800504a:	d907      	bls.n	800505c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e150      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
 8005050:	40023800 	.word	0x40023800
 8005054:	42470000 	.word	0x42470000
 8005058:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800505c:	4b88      	ldr	r3, [pc, #544]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800505e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d1ea      	bne.n	800503e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f003 0304 	and.w	r3, r3, #4
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 8097 	beq.w	80051a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005076:	2300      	movs	r3, #0
 8005078:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800507a:	4b81      	ldr	r3, [pc, #516]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800507c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800507e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d10f      	bne.n	80050a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005086:	2300      	movs	r3, #0
 8005088:	60bb      	str	r3, [r7, #8]
 800508a:	4b7d      	ldr	r3, [pc, #500]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800508c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800508e:	4a7c      	ldr	r2, [pc, #496]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005094:	6413      	str	r3, [r2, #64]	@ 0x40
 8005096:	4b7a      	ldr	r3, [pc, #488]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800509a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800509e:	60bb      	str	r3, [r7, #8]
 80050a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050a2:	2301      	movs	r3, #1
 80050a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a6:	4b77      	ldr	r3, [pc, #476]	@ (8005284 <HAL_RCC_OscConfig+0x474>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d118      	bne.n	80050e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050b2:	4b74      	ldr	r3, [pc, #464]	@ (8005284 <HAL_RCC_OscConfig+0x474>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a73      	ldr	r2, [pc, #460]	@ (8005284 <HAL_RCC_OscConfig+0x474>)
 80050b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050be:	f7fd fe8d 	bl	8002ddc <HAL_GetTick>
 80050c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050c6:	f7fd fe89 	bl	8002ddc <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e10c      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d8:	4b6a      	ldr	r3, [pc, #424]	@ (8005284 <HAL_RCC_OscConfig+0x474>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	2b01      	cmp	r3, #1
 80050ea:	d106      	bne.n	80050fa <HAL_RCC_OscConfig+0x2ea>
 80050ec:	4b64      	ldr	r3, [pc, #400]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 80050ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f0:	4a63      	ldr	r2, [pc, #396]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 80050f2:	f043 0301 	orr.w	r3, r3, #1
 80050f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80050f8:	e01c      	b.n	8005134 <HAL_RCC_OscConfig+0x324>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	2b05      	cmp	r3, #5
 8005100:	d10c      	bne.n	800511c <HAL_RCC_OscConfig+0x30c>
 8005102:	4b5f      	ldr	r3, [pc, #380]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005104:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005106:	4a5e      	ldr	r2, [pc, #376]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005108:	f043 0304 	orr.w	r3, r3, #4
 800510c:	6713      	str	r3, [r2, #112]	@ 0x70
 800510e:	4b5c      	ldr	r3, [pc, #368]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005112:	4a5b      	ldr	r2, [pc, #364]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005114:	f043 0301 	orr.w	r3, r3, #1
 8005118:	6713      	str	r3, [r2, #112]	@ 0x70
 800511a:	e00b      	b.n	8005134 <HAL_RCC_OscConfig+0x324>
 800511c:	4b58      	ldr	r3, [pc, #352]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800511e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005120:	4a57      	ldr	r2, [pc, #348]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005122:	f023 0301 	bic.w	r3, r3, #1
 8005126:	6713      	str	r3, [r2, #112]	@ 0x70
 8005128:	4b55      	ldr	r3, [pc, #340]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800512a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512c:	4a54      	ldr	r2, [pc, #336]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800512e:	f023 0304 	bic.w	r3, r3, #4
 8005132:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d015      	beq.n	8005168 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800513c:	f7fd fe4e 	bl	8002ddc <HAL_GetTick>
 8005140:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005142:	e00a      	b.n	800515a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005144:	f7fd fe4a 	bl	8002ddc <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005152:	4293      	cmp	r3, r2
 8005154:	d901      	bls.n	800515a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e0cb      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800515a:	4b49      	ldr	r3, [pc, #292]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800515c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800515e:	f003 0302 	and.w	r3, r3, #2
 8005162:	2b00      	cmp	r3, #0
 8005164:	d0ee      	beq.n	8005144 <HAL_RCC_OscConfig+0x334>
 8005166:	e014      	b.n	8005192 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005168:	f7fd fe38 	bl	8002ddc <HAL_GetTick>
 800516c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800516e:	e00a      	b.n	8005186 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005170:	f7fd fe34 	bl	8002ddc <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800517e:	4293      	cmp	r3, r2
 8005180:	d901      	bls.n	8005186 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005182:	2303      	movs	r3, #3
 8005184:	e0b5      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005186:	4b3e      	ldr	r3, [pc, #248]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1ee      	bne.n	8005170 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005192:	7dfb      	ldrb	r3, [r7, #23]
 8005194:	2b01      	cmp	r3, #1
 8005196:	d105      	bne.n	80051a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005198:	4b39      	ldr	r3, [pc, #228]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800519a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519c:	4a38      	ldr	r2, [pc, #224]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800519e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051a2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	699b      	ldr	r3, [r3, #24]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 80a1 	beq.w	80052f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051ae:	4b34      	ldr	r3, [pc, #208]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f003 030c 	and.w	r3, r3, #12
 80051b6:	2b08      	cmp	r3, #8
 80051b8:	d05c      	beq.n	8005274 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	2b02      	cmp	r3, #2
 80051c0:	d141      	bne.n	8005246 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c2:	4b31      	ldr	r3, [pc, #196]	@ (8005288 <HAL_RCC_OscConfig+0x478>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051c8:	f7fd fe08 	bl	8002ddc <HAL_GetTick>
 80051cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ce:	e008      	b.n	80051e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d0:	f7fd fe04 	bl	8002ddc <HAL_GetTick>
 80051d4:	4602      	mov	r2, r0
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	1ad3      	subs	r3, r2, r3
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e087      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051e2:	4b27      	ldr	r3, [pc, #156]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d1f0      	bne.n	80051d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	69da      	ldr	r2, [r3, #28]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6a1b      	ldr	r3, [r3, #32]
 80051f6:	431a      	orrs	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	019b      	lsls	r3, r3, #6
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005204:	085b      	lsrs	r3, r3, #1
 8005206:	3b01      	subs	r3, #1
 8005208:	041b      	lsls	r3, r3, #16
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005210:	061b      	lsls	r3, r3, #24
 8005212:	491b      	ldr	r1, [pc, #108]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005214:	4313      	orrs	r3, r2
 8005216:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005218:	4b1b      	ldr	r3, [pc, #108]	@ (8005288 <HAL_RCC_OscConfig+0x478>)
 800521a:	2201      	movs	r2, #1
 800521c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800521e:	f7fd fddd 	bl	8002ddc <HAL_GetTick>
 8005222:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005224:	e008      	b.n	8005238 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005226:	f7fd fdd9 	bl	8002ddc <HAL_GetTick>
 800522a:	4602      	mov	r2, r0
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	2b02      	cmp	r3, #2
 8005232:	d901      	bls.n	8005238 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e05c      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005238:	4b11      	ldr	r3, [pc, #68]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d0f0      	beq.n	8005226 <HAL_RCC_OscConfig+0x416>
 8005244:	e054      	b.n	80052f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005246:	4b10      	ldr	r3, [pc, #64]	@ (8005288 <HAL_RCC_OscConfig+0x478>)
 8005248:	2200      	movs	r2, #0
 800524a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800524c:	f7fd fdc6 	bl	8002ddc <HAL_GetTick>
 8005250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005252:	e008      	b.n	8005266 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005254:	f7fd fdc2 	bl	8002ddc <HAL_GetTick>
 8005258:	4602      	mov	r2, r0
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	1ad3      	subs	r3, r2, r3
 800525e:	2b02      	cmp	r3, #2
 8005260:	d901      	bls.n	8005266 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005262:	2303      	movs	r3, #3
 8005264:	e045      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005266:	4b06      	ldr	r3, [pc, #24]	@ (8005280 <HAL_RCC_OscConfig+0x470>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1f0      	bne.n	8005254 <HAL_RCC_OscConfig+0x444>
 8005272:	e03d      	b.n	80052f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	699b      	ldr	r3, [r3, #24]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d107      	bne.n	800528c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e038      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
 8005280:	40023800 	.word	0x40023800
 8005284:	40007000 	.word	0x40007000
 8005288:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800528c:	4b1b      	ldr	r3, [pc, #108]	@ (80052fc <HAL_RCC_OscConfig+0x4ec>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	699b      	ldr	r3, [r3, #24]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d028      	beq.n	80052ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d121      	bne.n	80052ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052b2:	429a      	cmp	r2, r3
 80052b4:	d11a      	bne.n	80052ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052b6:	68fa      	ldr	r2, [r7, #12]
 80052b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052bc:	4013      	ands	r3, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80052c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d111      	bne.n	80052ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052d2:	085b      	lsrs	r3, r3, #1
 80052d4:	3b01      	subs	r3, #1
 80052d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052d8:	429a      	cmp	r2, r3
 80052da:	d107      	bne.n	80052ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052e8:	429a      	cmp	r2, r3
 80052ea:	d001      	beq.n	80052f0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e000      	b.n	80052f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3718      	adds	r7, #24
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	40023800 	.word	0x40023800

08005300 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d101      	bne.n	8005314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005310:	2301      	movs	r3, #1
 8005312:	e0cc      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005314:	4b68      	ldr	r3, [pc, #416]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0307 	and.w	r3, r3, #7
 800531c:	683a      	ldr	r2, [r7, #0]
 800531e:	429a      	cmp	r2, r3
 8005320:	d90c      	bls.n	800533c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005322:	4b65      	ldr	r3, [pc, #404]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005324:	683a      	ldr	r2, [r7, #0]
 8005326:	b2d2      	uxtb	r2, r2
 8005328:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800532a:	4b63      	ldr	r3, [pc, #396]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0307 	and.w	r3, r3, #7
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	429a      	cmp	r2, r3
 8005336:	d001      	beq.n	800533c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e0b8      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d020      	beq.n	800538a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0304 	and.w	r3, r3, #4
 8005350:	2b00      	cmp	r3, #0
 8005352:	d005      	beq.n	8005360 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005354:	4b59      	ldr	r3, [pc, #356]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005356:	689b      	ldr	r3, [r3, #8]
 8005358:	4a58      	ldr	r2, [pc, #352]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 800535a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800535e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f003 0308 	and.w	r3, r3, #8
 8005368:	2b00      	cmp	r3, #0
 800536a:	d005      	beq.n	8005378 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800536c:	4b53      	ldr	r3, [pc, #332]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	4a52      	ldr	r2, [pc, #328]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005372:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005376:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005378:	4b50      	ldr	r3, [pc, #320]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	494d      	ldr	r1, [pc, #308]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005386:	4313      	orrs	r3, r2
 8005388:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0301 	and.w	r3, r3, #1
 8005392:	2b00      	cmp	r3, #0
 8005394:	d044      	beq.n	8005420 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d107      	bne.n	80053ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800539e:	4b47      	ldr	r3, [pc, #284]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d119      	bne.n	80053de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	e07f      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d003      	beq.n	80053be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ba:	2b03      	cmp	r3, #3
 80053bc:	d107      	bne.n	80053ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053be:	4b3f      	ldr	r3, [pc, #252]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d109      	bne.n	80053de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e06f      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053ce:	4b3b      	ldr	r3, [pc, #236]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d101      	bne.n	80053de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053da:	2301      	movs	r3, #1
 80053dc:	e067      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053de:	4b37      	ldr	r3, [pc, #220]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	f023 0203 	bic.w	r2, r3, #3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	4934      	ldr	r1, [pc, #208]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 80053ec:	4313      	orrs	r3, r2
 80053ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053f0:	f7fd fcf4 	bl	8002ddc <HAL_GetTick>
 80053f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053f6:	e00a      	b.n	800540e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053f8:	f7fd fcf0 	bl	8002ddc <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005406:	4293      	cmp	r3, r2
 8005408:	d901      	bls.n	800540e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e04f      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800540e:	4b2b      	ldr	r3, [pc, #172]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f003 020c 	and.w	r2, r3, #12
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	429a      	cmp	r2, r3
 800541e:	d1eb      	bne.n	80053f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005420:	4b25      	ldr	r3, [pc, #148]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	683a      	ldr	r2, [r7, #0]
 800542a:	429a      	cmp	r2, r3
 800542c:	d20c      	bcs.n	8005448 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800542e:	4b22      	ldr	r3, [pc, #136]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005430:	683a      	ldr	r2, [r7, #0]
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005436:	4b20      	ldr	r3, [pc, #128]	@ (80054b8 <HAL_RCC_ClockConfig+0x1b8>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0307 	and.w	r3, r3, #7
 800543e:	683a      	ldr	r2, [r7, #0]
 8005440:	429a      	cmp	r2, r3
 8005442:	d001      	beq.n	8005448 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e032      	b.n	80054ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f003 0304 	and.w	r3, r3, #4
 8005450:	2b00      	cmp	r3, #0
 8005452:	d008      	beq.n	8005466 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005454:	4b19      	ldr	r3, [pc, #100]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	4916      	ldr	r1, [pc, #88]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005462:	4313      	orrs	r3, r2
 8005464:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 0308 	and.w	r3, r3, #8
 800546e:	2b00      	cmp	r3, #0
 8005470:	d009      	beq.n	8005486 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005472:	4b12      	ldr	r3, [pc, #72]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	691b      	ldr	r3, [r3, #16]
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	490e      	ldr	r1, [pc, #56]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 8005482:	4313      	orrs	r3, r2
 8005484:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005486:	f000 f821 	bl	80054cc <HAL_RCC_GetSysClockFreq>
 800548a:	4602      	mov	r2, r0
 800548c:	4b0b      	ldr	r3, [pc, #44]	@ (80054bc <HAL_RCC_ClockConfig+0x1bc>)
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	091b      	lsrs	r3, r3, #4
 8005492:	f003 030f 	and.w	r3, r3, #15
 8005496:	490a      	ldr	r1, [pc, #40]	@ (80054c0 <HAL_RCC_ClockConfig+0x1c0>)
 8005498:	5ccb      	ldrb	r3, [r1, r3]
 800549a:	fa22 f303 	lsr.w	r3, r2, r3
 800549e:	4a09      	ldr	r2, [pc, #36]	@ (80054c4 <HAL_RCC_ClockConfig+0x1c4>)
 80054a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054a2:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <HAL_RCC_ClockConfig+0x1c8>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4618      	mov	r0, r3
 80054a8:	f7fd fc54 	bl	8002d54 <HAL_InitTick>

  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	40023c00 	.word	0x40023c00
 80054bc:	40023800 	.word	0x40023800
 80054c0:	0801edc4 	.word	0x0801edc4
 80054c4:	2000000c 	.word	0x2000000c
 80054c8:	20000010 	.word	0x20000010

080054cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054d0:	b090      	sub	sp, #64	@ 0x40
 80054d2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054d4:	2300      	movs	r3, #0
 80054d6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80054d8:	2300      	movs	r3, #0
 80054da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80054dc:	2300      	movs	r3, #0
 80054de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80054e0:	2300      	movs	r3, #0
 80054e2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054e4:	4b59      	ldr	r3, [pc, #356]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f003 030c 	and.w	r3, r3, #12
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d00d      	beq.n	800550c <HAL_RCC_GetSysClockFreq+0x40>
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	f200 80a1 	bhi.w	8005638 <HAL_RCC_GetSysClockFreq+0x16c>
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d002      	beq.n	8005500 <HAL_RCC_GetSysClockFreq+0x34>
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d003      	beq.n	8005506 <HAL_RCC_GetSysClockFreq+0x3a>
 80054fe:	e09b      	b.n	8005638 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005500:	4b53      	ldr	r3, [pc, #332]	@ (8005650 <HAL_RCC_GetSysClockFreq+0x184>)
 8005502:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005504:	e09b      	b.n	800563e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005506:	4b53      	ldr	r3, [pc, #332]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x188>)
 8005508:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800550a:	e098      	b.n	800563e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800550c:	4b4f      	ldr	r3, [pc, #316]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005514:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005516:	4b4d      	ldr	r3, [pc, #308]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800551e:	2b00      	cmp	r3, #0
 8005520:	d028      	beq.n	8005574 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005522:	4b4a      	ldr	r3, [pc, #296]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	099b      	lsrs	r3, r3, #6
 8005528:	2200      	movs	r2, #0
 800552a:	623b      	str	r3, [r7, #32]
 800552c:	627a      	str	r2, [r7, #36]	@ 0x24
 800552e:	6a3b      	ldr	r3, [r7, #32]
 8005530:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005534:	2100      	movs	r1, #0
 8005536:	4b47      	ldr	r3, [pc, #284]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x188>)
 8005538:	fb03 f201 	mul.w	r2, r3, r1
 800553c:	2300      	movs	r3, #0
 800553e:	fb00 f303 	mul.w	r3, r0, r3
 8005542:	4413      	add	r3, r2
 8005544:	4a43      	ldr	r2, [pc, #268]	@ (8005654 <HAL_RCC_GetSysClockFreq+0x188>)
 8005546:	fba0 1202 	umull	r1, r2, r0, r2
 800554a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800554c:	460a      	mov	r2, r1
 800554e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005550:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005552:	4413      	add	r3, r2
 8005554:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005558:	2200      	movs	r2, #0
 800555a:	61bb      	str	r3, [r7, #24]
 800555c:	61fa      	str	r2, [r7, #28]
 800555e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005562:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005566:	f7fb fbf7 	bl	8000d58 <__aeabi_uldivmod>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	4613      	mov	r3, r2
 8005570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005572:	e053      	b.n	800561c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005574:	4b35      	ldr	r3, [pc, #212]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	099b      	lsrs	r3, r3, #6
 800557a:	2200      	movs	r2, #0
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	617a      	str	r2, [r7, #20]
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005586:	f04f 0b00 	mov.w	fp, #0
 800558a:	4652      	mov	r2, sl
 800558c:	465b      	mov	r3, fp
 800558e:	f04f 0000 	mov.w	r0, #0
 8005592:	f04f 0100 	mov.w	r1, #0
 8005596:	0159      	lsls	r1, r3, #5
 8005598:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800559c:	0150      	lsls	r0, r2, #5
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	ebb2 080a 	subs.w	r8, r2, sl
 80055a6:	eb63 090b 	sbc.w	r9, r3, fp
 80055aa:	f04f 0200 	mov.w	r2, #0
 80055ae:	f04f 0300 	mov.w	r3, #0
 80055b2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80055b6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80055ba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80055be:	ebb2 0408 	subs.w	r4, r2, r8
 80055c2:	eb63 0509 	sbc.w	r5, r3, r9
 80055c6:	f04f 0200 	mov.w	r2, #0
 80055ca:	f04f 0300 	mov.w	r3, #0
 80055ce:	00eb      	lsls	r3, r5, #3
 80055d0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055d4:	00e2      	lsls	r2, r4, #3
 80055d6:	4614      	mov	r4, r2
 80055d8:	461d      	mov	r5, r3
 80055da:	eb14 030a 	adds.w	r3, r4, sl
 80055de:	603b      	str	r3, [r7, #0]
 80055e0:	eb45 030b 	adc.w	r3, r5, fp
 80055e4:	607b      	str	r3, [r7, #4]
 80055e6:	f04f 0200 	mov.w	r2, #0
 80055ea:	f04f 0300 	mov.w	r3, #0
 80055ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80055f2:	4629      	mov	r1, r5
 80055f4:	028b      	lsls	r3, r1, #10
 80055f6:	4621      	mov	r1, r4
 80055f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055fc:	4621      	mov	r1, r4
 80055fe:	028a      	lsls	r2, r1, #10
 8005600:	4610      	mov	r0, r2
 8005602:	4619      	mov	r1, r3
 8005604:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005606:	2200      	movs	r2, #0
 8005608:	60bb      	str	r3, [r7, #8]
 800560a:	60fa      	str	r2, [r7, #12]
 800560c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005610:	f7fb fba2 	bl	8000d58 <__aeabi_uldivmod>
 8005614:	4602      	mov	r2, r0
 8005616:	460b      	mov	r3, r1
 8005618:	4613      	mov	r3, r2
 800561a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800561c:	4b0b      	ldr	r3, [pc, #44]	@ (800564c <HAL_RCC_GetSysClockFreq+0x180>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	0c1b      	lsrs	r3, r3, #16
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	3301      	adds	r3, #1
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800562c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800562e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005630:	fbb2 f3f3 	udiv	r3, r2, r3
 8005634:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005636:	e002      	b.n	800563e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005638:	4b05      	ldr	r3, [pc, #20]	@ (8005650 <HAL_RCC_GetSysClockFreq+0x184>)
 800563a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800563c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800563e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005640:	4618      	mov	r0, r3
 8005642:	3740      	adds	r7, #64	@ 0x40
 8005644:	46bd      	mov	sp, r7
 8005646:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800564a:	bf00      	nop
 800564c:	40023800 	.word	0x40023800
 8005650:	00f42400 	.word	0x00f42400
 8005654:	017d7840 	.word	0x017d7840

08005658 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800565c:	4b03      	ldr	r3, [pc, #12]	@ (800566c <HAL_RCC_GetHCLKFreq+0x14>)
 800565e:	681b      	ldr	r3, [r3, #0]
}
 8005660:	4618      	mov	r0, r3
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	2000000c 	.word	0x2000000c

08005670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005674:	f7ff fff0 	bl	8005658 <HAL_RCC_GetHCLKFreq>
 8005678:	4602      	mov	r2, r0
 800567a:	4b05      	ldr	r3, [pc, #20]	@ (8005690 <HAL_RCC_GetPCLK1Freq+0x20>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	0a9b      	lsrs	r3, r3, #10
 8005680:	f003 0307 	and.w	r3, r3, #7
 8005684:	4903      	ldr	r1, [pc, #12]	@ (8005694 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005686:	5ccb      	ldrb	r3, [r1, r3]
 8005688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800568c:	4618      	mov	r0, r3
 800568e:	bd80      	pop	{r7, pc}
 8005690:	40023800 	.word	0x40023800
 8005694:	0801edd4 	.word	0x0801edd4

08005698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800569c:	f7ff ffdc 	bl	8005658 <HAL_RCC_GetHCLKFreq>
 80056a0:	4602      	mov	r2, r0
 80056a2:	4b05      	ldr	r3, [pc, #20]	@ (80056b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	0b5b      	lsrs	r3, r3, #13
 80056a8:	f003 0307 	and.w	r3, r3, #7
 80056ac:	4903      	ldr	r1, [pc, #12]	@ (80056bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80056ae:	5ccb      	ldrb	r3, [r1, r3]
 80056b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	40023800 	.word	0x40023800
 80056bc:	0801edd4 	.word	0x0801edd4

080056c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d101      	bne.n	80056d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e041      	b.n	8005756 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d106      	bne.n	80056ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f7fc ffea 	bl	80026c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2202      	movs	r2, #2
 80056f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	3304      	adds	r3, #4
 80056fc:	4619      	mov	r1, r3
 80056fe:	4610      	mov	r0, r2
 8005700:	f000 fe14 	bl	800632c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005754:	2300      	movs	r3, #0
}
 8005756:	4618      	mov	r0, r3
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
	...

08005760 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005760:	b480      	push	{r7}
 8005762:	b085      	sub	sp, #20
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800576e:	b2db      	uxtb	r3, r3
 8005770:	2b01      	cmp	r3, #1
 8005772:	d001      	beq.n	8005778 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e044      	b.n	8005802 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2202      	movs	r2, #2
 800577c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f042 0201 	orr.w	r2, r2, #1
 800578e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a1e      	ldr	r2, [pc, #120]	@ (8005810 <HAL_TIM_Base_Start_IT+0xb0>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d018      	beq.n	80057cc <HAL_TIM_Base_Start_IT+0x6c>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a2:	d013      	beq.n	80057cc <HAL_TIM_Base_Start_IT+0x6c>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a1a      	ldr	r2, [pc, #104]	@ (8005814 <HAL_TIM_Base_Start_IT+0xb4>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d00e      	beq.n	80057cc <HAL_TIM_Base_Start_IT+0x6c>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a19      	ldr	r2, [pc, #100]	@ (8005818 <HAL_TIM_Base_Start_IT+0xb8>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d009      	beq.n	80057cc <HAL_TIM_Base_Start_IT+0x6c>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a17      	ldr	r2, [pc, #92]	@ (800581c <HAL_TIM_Base_Start_IT+0xbc>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d004      	beq.n	80057cc <HAL_TIM_Base_Start_IT+0x6c>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4a16      	ldr	r2, [pc, #88]	@ (8005820 <HAL_TIM_Base_Start_IT+0xc0>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d111      	bne.n	80057f0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f003 0307 	and.w	r3, r3, #7
 80057d6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2b06      	cmp	r3, #6
 80057dc:	d010      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f042 0201 	orr.w	r2, r2, #1
 80057ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ee:	e007      	b.n	8005800 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0201 	orr.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40010000 	.word	0x40010000
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800
 800581c:	40000c00 	.word	0x40000c00
 8005820:	40014000 	.word	0x40014000

08005824 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e041      	b.n	80058ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f7fc ffec 	bl	8002828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	4619      	mov	r1, r3
 8005862:	4610      	mov	r0, r2
 8005864:	f000 fd62 	bl	800632c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b8:	2300      	movs	r3, #0
}
 80058ba:	4618      	mov	r0, r3
 80058bc:	3708      	adds	r7, #8
 80058be:	46bd      	mov	sp, r7
 80058c0:	bd80      	pop	{r7, pc}
	...

080058c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d109      	bne.n	80058e8 <HAL_TIM_PWM_Start+0x24>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	bf14      	ite	ne
 80058e0:	2301      	movne	r3, #1
 80058e2:	2300      	moveq	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e022      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d109      	bne.n	8005902 <HAL_TIM_PWM_Start+0x3e>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	bf14      	ite	ne
 80058fa:	2301      	movne	r3, #1
 80058fc:	2300      	moveq	r3, #0
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	e015      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d109      	bne.n	800591c <HAL_TIM_PWM_Start+0x58>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	bf14      	ite	ne
 8005914:	2301      	movne	r3, #1
 8005916:	2300      	moveq	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	e008      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	bf14      	ite	ne
 8005928:	2301      	movne	r3, #1
 800592a:	2300      	moveq	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e068      	b.n	8005a08 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d104      	bne.n	8005946 <HAL_TIM_PWM_Start+0x82>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2202      	movs	r2, #2
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005944:	e013      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b04      	cmp	r3, #4
 800594a:	d104      	bne.n	8005956 <HAL_TIM_PWM_Start+0x92>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005954:	e00b      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	2b08      	cmp	r3, #8
 800595a:	d104      	bne.n	8005966 <HAL_TIM_PWM_Start+0xa2>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005964:	e003      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2201      	movs	r2, #1
 8005974:	6839      	ldr	r1, [r7, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f000 ff84 	bl	8006884 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a23      	ldr	r2, [pc, #140]	@ (8005a10 <HAL_TIM_PWM_Start+0x14c>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d107      	bne.n	8005996 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a10 <HAL_TIM_PWM_Start+0x14c>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d018      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x10e>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059a8:	d013      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x10e>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a19      	ldr	r2, [pc, #100]	@ (8005a14 <HAL_TIM_PWM_Start+0x150>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d00e      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x10e>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a17      	ldr	r2, [pc, #92]	@ (8005a18 <HAL_TIM_PWM_Start+0x154>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d009      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x10e>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a16      	ldr	r2, [pc, #88]	@ (8005a1c <HAL_TIM_PWM_Start+0x158>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d004      	beq.n	80059d2 <HAL_TIM_PWM_Start+0x10e>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a14      	ldr	r2, [pc, #80]	@ (8005a20 <HAL_TIM_PWM_Start+0x15c>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d111      	bne.n	80059f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f003 0307 	and.w	r3, r3, #7
 80059dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b06      	cmp	r3, #6
 80059e2:	d010      	beq.n	8005a06 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681a      	ldr	r2, [r3, #0]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f042 0201 	orr.w	r2, r2, #1
 80059f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f4:	e007      	b.n	8005a06 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0201 	orr.w	r2, r2, #1
 8005a04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}
 8005a10:	40010000 	.word	0x40010000
 8005a14:	40000400 	.word	0x40000400
 8005a18:	40000800 	.word	0x40000800
 8005a1c:	40000c00 	.word	0x40000c00
 8005a20:	40014000 	.word	0x40014000

08005a24 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b086      	sub	sp, #24
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
 8005a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e097      	b.n	8005b68 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d106      	bne.n	8005a52 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7fc fe5f 	bl	8002710 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2202      	movs	r2, #2
 8005a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	687a      	ldr	r2, [r7, #4]
 8005a62:	6812      	ldr	r2, [r2, #0]
 8005a64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a68:	f023 0307 	bic.w	r3, r3, #7
 8005a6c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	3304      	adds	r3, #4
 8005a76:	4619      	mov	r1, r3
 8005a78:	4610      	mov	r0, r2
 8005a7a:	f000 fc57 	bl	800632c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6a1b      	ldr	r3, [r3, #32]
 8005a94:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	697a      	ldr	r2, [r7, #20]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005aa6:	f023 0303 	bic.w	r3, r3, #3
 8005aaa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	689a      	ldr	r2, [r3, #8]
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	021b      	lsls	r3, r3, #8
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	693a      	ldr	r2, [r7, #16]
 8005aba:	4313      	orrs	r3, r2
 8005abc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005ac4:	f023 030c 	bic.w	r3, r3, #12
 8005ac8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005aca:	693b      	ldr	r3, [r7, #16]
 8005acc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ad0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ad4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	68da      	ldr	r2, [r3, #12]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	69db      	ldr	r3, [r3, #28]
 8005ade:	021b      	lsls	r3, r3, #8
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	693a      	ldr	r2, [r7, #16]
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	691b      	ldr	r3, [r3, #16]
 8005aec:	011a      	lsls	r2, r3, #4
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	031b      	lsls	r3, r3, #12
 8005af4:	4313      	orrs	r3, r2
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005b02:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005b0a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	4313      	orrs	r3, r2
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	697a      	ldr	r2, [r7, #20]
 8005b24:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	68fa      	ldr	r2, [r7, #12]
 8005b34:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2201      	movs	r2, #1
 8005b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3718      	adds	r7, #24
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
 8005b78:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b80:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b88:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b90:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b98:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d110      	bne.n	8005bc2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ba0:	7bfb      	ldrb	r3, [r7, #15]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d102      	bne.n	8005bac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ba6:	7b7b      	ldrb	r3, [r7, #13]
 8005ba8:	2b01      	cmp	r3, #1
 8005baa:	d001      	beq.n	8005bb0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e069      	b.n	8005c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc0:	e031      	b.n	8005c26 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d110      	bne.n	8005bea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bc8:	7bbb      	ldrb	r3, [r7, #14]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d102      	bne.n	8005bd4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bce:	7b3b      	ldrb	r3, [r7, #12]
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	d001      	beq.n	8005bd8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e055      	b.n	8005c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2202      	movs	r2, #2
 8005bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2202      	movs	r2, #2
 8005be4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005be8:	e01d      	b.n	8005c26 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bea:	7bfb      	ldrb	r3, [r7, #15]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d108      	bne.n	8005c02 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bf0:	7bbb      	ldrb	r3, [r7, #14]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d105      	bne.n	8005c02 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bf6:	7b7b      	ldrb	r3, [r7, #13]
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d102      	bne.n	8005c02 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005bfc:	7b3b      	ldrb	r3, [r7, #12]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d001      	beq.n	8005c06 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e03e      	b.n	8005c84 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2202      	movs	r2, #2
 8005c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2202      	movs	r2, #2
 8005c12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2202      	movs	r2, #2
 8005c22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_TIM_Encoder_Start+0xc4>
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	d008      	beq.n	8005c44 <HAL_TIM_Encoder_Start+0xd4>
 8005c32:	e00f      	b.n	8005c54 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	f000 fe21 	bl	8006884 <TIM_CCxChannelCmd>
      break;
 8005c42:	e016      	b.n	8005c72 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	2104      	movs	r1, #4
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	f000 fe19 	bl	8006884 <TIM_CCxChannelCmd>
      break;
 8005c52:	e00e      	b.n	8005c72 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2201      	movs	r2, #1
 8005c5a:	2100      	movs	r1, #0
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f000 fe11 	bl	8006884 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2201      	movs	r2, #1
 8005c68:	2104      	movs	r1, #4
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f000 fe0a 	bl	8006884 <TIM_CCxChannelCmd>
      break;
 8005c70:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f042 0201 	orr.w	r2, r2, #1
 8005c80:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005c82:	2300      	movs	r3, #0
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	3710      	adds	r7, #16
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bd80      	pop	{r7, pc}

08005c8c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
 8005c94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ca4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005cac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005cb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d110      	bne.n	8005cde <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005cbc:	7bfb      	ldrb	r3, [r7, #15]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d102      	bne.n	8005cc8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cc2:	7b7b      	ldrb	r3, [r7, #13]
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d001      	beq.n	8005ccc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e089      	b.n	8005de0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2202      	movs	r2, #2
 8005cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2202      	movs	r2, #2
 8005cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005cdc:	e031      	b.n	8005d42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b04      	cmp	r3, #4
 8005ce2:	d110      	bne.n	8005d06 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ce4:	7bbb      	ldrb	r3, [r7, #14]
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d102      	bne.n	8005cf0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005cea:	7b3b      	ldrb	r3, [r7, #12]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d001      	beq.n	8005cf4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e075      	b.n	8005de0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2202      	movs	r2, #2
 8005cf8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d04:	e01d      	b.n	8005d42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d06:	7bfb      	ldrb	r3, [r7, #15]
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d108      	bne.n	8005d1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d0c:	7bbb      	ldrb	r3, [r7, #14]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d105      	bne.n	8005d1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d12:	7b7b      	ldrb	r3, [r7, #13]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d102      	bne.n	8005d1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d18:	7b3b      	ldrb	r3, [r7, #12]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d001      	beq.n	8005d22 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e05e      	b.n	8005de0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2202      	movs	r2, #2
 8005d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2202      	movs	r2, #2
 8005d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2202      	movs	r2, #2
 8005d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d003      	beq.n	8005d50 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d010      	beq.n	8005d70 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005d4e:	e01f      	b.n	8005d90 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	2201      	movs	r2, #1
 8005d56:	2100      	movs	r1, #0
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f000 fd93 	bl	8006884 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	68da      	ldr	r2, [r3, #12]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f042 0202 	orr.w	r2, r2, #2
 8005d6c:	60da      	str	r2, [r3, #12]
      break;
 8005d6e:	e02e      	b.n	8005dce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2201      	movs	r2, #1
 8005d76:	2104      	movs	r1, #4
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 fd83 	bl	8006884 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68da      	ldr	r2, [r3, #12]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f042 0204 	orr.w	r2, r2, #4
 8005d8c:	60da      	str	r2, [r3, #12]
      break;
 8005d8e:	e01e      	b.n	8005dce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	2201      	movs	r2, #1
 8005d96:	2100      	movs	r1, #0
 8005d98:	4618      	mov	r0, r3
 8005d9a:	f000 fd73 	bl	8006884 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2201      	movs	r2, #1
 8005da4:	2104      	movs	r1, #4
 8005da6:	4618      	mov	r0, r3
 8005da8:	f000 fd6c 	bl	8006884 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68da      	ldr	r2, [r3, #12]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0202 	orr.w	r2, r2, #2
 8005dba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68da      	ldr	r2, [r3, #12]
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f042 0204 	orr.w	r2, r2, #4
 8005dca:	60da      	str	r2, [r3, #12]
      break;
 8005dcc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f042 0201 	orr.w	r2, r2, #1
 8005ddc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005dde:	2300      	movs	r3, #0
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	3710      	adds	r7, #16
 8005de4:	46bd      	mov	sp, r7
 8005de6:	bd80      	pop	{r7, pc}

08005de8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b084      	sub	sp, #16
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d020      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f003 0302 	and.w	r3, r3, #2
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d01b      	beq.n	8005e4c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f06f 0202 	mvn.w	r2, #2
 8005e1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2201      	movs	r2, #1
 8005e22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	699b      	ldr	r3, [r3, #24]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d003      	beq.n	8005e3a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fa5b 	bl	80062ee <HAL_TIM_IC_CaptureCallback>
 8005e38:	e005      	b.n	8005e46 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f000 fa4d 	bl	80062da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f000 fa5e 	bl	8006302 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f003 0304 	and.w	r3, r3, #4
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d020      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f003 0304 	and.w	r3, r3, #4
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d01b      	beq.n	8005e98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f06f 0204 	mvn.w	r2, #4
 8005e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2202      	movs	r2, #2
 8005e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	699b      	ldr	r3, [r3, #24]
 8005e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f000 fa35 	bl	80062ee <HAL_TIM_IC_CaptureCallback>
 8005e84:	e005      	b.n	8005e92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f000 fa27 	bl	80062da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f000 fa38 	bl	8006302 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2200      	movs	r2, #0
 8005e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 0308 	and.w	r3, r3, #8
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d020      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f003 0308 	and.w	r3, r3, #8
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d01b      	beq.n	8005ee4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f06f 0208 	mvn.w	r2, #8
 8005eb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2204      	movs	r2, #4
 8005eba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	69db      	ldr	r3, [r3, #28]
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d003      	beq.n	8005ed2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fa0f 	bl	80062ee <HAL_TIM_IC_CaptureCallback>
 8005ed0:	e005      	b.n	8005ede <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f000 fa01 	bl	80062da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 fa12 	bl	8006302 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	f003 0310 	and.w	r3, r3, #16
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d020      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d01b      	beq.n	8005f30 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f06f 0210 	mvn.w	r2, #16
 8005f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2208      	movs	r2, #8
 8005f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	69db      	ldr	r3, [r3, #28]
 8005f0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 f9e9 	bl	80062ee <HAL_TIM_IC_CaptureCallback>
 8005f1c:	e005      	b.n	8005f2a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 f9db 	bl	80062da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f000 f9ec 	bl	8006302 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f30:	68bb      	ldr	r3, [r7, #8]
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00c      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f003 0301 	and.w	r3, r3, #1
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d007      	beq.n	8005f54 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f06f 0201 	mvn.w	r2, #1
 8005f4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f7fb fc90 	bl	8001874 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00c      	beq.n	8005f78 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d007      	beq.n	8005f78 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 fd24 	bl	80069c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f78:	68bb      	ldr	r3, [r7, #8]
 8005f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00c      	beq.n	8005f9c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d007      	beq.n	8005f9c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 f9bd 	bl	8006316 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	f003 0320 	and.w	r3, r3, #32
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00c      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	f003 0320 	and.w	r3, r3, #32
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d007      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f06f 0220 	mvn.w	r2, #32
 8005fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fcf6 	bl	80069ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fc0:	bf00      	nop
 8005fc2:	3710      	adds	r7, #16
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}

08005fc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fde:	2b01      	cmp	r3, #1
 8005fe0:	d101      	bne.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005fe2:	2302      	movs	r3, #2
 8005fe4:	e0ae      	b.n	8006144 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2b0c      	cmp	r3, #12
 8005ff2:	f200 809f 	bhi.w	8006134 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005ff6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ffc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ffc:	08006031 	.word	0x08006031
 8006000:	08006135 	.word	0x08006135
 8006004:	08006135 	.word	0x08006135
 8006008:	08006135 	.word	0x08006135
 800600c:	08006071 	.word	0x08006071
 8006010:	08006135 	.word	0x08006135
 8006014:	08006135 	.word	0x08006135
 8006018:	08006135 	.word	0x08006135
 800601c:	080060b3 	.word	0x080060b3
 8006020:	08006135 	.word	0x08006135
 8006024:	08006135 	.word	0x08006135
 8006028:	08006135 	.word	0x08006135
 800602c:	080060f3 	.word	0x080060f3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68b9      	ldr	r1, [r7, #8]
 8006036:	4618      	mov	r0, r3
 8006038:	f000 f9fe 	bl	8006438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	699a      	ldr	r2, [r3, #24]
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f042 0208 	orr.w	r2, r2, #8
 800604a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	699a      	ldr	r2, [r3, #24]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0204 	bic.w	r2, r2, #4
 800605a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6999      	ldr	r1, [r3, #24]
 8006062:	68bb      	ldr	r3, [r7, #8]
 8006064:	691a      	ldr	r2, [r3, #16]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	430a      	orrs	r2, r1
 800606c:	619a      	str	r2, [r3, #24]
      break;
 800606e:	e064      	b.n	800613a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68b9      	ldr	r1, [r7, #8]
 8006076:	4618      	mov	r0, r3
 8006078:	f000 fa44 	bl	8006504 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	699a      	ldr	r2, [r3, #24]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800608a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699a      	ldr	r2, [r3, #24]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800609a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	6999      	ldr	r1, [r3, #24]
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	021a      	lsls	r2, r3, #8
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	619a      	str	r2, [r3, #24]
      break;
 80060b0:	e043      	b.n	800613a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68b9      	ldr	r1, [r7, #8]
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 fa8f 	bl	80065dc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	69da      	ldr	r2, [r3, #28]
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f042 0208 	orr.w	r2, r2, #8
 80060cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	69da      	ldr	r2, [r3, #28]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f022 0204 	bic.w	r2, r2, #4
 80060dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	69d9      	ldr	r1, [r3, #28]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	430a      	orrs	r2, r1
 80060ee:	61da      	str	r2, [r3, #28]
      break;
 80060f0:	e023      	b.n	800613a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68b9      	ldr	r1, [r7, #8]
 80060f8:	4618      	mov	r0, r3
 80060fa:	f000 fad9 	bl	80066b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	69da      	ldr	r2, [r3, #28]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800610c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	69da      	ldr	r2, [r3, #28]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800611c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	69d9      	ldr	r1, [r3, #28]
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	691b      	ldr	r3, [r3, #16]
 8006128:	021a      	lsls	r2, r3, #8
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	430a      	orrs	r2, r1
 8006130:	61da      	str	r2, [r3, #28]
      break;
 8006132:	e002      	b.n	800613a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006134:	2301      	movs	r3, #1
 8006136:	75fb      	strb	r3, [r7, #23]
      break;
 8006138:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006142:	7dfb      	ldrb	r3, [r7, #23]
}
 8006144:	4618      	mov	r0, r3
 8006146:	3718      	adds	r7, #24
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}

0800614c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006160:	2b01      	cmp	r3, #1
 8006162:	d101      	bne.n	8006168 <HAL_TIM_ConfigClockSource+0x1c>
 8006164:	2302      	movs	r3, #2
 8006166:	e0b4      	b.n	80062d2 <HAL_TIM_ConfigClockSource+0x186>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a0:	d03e      	beq.n	8006220 <HAL_TIM_ConfigClockSource+0xd4>
 80061a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061a6:	f200 8087 	bhi.w	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ae:	f000 8086 	beq.w	80062be <HAL_TIM_ConfigClockSource+0x172>
 80061b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061b6:	d87f      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061b8:	2b70      	cmp	r3, #112	@ 0x70
 80061ba:	d01a      	beq.n	80061f2 <HAL_TIM_ConfigClockSource+0xa6>
 80061bc:	2b70      	cmp	r3, #112	@ 0x70
 80061be:	d87b      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c0:	2b60      	cmp	r3, #96	@ 0x60
 80061c2:	d050      	beq.n	8006266 <HAL_TIM_ConfigClockSource+0x11a>
 80061c4:	2b60      	cmp	r3, #96	@ 0x60
 80061c6:	d877      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061c8:	2b50      	cmp	r3, #80	@ 0x50
 80061ca:	d03c      	beq.n	8006246 <HAL_TIM_ConfigClockSource+0xfa>
 80061cc:	2b50      	cmp	r3, #80	@ 0x50
 80061ce:	d873      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d0:	2b40      	cmp	r3, #64	@ 0x40
 80061d2:	d058      	beq.n	8006286 <HAL_TIM_ConfigClockSource+0x13a>
 80061d4:	2b40      	cmp	r3, #64	@ 0x40
 80061d6:	d86f      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061d8:	2b30      	cmp	r3, #48	@ 0x30
 80061da:	d064      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061dc:	2b30      	cmp	r3, #48	@ 0x30
 80061de:	d86b      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061e0:	2b20      	cmp	r3, #32
 80061e2:	d060      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d867      	bhi.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d05c      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061ec:	2b10      	cmp	r3, #16
 80061ee:	d05a      	beq.n	80062a6 <HAL_TIM_ConfigClockSource+0x15a>
 80061f0:	e062      	b.n	80062b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006202:	f000 fb1f 	bl	8006844 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006214:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68ba      	ldr	r2, [r7, #8]
 800621c:	609a      	str	r2, [r3, #8]
      break;
 800621e:	e04f      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006224:	683b      	ldr	r3, [r7, #0]
 8006226:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006230:	f000 fb08 	bl	8006844 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	689a      	ldr	r2, [r3, #8]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006242:	609a      	str	r2, [r3, #8]
      break;
 8006244:	e03c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006252:	461a      	mov	r2, r3
 8006254:	f000 fa7c 	bl	8006750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	2150      	movs	r1, #80	@ 0x50
 800625e:	4618      	mov	r0, r3
 8006260:	f000 fad5 	bl	800680e <TIM_ITRx_SetConfig>
      break;
 8006264:	e02c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006272:	461a      	mov	r2, r3
 8006274:	f000 fa9b 	bl	80067ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2160      	movs	r1, #96	@ 0x60
 800627e:	4618      	mov	r0, r3
 8006280:	f000 fac5 	bl	800680e <TIM_ITRx_SetConfig>
      break;
 8006284:	e01c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006292:	461a      	mov	r2, r3
 8006294:	f000 fa5c 	bl	8006750 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2140      	movs	r1, #64	@ 0x40
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fab5 	bl	800680e <TIM_ITRx_SetConfig>
      break;
 80062a4:	e00c      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	4619      	mov	r1, r3
 80062b0:	4610      	mov	r0, r2
 80062b2:	f000 faac 	bl	800680e <TIM_ITRx_SetConfig>
      break;
 80062b6:	e003      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	73fb      	strb	r3, [r7, #15]
      break;
 80062bc:	e000      	b.n	80062c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80062be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80062da:	b480      	push	{r7}
 80062dc:	b083      	sub	sp, #12
 80062de:	af00      	add	r7, sp, #0
 80062e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80062e2:	bf00      	nop
 80062e4:	370c      	adds	r7, #12
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr

080062ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80062ee:	b480      	push	{r7}
 80062f0:	b083      	sub	sp, #12
 80062f2:	af00      	add	r7, sp, #0
 80062f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr

08006302 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006302:	b480      	push	{r7}
 8006304:	b083      	sub	sp, #12
 8006306:	af00      	add	r7, sp, #0
 8006308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800630a:	bf00      	nop
 800630c:	370c      	adds	r7, #12
 800630e:	46bd      	mov	sp, r7
 8006310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006314:	4770      	bx	lr

08006316 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006316:	b480      	push	{r7}
 8006318:	b083      	sub	sp, #12
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800631e:	bf00      	nop
 8006320:	370c      	adds	r7, #12
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
	...

0800632c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	4a37      	ldr	r2, [pc, #220]	@ (800641c <TIM_Base_SetConfig+0xf0>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d00f      	beq.n	8006364 <TIM_Base_SetConfig+0x38>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800634a:	d00b      	beq.n	8006364 <TIM_Base_SetConfig+0x38>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	4a34      	ldr	r2, [pc, #208]	@ (8006420 <TIM_Base_SetConfig+0xf4>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d007      	beq.n	8006364 <TIM_Base_SetConfig+0x38>
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a33      	ldr	r2, [pc, #204]	@ (8006424 <TIM_Base_SetConfig+0xf8>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d003      	beq.n	8006364 <TIM_Base_SetConfig+0x38>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a32      	ldr	r2, [pc, #200]	@ (8006428 <TIM_Base_SetConfig+0xfc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d108      	bne.n	8006376 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800636a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	68fa      	ldr	r2, [r7, #12]
 8006372:	4313      	orrs	r3, r2
 8006374:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	4a28      	ldr	r2, [pc, #160]	@ (800641c <TIM_Base_SetConfig+0xf0>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d01b      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006384:	d017      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	4a25      	ldr	r2, [pc, #148]	@ (8006420 <TIM_Base_SetConfig+0xf4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d013      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	4a24      	ldr	r2, [pc, #144]	@ (8006424 <TIM_Base_SetConfig+0xf8>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00f      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	4a23      	ldr	r2, [pc, #140]	@ (8006428 <TIM_Base_SetConfig+0xfc>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d00b      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	4a22      	ldr	r2, [pc, #136]	@ (800642c <TIM_Base_SetConfig+0x100>)
 80063a2:	4293      	cmp	r3, r2
 80063a4:	d007      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	4a21      	ldr	r2, [pc, #132]	@ (8006430 <TIM_Base_SetConfig+0x104>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d003      	beq.n	80063b6 <TIM_Base_SetConfig+0x8a>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	4a20      	ldr	r2, [pc, #128]	@ (8006434 <TIM_Base_SetConfig+0x108>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d108      	bne.n	80063c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80063be:	683b      	ldr	r3, [r7, #0]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	4313      	orrs	r3, r2
 80063c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	4313      	orrs	r3, r2
 80063d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681a      	ldr	r2, [r3, #0]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	4a0c      	ldr	r2, [pc, #48]	@ (800641c <TIM_Base_SetConfig+0xf0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d103      	bne.n	80063f6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f043 0204 	orr.w	r2, r3, #4
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2201      	movs	r2, #1
 8006406:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	601a      	str	r2, [r3, #0]
}
 800640e:	bf00      	nop
 8006410:	3714      	adds	r7, #20
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	40010000 	.word	0x40010000
 8006420:	40000400 	.word	0x40000400
 8006424:	40000800 	.word	0x40000800
 8006428:	40000c00 	.word	0x40000c00
 800642c:	40014000 	.word	0x40014000
 8006430:	40014400 	.word	0x40014400
 8006434:	40014800 	.word	0x40014800

08006438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006438:	b480      	push	{r7}
 800643a:	b087      	sub	sp, #28
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
 8006440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a1b      	ldr	r3, [r3, #32]
 8006446:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6a1b      	ldr	r3, [r3, #32]
 800644c:	f023 0201 	bic.w	r2, r3, #1
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	699b      	ldr	r3, [r3, #24]
 800645e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006466:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	f023 0303 	bic.w	r3, r3, #3
 800646e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	4313      	orrs	r3, r2
 8006478:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f023 0302 	bic.w	r3, r3, #2
 8006480:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	4313      	orrs	r3, r2
 800648a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	4a1c      	ldr	r2, [pc, #112]	@ (8006500 <TIM_OC1_SetConfig+0xc8>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d10c      	bne.n	80064ae <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0308 	bic.w	r3, r3, #8
 800649a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	697a      	ldr	r2, [r7, #20]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	f023 0304 	bic.w	r3, r3, #4
 80064ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a13      	ldr	r2, [pc, #76]	@ (8006500 <TIM_OC1_SetConfig+0xc8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d111      	bne.n	80064da <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	693a      	ldr	r2, [r7, #16]
 80064cc:	4313      	orrs	r3, r2
 80064ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	693a      	ldr	r2, [r7, #16]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	693a      	ldr	r2, [r7, #16]
 80064de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	685a      	ldr	r2, [r3, #4]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	697a      	ldr	r2, [r7, #20]
 80064f2:	621a      	str	r2, [r3, #32]
}
 80064f4:	bf00      	nop
 80064f6:	371c      	adds	r7, #28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr
 8006500:	40010000 	.word	0x40010000

08006504 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	f023 0210 	bic.w	r2, r3, #16
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	699b      	ldr	r3, [r3, #24]
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800653a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	021b      	lsls	r3, r3, #8
 8006542:	68fa      	ldr	r2, [r7, #12]
 8006544:	4313      	orrs	r3, r2
 8006546:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	f023 0320 	bic.w	r3, r3, #32
 800654e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	011b      	lsls	r3, r3, #4
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	4313      	orrs	r3, r2
 800655a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a1e      	ldr	r2, [pc, #120]	@ (80065d8 <TIM_OC2_SetConfig+0xd4>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d10d      	bne.n	8006580 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800656a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	697a      	ldr	r2, [r7, #20]
 8006574:	4313      	orrs	r3, r2
 8006576:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800657e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	4a15      	ldr	r2, [pc, #84]	@ (80065d8 <TIM_OC2_SetConfig+0xd4>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d113      	bne.n	80065b0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800658e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006596:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	009b      	lsls	r3, r3, #2
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	68fa      	ldr	r2, [r7, #12]
 80065ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	621a      	str	r2, [r3, #32]
}
 80065ca:	bf00      	nop
 80065cc:	371c      	adds	r7, #28
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	40010000 	.word	0x40010000

080065dc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6a1b      	ldr	r3, [r3, #32]
 80065ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a1b      	ldr	r3, [r3, #32]
 80065f0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	69db      	ldr	r3, [r3, #28]
 8006602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0303 	bic.w	r3, r3, #3
 8006612:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	4313      	orrs	r3, r2
 800661c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006624:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	021b      	lsls	r3, r3, #8
 800662c:	697a      	ldr	r2, [r7, #20]
 800662e:	4313      	orrs	r3, r2
 8006630:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	4a1d      	ldr	r2, [pc, #116]	@ (80066ac <TIM_OC3_SetConfig+0xd0>)
 8006636:	4293      	cmp	r3, r2
 8006638:	d10d      	bne.n	8006656 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006640:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	021b      	lsls	r3, r3, #8
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a14      	ldr	r2, [pc, #80]	@ (80066ac <TIM_OC3_SetConfig+0xd0>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d113      	bne.n	8006686 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800666c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	695b      	ldr	r3, [r3, #20]
 8006672:	011b      	lsls	r3, r3, #4
 8006674:	693a      	ldr	r2, [r7, #16]
 8006676:	4313      	orrs	r3, r2
 8006678:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	693a      	ldr	r2, [r7, #16]
 8006682:	4313      	orrs	r3, r2
 8006684:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	68fa      	ldr	r2, [r7, #12]
 8006690:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	685a      	ldr	r2, [r3, #4]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	621a      	str	r2, [r3, #32]
}
 80066a0:	bf00      	nop
 80066a2:	371c      	adds	r7, #28
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr
 80066ac:	40010000 	.word	0x40010000

080066b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b087      	sub	sp, #28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6a1b      	ldr	r3, [r3, #32]
 80066be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6a1b      	ldr	r3, [r3, #32]
 80066c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	021b      	lsls	r3, r3, #8
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	4313      	orrs	r3, r2
 80066f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80066fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	689b      	ldr	r3, [r3, #8]
 8006700:	031b      	lsls	r3, r3, #12
 8006702:	693a      	ldr	r2, [r7, #16]
 8006704:	4313      	orrs	r3, r2
 8006706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	4a10      	ldr	r2, [pc, #64]	@ (800674c <TIM_OC4_SetConfig+0x9c>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d109      	bne.n	8006724 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006710:	697b      	ldr	r3, [r7, #20]
 8006712:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006716:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	019b      	lsls	r3, r3, #6
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	4313      	orrs	r3, r2
 8006722:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	68fa      	ldr	r2, [r7, #12]
 800672e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	693a      	ldr	r2, [r7, #16]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
 800674a:	bf00      	nop
 800674c:	40010000 	.word	0x40010000

08006750 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	60b9      	str	r1, [r7, #8]
 800675a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6a1b      	ldr	r3, [r3, #32]
 8006760:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6a1b      	ldr	r3, [r3, #32]
 8006766:	f023 0201 	bic.w	r2, r3, #1
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	699b      	ldr	r3, [r3, #24]
 8006772:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800677a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	011b      	lsls	r3, r3, #4
 8006780:	693a      	ldr	r2, [r7, #16]
 8006782:	4313      	orrs	r3, r2
 8006784:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006786:	697b      	ldr	r3, [r7, #20]
 8006788:	f023 030a 	bic.w	r3, r3, #10
 800678c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	4313      	orrs	r3, r2
 8006794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	697a      	ldr	r2, [r7, #20]
 80067a0:	621a      	str	r2, [r3, #32]
}
 80067a2:	bf00      	nop
 80067a4:	371c      	adds	r7, #28
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr

080067ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067ae:	b480      	push	{r7}
 80067b0:	b087      	sub	sp, #28
 80067b2:	af00      	add	r7, sp, #0
 80067b4:	60f8      	str	r0, [r7, #12]
 80067b6:	60b9      	str	r1, [r7, #8]
 80067b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	f023 0210 	bic.w	r2, r3, #16
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	699b      	ldr	r3, [r3, #24]
 80067d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	031b      	lsls	r3, r3, #12
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	011b      	lsls	r3, r3, #4
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	693a      	ldr	r2, [r7, #16]
 80067fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	697a      	ldr	r2, [r7, #20]
 8006800:	621a      	str	r2, [r3, #32]
}
 8006802:	bf00      	nop
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr

0800680e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800680e:	b480      	push	{r7}
 8006810:	b085      	sub	sp, #20
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006824:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006826:	683a      	ldr	r2, [r7, #0]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	4313      	orrs	r3, r2
 800682c:	f043 0307 	orr.w	r3, r3, #7
 8006830:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	609a      	str	r2, [r3, #8]
}
 8006838:	bf00      	nop
 800683a:	3714      	adds	r7, #20
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr

08006844 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006844:	b480      	push	{r7}
 8006846:	b087      	sub	sp, #28
 8006848:	af00      	add	r7, sp, #0
 800684a:	60f8      	str	r0, [r7, #12]
 800684c:	60b9      	str	r1, [r7, #8]
 800684e:	607a      	str	r2, [r7, #4]
 8006850:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800685e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	021a      	lsls	r2, r3, #8
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	431a      	orrs	r2, r3
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	4313      	orrs	r3, r2
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	609a      	str	r2, [r3, #8]
}
 8006878:	bf00      	nop
 800687a:	371c      	adds	r7, #28
 800687c:	46bd      	mov	sp, r7
 800687e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006882:	4770      	bx	lr

08006884 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	f003 031f 	and.w	r3, r3, #31
 8006896:	2201      	movs	r2, #1
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6a1a      	ldr	r2, [r3, #32]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	43db      	mvns	r3, r3
 80068a6:	401a      	ands	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6a1a      	ldr	r2, [r3, #32]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	f003 031f 	and.w	r3, r3, #31
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	fa01 f303 	lsl.w	r3, r1, r3
 80068bc:	431a      	orrs	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	621a      	str	r2, [r3, #32]
}
 80068c2:	bf00      	nop
 80068c4:	371c      	adds	r7, #28
 80068c6:	46bd      	mov	sp, r7
 80068c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068cc:	4770      	bx	lr
	...

080068d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b085      	sub	sp, #20
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e050      	b.n	800698a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2202      	movs	r2, #2
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800690e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	4313      	orrs	r3, r2
 8006918:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a1c      	ldr	r2, [pc, #112]	@ (8006998 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d018      	beq.n	800695e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006934:	d013      	beq.n	800695e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a18      	ldr	r2, [pc, #96]	@ (800699c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d00e      	beq.n	800695e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a16      	ldr	r2, [pc, #88]	@ (80069a0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d009      	beq.n	800695e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a15      	ldr	r2, [pc, #84]	@ (80069a4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d004      	beq.n	800695e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a13      	ldr	r2, [pc, #76]	@ (80069a8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d10c      	bne.n	8006978 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006964:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	68ba      	ldr	r2, [r7, #8]
 800696c:	4313      	orrs	r3, r2
 800696e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68ba      	ldr	r2, [r7, #8]
 8006976:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	3714      	adds	r7, #20
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	40010000 	.word	0x40010000
 800699c:	40000400 	.word	0x40000400
 80069a0:	40000800 	.word	0x40000800
 80069a4:	40000c00 	.word	0x40000c00
 80069a8:	40014000 	.word	0x40014000

080069ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b083      	sub	sp, #12
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069c8:	bf00      	nop
 80069ca:	370c      	adds	r7, #12
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr

080069d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b082      	sub	sp, #8
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e042      	b.n	8006a6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069ec:	b2db      	uxtb	r3, r3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069fa:	6878      	ldr	r0, [r7, #4]
 80069fc:	f7fb ffc4 	bl	8002988 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2224      	movs	r2, #36	@ 0x24
 8006a04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	68da      	ldr	r2, [r3, #12]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fff5 	bl	8007a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	691a      	ldr	r2, [r3, #16]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006a2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695a      	ldr	r2, [r3, #20]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68da      	ldr	r2, [r3, #12]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2220      	movs	r2, #32
 8006a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a6a:	2300      	movs	r3, #0
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3708      	adds	r7, #8
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}

08006a74 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b08c      	sub	sp, #48	@ 0x30
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b20      	cmp	r3, #32
 8006a8c:	d162      	bne.n	8006b54 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d002      	beq.n	8006a9a <HAL_UART_Transmit_DMA+0x26>
 8006a94:	88fb      	ldrh	r3, [r7, #6]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d101      	bne.n	8006a9e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e05b      	b.n	8006b56 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	88fa      	ldrh	r2, [r7, #6]
 8006aa8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	88fa      	ldrh	r2, [r7, #6]
 8006aae:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2221      	movs	r2, #33	@ 0x21
 8006aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac2:	4a27      	ldr	r2, [pc, #156]	@ (8006b60 <HAL_UART_Transmit_DMA+0xec>)
 8006ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006aca:	4a26      	ldr	r2, [pc, #152]	@ (8006b64 <HAL_UART_Transmit_DMA+0xf0>)
 8006acc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad2:	4a25      	ldr	r2, [pc, #148]	@ (8006b68 <HAL_UART_Transmit_DMA+0xf4>)
 8006ad4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ada:	2200      	movs	r2, #0
 8006adc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006ade:	f107 0308 	add.w	r3, r7, #8
 8006ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aea:	6819      	ldr	r1, [r3, #0]
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3304      	adds	r3, #4
 8006af2:	461a      	mov	r2, r3
 8006af4:	88fb      	ldrh	r3, [r7, #6]
 8006af6:	f7fc fb61 	bl	80031bc <HAL_DMA_Start_IT>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d008      	beq.n	8006b12 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2210      	movs	r2, #16
 8006b04:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2220      	movs	r2, #32
 8006b0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e021      	b.n	8006b56 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b1a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3314      	adds	r3, #20
 8006b22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	e853 3f00 	ldrex	r3, [r3]
 8006b2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	3314      	adds	r3, #20
 8006b3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8006b3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b40:	6a39      	ldr	r1, [r7, #32]
 8006b42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b44:	e841 2300 	strex	r3, r2, [r1]
 8006b48:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e5      	bne.n	8006b1c <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006b50:	2300      	movs	r3, #0
 8006b52:	e000      	b.n	8006b56 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006b54:	2302      	movs	r3, #2
  }
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3730      	adds	r7, #48	@ 0x30
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	08007285 	.word	0x08007285
 8006b64:	0800731f 	.word	0x0800731f
 8006b68:	080074a3 	.word	0x080074a3

08006b6c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	4613      	mov	r3, r2
 8006b78:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	d112      	bne.n	8006bac <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d002      	beq.n	8006b92 <HAL_UART_Receive_DMA+0x26>
 8006b8c:	88fb      	ldrh	r3, [r7, #6]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e00b      	b.n	8006bae <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006b9c:	88fb      	ldrh	r3, [r7, #6]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68b9      	ldr	r1, [r7, #8]
 8006ba2:	68f8      	ldr	r0, [r7, #12]
 8006ba4:	f000 fcc8 	bl	8007538 <UART_Start_Receive_DMA>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	e000      	b.n	8006bae <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006bac:	2302      	movs	r3, #2
  }
}
 8006bae:	4618      	mov	r0, r3
 8006bb0:	3710      	adds	r7, #16
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b090      	sub	sp, #64	@ 0x40
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	695b      	ldr	r3, [r3, #20]
 8006bc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bcc:	2b80      	cmp	r3, #128	@ 0x80
 8006bce:	bf0c      	ite	eq
 8006bd0:	2301      	moveq	r3, #1
 8006bd2:	2300      	movne	r3, #0
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	2b21      	cmp	r3, #33	@ 0x21
 8006be2:	d128      	bne.n	8006c36 <HAL_UART_DMAStop+0x80>
 8006be4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d025      	beq.n	8006c36 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	3314      	adds	r3, #20
 8006bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	e853 3f00 	ldrex	r3, [r3]
 8006bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8006bfa:	6a3b      	ldr	r3, [r7, #32]
 8006bfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c00:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	3314      	adds	r3, #20
 8006c08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c0a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c12:	e841 2300 	strex	r3, r2, [r1]
 8006c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d1e5      	bne.n	8006bea <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d004      	beq.n	8006c30 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fc fb1e 	bl	800326c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 fd27 	bl	8007684 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	695b      	ldr	r3, [r3, #20]
 8006c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c40:	2b40      	cmp	r3, #64	@ 0x40
 8006c42:	bf0c      	ite	eq
 8006c44:	2301      	moveq	r3, #1
 8006c46:	2300      	movne	r3, #0
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	2b22      	cmp	r3, #34	@ 0x22
 8006c56:	d128      	bne.n	8006caa <HAL_UART_DMAStop+0xf4>
 8006c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d025      	beq.n	8006caa <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	3314      	adds	r3, #20
 8006c64:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	e853 3f00 	ldrex	r3, [r3]
 8006c6c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c74:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	3314      	adds	r3, #20
 8006c7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006c7e:	61fa      	str	r2, [r7, #28]
 8006c80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	69b9      	ldr	r1, [r7, #24]
 8006c84:	69fa      	ldr	r2, [r7, #28]
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	617b      	str	r3, [r7, #20]
   return(result);
 8006c8c:	697b      	ldr	r3, [r7, #20]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e5      	bne.n	8006c5e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d004      	beq.n	8006ca4 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fc fae4 	bl	800326c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f000 fd15 	bl	80076d4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006caa:	2300      	movs	r3, #0
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3740      	adds	r7, #64	@ 0x40
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b0ba      	sub	sp, #232	@ 0xe8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68db      	ldr	r3, [r3, #12]
 8006ccc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	695b      	ldr	r3, [r3, #20]
 8006cd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cea:	f003 030f 	and.w	r3, r3, #15
 8006cee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006cf2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10f      	bne.n	8006d1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cfe:	f003 0320 	and.w	r3, r3, #32
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d009      	beq.n	8006d1a <HAL_UART_IRQHandler+0x66>
 8006d06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d0a:	f003 0320 	and.w	r3, r3, #32
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d003      	beq.n	8006d1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fdba 	bl	800788c <UART_Receive_IT>
      return;
 8006d18:	e273      	b.n	8007202 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006d1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 80de 	beq.w	8006ee0 <HAL_UART_IRQHandler+0x22c>
 8006d24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d106      	bne.n	8006d3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f000 80d1 	beq.w	8006ee0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d42:	f003 0301 	and.w	r3, r3, #1
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d00b      	beq.n	8006d62 <HAL_UART_IRQHandler+0xae>
 8006d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d005      	beq.n	8006d62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d5a:	f043 0201 	orr.w	r2, r3, #1
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d66:	f003 0304 	and.w	r3, r3, #4
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00b      	beq.n	8006d86 <HAL_UART_IRQHandler+0xd2>
 8006d6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d72:	f003 0301 	and.w	r3, r3, #1
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d005      	beq.n	8006d86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7e:	f043 0202 	orr.w	r2, r3, #2
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00b      	beq.n	8006daa <HAL_UART_IRQHandler+0xf6>
 8006d92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d96:	f003 0301 	and.w	r3, r3, #1
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d005      	beq.n	8006daa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006da2:	f043 0204 	orr.w	r2, r3, #4
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dae:	f003 0308 	and.w	r3, r3, #8
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d011      	beq.n	8006dda <HAL_UART_IRQHandler+0x126>
 8006db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dba:	f003 0320 	and.w	r3, r3, #32
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d105      	bne.n	8006dce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d005      	beq.n	8006dda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dd2:	f043 0208 	orr.w	r2, r3, #8
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f000 820a 	beq.w	80071f8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d008      	beq.n	8006e02 <HAL_UART_IRQHandler+0x14e>
 8006df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006df4:	f003 0320 	and.w	r3, r3, #32
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fd45 	bl	800788c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	695b      	ldr	r3, [r3, #20]
 8006e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e0c:	2b40      	cmp	r3, #64	@ 0x40
 8006e0e:	bf0c      	ite	eq
 8006e10:	2301      	moveq	r3, #1
 8006e12:	2300      	movne	r3, #0
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e1e:	f003 0308 	and.w	r3, r3, #8
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d103      	bne.n	8006e2e <HAL_UART_IRQHandler+0x17a>
 8006e26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d04f      	beq.n	8006ece <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fc50 	bl	80076d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	695b      	ldr	r3, [r3, #20]
 8006e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e3e:	2b40      	cmp	r3, #64	@ 0x40
 8006e40:	d141      	bne.n	8006ec6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	3314      	adds	r3, #20
 8006e48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006e50:	e853 3f00 	ldrex	r3, [r3]
 8006e54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006e58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	3314      	adds	r3, #20
 8006e6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006e6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006e72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006e7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006e7e:	e841 2300 	strex	r3, r2, [r1]
 8006e82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006e86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1d9      	bne.n	8006e42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d013      	beq.n	8006ebe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e9a:	4a8a      	ldr	r2, [pc, #552]	@ (80070c4 <HAL_UART_IRQHandler+0x410>)
 8006e9c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	f7fc fa52 	bl	800334c <HAL_DMA_Abort_IT>
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d016      	beq.n	8006edc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006eb8:	4610      	mov	r0, r2
 8006eba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ebc:	e00e      	b.n	8006edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f9ca 	bl	8007258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ec4:	e00a      	b.n	8006edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f9c6 	bl	8007258 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ecc:	e006      	b.n	8006edc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f9c2 	bl	8007258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006eda:	e18d      	b.n	80071f8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006edc:	bf00      	nop
    return;
 8006ede:	e18b      	b.n	80071f8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	f040 8167 	bne.w	80071b8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eee:	f003 0310 	and.w	r3, r3, #16
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f000 8160 	beq.w	80071b8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006ef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006efc:	f003 0310 	and.w	r3, r3, #16
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f000 8159 	beq.w	80071b8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f06:	2300      	movs	r3, #0
 8006f08:	60bb      	str	r3, [r7, #8]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	60bb      	str	r3, [r7, #8]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	60bb      	str	r3, [r7, #8]
 8006f1a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f26:	2b40      	cmp	r3, #64	@ 0x40
 8006f28:	f040 80ce 	bne.w	80070c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006f38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f000 80a9 	beq.w	8007094 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f46:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	f080 80a2 	bcs.w	8007094 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f56:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f5c:	69db      	ldr	r3, [r3, #28]
 8006f5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f62:	f000 8088 	beq.w	8007076 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	330c      	adds	r3, #12
 8006f6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006f74:	e853 3f00 	ldrex	r3, [r3]
 8006f78:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006f7c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006f84:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	330c      	adds	r3, #12
 8006f8e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006f92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006f9e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006fa2:	e841 2300 	strex	r3, r2, [r1]
 8006fa6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006faa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1d9      	bne.n	8006f66 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	3314      	adds	r3, #20
 8006fb8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006fbc:	e853 3f00 	ldrex	r3, [r3]
 8006fc0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006fc4:	f023 0301 	bic.w	r3, r3, #1
 8006fc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3314      	adds	r3, #20
 8006fd2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006fd6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006fda:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fdc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006fde:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006fe2:	e841 2300 	strex	r3, r2, [r1]
 8006fe6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006fe8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e1      	bne.n	8006fb2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	3314      	adds	r3, #20
 8006ff4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ff6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ff8:	e853 3f00 	ldrex	r3, [r3]
 8006ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007000:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007004:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	3314      	adds	r3, #20
 800700e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007012:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007014:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007016:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007018:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800701a:	e841 2300 	strex	r3, r2, [r1]
 800701e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007020:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1e3      	bne.n	8006fee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2220      	movs	r2, #32
 800702a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	2200      	movs	r2, #0
 8007032:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	330c      	adds	r3, #12
 800703a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800703e:	e853 3f00 	ldrex	r3, [r3]
 8007042:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007046:	f023 0310 	bic.w	r3, r3, #16
 800704a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	330c      	adds	r3, #12
 8007054:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007058:	65ba      	str	r2, [r7, #88]	@ 0x58
 800705a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800705e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007060:	e841 2300 	strex	r3, r2, [r1]
 8007064:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007066:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e3      	bne.n	8007034 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007070:	4618      	mov	r0, r3
 8007072:	f7fc f8fb 	bl	800326c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2202      	movs	r2, #2
 800707a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007084:	b29b      	uxth	r3, r3
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	b29b      	uxth	r3, r3
 800708a:	4619      	mov	r1, r3
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f8ed 	bl	800726c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007092:	e0b3      	b.n	80071fc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007098:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800709c:	429a      	cmp	r2, r3
 800709e:	f040 80ad 	bne.w	80071fc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a6:	69db      	ldr	r3, [r3, #28]
 80070a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ac:	f040 80a6 	bne.w	80071fc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2202      	movs	r2, #2
 80070b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070ba:	4619      	mov	r1, r3
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f000 f8d5 	bl	800726c <HAL_UARTEx_RxEventCallback>
      return;
 80070c2:	e09b      	b.n	80071fc <HAL_UART_IRQHandler+0x548>
 80070c4:	0800779b 	.word	0x0800779b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	1ad3      	subs	r3, r2, r3
 80070d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80070dc:	b29b      	uxth	r3, r3
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f000 808e 	beq.w	8007200 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80070e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 8089 	beq.w	8007200 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	330c      	adds	r3, #12
 80070f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f8:	e853 3f00 	ldrex	r3, [r3]
 80070fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007100:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007104:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	330c      	adds	r3, #12
 800710e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007112:	647a      	str	r2, [r7, #68]	@ 0x44
 8007114:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007116:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007118:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007120:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1e3      	bne.n	80070ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	3314      	adds	r3, #20
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800712e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007130:	e853 3f00 	ldrex	r3, [r3]
 8007134:	623b      	str	r3, [r7, #32]
   return(result);
 8007136:	6a3b      	ldr	r3, [r7, #32]
 8007138:	f023 0301 	bic.w	r3, r3, #1
 800713c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	3314      	adds	r3, #20
 8007146:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800714a:	633a      	str	r2, [r7, #48]	@ 0x30
 800714c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007158:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e3      	bne.n	8007126 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2220      	movs	r2, #32
 8007162:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	330c      	adds	r3, #12
 8007172:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007174:	693b      	ldr	r3, [r7, #16]
 8007176:	e853 3f00 	ldrex	r3, [r3]
 800717a:	60fb      	str	r3, [r7, #12]
   return(result);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f023 0310 	bic.w	r3, r3, #16
 8007182:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	330c      	adds	r3, #12
 800718c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007190:	61fa      	str	r2, [r7, #28]
 8007192:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007194:	69b9      	ldr	r1, [r7, #24]
 8007196:	69fa      	ldr	r2, [r7, #28]
 8007198:	e841 2300 	strex	r3, r2, [r1]
 800719c:	617b      	str	r3, [r7, #20]
   return(result);
 800719e:	697b      	ldr	r3, [r7, #20]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1e3      	bne.n	800716c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80071aa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071ae:	4619      	mov	r1, r3
 80071b0:	6878      	ldr	r0, [r7, #4]
 80071b2:	f000 f85b 	bl	800726c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80071b6:	e023      	b.n	8007200 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80071b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d009      	beq.n	80071d8 <HAL_UART_IRQHandler+0x524>
 80071c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d003      	beq.n	80071d8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 faf3 	bl	80077bc <UART_Transmit_IT>
    return;
 80071d6:	e014      	b.n	8007202 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80071d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d00e      	beq.n	8007202 <HAL_UART_IRQHandler+0x54e>
 80071e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d008      	beq.n	8007202 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fb33 	bl	800785c <UART_EndTransmit_IT>
    return;
 80071f6:	e004      	b.n	8007202 <HAL_UART_IRQHandler+0x54e>
    return;
 80071f8:	bf00      	nop
 80071fa:	e002      	b.n	8007202 <HAL_UART_IRQHandler+0x54e>
      return;
 80071fc:	bf00      	nop
 80071fe:	e000      	b.n	8007202 <HAL_UART_IRQHandler+0x54e>
      return;
 8007200:	bf00      	nop
  }
}
 8007202:	37e8      	adds	r7, #232	@ 0xe8
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007208:	b480      	push	{r7}
 800720a:	b083      	sub	sp, #12
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800721c:	b480      	push	{r7}
 800721e:	b083      	sub	sp, #12
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007224:	bf00      	nop
 8007226:	370c      	adds	r7, #12
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	4770      	bx	lr

08007230 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007230:	b480      	push	{r7}
 8007232:	b083      	sub	sp, #12
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007238:	bf00      	nop
 800723a:	370c      	adds	r7, #12
 800723c:	46bd      	mov	sp, r7
 800723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007242:	4770      	bx	lr

08007244 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007244:	b480      	push	{r7}
 8007246:	b083      	sub	sp, #12
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007260:	bf00      	nop
 8007262:	370c      	adds	r7, #12
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800726c:	b480      	push	{r7}
 800726e:	b083      	sub	sp, #12
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	460b      	mov	r3, r1
 8007276:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b090      	sub	sp, #64	@ 0x40
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007290:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800729c:	2b00      	cmp	r3, #0
 800729e:	d137      	bne.n	8007310 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80072a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a2:	2200      	movs	r2, #0
 80072a4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80072a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3314      	adds	r3, #20
 80072ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b0:	e853 3f00 	ldrex	r3, [r3]
 80072b4:	623b      	str	r3, [r7, #32]
   return(result);
 80072b6:	6a3b      	ldr	r3, [r7, #32]
 80072b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072bc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	3314      	adds	r3, #20
 80072c4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072c6:	633a      	str	r2, [r7, #48]	@ 0x30
 80072c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ce:	e841 2300 	strex	r3, r2, [r1]
 80072d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d1e5      	bne.n	80072a6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80072da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	330c      	adds	r3, #12
 80072e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	e853 3f00 	ldrex	r3, [r3]
 80072e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80072f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	330c      	adds	r3, #12
 80072f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80072fa:	61fa      	str	r2, [r7, #28]
 80072fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072fe:	69b9      	ldr	r1, [r7, #24]
 8007300:	69fa      	ldr	r2, [r7, #28]
 8007302:	e841 2300 	strex	r3, r2, [r1]
 8007306:	617b      	str	r3, [r7, #20]
   return(result);
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d1e5      	bne.n	80072da <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800730e:	e002      	b.n	8007316 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007310:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007312:	f7ff ff79 	bl	8007208 <HAL_UART_TxCpltCallback>
}
 8007316:	bf00      	nop
 8007318:	3740      	adds	r7, #64	@ 0x40
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b084      	sub	sp, #16
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f7ff ff75 	bl	800721c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007332:	bf00      	nop
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800733a:	b580      	push	{r7, lr}
 800733c:	b09c      	sub	sp, #112	@ 0x70
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007346:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007352:	2b00      	cmp	r3, #0
 8007354:	d172      	bne.n	800743c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007356:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007358:	2200      	movs	r2, #0
 800735a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800735c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	330c      	adds	r3, #12
 8007362:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007366:	e853 3f00 	ldrex	r3, [r3]
 800736a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800736c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800736e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007372:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007374:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	330c      	adds	r3, #12
 800737a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800737c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800737e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007380:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007382:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007384:	e841 2300 	strex	r3, r2, [r1]
 8007388:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800738a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800738c:	2b00      	cmp	r3, #0
 800738e:	d1e5      	bne.n	800735c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007390:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	3314      	adds	r3, #20
 8007396:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007398:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800739a:	e853 3f00 	ldrex	r3, [r3]
 800739e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a2:	f023 0301 	bic.w	r3, r3, #1
 80073a6:	667b      	str	r3, [r7, #100]	@ 0x64
 80073a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	3314      	adds	r3, #20
 80073ae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073b0:	647a      	str	r2, [r7, #68]	@ 0x44
 80073b2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073b8:	e841 2300 	strex	r3, r2, [r1]
 80073bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d1e5      	bne.n	8007390 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	3314      	adds	r3, #20
 80073ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ce:	e853 3f00 	ldrex	r3, [r3]
 80073d2:	623b      	str	r3, [r7, #32]
   return(result);
 80073d4:	6a3b      	ldr	r3, [r7, #32]
 80073d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073da:	663b      	str	r3, [r7, #96]	@ 0x60
 80073dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	3314      	adds	r3, #20
 80073e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80073e4:	633a      	str	r2, [r7, #48]	@ 0x30
 80073e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ec:	e841 2300 	strex	r3, r2, [r1]
 80073f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d1e5      	bne.n	80073c4 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80073f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073fa:	2220      	movs	r2, #32
 80073fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007400:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007404:	2b01      	cmp	r3, #1
 8007406:	d119      	bne.n	800743c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	330c      	adds	r3, #12
 800740e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	e853 3f00 	ldrex	r3, [r3]
 8007416:	60fb      	str	r3, [r7, #12]
   return(result);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f023 0310 	bic.w	r3, r3, #16
 800741e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007420:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	330c      	adds	r3, #12
 8007426:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007428:	61fa      	str	r2, [r7, #28]
 800742a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	69b9      	ldr	r1, [r7, #24]
 800742e:	69fa      	ldr	r2, [r7, #28]
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	617b      	str	r3, [r7, #20]
   return(result);
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e5      	bne.n	8007408 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800743c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800743e:	2200      	movs	r2, #0
 8007440:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007446:	2b01      	cmp	r3, #1
 8007448:	d106      	bne.n	8007458 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800744a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800744e:	4619      	mov	r1, r3
 8007450:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007452:	f7ff ff0b 	bl	800726c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007456:	e002      	b.n	800745e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007458:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800745a:	f7ff fee9 	bl	8007230 <HAL_UART_RxCpltCallback>
}
 800745e:	bf00      	nop
 8007460:	3770      	adds	r7, #112	@ 0x70
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b084      	sub	sp, #16
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007472:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	2201      	movs	r2, #1
 8007478:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800747e:	2b01      	cmp	r3, #1
 8007480:	d108      	bne.n	8007494 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007486:	085b      	lsrs	r3, r3, #1
 8007488:	b29b      	uxth	r3, r3
 800748a:	4619      	mov	r1, r3
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f7ff feed 	bl	800726c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007492:	e002      	b.n	800749a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	f7ff fed5 	bl	8007244 <HAL_UART_RxHalfCpltCallback>
}
 800749a:	bf00      	nop
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b084      	sub	sp, #16
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80074aa:	2300      	movs	r3, #0
 80074ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074be:	2b80      	cmp	r3, #128	@ 0x80
 80074c0:	bf0c      	ite	eq
 80074c2:	2301      	moveq	r3, #1
 80074c4:	2300      	movne	r3, #0
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80074ca:	68bb      	ldr	r3, [r7, #8]
 80074cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b21      	cmp	r3, #33	@ 0x21
 80074d4:	d108      	bne.n	80074e8 <UART_DMAError+0x46>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d005      	beq.n	80074e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80074dc:	68bb      	ldr	r3, [r7, #8]
 80074de:	2200      	movs	r2, #0
 80074e0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80074e2:	68b8      	ldr	r0, [r7, #8]
 80074e4:	f000 f8ce 	bl	8007684 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	695b      	ldr	r3, [r3, #20]
 80074ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f2:	2b40      	cmp	r3, #64	@ 0x40
 80074f4:	bf0c      	ite	eq
 80074f6:	2301      	moveq	r3, #1
 80074f8:	2300      	movne	r3, #0
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b22      	cmp	r3, #34	@ 0x22
 8007508:	d108      	bne.n	800751c <UART_DMAError+0x7a>
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d005      	beq.n	800751c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2200      	movs	r2, #0
 8007514:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007516:	68b8      	ldr	r0, [r7, #8]
 8007518:	f000 f8dc 	bl	80076d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007520:	f043 0210 	orr.w	r2, r3, #16
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007528:	68b8      	ldr	r0, [r7, #8]
 800752a:	f7ff fe95 	bl	8007258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800752e:	bf00      	nop
 8007530:	3710      	adds	r7, #16
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
	...

08007538 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007538:	b580      	push	{r7, lr}
 800753a:	b098      	sub	sp, #96	@ 0x60
 800753c:	af00      	add	r7, sp, #0
 800753e:	60f8      	str	r0, [r7, #12]
 8007540:	60b9      	str	r1, [r7, #8]
 8007542:	4613      	mov	r3, r2
 8007544:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007546:	68ba      	ldr	r2, [r7, #8]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	88fa      	ldrh	r2, [r7, #6]
 8007550:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2222      	movs	r2, #34	@ 0x22
 800755c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007564:	4a44      	ldr	r2, [pc, #272]	@ (8007678 <UART_Start_Receive_DMA+0x140>)
 8007566:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800756c:	4a43      	ldr	r2, [pc, #268]	@ (800767c <UART_Start_Receive_DMA+0x144>)
 800756e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	4a42      	ldr	r2, [pc, #264]	@ (8007680 <UART_Start_Receive_DMA+0x148>)
 8007576:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800757c:	2200      	movs	r2, #0
 800757e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007580:	f107 0308 	add.w	r3, r7, #8
 8007584:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	3304      	adds	r3, #4
 8007590:	4619      	mov	r1, r3
 8007592:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	88fb      	ldrh	r3, [r7, #6]
 8007598:	f7fb fe10 	bl	80031bc <HAL_DMA_Start_IT>
 800759c:	4603      	mov	r3, r0
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d008      	beq.n	80075b4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2210      	movs	r2, #16
 80075a6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e05d      	b.n	8007670 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80075b4:	2300      	movs	r3, #0
 80075b6:	613b      	str	r3, [r7, #16]
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	613b      	str	r3, [r7, #16]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	685b      	ldr	r3, [r3, #4]
 80075c6:	613b      	str	r3, [r7, #16]
 80075c8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d019      	beq.n	8007606 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	330c      	adds	r3, #12
 80075d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075dc:	e853 3f00 	ldrex	r3, [r3]
 80075e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80075e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80075e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	330c      	adds	r3, #12
 80075f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075f2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80075f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80075f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075fa:	e841 2300 	strex	r3, r2, [r1]
 80075fe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1e5      	bne.n	80075d2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	3314      	adds	r3, #20
 800760c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007610:	e853 3f00 	ldrex	r3, [r3]
 8007614:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007618:	f043 0301 	orr.w	r3, r3, #1
 800761c:	657b      	str	r3, [r7, #84]	@ 0x54
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	3314      	adds	r3, #20
 8007624:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007626:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007628:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800762a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800762c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800762e:	e841 2300 	strex	r3, r2, [r1]
 8007632:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1e5      	bne.n	8007606 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3314      	adds	r3, #20
 8007640:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007642:	69bb      	ldr	r3, [r7, #24]
 8007644:	e853 3f00 	ldrex	r3, [r3]
 8007648:	617b      	str	r3, [r7, #20]
   return(result);
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007650:	653b      	str	r3, [r7, #80]	@ 0x50
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3314      	adds	r3, #20
 8007658:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800765a:	627a      	str	r2, [r7, #36]	@ 0x24
 800765c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765e:	6a39      	ldr	r1, [r7, #32]
 8007660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007662:	e841 2300 	strex	r3, r2, [r1]
 8007666:	61fb      	str	r3, [r7, #28]
   return(result);
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1e5      	bne.n	800763a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800766e:	2300      	movs	r3, #0
}
 8007670:	4618      	mov	r0, r3
 8007672:	3760      	adds	r7, #96	@ 0x60
 8007674:	46bd      	mov	sp, r7
 8007676:	bd80      	pop	{r7, pc}
 8007678:	0800733b 	.word	0x0800733b
 800767c:	08007467 	.word	0x08007467
 8007680:	080074a3 	.word	0x080074a3

08007684 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007684:	b480      	push	{r7}
 8007686:	b089      	sub	sp, #36	@ 0x24
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	330c      	adds	r3, #12
 8007692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	60bb      	str	r3, [r7, #8]
   return(result);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80076a2:	61fb      	str	r3, [r7, #28]
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	330c      	adds	r3, #12
 80076aa:	69fa      	ldr	r2, [r7, #28]
 80076ac:	61ba      	str	r2, [r7, #24]
 80076ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6979      	ldr	r1, [r7, #20]
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	613b      	str	r3, [r7, #16]
   return(result);
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e5      	bne.n	800768c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80076c8:	bf00      	nop
 80076ca:	3724      	adds	r7, #36	@ 0x24
 80076cc:	46bd      	mov	sp, r7
 80076ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d2:	4770      	bx	lr

080076d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b095      	sub	sp, #84	@ 0x54
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	330c      	adds	r3, #12
 80076e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076e6:	e853 3f00 	ldrex	r3, [r3]
 80076ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	330c      	adds	r3, #12
 80076fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80076fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80076fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007700:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007702:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007704:	e841 2300 	strex	r3, r2, [r1]
 8007708:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800770a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800770c:	2b00      	cmp	r3, #0
 800770e:	d1e5      	bne.n	80076dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	3314      	adds	r3, #20
 8007716:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007718:	6a3b      	ldr	r3, [r7, #32]
 800771a:	e853 3f00 	ldrex	r3, [r3]
 800771e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007720:	69fb      	ldr	r3, [r7, #28]
 8007722:	f023 0301 	bic.w	r3, r3, #1
 8007726:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	3314      	adds	r3, #20
 800772e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007730:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007732:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007736:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007738:	e841 2300 	strex	r3, r2, [r1]
 800773c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800773e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007740:	2b00      	cmp	r3, #0
 8007742:	d1e5      	bne.n	8007710 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007748:	2b01      	cmp	r3, #1
 800774a:	d119      	bne.n	8007780 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	330c      	adds	r3, #12
 8007752:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	e853 3f00 	ldrex	r3, [r3]
 800775a:	60bb      	str	r3, [r7, #8]
   return(result);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	f023 0310 	bic.w	r3, r3, #16
 8007762:	647b      	str	r3, [r7, #68]	@ 0x44
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	330c      	adds	r3, #12
 800776a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800776c:	61ba      	str	r2, [r7, #24]
 800776e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	6979      	ldr	r1, [r7, #20]
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	e841 2300 	strex	r3, r2, [r1]
 8007778:	613b      	str	r3, [r7, #16]
   return(result);
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1e5      	bne.n	800774c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2220      	movs	r2, #32
 8007784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800778e:	bf00      	nop
 8007790:	3754      	adds	r7, #84	@ 0x54
 8007792:	46bd      	mov	sp, r7
 8007794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007798:	4770      	bx	lr

0800779a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b084      	sub	sp, #16
 800779e:	af00      	add	r7, sp, #0
 80077a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80077ae:	68f8      	ldr	r0, [r7, #12]
 80077b0:	f7ff fd52 	bl	8007258 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80077b4:	bf00      	nop
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80077bc:	b480      	push	{r7}
 80077be:	b085      	sub	sp, #20
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077ca:	b2db      	uxtb	r3, r3
 80077cc:	2b21      	cmp	r3, #33	@ 0x21
 80077ce:	d13e      	bne.n	800784e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	689b      	ldr	r3, [r3, #8]
 80077d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077d8:	d114      	bne.n	8007804 <UART_Transmit_IT+0x48>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d110      	bne.n	8007804 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a1b      	ldr	r3, [r3, #32]
 80077e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	881b      	ldrh	r3, [r3, #0]
 80077ec:	461a      	mov	r2, r3
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a1b      	ldr	r3, [r3, #32]
 80077fc:	1c9a      	adds	r2, r3, #2
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	621a      	str	r2, [r3, #32]
 8007802:	e008      	b.n	8007816 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	1c59      	adds	r1, r3, #1
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	6211      	str	r1, [r2, #32]
 800780e:	781a      	ldrb	r2, [r3, #0]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800781a:	b29b      	uxth	r3, r3
 800781c:	3b01      	subs	r3, #1
 800781e:	b29b      	uxth	r3, r3
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	4619      	mov	r1, r3
 8007824:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007826:	2b00      	cmp	r3, #0
 8007828:	d10f      	bne.n	800784a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68da      	ldr	r2, [r3, #12]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007838:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68da      	ldr	r2, [r3, #12]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007848:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	e000      	b.n	8007850 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800784e:	2302      	movs	r3, #2
  }
}
 8007850:	4618      	mov	r0, r3
 8007852:	3714      	adds	r7, #20
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68da      	ldr	r2, [r3, #12]
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007872:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2220      	movs	r2, #32
 8007878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f7ff fcc3 	bl	8007208 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3708      	adds	r7, #8
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b08c      	sub	sp, #48	@ 0x30
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007894:	2300      	movs	r3, #0
 8007896:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007898:	2300      	movs	r3, #0
 800789a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	2b22      	cmp	r3, #34	@ 0x22
 80078a6:	f040 80aa 	bne.w	80079fe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	689b      	ldr	r3, [r3, #8]
 80078ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078b2:	d115      	bne.n	80078e0 <UART_Receive_IT+0x54>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	691b      	ldr	r3, [r3, #16]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d111      	bne.n	80078e0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078ce:	b29a      	uxth	r2, r3
 80078d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078d2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078d8:	1c9a      	adds	r2, r3, #2
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	629a      	str	r2, [r3, #40]	@ 0x28
 80078de:	e024      	b.n	800792a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078ee:	d007      	beq.n	8007900 <UART_Receive_IT+0x74>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10a      	bne.n	800790e <UART_Receive_IT+0x82>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	691b      	ldr	r3, [r3, #16]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d106      	bne.n	800790e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	b2da      	uxtb	r2, r3
 8007908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790a:	701a      	strb	r2, [r3, #0]
 800790c:	e008      	b.n	8007920 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	b2db      	uxtb	r3, r3
 8007916:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800791a:	b2da      	uxtb	r2, r3
 800791c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800791e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800792e:	b29b      	uxth	r3, r3
 8007930:	3b01      	subs	r3, #1
 8007932:	b29b      	uxth	r3, r3
 8007934:	687a      	ldr	r2, [r7, #4]
 8007936:	4619      	mov	r1, r3
 8007938:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800793a:	2b00      	cmp	r3, #0
 800793c:	d15d      	bne.n	80079fa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	68da      	ldr	r2, [r3, #12]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f022 0220 	bic.w	r2, r2, #32
 800794c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68da      	ldr	r2, [r3, #12]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800795c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	695a      	ldr	r2, [r3, #20]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f022 0201 	bic.w	r2, r2, #1
 800796c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2220      	movs	r2, #32
 8007972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007980:	2b01      	cmp	r3, #1
 8007982:	d135      	bne.n	80079f0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	330c      	adds	r3, #12
 8007990:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	e853 3f00 	ldrex	r3, [r3]
 8007998:	613b      	str	r3, [r7, #16]
   return(result);
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	f023 0310 	bic.w	r3, r3, #16
 80079a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	330c      	adds	r3, #12
 80079a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079aa:	623a      	str	r2, [r7, #32]
 80079ac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ae:	69f9      	ldr	r1, [r7, #28]
 80079b0:	6a3a      	ldr	r2, [r7, #32]
 80079b2:	e841 2300 	strex	r3, r2, [r1]
 80079b6:	61bb      	str	r3, [r7, #24]
   return(result);
 80079b8:	69bb      	ldr	r3, [r7, #24]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d1e5      	bne.n	800798a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 0310 	and.w	r3, r3, #16
 80079c8:	2b10      	cmp	r3, #16
 80079ca:	d10a      	bne.n	80079e2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80079cc:	2300      	movs	r3, #0
 80079ce:	60fb      	str	r3, [r7, #12]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	60fb      	str	r3, [r7, #12]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	60fb      	str	r3, [r7, #12]
 80079e0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80079e6:	4619      	mov	r1, r3
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7ff fc3f 	bl	800726c <HAL_UARTEx_RxEventCallback>
 80079ee:	e002      	b.n	80079f6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f7ff fc1d 	bl	8007230 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80079f6:	2300      	movs	r3, #0
 80079f8:	e002      	b.n	8007a00 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80079fa:	2300      	movs	r3, #0
 80079fc:	e000      	b.n	8007a00 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80079fe:	2302      	movs	r3, #2
  }
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3730      	adds	r7, #48	@ 0x30
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a0c:	b0c0      	sub	sp, #256	@ 0x100
 8007a0e:	af00      	add	r7, sp, #0
 8007a10:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a24:	68d9      	ldr	r1, [r3, #12]
 8007a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	ea40 0301 	orr.w	r3, r0, r1
 8007a30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a3c:	691b      	ldr	r3, [r3, #16]
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	431a      	orrs	r2, r3
 8007a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007a60:	f021 010c 	bic.w	r1, r1, #12
 8007a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007a6e:	430b      	orrs	r3, r1
 8007a70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	695b      	ldr	r3, [r3, #20]
 8007a7a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a82:	6999      	ldr	r1, [r3, #24]
 8007a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	ea40 0301 	orr.w	r3, r0, r1
 8007a8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a94:	681a      	ldr	r2, [r3, #0]
 8007a96:	4b8f      	ldr	r3, [pc, #572]	@ (8007cd4 <UART_SetConfig+0x2cc>)
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d005      	beq.n	8007aa8 <UART_SetConfig+0xa0>
 8007a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	4b8d      	ldr	r3, [pc, #564]	@ (8007cd8 <UART_SetConfig+0x2d0>)
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d104      	bne.n	8007ab2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007aa8:	f7fd fdf6 	bl	8005698 <HAL_RCC_GetPCLK2Freq>
 8007aac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007ab0:	e003      	b.n	8007aba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ab2:	f7fd fddd 	bl	8005670 <HAL_RCC_GetPCLK1Freq>
 8007ab6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac4:	f040 810c 	bne.w	8007ce0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ac8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007acc:	2200      	movs	r2, #0
 8007ace:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ad2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007ad6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007ada:	4622      	mov	r2, r4
 8007adc:	462b      	mov	r3, r5
 8007ade:	1891      	adds	r1, r2, r2
 8007ae0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007ae2:	415b      	adcs	r3, r3
 8007ae4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ae6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007aea:	4621      	mov	r1, r4
 8007aec:	eb12 0801 	adds.w	r8, r2, r1
 8007af0:	4629      	mov	r1, r5
 8007af2:	eb43 0901 	adc.w	r9, r3, r1
 8007af6:	f04f 0200 	mov.w	r2, #0
 8007afa:	f04f 0300 	mov.w	r3, #0
 8007afe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b0a:	4690      	mov	r8, r2
 8007b0c:	4699      	mov	r9, r3
 8007b0e:	4623      	mov	r3, r4
 8007b10:	eb18 0303 	adds.w	r3, r8, r3
 8007b14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b18:	462b      	mov	r3, r5
 8007b1a:	eb49 0303 	adc.w	r3, r9, r3
 8007b1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b2e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007b32:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007b36:	460b      	mov	r3, r1
 8007b38:	18db      	adds	r3, r3, r3
 8007b3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	eb42 0303 	adc.w	r3, r2, r3
 8007b42:	657b      	str	r3, [r7, #84]	@ 0x54
 8007b44:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007b48:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007b4c:	f7f9 f904 	bl	8000d58 <__aeabi_uldivmod>
 8007b50:	4602      	mov	r2, r0
 8007b52:	460b      	mov	r3, r1
 8007b54:	4b61      	ldr	r3, [pc, #388]	@ (8007cdc <UART_SetConfig+0x2d4>)
 8007b56:	fba3 2302 	umull	r2, r3, r3, r2
 8007b5a:	095b      	lsrs	r3, r3, #5
 8007b5c:	011c      	lsls	r4, r3, #4
 8007b5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b62:	2200      	movs	r2, #0
 8007b64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007b68:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007b6c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007b70:	4642      	mov	r2, r8
 8007b72:	464b      	mov	r3, r9
 8007b74:	1891      	adds	r1, r2, r2
 8007b76:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007b78:	415b      	adcs	r3, r3
 8007b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b7c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007b80:	4641      	mov	r1, r8
 8007b82:	eb12 0a01 	adds.w	sl, r2, r1
 8007b86:	4649      	mov	r1, r9
 8007b88:	eb43 0b01 	adc.w	fp, r3, r1
 8007b8c:	f04f 0200 	mov.w	r2, #0
 8007b90:	f04f 0300 	mov.w	r3, #0
 8007b94:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007b98:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007b9c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ba0:	4692      	mov	sl, r2
 8007ba2:	469b      	mov	fp, r3
 8007ba4:	4643      	mov	r3, r8
 8007ba6:	eb1a 0303 	adds.w	r3, sl, r3
 8007baa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007bae:	464b      	mov	r3, r9
 8007bb0:	eb4b 0303 	adc.w	r3, fp, r3
 8007bb4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bc4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007bc8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bcc:	460b      	mov	r3, r1
 8007bce:	18db      	adds	r3, r3, r3
 8007bd0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bd2:	4613      	mov	r3, r2
 8007bd4:	eb42 0303 	adc.w	r3, r2, r3
 8007bd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bda:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007bde:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007be2:	f7f9 f8b9 	bl	8000d58 <__aeabi_uldivmod>
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	4611      	mov	r1, r2
 8007bec:	4b3b      	ldr	r3, [pc, #236]	@ (8007cdc <UART_SetConfig+0x2d4>)
 8007bee:	fba3 2301 	umull	r2, r3, r3, r1
 8007bf2:	095b      	lsrs	r3, r3, #5
 8007bf4:	2264      	movs	r2, #100	@ 0x64
 8007bf6:	fb02 f303 	mul.w	r3, r2, r3
 8007bfa:	1acb      	subs	r3, r1, r3
 8007bfc:	00db      	lsls	r3, r3, #3
 8007bfe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007c02:	4b36      	ldr	r3, [pc, #216]	@ (8007cdc <UART_SetConfig+0x2d4>)
 8007c04:	fba3 2302 	umull	r2, r3, r3, r2
 8007c08:	095b      	lsrs	r3, r3, #5
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007c10:	441c      	add	r4, r3
 8007c12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c16:	2200      	movs	r2, #0
 8007c18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007c1c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007c20:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007c24:	4642      	mov	r2, r8
 8007c26:	464b      	mov	r3, r9
 8007c28:	1891      	adds	r1, r2, r2
 8007c2a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007c2c:	415b      	adcs	r3, r3
 8007c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007c34:	4641      	mov	r1, r8
 8007c36:	1851      	adds	r1, r2, r1
 8007c38:	6339      	str	r1, [r7, #48]	@ 0x30
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	414b      	adcs	r3, r1
 8007c3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c40:	f04f 0200 	mov.w	r2, #0
 8007c44:	f04f 0300 	mov.w	r3, #0
 8007c48:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007c4c:	4659      	mov	r1, fp
 8007c4e:	00cb      	lsls	r3, r1, #3
 8007c50:	4651      	mov	r1, sl
 8007c52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c56:	4651      	mov	r1, sl
 8007c58:	00ca      	lsls	r2, r1, #3
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	4619      	mov	r1, r3
 8007c5e:	4603      	mov	r3, r0
 8007c60:	4642      	mov	r2, r8
 8007c62:	189b      	adds	r3, r3, r2
 8007c64:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c68:	464b      	mov	r3, r9
 8007c6a:	460a      	mov	r2, r1
 8007c6c:	eb42 0303 	adc.w	r3, r2, r3
 8007c70:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007c80:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007c84:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007c88:	460b      	mov	r3, r1
 8007c8a:	18db      	adds	r3, r3, r3
 8007c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007c8e:	4613      	mov	r3, r2
 8007c90:	eb42 0303 	adc.w	r3, r2, r3
 8007c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007c9a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007c9e:	f7f9 f85b 	bl	8000d58 <__aeabi_uldivmod>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8007cdc <UART_SetConfig+0x2d4>)
 8007ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8007cac:	095b      	lsrs	r3, r3, #5
 8007cae:	2164      	movs	r1, #100	@ 0x64
 8007cb0:	fb01 f303 	mul.w	r3, r1, r3
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	00db      	lsls	r3, r3, #3
 8007cb8:	3332      	adds	r3, #50	@ 0x32
 8007cba:	4a08      	ldr	r2, [pc, #32]	@ (8007cdc <UART_SetConfig+0x2d4>)
 8007cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007cc0:	095b      	lsrs	r3, r3, #5
 8007cc2:	f003 0207 	and.w	r2, r3, #7
 8007cc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4422      	add	r2, r4
 8007cce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007cd0:	e106      	b.n	8007ee0 <UART_SetConfig+0x4d8>
 8007cd2:	bf00      	nop
 8007cd4:	40011000 	.word	0x40011000
 8007cd8:	40011400 	.word	0x40011400
 8007cdc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ce0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007cea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007cee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007cf2:	4642      	mov	r2, r8
 8007cf4:	464b      	mov	r3, r9
 8007cf6:	1891      	adds	r1, r2, r2
 8007cf8:	6239      	str	r1, [r7, #32]
 8007cfa:	415b      	adcs	r3, r3
 8007cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007cfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007d02:	4641      	mov	r1, r8
 8007d04:	1854      	adds	r4, r2, r1
 8007d06:	4649      	mov	r1, r9
 8007d08:	eb43 0501 	adc.w	r5, r3, r1
 8007d0c:	f04f 0200 	mov.w	r2, #0
 8007d10:	f04f 0300 	mov.w	r3, #0
 8007d14:	00eb      	lsls	r3, r5, #3
 8007d16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007d1a:	00e2      	lsls	r2, r4, #3
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	461d      	mov	r5, r3
 8007d20:	4643      	mov	r3, r8
 8007d22:	18e3      	adds	r3, r4, r3
 8007d24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007d28:	464b      	mov	r3, r9
 8007d2a:	eb45 0303 	adc.w	r3, r5, r3
 8007d2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007d3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007d42:	f04f 0200 	mov.w	r2, #0
 8007d46:	f04f 0300 	mov.w	r3, #0
 8007d4a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007d4e:	4629      	mov	r1, r5
 8007d50:	008b      	lsls	r3, r1, #2
 8007d52:	4621      	mov	r1, r4
 8007d54:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d58:	4621      	mov	r1, r4
 8007d5a:	008a      	lsls	r2, r1, #2
 8007d5c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007d60:	f7f8 fffa 	bl	8000d58 <__aeabi_uldivmod>
 8007d64:	4602      	mov	r2, r0
 8007d66:	460b      	mov	r3, r1
 8007d68:	4b60      	ldr	r3, [pc, #384]	@ (8007eec <UART_SetConfig+0x4e4>)
 8007d6a:	fba3 2302 	umull	r2, r3, r3, r2
 8007d6e:	095b      	lsrs	r3, r3, #5
 8007d70:	011c      	lsls	r4, r3, #4
 8007d72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d76:	2200      	movs	r2, #0
 8007d78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007d7c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007d80:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007d84:	4642      	mov	r2, r8
 8007d86:	464b      	mov	r3, r9
 8007d88:	1891      	adds	r1, r2, r2
 8007d8a:	61b9      	str	r1, [r7, #24]
 8007d8c:	415b      	adcs	r3, r3
 8007d8e:	61fb      	str	r3, [r7, #28]
 8007d90:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007d94:	4641      	mov	r1, r8
 8007d96:	1851      	adds	r1, r2, r1
 8007d98:	6139      	str	r1, [r7, #16]
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	414b      	adcs	r3, r1
 8007d9e:	617b      	str	r3, [r7, #20]
 8007da0:	f04f 0200 	mov.w	r2, #0
 8007da4:	f04f 0300 	mov.w	r3, #0
 8007da8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007dac:	4659      	mov	r1, fp
 8007dae:	00cb      	lsls	r3, r1, #3
 8007db0:	4651      	mov	r1, sl
 8007db2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007db6:	4651      	mov	r1, sl
 8007db8:	00ca      	lsls	r2, r1, #3
 8007dba:	4610      	mov	r0, r2
 8007dbc:	4619      	mov	r1, r3
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	4642      	mov	r2, r8
 8007dc2:	189b      	adds	r3, r3, r2
 8007dc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007dc8:	464b      	mov	r3, r9
 8007dca:	460a      	mov	r2, r1
 8007dcc:	eb42 0303 	adc.w	r3, r2, r3
 8007dd0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007dde:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007dec:	4649      	mov	r1, r9
 8007dee:	008b      	lsls	r3, r1, #2
 8007df0:	4641      	mov	r1, r8
 8007df2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007df6:	4641      	mov	r1, r8
 8007df8:	008a      	lsls	r2, r1, #2
 8007dfa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007dfe:	f7f8 ffab 	bl	8000d58 <__aeabi_uldivmod>
 8007e02:	4602      	mov	r2, r0
 8007e04:	460b      	mov	r3, r1
 8007e06:	4611      	mov	r1, r2
 8007e08:	4b38      	ldr	r3, [pc, #224]	@ (8007eec <UART_SetConfig+0x4e4>)
 8007e0a:	fba3 2301 	umull	r2, r3, r3, r1
 8007e0e:	095b      	lsrs	r3, r3, #5
 8007e10:	2264      	movs	r2, #100	@ 0x64
 8007e12:	fb02 f303 	mul.w	r3, r2, r3
 8007e16:	1acb      	subs	r3, r1, r3
 8007e18:	011b      	lsls	r3, r3, #4
 8007e1a:	3332      	adds	r3, #50	@ 0x32
 8007e1c:	4a33      	ldr	r2, [pc, #204]	@ (8007eec <UART_SetConfig+0x4e4>)
 8007e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e22:	095b      	lsrs	r3, r3, #5
 8007e24:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007e28:	441c      	add	r4, r3
 8007e2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e2e:	2200      	movs	r2, #0
 8007e30:	673b      	str	r3, [r7, #112]	@ 0x70
 8007e32:	677a      	str	r2, [r7, #116]	@ 0x74
 8007e34:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007e38:	4642      	mov	r2, r8
 8007e3a:	464b      	mov	r3, r9
 8007e3c:	1891      	adds	r1, r2, r2
 8007e3e:	60b9      	str	r1, [r7, #8]
 8007e40:	415b      	adcs	r3, r3
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007e48:	4641      	mov	r1, r8
 8007e4a:	1851      	adds	r1, r2, r1
 8007e4c:	6039      	str	r1, [r7, #0]
 8007e4e:	4649      	mov	r1, r9
 8007e50:	414b      	adcs	r3, r1
 8007e52:	607b      	str	r3, [r7, #4]
 8007e54:	f04f 0200 	mov.w	r2, #0
 8007e58:	f04f 0300 	mov.w	r3, #0
 8007e5c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007e60:	4659      	mov	r1, fp
 8007e62:	00cb      	lsls	r3, r1, #3
 8007e64:	4651      	mov	r1, sl
 8007e66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e6a:	4651      	mov	r1, sl
 8007e6c:	00ca      	lsls	r2, r1, #3
 8007e6e:	4610      	mov	r0, r2
 8007e70:	4619      	mov	r1, r3
 8007e72:	4603      	mov	r3, r0
 8007e74:	4642      	mov	r2, r8
 8007e76:	189b      	adds	r3, r3, r2
 8007e78:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007e7a:	464b      	mov	r3, r9
 8007e7c:	460a      	mov	r2, r1
 8007e7e:	eb42 0303 	adc.w	r3, r2, r3
 8007e82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e8e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007e90:	f04f 0200 	mov.w	r2, #0
 8007e94:	f04f 0300 	mov.w	r3, #0
 8007e98:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007e9c:	4649      	mov	r1, r9
 8007e9e:	008b      	lsls	r3, r1, #2
 8007ea0:	4641      	mov	r1, r8
 8007ea2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ea6:	4641      	mov	r1, r8
 8007ea8:	008a      	lsls	r2, r1, #2
 8007eaa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007eae:	f7f8 ff53 	bl	8000d58 <__aeabi_uldivmod>
 8007eb2:	4602      	mov	r2, r0
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007eec <UART_SetConfig+0x4e4>)
 8007eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8007ebc:	095b      	lsrs	r3, r3, #5
 8007ebe:	2164      	movs	r1, #100	@ 0x64
 8007ec0:	fb01 f303 	mul.w	r3, r1, r3
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	011b      	lsls	r3, r3, #4
 8007ec8:	3332      	adds	r3, #50	@ 0x32
 8007eca:	4a08      	ldr	r2, [pc, #32]	@ (8007eec <UART_SetConfig+0x4e4>)
 8007ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed0:	095b      	lsrs	r3, r3, #5
 8007ed2:	f003 020f 	and.w	r2, r3, #15
 8007ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4422      	add	r2, r4
 8007ede:	609a      	str	r2, [r3, #8]
}
 8007ee0:	bf00      	nop
 8007ee2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007eec:	51eb851f 	.word	0x51eb851f

08007ef0 <__NVIC_SetPriority>:
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b083      	sub	sp, #12
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	6039      	str	r1, [r7, #0]
 8007efa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	db0a      	blt.n	8007f1a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	b2da      	uxtb	r2, r3
 8007f08:	490c      	ldr	r1, [pc, #48]	@ (8007f3c <__NVIC_SetPriority+0x4c>)
 8007f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f0e:	0112      	lsls	r2, r2, #4
 8007f10:	b2d2      	uxtb	r2, r2
 8007f12:	440b      	add	r3, r1
 8007f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007f18:	e00a      	b.n	8007f30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	b2da      	uxtb	r2, r3
 8007f1e:	4908      	ldr	r1, [pc, #32]	@ (8007f40 <__NVIC_SetPriority+0x50>)
 8007f20:	79fb      	ldrb	r3, [r7, #7]
 8007f22:	f003 030f 	and.w	r3, r3, #15
 8007f26:	3b04      	subs	r3, #4
 8007f28:	0112      	lsls	r2, r2, #4
 8007f2a:	b2d2      	uxtb	r2, r2
 8007f2c:	440b      	add	r3, r1
 8007f2e:	761a      	strb	r2, [r3, #24]
}
 8007f30:	bf00      	nop
 8007f32:	370c      	adds	r7, #12
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	e000e100 	.word	0xe000e100
 8007f40:	e000ed00 	.word	0xe000ed00

08007f44 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007f44:	b580      	push	{r7, lr}
 8007f46:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007f48:	2100      	movs	r1, #0
 8007f4a:	f06f 0004 	mvn.w	r0, #4
 8007f4e:	f7ff ffcf 	bl	8007ef0 <__NVIC_SetPriority>
#endif
}
 8007f52:	bf00      	nop
 8007f54:	bd80      	pop	{r7, pc}
	...

08007f58 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f5e:	f3ef 8305 	mrs	r3, IPSR
 8007f62:	603b      	str	r3, [r7, #0]
  return(result);
 8007f64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d003      	beq.n	8007f72 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007f6a:	f06f 0305 	mvn.w	r3, #5
 8007f6e:	607b      	str	r3, [r7, #4]
 8007f70:	e00c      	b.n	8007f8c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007f72:	4b0a      	ldr	r3, [pc, #40]	@ (8007f9c <osKernelInitialize+0x44>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d105      	bne.n	8007f86 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007f7a:	4b08      	ldr	r3, [pc, #32]	@ (8007f9c <osKernelInitialize+0x44>)
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007f80:	2300      	movs	r3, #0
 8007f82:	607b      	str	r3, [r7, #4]
 8007f84:	e002      	b.n	8007f8c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007f8c:	687b      	ldr	r3, [r7, #4]
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	200076b4 	.word	0x200076b4

08007fa0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007fa6:	f3ef 8305 	mrs	r3, IPSR
 8007faa:	603b      	str	r3, [r7, #0]
  return(result);
 8007fac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <osKernelStart+0x1a>
    stat = osErrorISR;
 8007fb2:	f06f 0305 	mvn.w	r3, #5
 8007fb6:	607b      	str	r3, [r7, #4]
 8007fb8:	e010      	b.n	8007fdc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007fba:	4b0b      	ldr	r3, [pc, #44]	@ (8007fe8 <osKernelStart+0x48>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d109      	bne.n	8007fd6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007fc2:	f7ff ffbf 	bl	8007f44 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007fc6:	4b08      	ldr	r3, [pc, #32]	@ (8007fe8 <osKernelStart+0x48>)
 8007fc8:	2202      	movs	r2, #2
 8007fca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007fcc:	f001 f892 	bl	80090f4 <vTaskStartScheduler>
      stat = osOK;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	607b      	str	r3, [r7, #4]
 8007fd4:	e002      	b.n	8007fdc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007fd6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007fda:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007fdc:	687b      	ldr	r3, [r7, #4]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3708      	adds	r7, #8
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	200076b4 	.word	0x200076b4

08007fec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08e      	sub	sp, #56	@ 0x38
 8007ff0:	af04      	add	r7, sp, #16
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ffc:	f3ef 8305 	mrs	r3, IPSR
 8008000:	617b      	str	r3, [r7, #20]
  return(result);
 8008002:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008004:	2b00      	cmp	r3, #0
 8008006:	d17e      	bne.n	8008106 <osThreadNew+0x11a>
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d07b      	beq.n	8008106 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800800e:	2380      	movs	r3, #128	@ 0x80
 8008010:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008012:	2318      	movs	r3, #24
 8008014:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008016:	2300      	movs	r3, #0
 8008018:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800801a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800801e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d045      	beq.n	80080b2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d002      	beq.n	8008034 <osThreadNew+0x48>
        name = attr->name;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	699b      	ldr	r3, [r3, #24]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d002      	beq.n	8008042 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008042:	69fb      	ldr	r3, [r7, #28]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d008      	beq.n	800805a <osThreadNew+0x6e>
 8008048:	69fb      	ldr	r3, [r7, #28]
 800804a:	2b38      	cmp	r3, #56	@ 0x38
 800804c:	d805      	bhi.n	800805a <osThreadNew+0x6e>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <osThreadNew+0x72>
        return (NULL);
 800805a:	2300      	movs	r3, #0
 800805c:	e054      	b.n	8008108 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d003      	beq.n	800806e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	089b      	lsrs	r3, r3, #2
 800806c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00e      	beq.n	8008094 <osThreadNew+0xa8>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	68db      	ldr	r3, [r3, #12]
 800807a:	2ba7      	cmp	r3, #167	@ 0xa7
 800807c:	d90a      	bls.n	8008094 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008082:	2b00      	cmp	r3, #0
 8008084:	d006      	beq.n	8008094 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <osThreadNew+0xa8>
        mem = 1;
 800808e:	2301      	movs	r3, #1
 8008090:	61bb      	str	r3, [r7, #24]
 8008092:	e010      	b.n	80080b6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	689b      	ldr	r3, [r3, #8]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d10c      	bne.n	80080b6 <osThreadNew+0xca>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d108      	bne.n	80080b6 <osThreadNew+0xca>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	691b      	ldr	r3, [r3, #16]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d104      	bne.n	80080b6 <osThreadNew+0xca>
          mem = 0;
 80080ac:	2300      	movs	r3, #0
 80080ae:	61bb      	str	r3, [r7, #24]
 80080b0:	e001      	b.n	80080b6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80080b2:	2300      	movs	r3, #0
 80080b4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d110      	bne.n	80080de <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80080c4:	9202      	str	r2, [sp, #8]
 80080c6:	9301      	str	r3, [sp, #4]
 80080c8:	69fb      	ldr	r3, [r7, #28]
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	6a3a      	ldr	r2, [r7, #32]
 80080d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f000 fe1a 	bl	8008d0c <xTaskCreateStatic>
 80080d8:	4603      	mov	r3, r0
 80080da:	613b      	str	r3, [r7, #16]
 80080dc:	e013      	b.n	8008106 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80080de:	69bb      	ldr	r3, [r7, #24]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d110      	bne.n	8008106 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80080e4:	6a3b      	ldr	r3, [r7, #32]
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	f107 0310 	add.w	r3, r7, #16
 80080ec:	9301      	str	r3, [sp, #4]
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	68bb      	ldr	r3, [r7, #8]
 80080f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 fe68 	bl	8008dcc <xTaskCreate>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d001      	beq.n	8008106 <osThreadNew+0x11a>
            hTask = NULL;
 8008102:	2300      	movs	r3, #0
 8008104:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008106:	693b      	ldr	r3, [r7, #16]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3728      	adds	r7, #40	@ 0x28
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008110:	b580      	push	{r7, lr}
 8008112:	b084      	sub	sp, #16
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008118:	f3ef 8305 	mrs	r3, IPSR
 800811c:	60bb      	str	r3, [r7, #8]
  return(result);
 800811e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008120:	2b00      	cmp	r3, #0
 8008122:	d003      	beq.n	800812c <osDelay+0x1c>
    stat = osErrorISR;
 8008124:	f06f 0305 	mvn.w	r3, #5
 8008128:	60fb      	str	r3, [r7, #12]
 800812a:	e007      	b.n	800813c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800812c:	2300      	movs	r3, #0
 800812e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <osDelay+0x2c>
      vTaskDelay(ticks);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 ffa6 	bl	8009088 <vTaskDelay>
    }
  }

  return (stat);
 800813c:	68fb      	ldr	r3, [r7, #12]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3710      	adds	r7, #16
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008148:	b480      	push	{r7}
 800814a:	b085      	sub	sp, #20
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	4a07      	ldr	r2, [pc, #28]	@ (8008174 <vApplicationGetIdleTaskMemory+0x2c>)
 8008158:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	4a06      	ldr	r2, [pc, #24]	@ (8008178 <vApplicationGetIdleTaskMemory+0x30>)
 800815e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2280      	movs	r2, #128	@ 0x80
 8008164:	601a      	str	r2, [r3, #0]
}
 8008166:	bf00      	nop
 8008168:	3714      	adds	r7, #20
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr
 8008172:	bf00      	nop
 8008174:	200076b8 	.word	0x200076b8
 8008178:	20007760 	.word	0x20007760

0800817c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	4a07      	ldr	r2, [pc, #28]	@ (80081a8 <vApplicationGetTimerTaskMemory+0x2c>)
 800818c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	4a06      	ldr	r2, [pc, #24]	@ (80081ac <vApplicationGetTimerTaskMemory+0x30>)
 8008192:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800819a:	601a      	str	r2, [r3, #0]
}
 800819c:	bf00      	nop
 800819e:	3714      	adds	r7, #20
 80081a0:	46bd      	mov	sp, r7
 80081a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a6:	4770      	bx	lr
 80081a8:	20007960 	.word	0x20007960
 80081ac:	20007a08 	.word	0x20007a08

080081b0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f103 0208 	add.w	r2, r3, #8
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80081c8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f103 0208 	add.w	r2, r3, #8
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	f103 0208 	add.w	r2, r3, #8
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2200      	movs	r2, #0
 80081e2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80081e4:	bf00      	nop
 80081e6:	370c      	adds	r7, #12
 80081e8:	46bd      	mov	sp, r7
 80081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ee:	4770      	bx	lr

080081f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80081fe:	bf00      	nop
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr

0800820a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800820a:	b480      	push	{r7}
 800820c:	b085      	sub	sp, #20
 800820e:	af00      	add	r7, sp, #0
 8008210:	6078      	str	r0, [r7, #4]
 8008212:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	685b      	ldr	r3, [r3, #4]
 8008218:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	689a      	ldr	r2, [r3, #8]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	683a      	ldr	r2, [r7, #0]
 800822e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	683a      	ldr	r2, [r7, #0]
 8008234:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	1c5a      	adds	r2, r3, #1
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	601a      	str	r2, [r3, #0]
}
 8008246:	bf00      	nop
 8008248:	3714      	adds	r7, #20
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008252:	b480      	push	{r7}
 8008254:	b085      	sub	sp, #20
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
 800825a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008268:	d103      	bne.n	8008272 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	e00c      	b.n	800828c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	3308      	adds	r3, #8
 8008276:	60fb      	str	r3, [r7, #12]
 8008278:	e002      	b.n	8008280 <vListInsert+0x2e>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	685b      	ldr	r3, [r3, #4]
 800827e:	60fb      	str	r3, [r7, #12]
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	68ba      	ldr	r2, [r7, #8]
 8008288:	429a      	cmp	r2, r3
 800828a:	d2f6      	bcs.n	800827a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	685a      	ldr	r2, [r3, #4]
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	683a      	ldr	r2, [r7, #0]
 800829a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800829c:	683b      	ldr	r3, [r7, #0]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	683a      	ldr	r2, [r7, #0]
 80082a6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	687a      	ldr	r2, [r7, #4]
 80082ac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	601a      	str	r2, [r3, #0]
}
 80082b8:	bf00      	nop
 80082ba:	3714      	adds	r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	691b      	ldr	r3, [r3, #16]
 80082d0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	687a      	ldr	r2, [r7, #4]
 80082d8:	6892      	ldr	r2, [r2, #8]
 80082da:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	6852      	ldr	r2, [r2, #4]
 80082e4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d103      	bne.n	80082f8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	689a      	ldr	r2, [r3, #8]
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2200      	movs	r2, #0
 80082fc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	1e5a      	subs	r2, r3, #1
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
}
 800830c:	4618      	mov	r0, r3
 800830e:	3714      	adds	r7, #20
 8008310:	46bd      	mov	sp, r7
 8008312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008316:	4770      	bx	lr

08008318 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10b      	bne.n	8008344 <xQueueGenericReset+0x2c>
	__asm volatile
 800832c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008330:	f383 8811 	msr	BASEPRI, r3
 8008334:	f3bf 8f6f 	isb	sy
 8008338:	f3bf 8f4f 	dsb	sy
 800833c:	60bb      	str	r3, [r7, #8]
}
 800833e:	bf00      	nop
 8008340:	bf00      	nop
 8008342:	e7fd      	b.n	8008340 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008344:	f002 f8d0 	bl	800a4e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681a      	ldr	r2, [r3, #0]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008350:	68f9      	ldr	r1, [r7, #12]
 8008352:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008354:	fb01 f303 	mul.w	r3, r1, r3
 8008358:	441a      	add	r2, r3
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681a      	ldr	r2, [r3, #0]
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681a      	ldr	r2, [r3, #0]
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008374:	3b01      	subs	r3, #1
 8008376:	68f9      	ldr	r1, [r7, #12]
 8008378:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800837a:	fb01 f303 	mul.w	r3, r1, r3
 800837e:	441a      	add	r2, r3
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	22ff      	movs	r2, #255	@ 0xff
 8008388:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	22ff      	movs	r2, #255	@ 0xff
 8008390:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d114      	bne.n	80083c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d01a      	beq.n	80083d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	3310      	adds	r3, #16
 80083a6:	4618      	mov	r0, r3
 80083a8:	f001 f942 	bl	8009630 <xTaskRemoveFromEventList>
 80083ac:	4603      	mov	r3, r0
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d012      	beq.n	80083d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80083b2:	4b0d      	ldr	r3, [pc, #52]	@ (80083e8 <xQueueGenericReset+0xd0>)
 80083b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083b8:	601a      	str	r2, [r3, #0]
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	e009      	b.n	80083d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3310      	adds	r3, #16
 80083c8:	4618      	mov	r0, r3
 80083ca:	f7ff fef1 	bl	80081b0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3324      	adds	r3, #36	@ 0x24
 80083d2:	4618      	mov	r0, r3
 80083d4:	f7ff feec 	bl	80081b0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80083d8:	f002 f8b8 	bl	800a54c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80083dc:	2301      	movs	r3, #1
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3710      	adds	r7, #16
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}
 80083e6:	bf00      	nop
 80083e8:	e000ed04 	.word	0xe000ed04

080083ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b08e      	sub	sp, #56	@ 0x38
 80083f0:	af02      	add	r7, sp, #8
 80083f2:	60f8      	str	r0, [r7, #12]
 80083f4:	60b9      	str	r1, [r7, #8]
 80083f6:	607a      	str	r2, [r7, #4]
 80083f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10b      	bne.n	8008418 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008412:	bf00      	nop
 8008414:	bf00      	nop
 8008416:	e7fd      	b.n	8008414 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10b      	bne.n	8008436 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008430:	bf00      	nop
 8008432:	bf00      	nop
 8008434:	e7fd      	b.n	8008432 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d002      	beq.n	8008442 <xQueueGenericCreateStatic+0x56>
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <xQueueGenericCreateStatic+0x5a>
 8008442:	2301      	movs	r3, #1
 8008444:	e000      	b.n	8008448 <xQueueGenericCreateStatic+0x5c>
 8008446:	2300      	movs	r3, #0
 8008448:	2b00      	cmp	r3, #0
 800844a:	d10b      	bne.n	8008464 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800844c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008450:	f383 8811 	msr	BASEPRI, r3
 8008454:	f3bf 8f6f 	isb	sy
 8008458:	f3bf 8f4f 	dsb	sy
 800845c:	623b      	str	r3, [r7, #32]
}
 800845e:	bf00      	nop
 8008460:	bf00      	nop
 8008462:	e7fd      	b.n	8008460 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <xQueueGenericCreateStatic+0x84>
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <xQueueGenericCreateStatic+0x88>
 8008470:	2301      	movs	r3, #1
 8008472:	e000      	b.n	8008476 <xQueueGenericCreateStatic+0x8a>
 8008474:	2300      	movs	r3, #0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10b      	bne.n	8008492 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800847a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800847e:	f383 8811 	msr	BASEPRI, r3
 8008482:	f3bf 8f6f 	isb	sy
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	61fb      	str	r3, [r7, #28]
}
 800848c:	bf00      	nop
 800848e:	bf00      	nop
 8008490:	e7fd      	b.n	800848e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008492:	2350      	movs	r3, #80	@ 0x50
 8008494:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	2b50      	cmp	r3, #80	@ 0x50
 800849a:	d00b      	beq.n	80084b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	f383 8811 	msr	BASEPRI, r3
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	f3bf 8f4f 	dsb	sy
 80084ac:	61bb      	str	r3, [r7, #24]
}
 80084ae:	bf00      	nop
 80084b0:	bf00      	nop
 80084b2:	e7fd      	b.n	80084b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80084b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80084ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d00d      	beq.n	80084dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80084c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80084c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80084cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	4613      	mov	r3, r2
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	68b9      	ldr	r1, [r7, #8]
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 f805 	bl	80084e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80084dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80084de:	4618      	mov	r0, r3
 80084e0:	3730      	adds	r7, #48	@ 0x30
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b084      	sub	sp, #16
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	60f8      	str	r0, [r7, #12]
 80084ee:	60b9      	str	r1, [r7, #8]
 80084f0:	607a      	str	r2, [r7, #4]
 80084f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d103      	bne.n	8008502 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80084fa:	69bb      	ldr	r3, [r7, #24]
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	601a      	str	r2, [r3, #0]
 8008500:	e002      	b.n	8008508 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008502:	69bb      	ldr	r3, [r7, #24]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	68fa      	ldr	r2, [r7, #12]
 800850c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008514:	2101      	movs	r1, #1
 8008516:	69b8      	ldr	r0, [r7, #24]
 8008518:	f7ff fefe 	bl	8008318 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	78fa      	ldrb	r2, [r7, #3]
 8008520:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008524:	bf00      	nop
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b08e      	sub	sp, #56	@ 0x38
 8008530:	af00      	add	r7, sp, #0
 8008532:	60f8      	str	r0, [r7, #12]
 8008534:	60b9      	str	r1, [r7, #8]
 8008536:	607a      	str	r2, [r7, #4]
 8008538:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800853a:	2300      	movs	r3, #0
 800853c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008544:	2b00      	cmp	r3, #0
 8008546:	d10b      	bne.n	8008560 <xQueueGenericSend+0x34>
	__asm volatile
 8008548:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800854c:	f383 8811 	msr	BASEPRI, r3
 8008550:	f3bf 8f6f 	isb	sy
 8008554:	f3bf 8f4f 	dsb	sy
 8008558:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800855a:	bf00      	nop
 800855c:	bf00      	nop
 800855e:	e7fd      	b.n	800855c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d103      	bne.n	800856e <xQueueGenericSend+0x42>
 8008566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856a:	2b00      	cmp	r3, #0
 800856c:	d101      	bne.n	8008572 <xQueueGenericSend+0x46>
 800856e:	2301      	movs	r3, #1
 8008570:	e000      	b.n	8008574 <xQueueGenericSend+0x48>
 8008572:	2300      	movs	r3, #0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10b      	bne.n	8008590 <xQueueGenericSend+0x64>
	__asm volatile
 8008578:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800857c:	f383 8811 	msr	BASEPRI, r3
 8008580:	f3bf 8f6f 	isb	sy
 8008584:	f3bf 8f4f 	dsb	sy
 8008588:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800858a:	bf00      	nop
 800858c:	bf00      	nop
 800858e:	e7fd      	b.n	800858c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	2b02      	cmp	r3, #2
 8008594:	d103      	bne.n	800859e <xQueueGenericSend+0x72>
 8008596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800859a:	2b01      	cmp	r3, #1
 800859c:	d101      	bne.n	80085a2 <xQueueGenericSend+0x76>
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <xQueueGenericSend+0x78>
 80085a2:	2300      	movs	r3, #0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d10b      	bne.n	80085c0 <xQueueGenericSend+0x94>
	__asm volatile
 80085a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ac:	f383 8811 	msr	BASEPRI, r3
 80085b0:	f3bf 8f6f 	isb	sy
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	623b      	str	r3, [r7, #32]
}
 80085ba:	bf00      	nop
 80085bc:	bf00      	nop
 80085be:	e7fd      	b.n	80085bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80085c0:	f001 fa24 	bl	8009a0c <xTaskGetSchedulerState>
 80085c4:	4603      	mov	r3, r0
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d102      	bne.n	80085d0 <xQueueGenericSend+0xa4>
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d101      	bne.n	80085d4 <xQueueGenericSend+0xa8>
 80085d0:	2301      	movs	r3, #1
 80085d2:	e000      	b.n	80085d6 <xQueueGenericSend+0xaa>
 80085d4:	2300      	movs	r3, #0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10b      	bne.n	80085f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80085da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085de:	f383 8811 	msr	BASEPRI, r3
 80085e2:	f3bf 8f6f 	isb	sy
 80085e6:	f3bf 8f4f 	dsb	sy
 80085ea:	61fb      	str	r3, [r7, #28]
}
 80085ec:	bf00      	nop
 80085ee:	bf00      	nop
 80085f0:	e7fd      	b.n	80085ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80085f2:	f001 ff79 	bl	800a4e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085fe:	429a      	cmp	r2, r3
 8008600:	d302      	bcc.n	8008608 <xQueueGenericSend+0xdc>
 8008602:	683b      	ldr	r3, [r7, #0]
 8008604:	2b02      	cmp	r3, #2
 8008606:	d129      	bne.n	800865c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008608:	683a      	ldr	r2, [r7, #0]
 800860a:	68b9      	ldr	r1, [r7, #8]
 800860c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800860e:	f000 fa0f 	bl	8008a30 <prvCopyDataToQueue>
 8008612:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008618:	2b00      	cmp	r3, #0
 800861a:	d010      	beq.n	800863e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800861c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861e:	3324      	adds	r3, #36	@ 0x24
 8008620:	4618      	mov	r0, r3
 8008622:	f001 f805 	bl	8009630 <xTaskRemoveFromEventList>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d013      	beq.n	8008654 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800862c:	4b3f      	ldr	r3, [pc, #252]	@ (800872c <xQueueGenericSend+0x200>)
 800862e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008632:	601a      	str	r2, [r3, #0]
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	f3bf 8f6f 	isb	sy
 800863c:	e00a      	b.n	8008654 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800863e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008640:	2b00      	cmp	r3, #0
 8008642:	d007      	beq.n	8008654 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008644:	4b39      	ldr	r3, [pc, #228]	@ (800872c <xQueueGenericSend+0x200>)
 8008646:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800864a:	601a      	str	r2, [r3, #0]
 800864c:	f3bf 8f4f 	dsb	sy
 8008650:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008654:	f001 ff7a 	bl	800a54c <vPortExitCritical>
				return pdPASS;
 8008658:	2301      	movs	r3, #1
 800865a:	e063      	b.n	8008724 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d103      	bne.n	800866a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008662:	f001 ff73 	bl	800a54c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008666:	2300      	movs	r3, #0
 8008668:	e05c      	b.n	8008724 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800866a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866c:	2b00      	cmp	r3, #0
 800866e:	d106      	bne.n	800867e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008670:	f107 0314 	add.w	r3, r7, #20
 8008674:	4618      	mov	r0, r3
 8008676:	f001 f867 	bl	8009748 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800867a:	2301      	movs	r3, #1
 800867c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800867e:	f001 ff65 	bl	800a54c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008682:	f000 fda7 	bl	80091d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008686:	f001 ff2f 	bl	800a4e8 <vPortEnterCritical>
 800868a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008690:	b25b      	sxtb	r3, r3
 8008692:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008696:	d103      	bne.n	80086a0 <xQueueGenericSend+0x174>
 8008698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869a:	2200      	movs	r2, #0
 800869c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086a6:	b25b      	sxtb	r3, r3
 80086a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086ac:	d103      	bne.n	80086b6 <xQueueGenericSend+0x18a>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b0:	2200      	movs	r2, #0
 80086b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086b6:	f001 ff49 	bl	800a54c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086ba:	1d3a      	adds	r2, r7, #4
 80086bc:	f107 0314 	add.w	r3, r7, #20
 80086c0:	4611      	mov	r1, r2
 80086c2:	4618      	mov	r0, r3
 80086c4:	f001 f856 	bl	8009774 <xTaskCheckForTimeOut>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d124      	bne.n	8008718 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80086ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086d0:	f000 faa6 	bl	8008c20 <prvIsQueueFull>
 80086d4:	4603      	mov	r3, r0
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d018      	beq.n	800870c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80086da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086dc:	3310      	adds	r3, #16
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	4611      	mov	r1, r2
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 ff52 	bl	800958c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80086e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086ea:	f000 fa31 	bl	8008b50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80086ee:	f000 fd7f 	bl	80091f0 <xTaskResumeAll>
 80086f2:	4603      	mov	r3, r0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f47f af7c 	bne.w	80085f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80086fa:	4b0c      	ldr	r3, [pc, #48]	@ (800872c <xQueueGenericSend+0x200>)
 80086fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008700:	601a      	str	r2, [r3, #0]
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	e772      	b.n	80085f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800870c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800870e:	f000 fa1f 	bl	8008b50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008712:	f000 fd6d 	bl	80091f0 <xTaskResumeAll>
 8008716:	e76c      	b.n	80085f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008718:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800871a:	f000 fa19 	bl	8008b50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800871e:	f000 fd67 	bl	80091f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008722:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008724:	4618      	mov	r0, r3
 8008726:	3738      	adds	r7, #56	@ 0x38
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	e000ed04 	.word	0xe000ed04

08008730 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b090      	sub	sp, #64	@ 0x40
 8008734:	af00      	add	r7, sp, #0
 8008736:	60f8      	str	r0, [r7, #12]
 8008738:	60b9      	str	r1, [r7, #8]
 800873a:	607a      	str	r2, [r7, #4]
 800873c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008742:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008744:	2b00      	cmp	r3, #0
 8008746:	d10b      	bne.n	8008760 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874c:	f383 8811 	msr	BASEPRI, r3
 8008750:	f3bf 8f6f 	isb	sy
 8008754:	f3bf 8f4f 	dsb	sy
 8008758:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800875a:	bf00      	nop
 800875c:	bf00      	nop
 800875e:	e7fd      	b.n	800875c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d103      	bne.n	800876e <xQueueGenericSendFromISR+0x3e>
 8008766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800876a:	2b00      	cmp	r3, #0
 800876c:	d101      	bne.n	8008772 <xQueueGenericSendFromISR+0x42>
 800876e:	2301      	movs	r3, #1
 8008770:	e000      	b.n	8008774 <xQueueGenericSendFromISR+0x44>
 8008772:	2300      	movs	r3, #0
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10b      	bne.n	8008790 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008778:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877c:	f383 8811 	msr	BASEPRI, r3
 8008780:	f3bf 8f6f 	isb	sy
 8008784:	f3bf 8f4f 	dsb	sy
 8008788:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800878a:	bf00      	nop
 800878c:	bf00      	nop
 800878e:	e7fd      	b.n	800878c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	2b02      	cmp	r3, #2
 8008794:	d103      	bne.n	800879e <xQueueGenericSendFromISR+0x6e>
 8008796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800879a:	2b01      	cmp	r3, #1
 800879c:	d101      	bne.n	80087a2 <xQueueGenericSendFromISR+0x72>
 800879e:	2301      	movs	r3, #1
 80087a0:	e000      	b.n	80087a4 <xQueueGenericSendFromISR+0x74>
 80087a2:	2300      	movs	r3, #0
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d10b      	bne.n	80087c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80087a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ac:	f383 8811 	msr	BASEPRI, r3
 80087b0:	f3bf 8f6f 	isb	sy
 80087b4:	f3bf 8f4f 	dsb	sy
 80087b8:	623b      	str	r3, [r7, #32]
}
 80087ba:	bf00      	nop
 80087bc:	bf00      	nop
 80087be:	e7fd      	b.n	80087bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80087c0:	f001 ff72 	bl	800a6a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80087c4:	f3ef 8211 	mrs	r2, BASEPRI
 80087c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087cc:	f383 8811 	msr	BASEPRI, r3
 80087d0:	f3bf 8f6f 	isb	sy
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	61fa      	str	r2, [r7, #28]
 80087da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80087dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80087de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80087e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087e8:	429a      	cmp	r2, r3
 80087ea:	d302      	bcc.n	80087f2 <xQueueGenericSendFromISR+0xc2>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d12f      	bne.n	8008852 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80087f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008800:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008802:	683a      	ldr	r2, [r7, #0]
 8008804:	68b9      	ldr	r1, [r7, #8]
 8008806:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008808:	f000 f912 	bl	8008a30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800880c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008810:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008814:	d112      	bne.n	800883c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008816:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800881a:	2b00      	cmp	r3, #0
 800881c:	d016      	beq.n	800884c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800881e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008820:	3324      	adds	r3, #36	@ 0x24
 8008822:	4618      	mov	r0, r3
 8008824:	f000 ff04 	bl	8009630 <xTaskRemoveFromEventList>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00e      	beq.n	800884c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d00b      	beq.n	800884c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	601a      	str	r2, [r3, #0]
 800883a:	e007      	b.n	800884c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800883c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008840:	3301      	adds	r3, #1
 8008842:	b2db      	uxtb	r3, r3
 8008844:	b25a      	sxtb	r2, r3
 8008846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008848:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800884c:	2301      	movs	r3, #1
 800884e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008850:	e001      	b.n	8008856 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008852:	2300      	movs	r3, #0
 8008854:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008856:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008858:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008860:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008864:	4618      	mov	r0, r3
 8008866:	3740      	adds	r7, #64	@ 0x40
 8008868:	46bd      	mov	sp, r7
 800886a:	bd80      	pop	{r7, pc}

0800886c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b08c      	sub	sp, #48	@ 0x30
 8008870:	af00      	add	r7, sp, #0
 8008872:	60f8      	str	r0, [r7, #12]
 8008874:	60b9      	str	r1, [r7, #8]
 8008876:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008878:	2300      	movs	r3, #0
 800887a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008882:	2b00      	cmp	r3, #0
 8008884:	d10b      	bne.n	800889e <xQueueReceive+0x32>
	__asm volatile
 8008886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888a:	f383 8811 	msr	BASEPRI, r3
 800888e:	f3bf 8f6f 	isb	sy
 8008892:	f3bf 8f4f 	dsb	sy
 8008896:	623b      	str	r3, [r7, #32]
}
 8008898:	bf00      	nop
 800889a:	bf00      	nop
 800889c:	e7fd      	b.n	800889a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d103      	bne.n	80088ac <xQueueReceive+0x40>
 80088a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d101      	bne.n	80088b0 <xQueueReceive+0x44>
 80088ac:	2301      	movs	r3, #1
 80088ae:	e000      	b.n	80088b2 <xQueueReceive+0x46>
 80088b0:	2300      	movs	r3, #0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10b      	bne.n	80088ce <xQueueReceive+0x62>
	__asm volatile
 80088b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ba:	f383 8811 	msr	BASEPRI, r3
 80088be:	f3bf 8f6f 	isb	sy
 80088c2:	f3bf 8f4f 	dsb	sy
 80088c6:	61fb      	str	r3, [r7, #28]
}
 80088c8:	bf00      	nop
 80088ca:	bf00      	nop
 80088cc:	e7fd      	b.n	80088ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80088ce:	f001 f89d 	bl	8009a0c <xTaskGetSchedulerState>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d102      	bne.n	80088de <xQueueReceive+0x72>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d101      	bne.n	80088e2 <xQueueReceive+0x76>
 80088de:	2301      	movs	r3, #1
 80088e0:	e000      	b.n	80088e4 <xQueueReceive+0x78>
 80088e2:	2300      	movs	r3, #0
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d10b      	bne.n	8008900 <xQueueReceive+0x94>
	__asm volatile
 80088e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088ec:	f383 8811 	msr	BASEPRI, r3
 80088f0:	f3bf 8f6f 	isb	sy
 80088f4:	f3bf 8f4f 	dsb	sy
 80088f8:	61bb      	str	r3, [r7, #24]
}
 80088fa:	bf00      	nop
 80088fc:	bf00      	nop
 80088fe:	e7fd      	b.n	80088fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008900:	f001 fdf2 	bl	800a4e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008906:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008908:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800890a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890c:	2b00      	cmp	r3, #0
 800890e:	d01f      	beq.n	8008950 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008910:	68b9      	ldr	r1, [r7, #8]
 8008912:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008914:	f000 f8f6 	bl	8008b04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800891a:	1e5a      	subs	r2, r3, #1
 800891c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800891e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d00f      	beq.n	8008948 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892a:	3310      	adds	r3, #16
 800892c:	4618      	mov	r0, r3
 800892e:	f000 fe7f 	bl	8009630 <xTaskRemoveFromEventList>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d007      	beq.n	8008948 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008938:	4b3c      	ldr	r3, [pc, #240]	@ (8008a2c <xQueueReceive+0x1c0>)
 800893a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008948:	f001 fe00 	bl	800a54c <vPortExitCritical>
				return pdPASS;
 800894c:	2301      	movs	r3, #1
 800894e:	e069      	b.n	8008a24 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d103      	bne.n	800895e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008956:	f001 fdf9 	bl	800a54c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800895a:	2300      	movs	r3, #0
 800895c:	e062      	b.n	8008a24 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800895e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008960:	2b00      	cmp	r3, #0
 8008962:	d106      	bne.n	8008972 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008964:	f107 0310 	add.w	r3, r7, #16
 8008968:	4618      	mov	r0, r3
 800896a:	f000 feed 	bl	8009748 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800896e:	2301      	movs	r3, #1
 8008970:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008972:	f001 fdeb 	bl	800a54c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008976:	f000 fc2d 	bl	80091d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800897a:	f001 fdb5 	bl	800a4e8 <vPortEnterCritical>
 800897e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008980:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008984:	b25b      	sxtb	r3, r3
 8008986:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800898a:	d103      	bne.n	8008994 <xQueueReceive+0x128>
 800898c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898e:	2200      	movs	r2, #0
 8008990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008996:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800899a:	b25b      	sxtb	r3, r3
 800899c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80089a0:	d103      	bne.n	80089aa <xQueueReceive+0x13e>
 80089a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a4:	2200      	movs	r2, #0
 80089a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089aa:	f001 fdcf 	bl	800a54c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80089ae:	1d3a      	adds	r2, r7, #4
 80089b0:	f107 0310 	add.w	r3, r7, #16
 80089b4:	4611      	mov	r1, r2
 80089b6:	4618      	mov	r0, r3
 80089b8:	f000 fedc 	bl	8009774 <xTaskCheckForTimeOut>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d123      	bne.n	8008a0a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089c4:	f000 f916 	bl	8008bf4 <prvIsQueueEmpty>
 80089c8:	4603      	mov	r3, r0
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d017      	beq.n	80089fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80089ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d0:	3324      	adds	r3, #36	@ 0x24
 80089d2:	687a      	ldr	r2, [r7, #4]
 80089d4:	4611      	mov	r1, r2
 80089d6:	4618      	mov	r0, r3
 80089d8:	f000 fdd8 	bl	800958c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80089dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089de:	f000 f8b7 	bl	8008b50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80089e2:	f000 fc05 	bl	80091f0 <xTaskResumeAll>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d189      	bne.n	8008900 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80089ec:	4b0f      	ldr	r3, [pc, #60]	@ (8008a2c <xQueueReceive+0x1c0>)
 80089ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	f3bf 8f6f 	isb	sy
 80089fc:	e780      	b.n	8008900 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80089fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a00:	f000 f8a6 	bl	8008b50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008a04:	f000 fbf4 	bl	80091f0 <xTaskResumeAll>
 8008a08:	e77a      	b.n	8008900 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008a0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a0c:	f000 f8a0 	bl	8008b50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008a10:	f000 fbee 	bl	80091f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a16:	f000 f8ed 	bl	8008bf4 <prvIsQueueEmpty>
 8008a1a:	4603      	mov	r3, r0
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f43f af6f 	beq.w	8008900 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008a22:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3730      	adds	r7, #48	@ 0x30
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}
 8008a2c:	e000ed04 	.word	0xe000ed04

08008a30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10d      	bne.n	8008a6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d14d      	bne.n	8008af2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	689b      	ldr	r3, [r3, #8]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f000 fff4 	bl	8009a48 <xTaskPriorityDisinherit>
 8008a60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2200      	movs	r2, #0
 8008a66:	609a      	str	r2, [r3, #8]
 8008a68:	e043      	b.n	8008af2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d119      	bne.n	8008aa4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6858      	ldr	r0, [r3, #4]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a78:	461a      	mov	r2, r3
 8008a7a:	68b9      	ldr	r1, [r7, #8]
 8008a7c:	f013 fea1 	bl	801c7c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	685a      	ldr	r2, [r3, #4]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a88:	441a      	add	r2, r3
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	685a      	ldr	r2, [r3, #4]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d32b      	bcc.n	8008af2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681a      	ldr	r2, [r3, #0]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	605a      	str	r2, [r3, #4]
 8008aa2:	e026      	b.n	8008af2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	68d8      	ldr	r0, [r3, #12]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aac:	461a      	mov	r2, r3
 8008aae:	68b9      	ldr	r1, [r7, #8]
 8008ab0:	f013 fe87 	bl	801c7c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	68da      	ldr	r2, [r3, #12]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abc:	425b      	negs	r3, r3
 8008abe:	441a      	add	r2, r3
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	68da      	ldr	r2, [r3, #12]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d207      	bcs.n	8008ae0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689a      	ldr	r2, [r3, #8]
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ad8:	425b      	negs	r3, r3
 8008ada:	441a      	add	r2, r3
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b02      	cmp	r3, #2
 8008ae4:	d105      	bne.n	8008af2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ae6:	693b      	ldr	r3, [r7, #16]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d002      	beq.n	8008af2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	3b01      	subs	r3, #1
 8008af0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	1c5a      	adds	r2, r3, #1
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008afa:	697b      	ldr	r3, [r7, #20]
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3718      	adds	r7, #24
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}

08008b04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d018      	beq.n	8008b48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68da      	ldr	r2, [r3, #12]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1e:	441a      	add	r2, r3
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68da      	ldr	r2, [r3, #12]
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d303      	bcc.n	8008b38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	68d9      	ldr	r1, [r3, #12]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b40:	461a      	mov	r2, r3
 8008b42:	6838      	ldr	r0, [r7, #0]
 8008b44:	f013 fe3d 	bl	801c7c2 <memcpy>
	}
}
 8008b48:	bf00      	nop
 8008b4a:	3708      	adds	r7, #8
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b58:	f001 fcc6 	bl	800a4e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b64:	e011      	b.n	8008b8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d012      	beq.n	8008b94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	3324      	adds	r3, #36	@ 0x24
 8008b72:	4618      	mov	r0, r3
 8008b74:	f000 fd5c 	bl	8009630 <xTaskRemoveFromEventList>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d001      	beq.n	8008b82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b7e:	f000 fe5d 	bl	800983c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b82:	7bfb      	ldrb	r3, [r7, #15]
 8008b84:	3b01      	subs	r3, #1
 8008b86:	b2db      	uxtb	r3, r3
 8008b88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	dce9      	bgt.n	8008b66 <prvUnlockQueue+0x16>
 8008b92:	e000      	b.n	8008b96 <prvUnlockQueue+0x46>
					break;
 8008b94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	22ff      	movs	r2, #255	@ 0xff
 8008b9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008b9e:	f001 fcd5 	bl	800a54c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008ba2:	f001 fca1 	bl	800a4e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bae:	e011      	b.n	8008bd4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d012      	beq.n	8008bde <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3310      	adds	r3, #16
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f000 fd37 	bl	8009630 <xTaskRemoveFromEventList>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d001      	beq.n	8008bcc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008bc8:	f000 fe38 	bl	800983c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008bcc:	7bbb      	ldrb	r3, [r7, #14]
 8008bce:	3b01      	subs	r3, #1
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bd4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	dce9      	bgt.n	8008bb0 <prvUnlockQueue+0x60>
 8008bdc:	e000      	b.n	8008be0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008bde:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	22ff      	movs	r2, #255	@ 0xff
 8008be4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008be8:	f001 fcb0 	bl	800a54c <vPortExitCritical>
}
 8008bec:	bf00      	nop
 8008bee:	3710      	adds	r7, #16
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bfc:	f001 fc74 	bl	800a4e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d102      	bne.n	8008c0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008c08:	2301      	movs	r3, #1
 8008c0a:	60fb      	str	r3, [r7, #12]
 8008c0c:	e001      	b.n	8008c12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c12:	f001 fc9b 	bl	800a54c <vPortExitCritical>

	return xReturn;
 8008c16:	68fb      	ldr	r3, [r7, #12]
}
 8008c18:	4618      	mov	r0, r3
 8008c1a:	3710      	adds	r7, #16
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b084      	sub	sp, #16
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c28:	f001 fc5e 	bl	800a4e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d102      	bne.n	8008c3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	60fb      	str	r3, [r7, #12]
 8008c3c:	e001      	b.n	8008c42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c42:	f001 fc83 	bl	800a54c <vPortExitCritical>

	return xReturn;
 8008c46:	68fb      	ldr	r3, [r7, #12]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
 8008c58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	60fb      	str	r3, [r7, #12]
 8008c5e:	e014      	b.n	8008c8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c60:	4a0f      	ldr	r2, [pc, #60]	@ (8008ca0 <vQueueAddToRegistry+0x50>)
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d10b      	bne.n	8008c84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c6c:	490c      	ldr	r1, [pc, #48]	@ (8008ca0 <vQueueAddToRegistry+0x50>)
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c76:	4a0a      	ldr	r2, [pc, #40]	@ (8008ca0 <vQueueAddToRegistry+0x50>)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	00db      	lsls	r3, r3, #3
 8008c7c:	4413      	add	r3, r2
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c82:	e006      	b.n	8008c92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3301      	adds	r3, #1
 8008c88:	60fb      	str	r3, [r7, #12]
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	2b07      	cmp	r3, #7
 8008c8e:	d9e7      	bls.n	8008c60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c90:	bf00      	nop
 8008c92:	bf00      	nop
 8008c94:	3714      	adds	r7, #20
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr
 8008c9e:	bf00      	nop
 8008ca0:	20007e08 	.word	0x20007e08

08008ca4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b086      	sub	sp, #24
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	60f8      	str	r0, [r7, #12]
 8008cac:	60b9      	str	r1, [r7, #8]
 8008cae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008cb4:	f001 fc18 	bl	800a4e8 <vPortEnterCritical>
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008cbe:	b25b      	sxtb	r3, r3
 8008cc0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cc4:	d103      	bne.n	8008cce <vQueueWaitForMessageRestricted+0x2a>
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cd4:	b25b      	sxtb	r3, r3
 8008cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008cda:	d103      	bne.n	8008ce4 <vQueueWaitForMessageRestricted+0x40>
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ce4:	f001 fc32 	bl	800a54c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d106      	bne.n	8008cfe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	3324      	adds	r3, #36	@ 0x24
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	68b9      	ldr	r1, [r7, #8]
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f000 fc6d 	bl	80095d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008cfe:	6978      	ldr	r0, [r7, #20]
 8008d00:	f7ff ff26 	bl	8008b50 <prvUnlockQueue>
	}
 8008d04:	bf00      	nop
 8008d06:	3718      	adds	r7, #24
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	bd80      	pop	{r7, pc}

08008d0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b08e      	sub	sp, #56	@ 0x38
 8008d10:	af04      	add	r7, sp, #16
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
 8008d18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10b      	bne.n	8008d38 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d24:	f383 8811 	msr	BASEPRI, r3
 8008d28:	f3bf 8f6f 	isb	sy
 8008d2c:	f3bf 8f4f 	dsb	sy
 8008d30:	623b      	str	r3, [r7, #32]
}
 8008d32:	bf00      	nop
 8008d34:	bf00      	nop
 8008d36:	e7fd      	b.n	8008d34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d10b      	bne.n	8008d56 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d42:	f383 8811 	msr	BASEPRI, r3
 8008d46:	f3bf 8f6f 	isb	sy
 8008d4a:	f3bf 8f4f 	dsb	sy
 8008d4e:	61fb      	str	r3, [r7, #28]
}
 8008d50:	bf00      	nop
 8008d52:	bf00      	nop
 8008d54:	e7fd      	b.n	8008d52 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d56:	23a8      	movs	r3, #168	@ 0xa8
 8008d58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	2ba8      	cmp	r3, #168	@ 0xa8
 8008d5e:	d00b      	beq.n	8008d78 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d64:	f383 8811 	msr	BASEPRI, r3
 8008d68:	f3bf 8f6f 	isb	sy
 8008d6c:	f3bf 8f4f 	dsb	sy
 8008d70:	61bb      	str	r3, [r7, #24]
}
 8008d72:	bf00      	nop
 8008d74:	bf00      	nop
 8008d76:	e7fd      	b.n	8008d74 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d01e      	beq.n	8008dbe <xTaskCreateStatic+0xb2>
 8008d80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d01b      	beq.n	8008dbe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d88:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d8e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d92:	2202      	movs	r2, #2
 8008d94:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d98:	2300      	movs	r3, #0
 8008d9a:	9303      	str	r3, [sp, #12]
 8008d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9e:	9302      	str	r3, [sp, #8]
 8008da0:	f107 0314 	add.w	r3, r7, #20
 8008da4:	9301      	str	r3, [sp, #4]
 8008da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	687a      	ldr	r2, [r7, #4]
 8008dae:	68b9      	ldr	r1, [r7, #8]
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f000 f851 	bl	8008e58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008db6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008db8:	f000 f8f6 	bl	8008fa8 <prvAddNewTaskToReadyList>
 8008dbc:	e001      	b.n	8008dc2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008dc2:	697b      	ldr	r3, [r7, #20]
	}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3728      	adds	r7, #40	@ 0x28
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b08c      	sub	sp, #48	@ 0x30
 8008dd0:	af04      	add	r7, sp, #16
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	603b      	str	r3, [r7, #0]
 8008dd8:	4613      	mov	r3, r2
 8008dda:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008ddc:	88fb      	ldrh	r3, [r7, #6]
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	4618      	mov	r0, r3
 8008de2:	f001 fca3 	bl	800a72c <pvPortMalloc>
 8008de6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d00e      	beq.n	8008e0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008dee:	20a8      	movs	r0, #168	@ 0xa8
 8008df0:	f001 fc9c 	bl	800a72c <pvPortMalloc>
 8008df4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d003      	beq.n	8008e04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	631a      	str	r2, [r3, #48]	@ 0x30
 8008e02:	e005      	b.n	8008e10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008e04:	6978      	ldr	r0, [r7, #20]
 8008e06:	f001 fd5f 	bl	800a8c8 <vPortFree>
 8008e0a:	e001      	b.n	8008e10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008e10:	69fb      	ldr	r3, [r7, #28]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d017      	beq.n	8008e46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008e1e:	88fa      	ldrh	r2, [r7, #6]
 8008e20:	2300      	movs	r3, #0
 8008e22:	9303      	str	r3, [sp, #12]
 8008e24:	69fb      	ldr	r3, [r7, #28]
 8008e26:	9302      	str	r3, [sp, #8]
 8008e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e2a:	9301      	str	r3, [sp, #4]
 8008e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e2e:	9300      	str	r3, [sp, #0]
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	68b9      	ldr	r1, [r7, #8]
 8008e34:	68f8      	ldr	r0, [r7, #12]
 8008e36:	f000 f80f 	bl	8008e58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e3a:	69f8      	ldr	r0, [r7, #28]
 8008e3c:	f000 f8b4 	bl	8008fa8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e40:	2301      	movs	r3, #1
 8008e42:	61bb      	str	r3, [r7, #24]
 8008e44:	e002      	b.n	8008e4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008e4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e4c:	69bb      	ldr	r3, [r7, #24]
	}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3720      	adds	r7, #32
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
	...

08008e58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b088      	sub	sp, #32
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
 8008e64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e68:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	461a      	mov	r2, r3
 8008e70:	21a5      	movs	r1, #165	@ 0xa5
 8008e72:	f013 fb6d 	bl	801c550 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008e80:	3b01      	subs	r3, #1
 8008e82:	009b      	lsls	r3, r3, #2
 8008e84:	4413      	add	r3, r2
 8008e86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e88:	69bb      	ldr	r3, [r7, #24]
 8008e8a:	f023 0307 	bic.w	r3, r3, #7
 8008e8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e90:	69bb      	ldr	r3, [r7, #24]
 8008e92:	f003 0307 	and.w	r3, r3, #7
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d00b      	beq.n	8008eb2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9e:	f383 8811 	msr	BASEPRI, r3
 8008ea2:	f3bf 8f6f 	isb	sy
 8008ea6:	f3bf 8f4f 	dsb	sy
 8008eaa:	617b      	str	r3, [r7, #20]
}
 8008eac:	bf00      	nop
 8008eae:	bf00      	nop
 8008eb0:	e7fd      	b.n	8008eae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d01f      	beq.n	8008ef8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008eb8:	2300      	movs	r3, #0
 8008eba:	61fb      	str	r3, [r7, #28]
 8008ebc:	e012      	b.n	8008ee4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ebe:	68ba      	ldr	r2, [r7, #8]
 8008ec0:	69fb      	ldr	r3, [r7, #28]
 8008ec2:	4413      	add	r3, r2
 8008ec4:	7819      	ldrb	r1, [r3, #0]
 8008ec6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ec8:	69fb      	ldr	r3, [r7, #28]
 8008eca:	4413      	add	r3, r2
 8008ecc:	3334      	adds	r3, #52	@ 0x34
 8008ece:	460a      	mov	r2, r1
 8008ed0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ed2:	68ba      	ldr	r2, [r7, #8]
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d006      	beq.n	8008eec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ede:	69fb      	ldr	r3, [r7, #28]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	61fb      	str	r3, [r7, #28]
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	2b0f      	cmp	r3, #15
 8008ee8:	d9e9      	bls.n	8008ebe <prvInitialiseNewTask+0x66>
 8008eea:	e000      	b.n	8008eee <prvInitialiseNewTask+0x96>
			{
				break;
 8008eec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ef6:	e003      	b.n	8008f00 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008efa:	2200      	movs	r2, #0
 8008efc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f02:	2b37      	cmp	r3, #55	@ 0x37
 8008f04:	d901      	bls.n	8008f0a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008f06:	2337      	movs	r3, #55	@ 0x37
 8008f08:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008f0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f0e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008f10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008f14:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f18:	2200      	movs	r2, #0
 8008f1a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f1e:	3304      	adds	r3, #4
 8008f20:	4618      	mov	r0, r3
 8008f22:	f7ff f965 	bl	80081f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	3318      	adds	r3, #24
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f7ff f960 	bl	80081f0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f44:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f50:	2200      	movs	r2, #0
 8008f52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008f56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f58:	3354      	adds	r3, #84	@ 0x54
 8008f5a:	224c      	movs	r2, #76	@ 0x4c
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f013 faf6 	bl	801c550 <memset>
 8008f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f66:	4a0d      	ldr	r2, [pc, #52]	@ (8008f9c <prvInitialiseNewTask+0x144>)
 8008f68:	659a      	str	r2, [r3, #88]	@ 0x58
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8008fa0 <prvInitialiseNewTask+0x148>)
 8008f6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f72:	4a0c      	ldr	r2, [pc, #48]	@ (8008fa4 <prvInitialiseNewTask+0x14c>)
 8008f74:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	68f9      	ldr	r1, [r7, #12]
 8008f7a:	69b8      	ldr	r0, [r7, #24]
 8008f7c:	f001 f982 	bl	800a284 <pxPortInitialiseStack>
 8008f80:	4602      	mov	r2, r0
 8008f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d002      	beq.n	8008f92 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f92:	bf00      	nop
 8008f94:	3720      	adds	r7, #32
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
 8008f9a:	bf00      	nop
 8008f9c:	200115a0 	.word	0x200115a0
 8008fa0:	20011608 	.word	0x20011608
 8008fa4:	20011670 	.word	0x20011670

08008fa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b082      	sub	sp, #8
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008fb0:	f001 fa9a 	bl	800a4e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008fb4:	4b2d      	ldr	r3, [pc, #180]	@ (800906c <prvAddNewTaskToReadyList+0xc4>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	4a2c      	ldr	r2, [pc, #176]	@ (800906c <prvAddNewTaskToReadyList+0xc4>)
 8008fbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8009070 <prvAddNewTaskToReadyList+0xc8>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d109      	bne.n	8008fda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008fc6:	4a2a      	ldr	r2, [pc, #168]	@ (8009070 <prvAddNewTaskToReadyList+0xc8>)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008fcc:	4b27      	ldr	r3, [pc, #156]	@ (800906c <prvAddNewTaskToReadyList+0xc4>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2b01      	cmp	r3, #1
 8008fd2:	d110      	bne.n	8008ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008fd4:	f000 fc56 	bl	8009884 <prvInitialiseTaskLists>
 8008fd8:	e00d      	b.n	8008ff6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008fda:	4b26      	ldr	r3, [pc, #152]	@ (8009074 <prvAddNewTaskToReadyList+0xcc>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d109      	bne.n	8008ff6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008fe2:	4b23      	ldr	r3, [pc, #140]	@ (8009070 <prvAddNewTaskToReadyList+0xc8>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fec:	429a      	cmp	r2, r3
 8008fee:	d802      	bhi.n	8008ff6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008ff0:	4a1f      	ldr	r2, [pc, #124]	@ (8009070 <prvAddNewTaskToReadyList+0xc8>)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008ff6:	4b20      	ldr	r3, [pc, #128]	@ (8009078 <prvAddNewTaskToReadyList+0xd0>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8009078 <prvAddNewTaskToReadyList+0xd0>)
 8008ffe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009000:	4b1d      	ldr	r3, [pc, #116]	@ (8009078 <prvAddNewTaskToReadyList+0xd0>)
 8009002:	681a      	ldr	r2, [r3, #0]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800900c:	4b1b      	ldr	r3, [pc, #108]	@ (800907c <prvAddNewTaskToReadyList+0xd4>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	429a      	cmp	r2, r3
 8009012:	d903      	bls.n	800901c <prvAddNewTaskToReadyList+0x74>
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009018:	4a18      	ldr	r2, [pc, #96]	@ (800907c <prvAddNewTaskToReadyList+0xd4>)
 800901a:	6013      	str	r3, [r2, #0]
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009020:	4613      	mov	r3, r2
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	4413      	add	r3, r2
 8009026:	009b      	lsls	r3, r3, #2
 8009028:	4a15      	ldr	r2, [pc, #84]	@ (8009080 <prvAddNewTaskToReadyList+0xd8>)
 800902a:	441a      	add	r2, r3
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	3304      	adds	r3, #4
 8009030:	4619      	mov	r1, r3
 8009032:	4610      	mov	r0, r2
 8009034:	f7ff f8e9 	bl	800820a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009038:	f001 fa88 	bl	800a54c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800903c:	4b0d      	ldr	r3, [pc, #52]	@ (8009074 <prvAddNewTaskToReadyList+0xcc>)
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00e      	beq.n	8009062 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009044:	4b0a      	ldr	r3, [pc, #40]	@ (8009070 <prvAddNewTaskToReadyList+0xc8>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800904e:	429a      	cmp	r2, r3
 8009050:	d207      	bcs.n	8009062 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009052:	4b0c      	ldr	r3, [pc, #48]	@ (8009084 <prvAddNewTaskToReadyList+0xdc>)
 8009054:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009058:	601a      	str	r2, [r3, #0]
 800905a:	f3bf 8f4f 	dsb	sy
 800905e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009062:	bf00      	nop
 8009064:	3708      	adds	r7, #8
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}
 800906a:	bf00      	nop
 800906c:	2000831c 	.word	0x2000831c
 8009070:	20007e48 	.word	0x20007e48
 8009074:	20008328 	.word	0x20008328
 8009078:	20008338 	.word	0x20008338
 800907c:	20008324 	.word	0x20008324
 8009080:	20007e4c 	.word	0x20007e4c
 8009084:	e000ed04 	.word	0xe000ed04

08009088 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009088:	b580      	push	{r7, lr}
 800908a:	b084      	sub	sp, #16
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009090:	2300      	movs	r3, #0
 8009092:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d018      	beq.n	80090cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800909a:	4b14      	ldr	r3, [pc, #80]	@ (80090ec <vTaskDelay+0x64>)
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d00b      	beq.n	80090ba <vTaskDelay+0x32>
	__asm volatile
 80090a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a6:	f383 8811 	msr	BASEPRI, r3
 80090aa:	f3bf 8f6f 	isb	sy
 80090ae:	f3bf 8f4f 	dsb	sy
 80090b2:	60bb      	str	r3, [r7, #8]
}
 80090b4:	bf00      	nop
 80090b6:	bf00      	nop
 80090b8:	e7fd      	b.n	80090b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80090ba:	f000 f88b 	bl	80091d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80090be:	2100      	movs	r1, #0
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 fd31 	bl	8009b28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80090c6:	f000 f893 	bl	80091f0 <xTaskResumeAll>
 80090ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d107      	bne.n	80090e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80090d2:	4b07      	ldr	r3, [pc, #28]	@ (80090f0 <vTaskDelay+0x68>)
 80090d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090d8:	601a      	str	r2, [r3, #0]
 80090da:	f3bf 8f4f 	dsb	sy
 80090de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80090e2:	bf00      	nop
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	20008344 	.word	0x20008344
 80090f0:	e000ed04 	.word	0xe000ed04

080090f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b08a      	sub	sp, #40	@ 0x28
 80090f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80090fa:	2300      	movs	r3, #0
 80090fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80090fe:	2300      	movs	r3, #0
 8009100:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009102:	463a      	mov	r2, r7
 8009104:	1d39      	adds	r1, r7, #4
 8009106:	f107 0308 	add.w	r3, r7, #8
 800910a:	4618      	mov	r0, r3
 800910c:	f7ff f81c 	bl	8008148 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009110:	6839      	ldr	r1, [r7, #0]
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	68ba      	ldr	r2, [r7, #8]
 8009116:	9202      	str	r2, [sp, #8]
 8009118:	9301      	str	r3, [sp, #4]
 800911a:	2300      	movs	r3, #0
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	2300      	movs	r3, #0
 8009120:	460a      	mov	r2, r1
 8009122:	4924      	ldr	r1, [pc, #144]	@ (80091b4 <vTaskStartScheduler+0xc0>)
 8009124:	4824      	ldr	r0, [pc, #144]	@ (80091b8 <vTaskStartScheduler+0xc4>)
 8009126:	f7ff fdf1 	bl	8008d0c <xTaskCreateStatic>
 800912a:	4603      	mov	r3, r0
 800912c:	4a23      	ldr	r2, [pc, #140]	@ (80091bc <vTaskStartScheduler+0xc8>)
 800912e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009130:	4b22      	ldr	r3, [pc, #136]	@ (80091bc <vTaskStartScheduler+0xc8>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d002      	beq.n	800913e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009138:	2301      	movs	r3, #1
 800913a:	617b      	str	r3, [r7, #20]
 800913c:	e001      	b.n	8009142 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800913e:	2300      	movs	r3, #0
 8009140:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	2b01      	cmp	r3, #1
 8009146:	d102      	bne.n	800914e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009148:	f000 fd42 	bl	8009bd0 <xTimerCreateTimerTask>
 800914c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d11b      	bne.n	800918c <vTaskStartScheduler+0x98>
	__asm volatile
 8009154:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009158:	f383 8811 	msr	BASEPRI, r3
 800915c:	f3bf 8f6f 	isb	sy
 8009160:	f3bf 8f4f 	dsb	sy
 8009164:	613b      	str	r3, [r7, #16]
}
 8009166:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009168:	4b15      	ldr	r3, [pc, #84]	@ (80091c0 <vTaskStartScheduler+0xcc>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	3354      	adds	r3, #84	@ 0x54
 800916e:	4a15      	ldr	r2, [pc, #84]	@ (80091c4 <vTaskStartScheduler+0xd0>)
 8009170:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009172:	4b15      	ldr	r3, [pc, #84]	@ (80091c8 <vTaskStartScheduler+0xd4>)
 8009174:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009178:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800917a:	4b14      	ldr	r3, [pc, #80]	@ (80091cc <vTaskStartScheduler+0xd8>)
 800917c:	2201      	movs	r2, #1
 800917e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009180:	4b13      	ldr	r3, [pc, #76]	@ (80091d0 <vTaskStartScheduler+0xdc>)
 8009182:	2200      	movs	r2, #0
 8009184:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009186:	f001 f90b 	bl	800a3a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800918a:	e00f      	b.n	80091ac <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009192:	d10b      	bne.n	80091ac <vTaskStartScheduler+0xb8>
	__asm volatile
 8009194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009198:	f383 8811 	msr	BASEPRI, r3
 800919c:	f3bf 8f6f 	isb	sy
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	60fb      	str	r3, [r7, #12]
}
 80091a6:	bf00      	nop
 80091a8:	bf00      	nop
 80091aa:	e7fd      	b.n	80091a8 <vTaskStartScheduler+0xb4>
}
 80091ac:	bf00      	nop
 80091ae:	3718      	adds	r7, #24
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	0801ece8 	.word	0x0801ece8
 80091b8:	08009855 	.word	0x08009855
 80091bc:	20008340 	.word	0x20008340
 80091c0:	20007e48 	.word	0x20007e48
 80091c4:	20002dc0 	.word	0x20002dc0
 80091c8:	2000833c 	.word	0x2000833c
 80091cc:	20008328 	.word	0x20008328
 80091d0:	20008320 	.word	0x20008320

080091d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80091d4:	b480      	push	{r7}
 80091d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80091d8:	4b04      	ldr	r3, [pc, #16]	@ (80091ec <vTaskSuspendAll+0x18>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	3301      	adds	r3, #1
 80091de:	4a03      	ldr	r2, [pc, #12]	@ (80091ec <vTaskSuspendAll+0x18>)
 80091e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80091e2:	bf00      	nop
 80091e4:	46bd      	mov	sp, r7
 80091e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ea:	4770      	bx	lr
 80091ec:	20008344 	.word	0x20008344

080091f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b084      	sub	sp, #16
 80091f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80091f6:	2300      	movs	r3, #0
 80091f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80091fa:	2300      	movs	r3, #0
 80091fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80091fe:	4b42      	ldr	r3, [pc, #264]	@ (8009308 <xTaskResumeAll+0x118>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d10b      	bne.n	800921e <xTaskResumeAll+0x2e>
	__asm volatile
 8009206:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920a:	f383 8811 	msr	BASEPRI, r3
 800920e:	f3bf 8f6f 	isb	sy
 8009212:	f3bf 8f4f 	dsb	sy
 8009216:	603b      	str	r3, [r7, #0]
}
 8009218:	bf00      	nop
 800921a:	bf00      	nop
 800921c:	e7fd      	b.n	800921a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800921e:	f001 f963 	bl	800a4e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009222:	4b39      	ldr	r3, [pc, #228]	@ (8009308 <xTaskResumeAll+0x118>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3b01      	subs	r3, #1
 8009228:	4a37      	ldr	r2, [pc, #220]	@ (8009308 <xTaskResumeAll+0x118>)
 800922a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800922c:	4b36      	ldr	r3, [pc, #216]	@ (8009308 <xTaskResumeAll+0x118>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d162      	bne.n	80092fa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009234:	4b35      	ldr	r3, [pc, #212]	@ (800930c <xTaskResumeAll+0x11c>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d05e      	beq.n	80092fa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800923c:	e02f      	b.n	800929e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800923e:	4b34      	ldr	r3, [pc, #208]	@ (8009310 <xTaskResumeAll+0x120>)
 8009240:	68db      	ldr	r3, [r3, #12]
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	3318      	adds	r3, #24
 800924a:	4618      	mov	r0, r3
 800924c:	f7ff f83a 	bl	80082c4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	3304      	adds	r3, #4
 8009254:	4618      	mov	r0, r3
 8009256:	f7ff f835 	bl	80082c4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800925e:	4b2d      	ldr	r3, [pc, #180]	@ (8009314 <xTaskResumeAll+0x124>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	429a      	cmp	r2, r3
 8009264:	d903      	bls.n	800926e <xTaskResumeAll+0x7e>
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926a:	4a2a      	ldr	r2, [pc, #168]	@ (8009314 <xTaskResumeAll+0x124>)
 800926c:	6013      	str	r3, [r2, #0]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009272:	4613      	mov	r3, r2
 8009274:	009b      	lsls	r3, r3, #2
 8009276:	4413      	add	r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	4a27      	ldr	r2, [pc, #156]	@ (8009318 <xTaskResumeAll+0x128>)
 800927c:	441a      	add	r2, r3
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	3304      	adds	r3, #4
 8009282:	4619      	mov	r1, r3
 8009284:	4610      	mov	r0, r2
 8009286:	f7fe ffc0 	bl	800820a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800928e:	4b23      	ldr	r3, [pc, #140]	@ (800931c <xTaskResumeAll+0x12c>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009294:	429a      	cmp	r2, r3
 8009296:	d302      	bcc.n	800929e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009298:	4b21      	ldr	r3, [pc, #132]	@ (8009320 <xTaskResumeAll+0x130>)
 800929a:	2201      	movs	r2, #1
 800929c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800929e:	4b1c      	ldr	r3, [pc, #112]	@ (8009310 <xTaskResumeAll+0x120>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d1cb      	bne.n	800923e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d001      	beq.n	80092b0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80092ac:	f000 fb8e 	bl	80099cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80092b0:	4b1c      	ldr	r3, [pc, #112]	@ (8009324 <xTaskResumeAll+0x134>)
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d010      	beq.n	80092de <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80092bc:	f000 f846 	bl	800934c <xTaskIncrementTick>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d002      	beq.n	80092cc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80092c6:	4b16      	ldr	r3, [pc, #88]	@ (8009320 <xTaskResumeAll+0x130>)
 80092c8:	2201      	movs	r2, #1
 80092ca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	3b01      	subs	r3, #1
 80092d0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1f1      	bne.n	80092bc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80092d8:	4b12      	ldr	r3, [pc, #72]	@ (8009324 <xTaskResumeAll+0x134>)
 80092da:	2200      	movs	r2, #0
 80092dc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80092de:	4b10      	ldr	r3, [pc, #64]	@ (8009320 <xTaskResumeAll+0x130>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d009      	beq.n	80092fa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80092e6:	2301      	movs	r3, #1
 80092e8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80092ea:	4b0f      	ldr	r3, [pc, #60]	@ (8009328 <xTaskResumeAll+0x138>)
 80092ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092f0:	601a      	str	r2, [r3, #0]
 80092f2:	f3bf 8f4f 	dsb	sy
 80092f6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80092fa:	f001 f927 	bl	800a54c <vPortExitCritical>

	return xAlreadyYielded;
 80092fe:	68bb      	ldr	r3, [r7, #8]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3710      	adds	r7, #16
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}
 8009308:	20008344 	.word	0x20008344
 800930c:	2000831c 	.word	0x2000831c
 8009310:	200082dc 	.word	0x200082dc
 8009314:	20008324 	.word	0x20008324
 8009318:	20007e4c 	.word	0x20007e4c
 800931c:	20007e48 	.word	0x20007e48
 8009320:	20008330 	.word	0x20008330
 8009324:	2000832c 	.word	0x2000832c
 8009328:	e000ed04 	.word	0xe000ed04

0800932c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800932c:	b480      	push	{r7}
 800932e:	b083      	sub	sp, #12
 8009330:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009332:	4b05      	ldr	r3, [pc, #20]	@ (8009348 <xTaskGetTickCount+0x1c>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009338:	687b      	ldr	r3, [r7, #4]
}
 800933a:	4618      	mov	r0, r3
 800933c:	370c      	adds	r7, #12
 800933e:	46bd      	mov	sp, r7
 8009340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009344:	4770      	bx	lr
 8009346:	bf00      	nop
 8009348:	20008320 	.word	0x20008320

0800934c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b086      	sub	sp, #24
 8009350:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009352:	2300      	movs	r3, #0
 8009354:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009356:	4b4f      	ldr	r3, [pc, #316]	@ (8009494 <xTaskIncrementTick+0x148>)
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2b00      	cmp	r3, #0
 800935c:	f040 8090 	bne.w	8009480 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009360:	4b4d      	ldr	r3, [pc, #308]	@ (8009498 <xTaskIncrementTick+0x14c>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	3301      	adds	r3, #1
 8009366:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009368:	4a4b      	ldr	r2, [pc, #300]	@ (8009498 <xTaskIncrementTick+0x14c>)
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d121      	bne.n	80093b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009374:	4b49      	ldr	r3, [pc, #292]	@ (800949c <xTaskIncrementTick+0x150>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d00b      	beq.n	8009396 <xTaskIncrementTick+0x4a>
	__asm volatile
 800937e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	603b      	str	r3, [r7, #0]
}
 8009390:	bf00      	nop
 8009392:	bf00      	nop
 8009394:	e7fd      	b.n	8009392 <xTaskIncrementTick+0x46>
 8009396:	4b41      	ldr	r3, [pc, #260]	@ (800949c <xTaskIncrementTick+0x150>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	4b40      	ldr	r3, [pc, #256]	@ (80094a0 <xTaskIncrementTick+0x154>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a3e      	ldr	r2, [pc, #248]	@ (800949c <xTaskIncrementTick+0x150>)
 80093a2:	6013      	str	r3, [r2, #0]
 80093a4:	4a3e      	ldr	r2, [pc, #248]	@ (80094a0 <xTaskIncrementTick+0x154>)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6013      	str	r3, [r2, #0]
 80093aa:	4b3e      	ldr	r3, [pc, #248]	@ (80094a4 <xTaskIncrementTick+0x158>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	3301      	adds	r3, #1
 80093b0:	4a3c      	ldr	r2, [pc, #240]	@ (80094a4 <xTaskIncrementTick+0x158>)
 80093b2:	6013      	str	r3, [r2, #0]
 80093b4:	f000 fb0a 	bl	80099cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80093b8:	4b3b      	ldr	r3, [pc, #236]	@ (80094a8 <xTaskIncrementTick+0x15c>)
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	693a      	ldr	r2, [r7, #16]
 80093be:	429a      	cmp	r2, r3
 80093c0:	d349      	bcc.n	8009456 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80093c2:	4b36      	ldr	r3, [pc, #216]	@ (800949c <xTaskIncrementTick+0x150>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d104      	bne.n	80093d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093cc:	4b36      	ldr	r3, [pc, #216]	@ (80094a8 <xTaskIncrementTick+0x15c>)
 80093ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80093d2:	601a      	str	r2, [r3, #0]
					break;
 80093d4:	e03f      	b.n	8009456 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093d6:	4b31      	ldr	r3, [pc, #196]	@ (800949c <xTaskIncrementTick+0x150>)
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	68db      	ldr	r3, [r3, #12]
 80093de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d203      	bcs.n	80093f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80093ee:	4a2e      	ldr	r2, [pc, #184]	@ (80094a8 <xTaskIncrementTick+0x15c>)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80093f4:	e02f      	b.n	8009456 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093f6:	68bb      	ldr	r3, [r7, #8]
 80093f8:	3304      	adds	r3, #4
 80093fa:	4618      	mov	r0, r3
 80093fc:	f7fe ff62 	bl	80082c4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	3318      	adds	r3, #24
 800940c:	4618      	mov	r0, r3
 800940e:	f7fe ff59 	bl	80082c4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009416:	4b25      	ldr	r3, [pc, #148]	@ (80094ac <xTaskIncrementTick+0x160>)
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	429a      	cmp	r2, r3
 800941c:	d903      	bls.n	8009426 <xTaskIncrementTick+0xda>
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009422:	4a22      	ldr	r2, [pc, #136]	@ (80094ac <xTaskIncrementTick+0x160>)
 8009424:	6013      	str	r3, [r2, #0]
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800942a:	4613      	mov	r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	4413      	add	r3, r2
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	4a1f      	ldr	r2, [pc, #124]	@ (80094b0 <xTaskIncrementTick+0x164>)
 8009434:	441a      	add	r2, r3
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	3304      	adds	r3, #4
 800943a:	4619      	mov	r1, r3
 800943c:	4610      	mov	r0, r2
 800943e:	f7fe fee4 	bl	800820a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009446:	4b1b      	ldr	r3, [pc, #108]	@ (80094b4 <xTaskIncrementTick+0x168>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944c:	429a      	cmp	r2, r3
 800944e:	d3b8      	bcc.n	80093c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009450:	2301      	movs	r3, #1
 8009452:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009454:	e7b5      	b.n	80093c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009456:	4b17      	ldr	r3, [pc, #92]	@ (80094b4 <xTaskIncrementTick+0x168>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800945c:	4914      	ldr	r1, [pc, #80]	@ (80094b0 <xTaskIncrementTick+0x164>)
 800945e:	4613      	mov	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	4413      	add	r3, r2
 8009464:	009b      	lsls	r3, r3, #2
 8009466:	440b      	add	r3, r1
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	2b01      	cmp	r3, #1
 800946c:	d901      	bls.n	8009472 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800946e:	2301      	movs	r3, #1
 8009470:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009472:	4b11      	ldr	r3, [pc, #68]	@ (80094b8 <xTaskIncrementTick+0x16c>)
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d007      	beq.n	800948a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800947a:	2301      	movs	r3, #1
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	e004      	b.n	800948a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009480:	4b0e      	ldr	r3, [pc, #56]	@ (80094bc <xTaskIncrementTick+0x170>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	3301      	adds	r3, #1
 8009486:	4a0d      	ldr	r2, [pc, #52]	@ (80094bc <xTaskIncrementTick+0x170>)
 8009488:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800948a:	697b      	ldr	r3, [r7, #20]
}
 800948c:	4618      	mov	r0, r3
 800948e:	3718      	adds	r7, #24
 8009490:	46bd      	mov	sp, r7
 8009492:	bd80      	pop	{r7, pc}
 8009494:	20008344 	.word	0x20008344
 8009498:	20008320 	.word	0x20008320
 800949c:	200082d4 	.word	0x200082d4
 80094a0:	200082d8 	.word	0x200082d8
 80094a4:	20008334 	.word	0x20008334
 80094a8:	2000833c 	.word	0x2000833c
 80094ac:	20008324 	.word	0x20008324
 80094b0:	20007e4c 	.word	0x20007e4c
 80094b4:	20007e48 	.word	0x20007e48
 80094b8:	20008330 	.word	0x20008330
 80094bc:	2000832c 	.word	0x2000832c

080094c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80094c0:	b480      	push	{r7}
 80094c2:	b085      	sub	sp, #20
 80094c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80094c6:	4b2b      	ldr	r3, [pc, #172]	@ (8009574 <vTaskSwitchContext+0xb4>)
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d003      	beq.n	80094d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80094ce:	4b2a      	ldr	r3, [pc, #168]	@ (8009578 <vTaskSwitchContext+0xb8>)
 80094d0:	2201      	movs	r2, #1
 80094d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80094d4:	e047      	b.n	8009566 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80094d6:	4b28      	ldr	r3, [pc, #160]	@ (8009578 <vTaskSwitchContext+0xb8>)
 80094d8:	2200      	movs	r2, #0
 80094da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094dc:	4b27      	ldr	r3, [pc, #156]	@ (800957c <vTaskSwitchContext+0xbc>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	60fb      	str	r3, [r7, #12]
 80094e2:	e011      	b.n	8009508 <vTaskSwitchContext+0x48>
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d10b      	bne.n	8009502 <vTaskSwitchContext+0x42>
	__asm volatile
 80094ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ee:	f383 8811 	msr	BASEPRI, r3
 80094f2:	f3bf 8f6f 	isb	sy
 80094f6:	f3bf 8f4f 	dsb	sy
 80094fa:	607b      	str	r3, [r7, #4]
}
 80094fc:	bf00      	nop
 80094fe:	bf00      	nop
 8009500:	e7fd      	b.n	80094fe <vTaskSwitchContext+0x3e>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	3b01      	subs	r3, #1
 8009506:	60fb      	str	r3, [r7, #12]
 8009508:	491d      	ldr	r1, [pc, #116]	@ (8009580 <vTaskSwitchContext+0xc0>)
 800950a:	68fa      	ldr	r2, [r7, #12]
 800950c:	4613      	mov	r3, r2
 800950e:	009b      	lsls	r3, r3, #2
 8009510:	4413      	add	r3, r2
 8009512:	009b      	lsls	r3, r3, #2
 8009514:	440b      	add	r3, r1
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d0e3      	beq.n	80094e4 <vTaskSwitchContext+0x24>
 800951c:	68fa      	ldr	r2, [r7, #12]
 800951e:	4613      	mov	r3, r2
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	4413      	add	r3, r2
 8009524:	009b      	lsls	r3, r3, #2
 8009526:	4a16      	ldr	r2, [pc, #88]	@ (8009580 <vTaskSwitchContext+0xc0>)
 8009528:	4413      	add	r3, r2
 800952a:	60bb      	str	r3, [r7, #8]
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	685b      	ldr	r3, [r3, #4]
 8009530:	685a      	ldr	r2, [r3, #4]
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	605a      	str	r2, [r3, #4]
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	685a      	ldr	r2, [r3, #4]
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	3308      	adds	r3, #8
 800953e:	429a      	cmp	r2, r3
 8009540:	d104      	bne.n	800954c <vTaskSwitchContext+0x8c>
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	685a      	ldr	r2, [r3, #4]
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	605a      	str	r2, [r3, #4]
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	685b      	ldr	r3, [r3, #4]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	4a0c      	ldr	r2, [pc, #48]	@ (8009584 <vTaskSwitchContext+0xc4>)
 8009554:	6013      	str	r3, [r2, #0]
 8009556:	4a09      	ldr	r2, [pc, #36]	@ (800957c <vTaskSwitchContext+0xbc>)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800955c:	4b09      	ldr	r3, [pc, #36]	@ (8009584 <vTaskSwitchContext+0xc4>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	3354      	adds	r3, #84	@ 0x54
 8009562:	4a09      	ldr	r2, [pc, #36]	@ (8009588 <vTaskSwitchContext+0xc8>)
 8009564:	6013      	str	r3, [r2, #0]
}
 8009566:	bf00      	nop
 8009568:	3714      	adds	r7, #20
 800956a:	46bd      	mov	sp, r7
 800956c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009570:	4770      	bx	lr
 8009572:	bf00      	nop
 8009574:	20008344 	.word	0x20008344
 8009578:	20008330 	.word	0x20008330
 800957c:	20008324 	.word	0x20008324
 8009580:	20007e4c 	.word	0x20007e4c
 8009584:	20007e48 	.word	0x20007e48
 8009588:	20002dc0 	.word	0x20002dc0

0800958c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b084      	sub	sp, #16
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d10b      	bne.n	80095b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800959c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a0:	f383 8811 	msr	BASEPRI, r3
 80095a4:	f3bf 8f6f 	isb	sy
 80095a8:	f3bf 8f4f 	dsb	sy
 80095ac:	60fb      	str	r3, [r7, #12]
}
 80095ae:	bf00      	nop
 80095b0:	bf00      	nop
 80095b2:	e7fd      	b.n	80095b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80095b4:	4b07      	ldr	r3, [pc, #28]	@ (80095d4 <vTaskPlaceOnEventList+0x48>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	3318      	adds	r3, #24
 80095ba:	4619      	mov	r1, r3
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f7fe fe48 	bl	8008252 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80095c2:	2101      	movs	r1, #1
 80095c4:	6838      	ldr	r0, [r7, #0]
 80095c6:	f000 faaf 	bl	8009b28 <prvAddCurrentTaskToDelayedList>
}
 80095ca:	bf00      	nop
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20007e48 	.word	0x20007e48

080095d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b086      	sub	sp, #24
 80095dc:	af00      	add	r7, sp, #0
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d10b      	bne.n	8009602 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80095ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ee:	f383 8811 	msr	BASEPRI, r3
 80095f2:	f3bf 8f6f 	isb	sy
 80095f6:	f3bf 8f4f 	dsb	sy
 80095fa:	617b      	str	r3, [r7, #20]
}
 80095fc:	bf00      	nop
 80095fe:	bf00      	nop
 8009600:	e7fd      	b.n	80095fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009602:	4b0a      	ldr	r3, [pc, #40]	@ (800962c <vTaskPlaceOnEventListRestricted+0x54>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	3318      	adds	r3, #24
 8009608:	4619      	mov	r1, r3
 800960a:	68f8      	ldr	r0, [r7, #12]
 800960c:	f7fe fdfd 	bl	800820a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2b00      	cmp	r3, #0
 8009614:	d002      	beq.n	800961c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009616:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800961a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800961c:	6879      	ldr	r1, [r7, #4]
 800961e:	68b8      	ldr	r0, [r7, #8]
 8009620:	f000 fa82 	bl	8009b28 <prvAddCurrentTaskToDelayedList>
	}
 8009624:	bf00      	nop
 8009626:	3718      	adds	r7, #24
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	20007e48 	.word	0x20007e48

08009630 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b086      	sub	sp, #24
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	68db      	ldr	r3, [r3, #12]
 800963c:	68db      	ldr	r3, [r3, #12]
 800963e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d10b      	bne.n	800965e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800964a:	f383 8811 	msr	BASEPRI, r3
 800964e:	f3bf 8f6f 	isb	sy
 8009652:	f3bf 8f4f 	dsb	sy
 8009656:	60fb      	str	r3, [r7, #12]
}
 8009658:	bf00      	nop
 800965a:	bf00      	nop
 800965c:	e7fd      	b.n	800965a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800965e:	693b      	ldr	r3, [r7, #16]
 8009660:	3318      	adds	r3, #24
 8009662:	4618      	mov	r0, r3
 8009664:	f7fe fe2e 	bl	80082c4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009668:	4b1d      	ldr	r3, [pc, #116]	@ (80096e0 <xTaskRemoveFromEventList+0xb0>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d11d      	bne.n	80096ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	3304      	adds	r3, #4
 8009674:	4618      	mov	r0, r3
 8009676:	f7fe fe25 	bl	80082c4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800967e:	4b19      	ldr	r3, [pc, #100]	@ (80096e4 <xTaskRemoveFromEventList+0xb4>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	429a      	cmp	r2, r3
 8009684:	d903      	bls.n	800968e <xTaskRemoveFromEventList+0x5e>
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800968a:	4a16      	ldr	r2, [pc, #88]	@ (80096e4 <xTaskRemoveFromEventList+0xb4>)
 800968c:	6013      	str	r3, [r2, #0]
 800968e:	693b      	ldr	r3, [r7, #16]
 8009690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009692:	4613      	mov	r3, r2
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	4413      	add	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	4a13      	ldr	r2, [pc, #76]	@ (80096e8 <xTaskRemoveFromEventList+0xb8>)
 800969c:	441a      	add	r2, r3
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	3304      	adds	r3, #4
 80096a2:	4619      	mov	r1, r3
 80096a4:	4610      	mov	r0, r2
 80096a6:	f7fe fdb0 	bl	800820a <vListInsertEnd>
 80096aa:	e005      	b.n	80096b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	3318      	adds	r3, #24
 80096b0:	4619      	mov	r1, r3
 80096b2:	480e      	ldr	r0, [pc, #56]	@ (80096ec <xTaskRemoveFromEventList+0xbc>)
 80096b4:	f7fe fda9 	bl	800820a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096bc:	4b0c      	ldr	r3, [pc, #48]	@ (80096f0 <xTaskRemoveFromEventList+0xc0>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d905      	bls.n	80096d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80096c6:	2301      	movs	r3, #1
 80096c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80096ca:	4b0a      	ldr	r3, [pc, #40]	@ (80096f4 <xTaskRemoveFromEventList+0xc4>)
 80096cc:	2201      	movs	r2, #1
 80096ce:	601a      	str	r2, [r3, #0]
 80096d0:	e001      	b.n	80096d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80096d2:	2300      	movs	r3, #0
 80096d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80096d6:	697b      	ldr	r3, [r7, #20]
}
 80096d8:	4618      	mov	r0, r3
 80096da:	3718      	adds	r7, #24
 80096dc:	46bd      	mov	sp, r7
 80096de:	bd80      	pop	{r7, pc}
 80096e0:	20008344 	.word	0x20008344
 80096e4:	20008324 	.word	0x20008324
 80096e8:	20007e4c 	.word	0x20007e4c
 80096ec:	200082dc 	.word	0x200082dc
 80096f0:	20007e48 	.word	0x20007e48
 80096f4:	20008330 	.word	0x20008330

080096f8 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b084      	sub	sp, #16
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10b      	bne.n	800971e <vTaskSetTimeOutState+0x26>
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
 8009716:	60fb      	str	r3, [r7, #12]
}
 8009718:	bf00      	nop
 800971a:	bf00      	nop
 800971c:	e7fd      	b.n	800971a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800971e:	f000 fee3 	bl	800a4e8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009722:	4b07      	ldr	r3, [pc, #28]	@ (8009740 <vTaskSetTimeOutState+0x48>)
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800972a:	4b06      	ldr	r3, [pc, #24]	@ (8009744 <vTaskSetTimeOutState+0x4c>)
 800972c:	681a      	ldr	r2, [r3, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 8009732:	f000 ff0b 	bl	800a54c <vPortExitCritical>
}
 8009736:	bf00      	nop
 8009738:	3710      	adds	r7, #16
 800973a:	46bd      	mov	sp, r7
 800973c:	bd80      	pop	{r7, pc}
 800973e:	bf00      	nop
 8009740:	20008334 	.word	0x20008334
 8009744:	20008320 	.word	0x20008320

08009748 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009748:	b480      	push	{r7}
 800974a:	b083      	sub	sp, #12
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009750:	4b06      	ldr	r3, [pc, #24]	@ (800976c <vTaskInternalSetTimeOutState+0x24>)
 8009752:	681a      	ldr	r2, [r3, #0]
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009758:	4b05      	ldr	r3, [pc, #20]	@ (8009770 <vTaskInternalSetTimeOutState+0x28>)
 800975a:	681a      	ldr	r2, [r3, #0]
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	605a      	str	r2, [r3, #4]
}
 8009760:	bf00      	nop
 8009762:	370c      	adds	r7, #12
 8009764:	46bd      	mov	sp, r7
 8009766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976a:	4770      	bx	lr
 800976c:	20008334 	.word	0x20008334
 8009770:	20008320 	.word	0x20008320

08009774 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b088      	sub	sp, #32
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
 800977c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10b      	bne.n	800979c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009788:	f383 8811 	msr	BASEPRI, r3
 800978c:	f3bf 8f6f 	isb	sy
 8009790:	f3bf 8f4f 	dsb	sy
 8009794:	613b      	str	r3, [r7, #16]
}
 8009796:	bf00      	nop
 8009798:	bf00      	nop
 800979a:	e7fd      	b.n	8009798 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d10b      	bne.n	80097ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80097a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a6:	f383 8811 	msr	BASEPRI, r3
 80097aa:	f3bf 8f6f 	isb	sy
 80097ae:	f3bf 8f4f 	dsb	sy
 80097b2:	60fb      	str	r3, [r7, #12]
}
 80097b4:	bf00      	nop
 80097b6:	bf00      	nop
 80097b8:	e7fd      	b.n	80097b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80097ba:	f000 fe95 	bl	800a4e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80097be:	4b1d      	ldr	r3, [pc, #116]	@ (8009834 <xTaskCheckForTimeOut+0xc0>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	69ba      	ldr	r2, [r7, #24]
 80097ca:	1ad3      	subs	r3, r2, r3
 80097cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097d6:	d102      	bne.n	80097de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80097d8:	2300      	movs	r3, #0
 80097da:	61fb      	str	r3, [r7, #28]
 80097dc:	e023      	b.n	8009826 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681a      	ldr	r2, [r3, #0]
 80097e2:	4b15      	ldr	r3, [pc, #84]	@ (8009838 <xTaskCheckForTimeOut+0xc4>)
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d007      	beq.n	80097fa <xTaskCheckForTimeOut+0x86>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	429a      	cmp	r2, r3
 80097f2:	d302      	bcc.n	80097fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80097f4:	2301      	movs	r3, #1
 80097f6:	61fb      	str	r3, [r7, #28]
 80097f8:	e015      	b.n	8009826 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	697a      	ldr	r2, [r7, #20]
 8009800:	429a      	cmp	r2, r3
 8009802:	d20b      	bcs.n	800981c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	681a      	ldr	r2, [r3, #0]
 8009808:	697b      	ldr	r3, [r7, #20]
 800980a:	1ad2      	subs	r2, r2, r3
 800980c:	683b      	ldr	r3, [r7, #0]
 800980e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7ff ff99 	bl	8009748 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009816:	2300      	movs	r3, #0
 8009818:	61fb      	str	r3, [r7, #28]
 800981a:	e004      	b.n	8009826 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	2200      	movs	r2, #0
 8009820:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009822:	2301      	movs	r3, #1
 8009824:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009826:	f000 fe91 	bl	800a54c <vPortExitCritical>

	return xReturn;
 800982a:	69fb      	ldr	r3, [r7, #28]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3720      	adds	r7, #32
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}
 8009834:	20008320 	.word	0x20008320
 8009838:	20008334 	.word	0x20008334

0800983c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009840:	4b03      	ldr	r3, [pc, #12]	@ (8009850 <vTaskMissedYield+0x14>)
 8009842:	2201      	movs	r2, #1
 8009844:	601a      	str	r2, [r3, #0]
}
 8009846:	bf00      	nop
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr
 8009850:	20008330 	.word	0x20008330

08009854 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b082      	sub	sp, #8
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800985c:	f000 f852 	bl	8009904 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009860:	4b06      	ldr	r3, [pc, #24]	@ (800987c <prvIdleTask+0x28>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b01      	cmp	r3, #1
 8009866:	d9f9      	bls.n	800985c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009868:	4b05      	ldr	r3, [pc, #20]	@ (8009880 <prvIdleTask+0x2c>)
 800986a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800986e:	601a      	str	r2, [r3, #0]
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009878:	e7f0      	b.n	800985c <prvIdleTask+0x8>
 800987a:	bf00      	nop
 800987c:	20007e4c 	.word	0x20007e4c
 8009880:	e000ed04 	.word	0xe000ed04

08009884 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b082      	sub	sp, #8
 8009888:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800988a:	2300      	movs	r3, #0
 800988c:	607b      	str	r3, [r7, #4]
 800988e:	e00c      	b.n	80098aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009890:	687a      	ldr	r2, [r7, #4]
 8009892:	4613      	mov	r3, r2
 8009894:	009b      	lsls	r3, r3, #2
 8009896:	4413      	add	r3, r2
 8009898:	009b      	lsls	r3, r3, #2
 800989a:	4a12      	ldr	r2, [pc, #72]	@ (80098e4 <prvInitialiseTaskLists+0x60>)
 800989c:	4413      	add	r3, r2
 800989e:	4618      	mov	r0, r3
 80098a0:	f7fe fc86 	bl	80081b0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	3301      	adds	r3, #1
 80098a8:	607b      	str	r3, [r7, #4]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2b37      	cmp	r3, #55	@ 0x37
 80098ae:	d9ef      	bls.n	8009890 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098b0:	480d      	ldr	r0, [pc, #52]	@ (80098e8 <prvInitialiseTaskLists+0x64>)
 80098b2:	f7fe fc7d 	bl	80081b0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098b6:	480d      	ldr	r0, [pc, #52]	@ (80098ec <prvInitialiseTaskLists+0x68>)
 80098b8:	f7fe fc7a 	bl	80081b0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80098bc:	480c      	ldr	r0, [pc, #48]	@ (80098f0 <prvInitialiseTaskLists+0x6c>)
 80098be:	f7fe fc77 	bl	80081b0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80098c2:	480c      	ldr	r0, [pc, #48]	@ (80098f4 <prvInitialiseTaskLists+0x70>)
 80098c4:	f7fe fc74 	bl	80081b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80098c8:	480b      	ldr	r0, [pc, #44]	@ (80098f8 <prvInitialiseTaskLists+0x74>)
 80098ca:	f7fe fc71 	bl	80081b0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80098ce:	4b0b      	ldr	r3, [pc, #44]	@ (80098fc <prvInitialiseTaskLists+0x78>)
 80098d0:	4a05      	ldr	r2, [pc, #20]	@ (80098e8 <prvInitialiseTaskLists+0x64>)
 80098d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80098d4:	4b0a      	ldr	r3, [pc, #40]	@ (8009900 <prvInitialiseTaskLists+0x7c>)
 80098d6:	4a05      	ldr	r2, [pc, #20]	@ (80098ec <prvInitialiseTaskLists+0x68>)
 80098d8:	601a      	str	r2, [r3, #0]
}
 80098da:	bf00      	nop
 80098dc:	3708      	adds	r7, #8
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}
 80098e2:	bf00      	nop
 80098e4:	20007e4c 	.word	0x20007e4c
 80098e8:	200082ac 	.word	0x200082ac
 80098ec:	200082c0 	.word	0x200082c0
 80098f0:	200082dc 	.word	0x200082dc
 80098f4:	200082f0 	.word	0x200082f0
 80098f8:	20008308 	.word	0x20008308
 80098fc:	200082d4 	.word	0x200082d4
 8009900:	200082d8 	.word	0x200082d8

08009904 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b082      	sub	sp, #8
 8009908:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800990a:	e019      	b.n	8009940 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800990c:	f000 fdec 	bl	800a4e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009910:	4b10      	ldr	r3, [pc, #64]	@ (8009954 <prvCheckTasksWaitingTermination+0x50>)
 8009912:	68db      	ldr	r3, [r3, #12]
 8009914:	68db      	ldr	r3, [r3, #12]
 8009916:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	3304      	adds	r3, #4
 800991c:	4618      	mov	r0, r3
 800991e:	f7fe fcd1 	bl	80082c4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009922:	4b0d      	ldr	r3, [pc, #52]	@ (8009958 <prvCheckTasksWaitingTermination+0x54>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	3b01      	subs	r3, #1
 8009928:	4a0b      	ldr	r2, [pc, #44]	@ (8009958 <prvCheckTasksWaitingTermination+0x54>)
 800992a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800992c:	4b0b      	ldr	r3, [pc, #44]	@ (800995c <prvCheckTasksWaitingTermination+0x58>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	3b01      	subs	r3, #1
 8009932:	4a0a      	ldr	r2, [pc, #40]	@ (800995c <prvCheckTasksWaitingTermination+0x58>)
 8009934:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009936:	f000 fe09 	bl	800a54c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f810 	bl	8009960 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009940:	4b06      	ldr	r3, [pc, #24]	@ (800995c <prvCheckTasksWaitingTermination+0x58>)
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d1e1      	bne.n	800990c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009948:	bf00      	nop
 800994a:	bf00      	nop
 800994c:	3708      	adds	r7, #8
 800994e:	46bd      	mov	sp, r7
 8009950:	bd80      	pop	{r7, pc}
 8009952:	bf00      	nop
 8009954:	200082f0 	.word	0x200082f0
 8009958:	2000831c 	.word	0x2000831c
 800995c:	20008304 	.word	0x20008304

08009960 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	3354      	adds	r3, #84	@ 0x54
 800996c:	4618      	mov	r0, r3
 800996e:	f012 fe4f 	bl	801c610 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009978:	2b00      	cmp	r3, #0
 800997a:	d108      	bne.n	800998e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009980:	4618      	mov	r0, r3
 8009982:	f000 ffa1 	bl	800a8c8 <vPortFree>
				vPortFree( pxTCB );
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 ff9e 	bl	800a8c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800998c:	e019      	b.n	80099c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009994:	2b01      	cmp	r3, #1
 8009996:	d103      	bne.n	80099a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f000 ff95 	bl	800a8c8 <vPortFree>
	}
 800999e:	e010      	b.n	80099c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80099a6:	2b02      	cmp	r3, #2
 80099a8:	d00b      	beq.n	80099c2 <prvDeleteTCB+0x62>
	__asm volatile
 80099aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ae:	f383 8811 	msr	BASEPRI, r3
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	60fb      	str	r3, [r7, #12]
}
 80099bc:	bf00      	nop
 80099be:	bf00      	nop
 80099c0:	e7fd      	b.n	80099be <prvDeleteTCB+0x5e>
	}
 80099c2:	bf00      	nop
 80099c4:	3710      	adds	r7, #16
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}
	...

080099cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80099cc:	b480      	push	{r7}
 80099ce:	b083      	sub	sp, #12
 80099d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80099d2:	4b0c      	ldr	r3, [pc, #48]	@ (8009a04 <prvResetNextTaskUnblockTime+0x38>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d104      	bne.n	80099e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80099dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009a08 <prvResetNextTaskUnblockTime+0x3c>)
 80099de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80099e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80099e4:	e008      	b.n	80099f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099e6:	4b07      	ldr	r3, [pc, #28]	@ (8009a04 <prvResetNextTaskUnblockTime+0x38>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	68db      	ldr	r3, [r3, #12]
 80099ec:	68db      	ldr	r3, [r3, #12]
 80099ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	4a04      	ldr	r2, [pc, #16]	@ (8009a08 <prvResetNextTaskUnblockTime+0x3c>)
 80099f6:	6013      	str	r3, [r2, #0]
}
 80099f8:	bf00      	nop
 80099fa:	370c      	adds	r7, #12
 80099fc:	46bd      	mov	sp, r7
 80099fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a02:	4770      	bx	lr
 8009a04:	200082d4 	.word	0x200082d4
 8009a08:	2000833c 	.word	0x2000833c

08009a0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a12:	4b0b      	ldr	r3, [pc, #44]	@ (8009a40 <xTaskGetSchedulerState+0x34>)
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d102      	bne.n	8009a20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	607b      	str	r3, [r7, #4]
 8009a1e:	e008      	b.n	8009a32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a20:	4b08      	ldr	r3, [pc, #32]	@ (8009a44 <xTaskGetSchedulerState+0x38>)
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d102      	bne.n	8009a2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a28:	2302      	movs	r3, #2
 8009a2a:	607b      	str	r3, [r7, #4]
 8009a2c:	e001      	b.n	8009a32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a32:	687b      	ldr	r3, [r7, #4]
	}
 8009a34:	4618      	mov	r0, r3
 8009a36:	370c      	adds	r7, #12
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr
 8009a40:	20008328 	.word	0x20008328
 8009a44:	20008344 	.word	0x20008344

08009a48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	b086      	sub	sp, #24
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a54:	2300      	movs	r3, #0
 8009a56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d058      	beq.n	8009b10 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a5e:	4b2f      	ldr	r3, [pc, #188]	@ (8009b1c <xTaskPriorityDisinherit+0xd4>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	429a      	cmp	r2, r3
 8009a66:	d00b      	beq.n	8009a80 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6c:	f383 8811 	msr	BASEPRI, r3
 8009a70:	f3bf 8f6f 	isb	sy
 8009a74:	f3bf 8f4f 	dsb	sy
 8009a78:	60fb      	str	r3, [r7, #12]
}
 8009a7a:	bf00      	nop
 8009a7c:	bf00      	nop
 8009a7e:	e7fd      	b.n	8009a7c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10b      	bne.n	8009aa0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a8c:	f383 8811 	msr	BASEPRI, r3
 8009a90:	f3bf 8f6f 	isb	sy
 8009a94:	f3bf 8f4f 	dsb	sy
 8009a98:	60bb      	str	r3, [r7, #8]
}
 8009a9a:	bf00      	nop
 8009a9c:	bf00      	nop
 8009a9e:	e7fd      	b.n	8009a9c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aa4:	1e5a      	subs	r2, r3, #1
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d02c      	beq.n	8009b10 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d128      	bne.n	8009b10 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009abe:	693b      	ldr	r3, [r7, #16]
 8009ac0:	3304      	adds	r3, #4
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	f7fe fbfe 	bl	80082c4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009acc:	693b      	ldr	r3, [r7, #16]
 8009ace:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8009b20 <xTaskPriorityDisinherit+0xd8>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	429a      	cmp	r2, r3
 8009ae6:	d903      	bls.n	8009af0 <xTaskPriorityDisinherit+0xa8>
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aec:	4a0c      	ldr	r2, [pc, #48]	@ (8009b20 <xTaskPriorityDisinherit+0xd8>)
 8009aee:	6013      	str	r3, [r2, #0]
 8009af0:	693b      	ldr	r3, [r7, #16]
 8009af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009af4:	4613      	mov	r3, r2
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	4a09      	ldr	r2, [pc, #36]	@ (8009b24 <xTaskPriorityDisinherit+0xdc>)
 8009afe:	441a      	add	r2, r3
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	3304      	adds	r3, #4
 8009b04:	4619      	mov	r1, r3
 8009b06:	4610      	mov	r0, r2
 8009b08:	f7fe fb7f 	bl	800820a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b10:	697b      	ldr	r3, [r7, #20]
	}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3718      	adds	r7, #24
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	20007e48 	.word	0x20007e48
 8009b20:	20008324 	.word	0x20008324
 8009b24:	20007e4c 	.word	0x20007e4c

08009b28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b084      	sub	sp, #16
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
 8009b30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009b32:	4b21      	ldr	r3, [pc, #132]	@ (8009bb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009b38:	4b20      	ldr	r3, [pc, #128]	@ (8009bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	3304      	adds	r3, #4
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f7fe fbc0 	bl	80082c4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b4a:	d10a      	bne.n	8009b62 <prvAddCurrentTaskToDelayedList+0x3a>
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b52:	4b1a      	ldr	r3, [pc, #104]	@ (8009bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	3304      	adds	r3, #4
 8009b58:	4619      	mov	r1, r3
 8009b5a:	4819      	ldr	r0, [pc, #100]	@ (8009bc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009b5c:	f7fe fb55 	bl	800820a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009b60:	e026      	b.n	8009bb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009b62:	68fa      	ldr	r2, [r7, #12]
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	4413      	add	r3, r2
 8009b68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009b6a:	4b14      	ldr	r3, [pc, #80]	@ (8009bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	68ba      	ldr	r2, [r7, #8]
 8009b70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009b72:	68ba      	ldr	r2, [r7, #8]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	429a      	cmp	r2, r3
 8009b78:	d209      	bcs.n	8009b8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b7a:	4b12      	ldr	r3, [pc, #72]	@ (8009bc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	4b0f      	ldr	r3, [pc, #60]	@ (8009bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	3304      	adds	r3, #4
 8009b84:	4619      	mov	r1, r3
 8009b86:	4610      	mov	r0, r2
 8009b88:	f7fe fb63 	bl	8008252 <vListInsert>
}
 8009b8c:	e010      	b.n	8009bb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8009bc8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	4b0a      	ldr	r3, [pc, #40]	@ (8009bbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3304      	adds	r3, #4
 8009b98:	4619      	mov	r1, r3
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	f7fe fb59 	bl	8008252 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ba0:	4b0a      	ldr	r3, [pc, #40]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	68ba      	ldr	r2, [r7, #8]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d202      	bcs.n	8009bb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009baa:	4a08      	ldr	r2, [pc, #32]	@ (8009bcc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	6013      	str	r3, [r2, #0]
}
 8009bb0:	bf00      	nop
 8009bb2:	3710      	adds	r7, #16
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	bd80      	pop	{r7, pc}
 8009bb8:	20008320 	.word	0x20008320
 8009bbc:	20007e48 	.word	0x20007e48
 8009bc0:	20008308 	.word	0x20008308
 8009bc4:	200082d8 	.word	0x200082d8
 8009bc8:	200082d4 	.word	0x200082d4
 8009bcc:	2000833c 	.word	0x2000833c

08009bd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b08a      	sub	sp, #40	@ 0x28
 8009bd4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009bda:	f000 fb13 	bl	800a204 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009bde:	4b1d      	ldr	r3, [pc, #116]	@ (8009c54 <xTimerCreateTimerTask+0x84>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d021      	beq.n	8009c2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009be6:	2300      	movs	r3, #0
 8009be8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009bea:	2300      	movs	r3, #0
 8009bec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009bee:	1d3a      	adds	r2, r7, #4
 8009bf0:	f107 0108 	add.w	r1, r7, #8
 8009bf4:	f107 030c 	add.w	r3, r7, #12
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	f7fe fabf 	bl	800817c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009bfe:	6879      	ldr	r1, [r7, #4]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	9202      	str	r2, [sp, #8]
 8009c06:	9301      	str	r3, [sp, #4]
 8009c08:	2302      	movs	r3, #2
 8009c0a:	9300      	str	r3, [sp, #0]
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	460a      	mov	r2, r1
 8009c10:	4911      	ldr	r1, [pc, #68]	@ (8009c58 <xTimerCreateTimerTask+0x88>)
 8009c12:	4812      	ldr	r0, [pc, #72]	@ (8009c5c <xTimerCreateTimerTask+0x8c>)
 8009c14:	f7ff f87a 	bl	8008d0c <xTaskCreateStatic>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	4a11      	ldr	r2, [pc, #68]	@ (8009c60 <xTimerCreateTimerTask+0x90>)
 8009c1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009c1e:	4b10      	ldr	r3, [pc, #64]	@ (8009c60 <xTimerCreateTimerTask+0x90>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009c26:	2301      	movs	r3, #1
 8009c28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d10b      	bne.n	8009c48 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	613b      	str	r3, [r7, #16]
}
 8009c42:	bf00      	nop
 8009c44:	bf00      	nop
 8009c46:	e7fd      	b.n	8009c44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009c48:	697b      	ldr	r3, [r7, #20]
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3718      	adds	r7, #24
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	20008378 	.word	0x20008378
 8009c58:	0801ecf0 	.word	0x0801ecf0
 8009c5c:	08009d9d 	.word	0x08009d9d
 8009c60:	2000837c 	.word	0x2000837c

08009c64 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009c64:	b580      	push	{r7, lr}
 8009c66:	b08a      	sub	sp, #40	@ 0x28
 8009c68:	af00      	add	r7, sp, #0
 8009c6a:	60f8      	str	r0, [r7, #12]
 8009c6c:	60b9      	str	r1, [r7, #8]
 8009c6e:	607a      	str	r2, [r7, #4]
 8009c70:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009c72:	2300      	movs	r3, #0
 8009c74:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10b      	bne.n	8009c94 <xTimerGenericCommand+0x30>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	623b      	str	r3, [r7, #32]
}
 8009c8e:	bf00      	nop
 8009c90:	bf00      	nop
 8009c92:	e7fd      	b.n	8009c90 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009c94:	4b19      	ldr	r3, [pc, #100]	@ (8009cfc <xTimerGenericCommand+0x98>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d02a      	beq.n	8009cf2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009ca8:	68bb      	ldr	r3, [r7, #8]
 8009caa:	2b05      	cmp	r3, #5
 8009cac:	dc18      	bgt.n	8009ce0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cae:	f7ff fead 	bl	8009a0c <xTaskGetSchedulerState>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d109      	bne.n	8009ccc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cb8:	4b10      	ldr	r3, [pc, #64]	@ (8009cfc <xTimerGenericCommand+0x98>)
 8009cba:	6818      	ldr	r0, [r3, #0]
 8009cbc:	f107 0110 	add.w	r1, r7, #16
 8009cc0:	2300      	movs	r3, #0
 8009cc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cc4:	f7fe fc32 	bl	800852c <xQueueGenericSend>
 8009cc8:	6278      	str	r0, [r7, #36]	@ 0x24
 8009cca:	e012      	b.n	8009cf2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8009cfc <xTimerGenericCommand+0x98>)
 8009cce:	6818      	ldr	r0, [r3, #0]
 8009cd0:	f107 0110 	add.w	r1, r7, #16
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f7fe fc28 	bl	800852c <xQueueGenericSend>
 8009cdc:	6278      	str	r0, [r7, #36]	@ 0x24
 8009cde:	e008      	b.n	8009cf2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ce0:	4b06      	ldr	r3, [pc, #24]	@ (8009cfc <xTimerGenericCommand+0x98>)
 8009ce2:	6818      	ldr	r0, [r3, #0]
 8009ce4:	f107 0110 	add.w	r1, r7, #16
 8009ce8:	2300      	movs	r3, #0
 8009cea:	683a      	ldr	r2, [r7, #0]
 8009cec:	f7fe fd20 	bl	8008730 <xQueueGenericSendFromISR>
 8009cf0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3728      	adds	r7, #40	@ 0x28
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}
 8009cfc:	20008378 	.word	0x20008378

08009d00 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b088      	sub	sp, #32
 8009d04:	af02      	add	r7, sp, #8
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d0a:	4b23      	ldr	r3, [pc, #140]	@ (8009d98 <prvProcessExpiredTimer+0x98>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	68db      	ldr	r3, [r3, #12]
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	3304      	adds	r3, #4
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fe fad3 	bl	80082c4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d24:	f003 0304 	and.w	r3, r3, #4
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d023      	beq.n	8009d74 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d2c:	697b      	ldr	r3, [r7, #20]
 8009d2e:	699a      	ldr	r2, [r3, #24]
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	18d1      	adds	r1, r2, r3
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	683a      	ldr	r2, [r7, #0]
 8009d38:	6978      	ldr	r0, [r7, #20]
 8009d3a:	f000 f8d5 	bl	8009ee8 <prvInsertTimerInActiveList>
 8009d3e:	4603      	mov	r3, r0
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d020      	beq.n	8009d86 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d44:	2300      	movs	r3, #0
 8009d46:	9300      	str	r3, [sp, #0]
 8009d48:	2300      	movs	r3, #0
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	2100      	movs	r1, #0
 8009d4e:	6978      	ldr	r0, [r7, #20]
 8009d50:	f7ff ff88 	bl	8009c64 <xTimerGenericCommand>
 8009d54:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d114      	bne.n	8009d86 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	60fb      	str	r3, [r7, #12]
}
 8009d6e:	bf00      	nop
 8009d70:	bf00      	nop
 8009d72:	e7fd      	b.n	8009d70 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d7a:	f023 0301 	bic.w	r3, r3, #1
 8009d7e:	b2da      	uxtb	r2, r3
 8009d80:	697b      	ldr	r3, [r7, #20]
 8009d82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	6a1b      	ldr	r3, [r3, #32]
 8009d8a:	6978      	ldr	r0, [r7, #20]
 8009d8c:	4798      	blx	r3
}
 8009d8e:	bf00      	nop
 8009d90:	3718      	adds	r7, #24
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	20008370 	.word	0x20008370

08009d9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009da4:	f107 0308 	add.w	r3, r7, #8
 8009da8:	4618      	mov	r0, r3
 8009daa:	f000 f859 	bl	8009e60 <prvGetNextExpireTime>
 8009dae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	4619      	mov	r1, r3
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f000 f805 	bl	8009dc4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009dba:	f000 f8d7 	bl	8009f6c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dbe:	bf00      	nop
 8009dc0:	e7f0      	b.n	8009da4 <prvTimerTask+0x8>
	...

08009dc4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dce:	f7ff fa01 	bl	80091d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dd2:	f107 0308 	add.w	r3, r7, #8
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	f000 f866 	bl	8009ea8 <prvSampleTimeNow>
 8009ddc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d130      	bne.n	8009e46 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d10a      	bne.n	8009e00 <prvProcessTimerOrBlockTask+0x3c>
 8009dea:	687a      	ldr	r2, [r7, #4]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d806      	bhi.n	8009e00 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009df2:	f7ff f9fd 	bl	80091f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009df6:	68f9      	ldr	r1, [r7, #12]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f7ff ff81 	bl	8009d00 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009dfe:	e024      	b.n	8009e4a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d008      	beq.n	8009e18 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e06:	4b13      	ldr	r3, [pc, #76]	@ (8009e54 <prvProcessTimerOrBlockTask+0x90>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d101      	bne.n	8009e14 <prvProcessTimerOrBlockTask+0x50>
 8009e10:	2301      	movs	r3, #1
 8009e12:	e000      	b.n	8009e16 <prvProcessTimerOrBlockTask+0x52>
 8009e14:	2300      	movs	r3, #0
 8009e16:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e18:	4b0f      	ldr	r3, [pc, #60]	@ (8009e58 <prvProcessTimerOrBlockTask+0x94>)
 8009e1a:	6818      	ldr	r0, [r3, #0]
 8009e1c:	687a      	ldr	r2, [r7, #4]
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	683a      	ldr	r2, [r7, #0]
 8009e24:	4619      	mov	r1, r3
 8009e26:	f7fe ff3d 	bl	8008ca4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e2a:	f7ff f9e1 	bl	80091f0 <xTaskResumeAll>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d10a      	bne.n	8009e4a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e34:	4b09      	ldr	r3, [pc, #36]	@ (8009e5c <prvProcessTimerOrBlockTask+0x98>)
 8009e36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e3a:	601a      	str	r2, [r3, #0]
 8009e3c:	f3bf 8f4f 	dsb	sy
 8009e40:	f3bf 8f6f 	isb	sy
}
 8009e44:	e001      	b.n	8009e4a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e46:	f7ff f9d3 	bl	80091f0 <xTaskResumeAll>
}
 8009e4a:	bf00      	nop
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	20008374 	.word	0x20008374
 8009e58:	20008378 	.word	0x20008378
 8009e5c:	e000ed04 	.word	0xe000ed04

08009e60 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e68:	4b0e      	ldr	r3, [pc, #56]	@ (8009ea4 <prvGetNextExpireTime+0x44>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d101      	bne.n	8009e76 <prvGetNextExpireTime+0x16>
 8009e72:	2201      	movs	r2, #1
 8009e74:	e000      	b.n	8009e78 <prvGetNextExpireTime+0x18>
 8009e76:	2200      	movs	r2, #0
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d105      	bne.n	8009e90 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009e84:	4b07      	ldr	r3, [pc, #28]	@ (8009ea4 <prvGetNextExpireTime+0x44>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	68db      	ldr	r3, [r3, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	60fb      	str	r3, [r7, #12]
 8009e8e:	e001      	b.n	8009e94 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009e90:	2300      	movs	r3, #0
 8009e92:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009e94:	68fb      	ldr	r3, [r7, #12]
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3714      	adds	r7, #20
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea0:	4770      	bx	lr
 8009ea2:	bf00      	nop
 8009ea4:	20008370 	.word	0x20008370

08009ea8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b084      	sub	sp, #16
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009eb0:	f7ff fa3c 	bl	800932c <xTaskGetTickCount>
 8009eb4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8009ee4 <prvSampleTimeNow+0x3c>)
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	68fa      	ldr	r2, [r7, #12]
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d205      	bcs.n	8009ecc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009ec0:	f000 f93a 	bl	800a138 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	601a      	str	r2, [r3, #0]
 8009eca:	e002      	b.n	8009ed2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009ed2:	4a04      	ldr	r2, [pc, #16]	@ (8009ee4 <prvSampleTimeNow+0x3c>)
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3710      	adds	r7, #16
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	20008380 	.word	0x20008380

08009ee8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b086      	sub	sp, #24
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	60f8      	str	r0, [r7, #12]
 8009ef0:	60b9      	str	r1, [r7, #8]
 8009ef2:	607a      	str	r2, [r7, #4]
 8009ef4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	68ba      	ldr	r2, [r7, #8]
 8009efe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	68fa      	ldr	r2, [r7, #12]
 8009f04:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f06:	68ba      	ldr	r2, [r7, #8]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d812      	bhi.n	8009f34 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	1ad2      	subs	r2, r2, r3
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	699b      	ldr	r3, [r3, #24]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d302      	bcc.n	8009f22 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	e01b      	b.n	8009f5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f22:	4b10      	ldr	r3, [pc, #64]	@ (8009f64 <prvInsertTimerInActiveList+0x7c>)
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	3304      	adds	r3, #4
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	4610      	mov	r0, r2
 8009f2e:	f7fe f990 	bl	8008252 <vListInsert>
 8009f32:	e012      	b.n	8009f5a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d206      	bcs.n	8009f4a <prvInsertTimerInActiveList+0x62>
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d302      	bcc.n	8009f4a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f44:	2301      	movs	r3, #1
 8009f46:	617b      	str	r3, [r7, #20]
 8009f48:	e007      	b.n	8009f5a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f4a:	4b07      	ldr	r3, [pc, #28]	@ (8009f68 <prvInsertTimerInActiveList+0x80>)
 8009f4c:	681a      	ldr	r2, [r3, #0]
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	3304      	adds	r3, #4
 8009f52:	4619      	mov	r1, r3
 8009f54:	4610      	mov	r0, r2
 8009f56:	f7fe f97c 	bl	8008252 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f5a:	697b      	ldr	r3, [r7, #20]
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3718      	adds	r7, #24
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}
 8009f64:	20008374 	.word	0x20008374
 8009f68:	20008370 	.word	0x20008370

08009f6c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b08e      	sub	sp, #56	@ 0x38
 8009f70:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f72:	e0ce      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	da19      	bge.n	8009fae <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009f7a:	1d3b      	adds	r3, r7, #4
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d10b      	bne.n	8009f9e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8a:	f383 8811 	msr	BASEPRI, r3
 8009f8e:	f3bf 8f6f 	isb	sy
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	61fb      	str	r3, [r7, #28]
}
 8009f98:	bf00      	nop
 8009f9a:	bf00      	nop
 8009f9c:	e7fd      	b.n	8009f9a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fa4:	6850      	ldr	r0, [r2, #4]
 8009fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fa8:	6892      	ldr	r2, [r2, #8]
 8009faa:	4611      	mov	r1, r2
 8009fac:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	f2c0 80ae 	blt.w	800a112 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fbc:	695b      	ldr	r3, [r3, #20]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d004      	beq.n	8009fcc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7fe f97c 	bl	80082c4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fcc:	463b      	mov	r3, r7
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7ff ff6a 	bl	8009ea8 <prvSampleTimeNow>
 8009fd4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	2b09      	cmp	r3, #9
 8009fda:	f200 8097 	bhi.w	800a10c <prvProcessReceivedCommands+0x1a0>
 8009fde:	a201      	add	r2, pc, #4	@ (adr r2, 8009fe4 <prvProcessReceivedCommands+0x78>)
 8009fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe4:	0800a00d 	.word	0x0800a00d
 8009fe8:	0800a00d 	.word	0x0800a00d
 8009fec:	0800a00d 	.word	0x0800a00d
 8009ff0:	0800a083 	.word	0x0800a083
 8009ff4:	0800a097 	.word	0x0800a097
 8009ff8:	0800a0e3 	.word	0x0800a0e3
 8009ffc:	0800a00d 	.word	0x0800a00d
 800a000:	0800a00d 	.word	0x0800a00d
 800a004:	0800a083 	.word	0x0800a083
 800a008:	0800a097 	.word	0x0800a097
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a00c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a00e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a012:	f043 0301 	orr.w	r3, r3, #1
 800a016:	b2da      	uxtb	r2, r3
 800a018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a01a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a01e:	68ba      	ldr	r2, [r7, #8]
 800a020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a022:	699b      	ldr	r3, [r3, #24]
 800a024:	18d1      	adds	r1, r2, r3
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a02a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a02c:	f7ff ff5c 	bl	8009ee8 <prvInsertTimerInActiveList>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	d06c      	beq.n	800a110 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a038:	6a1b      	ldr	r3, [r3, #32]
 800a03a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a03c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a03e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a040:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a044:	f003 0304 	and.w	r3, r3, #4
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d061      	beq.n	800a110 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a04c:	68ba      	ldr	r2, [r7, #8]
 800a04e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	441a      	add	r2, r3
 800a054:	2300      	movs	r3, #0
 800a056:	9300      	str	r3, [sp, #0]
 800a058:	2300      	movs	r3, #0
 800a05a:	2100      	movs	r1, #0
 800a05c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a05e:	f7ff fe01 	bl	8009c64 <xTimerGenericCommand>
 800a062:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a064:	6a3b      	ldr	r3, [r7, #32]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d152      	bne.n	800a110 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a06a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06e:	f383 8811 	msr	BASEPRI, r3
 800a072:	f3bf 8f6f 	isb	sy
 800a076:	f3bf 8f4f 	dsb	sy
 800a07a:	61bb      	str	r3, [r7, #24]
}
 800a07c:	bf00      	nop
 800a07e:	bf00      	nop
 800a080:	e7fd      	b.n	800a07e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a084:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a088:	f023 0301 	bic.w	r3, r3, #1
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a090:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a094:	e03d      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a098:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a09c:	f043 0301 	orr.w	r3, r3, #1
 800a0a0:	b2da      	uxtb	r2, r3
 800a0a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0a4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a0a8:	68ba      	ldr	r2, [r7, #8]
 800a0aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ac:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a0ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0b0:	699b      	ldr	r3, [r3, #24]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10b      	bne.n	800a0ce <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0ba:	f383 8811 	msr	BASEPRI, r3
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	f3bf 8f4f 	dsb	sy
 800a0c6:	617b      	str	r3, [r7, #20]
}
 800a0c8:	bf00      	nop
 800a0ca:	bf00      	nop
 800a0cc:	e7fd      	b.n	800a0ca <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	699a      	ldr	r2, [r3, #24]
 800a0d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d4:	18d1      	adds	r1, r2, r3
 800a0d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0dc:	f7ff ff04 	bl	8009ee8 <prvInsertTimerInActiveList>
					break;
 800a0e0:	e017      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0e8:	f003 0302 	and.w	r3, r3, #2
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d103      	bne.n	800a0f8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a0f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a0f2:	f000 fbe9 	bl	800a8c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0f6:	e00c      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a0f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a0fe:	f023 0301 	bic.w	r3, r3, #1
 800a102:	b2da      	uxtb	r2, r3
 800a104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a106:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a10a:	e002      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a10c:	bf00      	nop
 800a10e:	e000      	b.n	800a112 <prvProcessReceivedCommands+0x1a6>
					break;
 800a110:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a112:	4b08      	ldr	r3, [pc, #32]	@ (800a134 <prvProcessReceivedCommands+0x1c8>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	1d39      	adds	r1, r7, #4
 800a118:	2200      	movs	r2, #0
 800a11a:	4618      	mov	r0, r3
 800a11c:	f7fe fba6 	bl	800886c <xQueueReceive>
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	f47f af26 	bne.w	8009f74 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a128:	bf00      	nop
 800a12a:	bf00      	nop
 800a12c:	3730      	adds	r7, #48	@ 0x30
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	20008378 	.word	0x20008378

0800a138 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b088      	sub	sp, #32
 800a13c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a13e:	e049      	b.n	800a1d4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a140:	4b2e      	ldr	r3, [pc, #184]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	68db      	ldr	r3, [r3, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a14a:	4b2c      	ldr	r3, [pc, #176]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	68db      	ldr	r3, [r3, #12]
 800a150:	68db      	ldr	r3, [r3, #12]
 800a152:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	3304      	adds	r3, #4
 800a158:	4618      	mov	r0, r3
 800a15a:	f7fe f8b3 	bl	80082c4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	6a1b      	ldr	r3, [r3, #32]
 800a162:	68f8      	ldr	r0, [r7, #12]
 800a164:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a16c:	f003 0304 	and.w	r3, r3, #4
 800a170:	2b00      	cmp	r3, #0
 800a172:	d02f      	beq.n	800a1d4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	699b      	ldr	r3, [r3, #24]
 800a178:	693a      	ldr	r2, [r7, #16]
 800a17a:	4413      	add	r3, r2
 800a17c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	429a      	cmp	r2, r3
 800a184:	d90e      	bls.n	800a1a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	68fa      	ldr	r2, [r7, #12]
 800a190:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a192:	4b1a      	ldr	r3, [pc, #104]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a194:	681a      	ldr	r2, [r3, #0]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	3304      	adds	r3, #4
 800a19a:	4619      	mov	r1, r3
 800a19c:	4610      	mov	r0, r2
 800a19e:	f7fe f858 	bl	8008252 <vListInsert>
 800a1a2:	e017      	b.n	800a1d4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	9300      	str	r3, [sp, #0]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	693a      	ldr	r2, [r7, #16]
 800a1ac:	2100      	movs	r1, #0
 800a1ae:	68f8      	ldr	r0, [r7, #12]
 800a1b0:	f7ff fd58 	bl	8009c64 <xTimerGenericCommand>
 800a1b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d10b      	bne.n	800a1d4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a1bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1c0:	f383 8811 	msr	BASEPRI, r3
 800a1c4:	f3bf 8f6f 	isb	sy
 800a1c8:	f3bf 8f4f 	dsb	sy
 800a1cc:	603b      	str	r3, [r7, #0]
}
 800a1ce:	bf00      	nop
 800a1d0:	bf00      	nop
 800a1d2:	e7fd      	b.n	800a1d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a1d4:	4b09      	ldr	r3, [pc, #36]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1b0      	bne.n	800a140 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a1de:	4b07      	ldr	r3, [pc, #28]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a1e4:	4b06      	ldr	r3, [pc, #24]	@ (800a200 <prvSwitchTimerLists+0xc8>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a04      	ldr	r2, [pc, #16]	@ (800a1fc <prvSwitchTimerLists+0xc4>)
 800a1ea:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a1ec:	4a04      	ldr	r2, [pc, #16]	@ (800a200 <prvSwitchTimerLists+0xc8>)
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	6013      	str	r3, [r2, #0]
}
 800a1f2:	bf00      	nop
 800a1f4:	3718      	adds	r7, #24
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20008370 	.word	0x20008370
 800a200:	20008374 	.word	0x20008374

0800a204 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a20a:	f000 f96d 	bl	800a4e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a20e:	4b15      	ldr	r3, [pc, #84]	@ (800a264 <prvCheckForValidListAndQueue+0x60>)
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2b00      	cmp	r3, #0
 800a214:	d120      	bne.n	800a258 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a216:	4814      	ldr	r0, [pc, #80]	@ (800a268 <prvCheckForValidListAndQueue+0x64>)
 800a218:	f7fd ffca 	bl	80081b0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a21c:	4813      	ldr	r0, [pc, #76]	@ (800a26c <prvCheckForValidListAndQueue+0x68>)
 800a21e:	f7fd ffc7 	bl	80081b0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a222:	4b13      	ldr	r3, [pc, #76]	@ (800a270 <prvCheckForValidListAndQueue+0x6c>)
 800a224:	4a10      	ldr	r2, [pc, #64]	@ (800a268 <prvCheckForValidListAndQueue+0x64>)
 800a226:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a228:	4b12      	ldr	r3, [pc, #72]	@ (800a274 <prvCheckForValidListAndQueue+0x70>)
 800a22a:	4a10      	ldr	r2, [pc, #64]	@ (800a26c <prvCheckForValidListAndQueue+0x68>)
 800a22c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a22e:	2300      	movs	r3, #0
 800a230:	9300      	str	r3, [sp, #0]
 800a232:	4b11      	ldr	r3, [pc, #68]	@ (800a278 <prvCheckForValidListAndQueue+0x74>)
 800a234:	4a11      	ldr	r2, [pc, #68]	@ (800a27c <prvCheckForValidListAndQueue+0x78>)
 800a236:	2110      	movs	r1, #16
 800a238:	200a      	movs	r0, #10
 800a23a:	f7fe f8d7 	bl	80083ec <xQueueGenericCreateStatic>
 800a23e:	4603      	mov	r3, r0
 800a240:	4a08      	ldr	r2, [pc, #32]	@ (800a264 <prvCheckForValidListAndQueue+0x60>)
 800a242:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a244:	4b07      	ldr	r3, [pc, #28]	@ (800a264 <prvCheckForValidListAndQueue+0x60>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d005      	beq.n	800a258 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a24c:	4b05      	ldr	r3, [pc, #20]	@ (800a264 <prvCheckForValidListAndQueue+0x60>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	490b      	ldr	r1, [pc, #44]	@ (800a280 <prvCheckForValidListAndQueue+0x7c>)
 800a252:	4618      	mov	r0, r3
 800a254:	f7fe fcfc 	bl	8008c50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a258:	f000 f978 	bl	800a54c <vPortExitCritical>
}
 800a25c:	bf00      	nop
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	20008378 	.word	0x20008378
 800a268:	20008348 	.word	0x20008348
 800a26c:	2000835c 	.word	0x2000835c
 800a270:	20008370 	.word	0x20008370
 800a274:	20008374 	.word	0x20008374
 800a278:	20008424 	.word	0x20008424
 800a27c:	20008384 	.word	0x20008384
 800a280:	0801ecf8 	.word	0x0801ecf8

0800a284 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	3b04      	subs	r3, #4
 800a294:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a29c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	3b04      	subs	r3, #4
 800a2a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	f023 0201 	bic.w	r2, r3, #1
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	3b04      	subs	r3, #4
 800a2b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a2b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a2e8 <pxPortInitialiseStack+0x64>)
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	3b14      	subs	r3, #20
 800a2be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a2c0:	687a      	ldr	r2, [r7, #4]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	3b04      	subs	r3, #4
 800a2ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	f06f 0202 	mvn.w	r2, #2
 800a2d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	3b20      	subs	r3, #32
 800a2d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a2da:	68fb      	ldr	r3, [r7, #12]
}
 800a2dc:	4618      	mov	r0, r3
 800a2de:	3714      	adds	r7, #20
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2e6:	4770      	bx	lr
 800a2e8:	0800a2ed 	.word	0x0800a2ed

0800a2ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a2f6:	4b13      	ldr	r3, [pc, #76]	@ (800a344 <prvTaskExitError+0x58>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2fe:	d00b      	beq.n	800a318 <prvTaskExitError+0x2c>
	__asm volatile
 800a300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a304:	f383 8811 	msr	BASEPRI, r3
 800a308:	f3bf 8f6f 	isb	sy
 800a30c:	f3bf 8f4f 	dsb	sy
 800a310:	60fb      	str	r3, [r7, #12]
}
 800a312:	bf00      	nop
 800a314:	bf00      	nop
 800a316:	e7fd      	b.n	800a314 <prvTaskExitError+0x28>
	__asm volatile
 800a318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31c:	f383 8811 	msr	BASEPRI, r3
 800a320:	f3bf 8f6f 	isb	sy
 800a324:	f3bf 8f4f 	dsb	sy
 800a328:	60bb      	str	r3, [r7, #8]
}
 800a32a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a32c:	bf00      	nop
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d0fc      	beq.n	800a32e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a334:	bf00      	nop
 800a336:	bf00      	nop
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	20000018 	.word	0x20000018
	...

0800a350 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a350:	4b07      	ldr	r3, [pc, #28]	@ (800a370 <pxCurrentTCBConst2>)
 800a352:	6819      	ldr	r1, [r3, #0]
 800a354:	6808      	ldr	r0, [r1, #0]
 800a356:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a35a:	f380 8809 	msr	PSP, r0
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f04f 0000 	mov.w	r0, #0
 800a366:	f380 8811 	msr	BASEPRI, r0
 800a36a:	4770      	bx	lr
 800a36c:	f3af 8000 	nop.w

0800a370 <pxCurrentTCBConst2>:
 800a370:	20007e48 	.word	0x20007e48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop

0800a378 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a378:	4808      	ldr	r0, [pc, #32]	@ (800a39c <prvPortStartFirstTask+0x24>)
 800a37a:	6800      	ldr	r0, [r0, #0]
 800a37c:	6800      	ldr	r0, [r0, #0]
 800a37e:	f380 8808 	msr	MSP, r0
 800a382:	f04f 0000 	mov.w	r0, #0
 800a386:	f380 8814 	msr	CONTROL, r0
 800a38a:	b662      	cpsie	i
 800a38c:	b661      	cpsie	f
 800a38e:	f3bf 8f4f 	dsb	sy
 800a392:	f3bf 8f6f 	isb	sy
 800a396:	df00      	svc	0
 800a398:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a39a:	bf00      	nop
 800a39c:	e000ed08 	.word	0xe000ed08

0800a3a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b086      	sub	sp, #24
 800a3a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a3a6:	4b47      	ldr	r3, [pc, #284]	@ (800a4c4 <xPortStartScheduler+0x124>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a47      	ldr	r2, [pc, #284]	@ (800a4c8 <xPortStartScheduler+0x128>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d10b      	bne.n	800a3c8 <xPortStartScheduler+0x28>
	__asm volatile
 800a3b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3b4:	f383 8811 	msr	BASEPRI, r3
 800a3b8:	f3bf 8f6f 	isb	sy
 800a3bc:	f3bf 8f4f 	dsb	sy
 800a3c0:	60fb      	str	r3, [r7, #12]
}
 800a3c2:	bf00      	nop
 800a3c4:	bf00      	nop
 800a3c6:	e7fd      	b.n	800a3c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a3c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a4c4 <xPortStartScheduler+0x124>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	4a3f      	ldr	r2, [pc, #252]	@ (800a4cc <xPortStartScheduler+0x12c>)
 800a3ce:	4293      	cmp	r3, r2
 800a3d0:	d10b      	bne.n	800a3ea <xPortStartScheduler+0x4a>
	__asm volatile
 800a3d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d6:	f383 8811 	msr	BASEPRI, r3
 800a3da:	f3bf 8f6f 	isb	sy
 800a3de:	f3bf 8f4f 	dsb	sy
 800a3e2:	613b      	str	r3, [r7, #16]
}
 800a3e4:	bf00      	nop
 800a3e6:	bf00      	nop
 800a3e8:	e7fd      	b.n	800a3e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a3ea:	4b39      	ldr	r3, [pc, #228]	@ (800a4d0 <xPortStartScheduler+0x130>)
 800a3ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	781b      	ldrb	r3, [r3, #0]
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	22ff      	movs	r2, #255	@ 0xff
 800a3fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a3fc:	697b      	ldr	r3, [r7, #20]
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	b2db      	uxtb	r3, r3
 800a402:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a404:	78fb      	ldrb	r3, [r7, #3]
 800a406:	b2db      	uxtb	r3, r3
 800a408:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a40c:	b2da      	uxtb	r2, r3
 800a40e:	4b31      	ldr	r3, [pc, #196]	@ (800a4d4 <xPortStartScheduler+0x134>)
 800a410:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a412:	4b31      	ldr	r3, [pc, #196]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a414:	2207      	movs	r2, #7
 800a416:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a418:	e009      	b.n	800a42e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a41a:	4b2f      	ldr	r3, [pc, #188]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	3b01      	subs	r3, #1
 800a420:	4a2d      	ldr	r2, [pc, #180]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a422:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a424:	78fb      	ldrb	r3, [r7, #3]
 800a426:	b2db      	uxtb	r3, r3
 800a428:	005b      	lsls	r3, r3, #1
 800a42a:	b2db      	uxtb	r3, r3
 800a42c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	b2db      	uxtb	r3, r3
 800a432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a436:	2b80      	cmp	r3, #128	@ 0x80
 800a438:	d0ef      	beq.n	800a41a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a43a:	4b27      	ldr	r3, [pc, #156]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f1c3 0307 	rsb	r3, r3, #7
 800a442:	2b04      	cmp	r3, #4
 800a444:	d00b      	beq.n	800a45e <xPortStartScheduler+0xbe>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	f383 8811 	msr	BASEPRI, r3
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f3bf 8f4f 	dsb	sy
 800a456:	60bb      	str	r3, [r7, #8]
}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	e7fd      	b.n	800a45a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a45e:	4b1e      	ldr	r3, [pc, #120]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	021b      	lsls	r3, r3, #8
 800a464:	4a1c      	ldr	r2, [pc, #112]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a466:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a468:	4b1b      	ldr	r3, [pc, #108]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a470:	4a19      	ldr	r2, [pc, #100]	@ (800a4d8 <xPortStartScheduler+0x138>)
 800a472:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	b2da      	uxtb	r2, r3
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a47c:	4b17      	ldr	r3, [pc, #92]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a16      	ldr	r2, [pc, #88]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a482:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a486:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a488:	4b14      	ldr	r3, [pc, #80]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	4a13      	ldr	r2, [pc, #76]	@ (800a4dc <xPortStartScheduler+0x13c>)
 800a48e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a492:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a494:	f000 f8da 	bl	800a64c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a498:	4b11      	ldr	r3, [pc, #68]	@ (800a4e0 <xPortStartScheduler+0x140>)
 800a49a:	2200      	movs	r2, #0
 800a49c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a49e:	f000 f8f9 	bl	800a694 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a4a2:	4b10      	ldr	r3, [pc, #64]	@ (800a4e4 <xPortStartScheduler+0x144>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4a0f      	ldr	r2, [pc, #60]	@ (800a4e4 <xPortStartScheduler+0x144>)
 800a4a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a4ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a4ae:	f7ff ff63 	bl	800a378 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a4b2:	f7ff f805 	bl	80094c0 <vTaskSwitchContext>
	prvTaskExitError();
 800a4b6:	f7ff ff19 	bl	800a2ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a4ba:	2300      	movs	r3, #0
}
 800a4bc:	4618      	mov	r0, r3
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}
 800a4c4:	e000ed00 	.word	0xe000ed00
 800a4c8:	410fc271 	.word	0x410fc271
 800a4cc:	410fc270 	.word	0x410fc270
 800a4d0:	e000e400 	.word	0xe000e400
 800a4d4:	20008474 	.word	0x20008474
 800a4d8:	20008478 	.word	0x20008478
 800a4dc:	e000ed20 	.word	0xe000ed20
 800a4e0:	20000018 	.word	0x20000018
 800a4e4:	e000ef34 	.word	0xe000ef34

0800a4e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b083      	sub	sp, #12
 800a4ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	607b      	str	r3, [r7, #4]
}
 800a500:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a502:	4b10      	ldr	r3, [pc, #64]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	3301      	adds	r3, #1
 800a508:	4a0e      	ldr	r2, [pc, #56]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a50a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a50c:	4b0d      	ldr	r3, [pc, #52]	@ (800a544 <vPortEnterCritical+0x5c>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2b01      	cmp	r3, #1
 800a512:	d110      	bne.n	800a536 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a514:	4b0c      	ldr	r3, [pc, #48]	@ (800a548 <vPortEnterCritical+0x60>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00b      	beq.n	800a536 <vPortEnterCritical+0x4e>
	__asm volatile
 800a51e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a522:	f383 8811 	msr	BASEPRI, r3
 800a526:	f3bf 8f6f 	isb	sy
 800a52a:	f3bf 8f4f 	dsb	sy
 800a52e:	603b      	str	r3, [r7, #0]
}
 800a530:	bf00      	nop
 800a532:	bf00      	nop
 800a534:	e7fd      	b.n	800a532 <vPortEnterCritical+0x4a>
	}
}
 800a536:	bf00      	nop
 800a538:	370c      	adds	r7, #12
 800a53a:	46bd      	mov	sp, r7
 800a53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a540:	4770      	bx	lr
 800a542:	bf00      	nop
 800a544:	20000018 	.word	0x20000018
 800a548:	e000ed04 	.word	0xe000ed04

0800a54c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a552:	4b12      	ldr	r3, [pc, #72]	@ (800a59c <vPortExitCritical+0x50>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	2b00      	cmp	r3, #0
 800a558:	d10b      	bne.n	800a572 <vPortExitCritical+0x26>
	__asm volatile
 800a55a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a55e:	f383 8811 	msr	BASEPRI, r3
 800a562:	f3bf 8f6f 	isb	sy
 800a566:	f3bf 8f4f 	dsb	sy
 800a56a:	607b      	str	r3, [r7, #4]
}
 800a56c:	bf00      	nop
 800a56e:	bf00      	nop
 800a570:	e7fd      	b.n	800a56e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a572:	4b0a      	ldr	r3, [pc, #40]	@ (800a59c <vPortExitCritical+0x50>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3b01      	subs	r3, #1
 800a578:	4a08      	ldr	r2, [pc, #32]	@ (800a59c <vPortExitCritical+0x50>)
 800a57a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a57c:	4b07      	ldr	r3, [pc, #28]	@ (800a59c <vPortExitCritical+0x50>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d105      	bne.n	800a590 <vPortExitCritical+0x44>
 800a584:	2300      	movs	r3, #0
 800a586:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a588:	683b      	ldr	r3, [r7, #0]
 800a58a:	f383 8811 	msr	BASEPRI, r3
}
 800a58e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	20000018 	.word	0x20000018

0800a5a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a5a0:	f3ef 8009 	mrs	r0, PSP
 800a5a4:	f3bf 8f6f 	isb	sy
 800a5a8:	4b15      	ldr	r3, [pc, #84]	@ (800a600 <pxCurrentTCBConst>)
 800a5aa:	681a      	ldr	r2, [r3, #0]
 800a5ac:	f01e 0f10 	tst.w	lr, #16
 800a5b0:	bf08      	it	eq
 800a5b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a5b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ba:	6010      	str	r0, [r2, #0]
 800a5bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a5c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a5c4:	f380 8811 	msr	BASEPRI, r0
 800a5c8:	f3bf 8f4f 	dsb	sy
 800a5cc:	f3bf 8f6f 	isb	sy
 800a5d0:	f7fe ff76 	bl	80094c0 <vTaskSwitchContext>
 800a5d4:	f04f 0000 	mov.w	r0, #0
 800a5d8:	f380 8811 	msr	BASEPRI, r0
 800a5dc:	bc09      	pop	{r0, r3}
 800a5de:	6819      	ldr	r1, [r3, #0]
 800a5e0:	6808      	ldr	r0, [r1, #0]
 800a5e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e6:	f01e 0f10 	tst.w	lr, #16
 800a5ea:	bf08      	it	eq
 800a5ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a5f0:	f380 8809 	msr	PSP, r0
 800a5f4:	f3bf 8f6f 	isb	sy
 800a5f8:	4770      	bx	lr
 800a5fa:	bf00      	nop
 800a5fc:	f3af 8000 	nop.w

0800a600 <pxCurrentTCBConst>:
 800a600:	20007e48 	.word	0x20007e48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a604:	bf00      	nop
 800a606:	bf00      	nop

0800a608 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	b082      	sub	sp, #8
 800a60c:	af00      	add	r7, sp, #0
	__asm volatile
 800a60e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a612:	f383 8811 	msr	BASEPRI, r3
 800a616:	f3bf 8f6f 	isb	sy
 800a61a:	f3bf 8f4f 	dsb	sy
 800a61e:	607b      	str	r3, [r7, #4]
}
 800a620:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a622:	f7fe fe93 	bl	800934c <xTaskIncrementTick>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d003      	beq.n	800a634 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a62c:	4b06      	ldr	r3, [pc, #24]	@ (800a648 <xPortSysTickHandler+0x40>)
 800a62e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a632:	601a      	str	r2, [r3, #0]
 800a634:	2300      	movs	r3, #0
 800a636:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	f383 8811 	msr	BASEPRI, r3
}
 800a63e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a640:	bf00      	nop
 800a642:	3708      	adds	r7, #8
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}
 800a648:	e000ed04 	.word	0xe000ed04

0800a64c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a64c:	b480      	push	{r7}
 800a64e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a650:	4b0b      	ldr	r3, [pc, #44]	@ (800a680 <vPortSetupTimerInterrupt+0x34>)
 800a652:	2200      	movs	r2, #0
 800a654:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a656:	4b0b      	ldr	r3, [pc, #44]	@ (800a684 <vPortSetupTimerInterrupt+0x38>)
 800a658:	2200      	movs	r2, #0
 800a65a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a65c:	4b0a      	ldr	r3, [pc, #40]	@ (800a688 <vPortSetupTimerInterrupt+0x3c>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	4a0a      	ldr	r2, [pc, #40]	@ (800a68c <vPortSetupTimerInterrupt+0x40>)
 800a662:	fba2 2303 	umull	r2, r3, r2, r3
 800a666:	099b      	lsrs	r3, r3, #6
 800a668:	4a09      	ldr	r2, [pc, #36]	@ (800a690 <vPortSetupTimerInterrupt+0x44>)
 800a66a:	3b01      	subs	r3, #1
 800a66c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a66e:	4b04      	ldr	r3, [pc, #16]	@ (800a680 <vPortSetupTimerInterrupt+0x34>)
 800a670:	2207      	movs	r2, #7
 800a672:	601a      	str	r2, [r3, #0]
}
 800a674:	bf00      	nop
 800a676:	46bd      	mov	sp, r7
 800a678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67c:	4770      	bx	lr
 800a67e:	bf00      	nop
 800a680:	e000e010 	.word	0xe000e010
 800a684:	e000e018 	.word	0xe000e018
 800a688:	2000000c 	.word	0x2000000c
 800a68c:	10624dd3 	.word	0x10624dd3
 800a690:	e000e014 	.word	0xe000e014

0800a694 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a694:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a6a4 <vPortEnableVFP+0x10>
 800a698:	6801      	ldr	r1, [r0, #0]
 800a69a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a69e:	6001      	str	r1, [r0, #0]
 800a6a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a6a2:	bf00      	nop
 800a6a4:	e000ed88 	.word	0xe000ed88

0800a6a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b085      	sub	sp, #20
 800a6ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a6ae:	f3ef 8305 	mrs	r3, IPSR
 800a6b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2b0f      	cmp	r3, #15
 800a6b8:	d915      	bls.n	800a6e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a6ba:	4a18      	ldr	r2, [pc, #96]	@ (800a71c <vPortValidateInterruptPriority+0x74>)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	4413      	add	r3, r2
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a6c4:	4b16      	ldr	r3, [pc, #88]	@ (800a720 <vPortValidateInterruptPriority+0x78>)
 800a6c6:	781b      	ldrb	r3, [r3, #0]
 800a6c8:	7afa      	ldrb	r2, [r7, #11]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d20b      	bcs.n	800a6e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d2:	f383 8811 	msr	BASEPRI, r3
 800a6d6:	f3bf 8f6f 	isb	sy
 800a6da:	f3bf 8f4f 	dsb	sy
 800a6de:	607b      	str	r3, [r7, #4]
}
 800a6e0:	bf00      	nop
 800a6e2:	bf00      	nop
 800a6e4:	e7fd      	b.n	800a6e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a6e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a724 <vPortValidateInterruptPriority+0x7c>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800a728 <vPortValidateInterruptPriority+0x80>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d90b      	bls.n	800a70e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a6f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6fa:	f383 8811 	msr	BASEPRI, r3
 800a6fe:	f3bf 8f6f 	isb	sy
 800a702:	f3bf 8f4f 	dsb	sy
 800a706:	603b      	str	r3, [r7, #0]
}
 800a708:	bf00      	nop
 800a70a:	bf00      	nop
 800a70c:	e7fd      	b.n	800a70a <vPortValidateInterruptPriority+0x62>
	}
 800a70e:	bf00      	nop
 800a710:	3714      	adds	r7, #20
 800a712:	46bd      	mov	sp, r7
 800a714:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a718:	4770      	bx	lr
 800a71a:	bf00      	nop
 800a71c:	e000e3f0 	.word	0xe000e3f0
 800a720:	20008474 	.word	0x20008474
 800a724:	e000ed0c 	.word	0xe000ed0c
 800a728:	20008478 	.word	0x20008478

0800a72c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b08a      	sub	sp, #40	@ 0x28
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a734:	2300      	movs	r3, #0
 800a736:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a738:	f7fe fd4c 	bl	80091d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a73c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8b0 <pvPortMalloc+0x184>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d101      	bne.n	800a748 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a744:	f000 f924 	bl	800a990 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a748:	4b5a      	ldr	r3, [pc, #360]	@ (800a8b4 <pvPortMalloc+0x188>)
 800a74a:	681a      	ldr	r2, [r3, #0]
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	4013      	ands	r3, r2
 800a750:	2b00      	cmp	r3, #0
 800a752:	f040 8095 	bne.w	800a880 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d01e      	beq.n	800a79a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a75c:	2208      	movs	r2, #8
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	4413      	add	r3, r2
 800a762:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	f003 0307 	and.w	r3, r3, #7
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d015      	beq.n	800a79a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	f023 0307 	bic.w	r3, r3, #7
 800a774:	3308      	adds	r3, #8
 800a776:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	f003 0307 	and.w	r3, r3, #7
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00b      	beq.n	800a79a <pvPortMalloc+0x6e>
	__asm volatile
 800a782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a786:	f383 8811 	msr	BASEPRI, r3
 800a78a:	f3bf 8f6f 	isb	sy
 800a78e:	f3bf 8f4f 	dsb	sy
 800a792:	617b      	str	r3, [r7, #20]
}
 800a794:	bf00      	nop
 800a796:	bf00      	nop
 800a798:	e7fd      	b.n	800a796 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d06f      	beq.n	800a880 <pvPortMalloc+0x154>
 800a7a0:	4b45      	ldr	r3, [pc, #276]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d86a      	bhi.n	800a880 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a7aa:	4b44      	ldr	r3, [pc, #272]	@ (800a8bc <pvPortMalloc+0x190>)
 800a7ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a7ae:	4b43      	ldr	r3, [pc, #268]	@ (800a8bc <pvPortMalloc+0x190>)
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7b4:	e004      	b.n	800a7c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a7ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7c2:	685b      	ldr	r3, [r3, #4]
 800a7c4:	687a      	ldr	r2, [r7, #4]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d903      	bls.n	800a7d2 <pvPortMalloc+0xa6>
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d1f1      	bne.n	800a7b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a7d2:	4b37      	ldr	r3, [pc, #220]	@ (800a8b0 <pvPortMalloc+0x184>)
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7d8:	429a      	cmp	r2, r3
 800a7da:	d051      	beq.n	800a880 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a7dc:	6a3b      	ldr	r3, [r7, #32]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	2208      	movs	r2, #8
 800a7e2:	4413      	add	r3, r2
 800a7e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a7e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	6a3b      	ldr	r3, [r7, #32]
 800a7ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f0:	685a      	ldr	r2, [r3, #4]
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	1ad2      	subs	r2, r2, r3
 800a7f6:	2308      	movs	r3, #8
 800a7f8:	005b      	lsls	r3, r3, #1
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	d920      	bls.n	800a840 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	4413      	add	r3, r2
 800a804:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	f003 0307 	and.w	r3, r3, #7
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00b      	beq.n	800a828 <pvPortMalloc+0xfc>
	__asm volatile
 800a810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a814:	f383 8811 	msr	BASEPRI, r3
 800a818:	f3bf 8f6f 	isb	sy
 800a81c:	f3bf 8f4f 	dsb	sy
 800a820:	613b      	str	r3, [r7, #16]
}
 800a822:	bf00      	nop
 800a824:	bf00      	nop
 800a826:	e7fd      	b.n	800a824 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	1ad2      	subs	r2, r2, r3
 800a830:	69bb      	ldr	r3, [r7, #24]
 800a832:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a836:	687a      	ldr	r2, [r7, #4]
 800a838:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a83a:	69b8      	ldr	r0, [r7, #24]
 800a83c:	f000 f90a 	bl	800aa54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a840:	4b1d      	ldr	r3, [pc, #116]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a842:	681a      	ldr	r2, [r3, #0]
 800a844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	1ad3      	subs	r3, r2, r3
 800a84a:	4a1b      	ldr	r2, [pc, #108]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a84c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a84e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	4b1b      	ldr	r3, [pc, #108]	@ (800a8c0 <pvPortMalloc+0x194>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	429a      	cmp	r2, r3
 800a858:	d203      	bcs.n	800a862 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a85a:	4b17      	ldr	r3, [pc, #92]	@ (800a8b8 <pvPortMalloc+0x18c>)
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	4a18      	ldr	r2, [pc, #96]	@ (800a8c0 <pvPortMalloc+0x194>)
 800a860:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a864:	685a      	ldr	r2, [r3, #4]
 800a866:	4b13      	ldr	r3, [pc, #76]	@ (800a8b4 <pvPortMalloc+0x188>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	431a      	orrs	r2, r3
 800a86c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	2200      	movs	r2, #0
 800a874:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a876:	4b13      	ldr	r3, [pc, #76]	@ (800a8c4 <pvPortMalloc+0x198>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	3301      	adds	r3, #1
 800a87c:	4a11      	ldr	r2, [pc, #68]	@ (800a8c4 <pvPortMalloc+0x198>)
 800a87e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a880:	f7fe fcb6 	bl	80091f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a884:	69fb      	ldr	r3, [r7, #28]
 800a886:	f003 0307 	and.w	r3, r3, #7
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <pvPortMalloc+0x17a>
	__asm volatile
 800a88e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a892:	f383 8811 	msr	BASEPRI, r3
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	f3bf 8f4f 	dsb	sy
 800a89e:	60fb      	str	r3, [r7, #12]
}
 800a8a0:	bf00      	nop
 800a8a2:	bf00      	nop
 800a8a4:	e7fd      	b.n	800a8a2 <pvPortMalloc+0x176>
	return pvReturn;
 800a8a6:	69fb      	ldr	r3, [r7, #28]
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3728      	adds	r7, #40	@ 0x28
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	bd80      	pop	{r7, pc}
 800a8b0:	2000c084 	.word	0x2000c084
 800a8b4:	2000c098 	.word	0x2000c098
 800a8b8:	2000c088 	.word	0x2000c088
 800a8bc:	2000c07c 	.word	0x2000c07c
 800a8c0:	2000c08c 	.word	0x2000c08c
 800a8c4:	2000c090 	.word	0x2000c090

0800a8c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d04f      	beq.n	800a97a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a8da:	2308      	movs	r3, #8
 800a8dc:	425b      	negs	r3, r3
 800a8de:	697a      	ldr	r2, [r7, #20]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	685a      	ldr	r2, [r3, #4]
 800a8ec:	4b25      	ldr	r3, [pc, #148]	@ (800a984 <vPortFree+0xbc>)
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4013      	ands	r3, r2
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d10b      	bne.n	800a90e <vPortFree+0x46>
	__asm volatile
 800a8f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8fa:	f383 8811 	msr	BASEPRI, r3
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f3bf 8f4f 	dsb	sy
 800a906:	60fb      	str	r3, [r7, #12]
}
 800a908:	bf00      	nop
 800a90a:	bf00      	nop
 800a90c:	e7fd      	b.n	800a90a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d00b      	beq.n	800a92e <vPortFree+0x66>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	60bb      	str	r3, [r7, #8]
}
 800a928:	bf00      	nop
 800a92a:	bf00      	nop
 800a92c:	e7fd      	b.n	800a92a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	685a      	ldr	r2, [r3, #4]
 800a932:	4b14      	ldr	r3, [pc, #80]	@ (800a984 <vPortFree+0xbc>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4013      	ands	r3, r2
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d01e      	beq.n	800a97a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a93c:	693b      	ldr	r3, [r7, #16]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d11a      	bne.n	800a97a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a944:	693b      	ldr	r3, [r7, #16]
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	4b0e      	ldr	r3, [pc, #56]	@ (800a984 <vPortFree+0xbc>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	43db      	mvns	r3, r3
 800a94e:	401a      	ands	r2, r3
 800a950:	693b      	ldr	r3, [r7, #16]
 800a952:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a954:	f7fe fc3e 	bl	80091d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	685a      	ldr	r2, [r3, #4]
 800a95c:	4b0a      	ldr	r3, [pc, #40]	@ (800a988 <vPortFree+0xc0>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4413      	add	r3, r2
 800a962:	4a09      	ldr	r2, [pc, #36]	@ (800a988 <vPortFree+0xc0>)
 800a964:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a966:	6938      	ldr	r0, [r7, #16]
 800a968:	f000 f874 	bl	800aa54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a96c:	4b07      	ldr	r3, [pc, #28]	@ (800a98c <vPortFree+0xc4>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	3301      	adds	r3, #1
 800a972:	4a06      	ldr	r2, [pc, #24]	@ (800a98c <vPortFree+0xc4>)
 800a974:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a976:	f7fe fc3b 	bl	80091f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a97a:	bf00      	nop
 800a97c:	3718      	adds	r7, #24
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}
 800a982:	bf00      	nop
 800a984:	2000c098 	.word	0x2000c098
 800a988:	2000c088 	.word	0x2000c088
 800a98c:	2000c094 	.word	0x2000c094

0800a990 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a990:	b480      	push	{r7}
 800a992:	b085      	sub	sp, #20
 800a994:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a996:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a99a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a99c:	4b27      	ldr	r3, [pc, #156]	@ (800aa3c <prvHeapInit+0xac>)
 800a99e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	f003 0307 	and.w	r3, r3, #7
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d00c      	beq.n	800a9c4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	3307      	adds	r3, #7
 800a9ae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f023 0307 	bic.w	r3, r3, #7
 800a9b6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	1ad3      	subs	r3, r2, r3
 800a9be:	4a1f      	ldr	r2, [pc, #124]	@ (800aa3c <prvHeapInit+0xac>)
 800a9c0:	4413      	add	r3, r2
 800a9c2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a9c8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa40 <prvHeapInit+0xb0>)
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a9ce:	4b1c      	ldr	r3, [pc, #112]	@ (800aa40 <prvHeapInit+0xb0>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	68ba      	ldr	r2, [r7, #8]
 800a9d8:	4413      	add	r3, r2
 800a9da:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a9dc:	2208      	movs	r2, #8
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	1a9b      	subs	r3, r3, r2
 800a9e2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f023 0307 	bic.w	r3, r3, #7
 800a9ea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	4a15      	ldr	r2, [pc, #84]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9f0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a9f2:	4b14      	ldr	r3, [pc, #80]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a9fa:	4b12      	ldr	r3, [pc, #72]	@ (800aa44 <prvHeapInit+0xb4>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	1ad2      	subs	r2, r2, r3
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa10:	4b0c      	ldr	r3, [pc, #48]	@ (800aa44 <prvHeapInit+0xb4>)
 800aa12:	681a      	ldr	r2, [r3, #0]
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	685b      	ldr	r3, [r3, #4]
 800aa1c:	4a0a      	ldr	r2, [pc, #40]	@ (800aa48 <prvHeapInit+0xb8>)
 800aa1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	4a09      	ldr	r2, [pc, #36]	@ (800aa4c <prvHeapInit+0xbc>)
 800aa26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa28:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <prvHeapInit+0xc0>)
 800aa2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa2e:	601a      	str	r2, [r3, #0]
}
 800aa30:	bf00      	nop
 800aa32:	3714      	adds	r7, #20
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr
 800aa3c:	2000847c 	.word	0x2000847c
 800aa40:	2000c07c 	.word	0x2000c07c
 800aa44:	2000c084 	.word	0x2000c084
 800aa48:	2000c08c 	.word	0x2000c08c
 800aa4c:	2000c088 	.word	0x2000c088
 800aa50:	2000c098 	.word	0x2000c098

0800aa54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aa54:	b480      	push	{r7}
 800aa56:	b085      	sub	sp, #20
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aa5c:	4b28      	ldr	r3, [pc, #160]	@ (800ab00 <prvInsertBlockIntoFreeList+0xac>)
 800aa5e:	60fb      	str	r3, [r7, #12]
 800aa60:	e002      	b.n	800aa68 <prvInsertBlockIntoFreeList+0x14>
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	429a      	cmp	r2, r3
 800aa70:	d8f7      	bhi.n	800aa62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	685b      	ldr	r3, [r3, #4]
 800aa7a:	68ba      	ldr	r2, [r7, #8]
 800aa7c:	4413      	add	r3, r2
 800aa7e:	687a      	ldr	r2, [r7, #4]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d108      	bne.n	800aa96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	685a      	ldr	r2, [r3, #4]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	441a      	add	r2, r3
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	685b      	ldr	r3, [r3, #4]
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	441a      	add	r2, r3
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d118      	bne.n	800aadc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681a      	ldr	r2, [r3, #0]
 800aaae:	4b15      	ldr	r3, [pc, #84]	@ (800ab04 <prvInsertBlockIntoFreeList+0xb0>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d00d      	beq.n	800aad2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	685a      	ldr	r2, [r3, #4]
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	685b      	ldr	r3, [r3, #4]
 800aac0:	441a      	add	r2, r3
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	601a      	str	r2, [r3, #0]
 800aad0:	e008      	b.n	800aae4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aad2:	4b0c      	ldr	r3, [pc, #48]	@ (800ab04 <prvInsertBlockIntoFreeList+0xb0>)
 800aad4:	681a      	ldr	r2, [r3, #0]
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	601a      	str	r2, [r3, #0]
 800aada:	e003      	b.n	800aae4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aae4:	68fa      	ldr	r2, [r7, #12]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	429a      	cmp	r2, r3
 800aaea:	d002      	beq.n	800aaf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aaf2:	bf00      	nop
 800aaf4:	3714      	adds	r7, #20
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aafc:	4770      	bx	lr
 800aafe:	bf00      	nop
 800ab00:	2000c07c 	.word	0x2000c07c
 800ab04:	2000c084 	.word	0x2000c084

0800ab08 <Motor_Init>:
						GPIO_TypeDef *_IN1_Port, uint16_t _IN1_Pin,
						GPIO_TypeDef *_IN2_Port, uint16_t _IN2_Pin,
						TIM_HandleTypeDef *htim_pwm, uint32_t Channel,
						TIM_HandleTypeDef *htim_encoder,
						float kp, float ki, float kd)
		{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b086      	sub	sp, #24
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6178      	str	r0, [r7, #20]
 800ab10:	60fa      	str	r2, [r7, #12]
 800ab12:	461a      	mov	r2, r3
 800ab14:	ed87 0a02 	vstr	s0, [r7, #8]
 800ab18:	edc7 0a01 	vstr	s1, [r7, #4]
 800ab1c:	ed87 1a00 	vstr	s2, [r7]
 800ab20:	460b      	mov	r3, r1
 800ab22:	74fb      	strb	r3, [r7, #19]
 800ab24:	4613      	mov	r3, r2
 800ab26:	823b      	strh	r3, [r7, #16]
			// G?n ID
			_motor->id = id;
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	7cfa      	ldrb	r2, [r7, #19]
 800ab2c:	701a      	strb	r2, [r3, #0]

			// Luu th?ng tin ch?n di?u khi?n chi?u
			_motor->IN1_Port = _IN1_Port;
 800ab2e:	697b      	ldr	r3, [r7, #20]
 800ab30:	68fa      	ldr	r2, [r7, #12]
 800ab32:	605a      	str	r2, [r3, #4]
			_motor->IN1_Pin  = _IN1_Pin;
 800ab34:	697b      	ldr	r3, [r7, #20]
 800ab36:	8a3a      	ldrh	r2, [r7, #16]
 800ab38:	811a      	strh	r2, [r3, #8]
			_motor->IN2_Port = _IN2_Port;
 800ab3a:	697b      	ldr	r3, [r7, #20]
 800ab3c:	6a3a      	ldr	r2, [r7, #32]
 800ab3e:	60da      	str	r2, [r3, #12]
			_motor->IN2_Pin  = _IN2_Pin;
 800ab40:	697b      	ldr	r3, [r7, #20]
 800ab42:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ab44:	821a      	strh	r2, [r3, #16]

			// PWM
			_motor->htim_pwm = htim_pwm;
 800ab46:	697b      	ldr	r3, [r7, #20]
 800ab48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab4a:	62da      	str	r2, [r3, #44]	@ 0x2c
			_motor->Channel  = Channel;
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ab50:	631a      	str	r2, [r3, #48]	@ 0x30


			// Encoder
			_motor->htim_encoder = htim_encoder;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab56:	615a      	str	r2, [r3, #20]
			_motor->encoder_count = 0;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	831a      	strh	r2, [r3, #24]
			_motor->prev_count    = 0;
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2200      	movs	r2, #0
 800ab62:	835a      	strh	r2, [r3, #26]
			_motor->delta_count   = 0;
 800ab64:	697b      	ldr	r3, [r7, #20]
 800ab66:	2200      	movs	r2, #0
 800ab68:	839a      	strh	r2, [r3, #28]
			_motor->progress_count = 0;
 800ab6a:	697b      	ldr	r3, [r7, #20]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	83da      	strh	r2, [r3, #30]

			// PID
			_motor->kp = kp;
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	621a      	str	r2, [r3, #32]
			_motor->ki = ki;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	625a      	str	r2, [r3, #36]	@ 0x24
			_motor->kd = kd;
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	683a      	ldr	r2, [r7, #0]
 800ab80:	629a      	str	r2, [r3, #40]	@ 0x28

			// Speed
			_motor->cur_speed    = 0.0;
 800ab82:	6979      	ldr	r1, [r7, #20]
 800ab84:	f04f 0200 	mov.w	r2, #0
 800ab88:	f04f 0300 	mov.w	r3, #0
 800ab8c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			_motor->target_speed = 0.0;
 800ab90:	6979      	ldr	r1, [r7, #20]
 800ab92:	f04f 0200 	mov.w	r2, #0
 800ab96:	f04f 0300 	mov.w	r3, #0
 800ab9a:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
			_motor->Pid_output = 0.0;
 800ab9e:	6979      	ldr	r1, [r7, #20]
 800aba0:	f04f 0200 	mov.w	r2, #0
 800aba4:	f04f 0300 	mov.w	r3, #0
 800aba8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

			// Start PWM
			HAL_TIM_PWM_Start(_motor->htim_pwm, _motor->Channel);
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abb4:	4619      	mov	r1, r3
 800abb6:	4610      	mov	r0, r2
 800abb8:	f7fa fe84 	bl	80058c4 <HAL_TIM_PWM_Start>

			// Kh?i d?ng Encoder
			HAL_TIM_Encoder_Start(_motor->htim_encoder, TIM_CHANNEL_ALL);
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	695b      	ldr	r3, [r3, #20]
 800abc0:	213c      	movs	r1, #60	@ 0x3c
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7fa ffd4 	bl	8005b70 <HAL_TIM_Encoder_Start>
		}
 800abc8:	bf00      	nop
 800abca:	3718      	adds	r7, #24
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <Motor_GetSpeed>:
		
void Motor_UpdateSpeed(Motor *_motor, float new);
void Motor_GetSpeed(Motor *_motor)
	{
 800abd0:	b5b0      	push	{r4, r5, r7, lr}
 800abd2:	b084      	sub	sp, #16
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
		_motor->encoder_count = __HAL_TIM_GET_COUNTER(_motor->htim_encoder);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	695b      	ldr	r3, [r3, #20]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800abe0:	b21a      	sxth	r2, r3
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	831a      	strh	r2, [r3, #24]
		_motor->delta_count = _motor->encoder_count - _motor->prev_count;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800abec:	b29a      	uxth	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	1ad3      	subs	r3, r2, r3
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	b21a      	sxth	r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	839a      	strh	r2, [r3, #28]
    int sign = (_motor->id == LEFT) ? 1 : -1;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	781b      	ldrb	r3, [r3, #0]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d101      	bne.n	800ac0c <Motor_GetSpeed+0x3c>
 800ac08:	2301      	movs	r3, #1
 800ac0a:	e001      	b.n	800ac10 <Motor_GetSpeed+0x40>
 800ac0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac10:	60fb      	str	r3, [r7, #12]
		_motor->cur_speed = (sign)*( (double)(_motor->delta_count)/ ENCODER_PPR) * (60.0 / (10 / 1000.0));
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f7f5 fc9e 	bl	8000554 <__aeabi_i2d>
 800ac18:	4604      	mov	r4, r0
 800ac1a:	460d      	mov	r5, r1
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800ac22:	4618      	mov	r0, r3
 800ac24:	f7f5 fc96 	bl	8000554 <__aeabi_i2d>
 800ac28:	f04f 0200 	mov.w	r2, #0
 800ac2c:	4b12      	ldr	r3, [pc, #72]	@ (800ac78 <Motor_GetSpeed+0xa8>)
 800ac2e:	f7f5 fe25 	bl	800087c <__aeabi_ddiv>
 800ac32:	4602      	mov	r2, r0
 800ac34:	460b      	mov	r3, r1
 800ac36:	4620      	mov	r0, r4
 800ac38:	4629      	mov	r1, r5
 800ac3a:	f7f5 fcf5 	bl	8000628 <__aeabi_dmul>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	4610      	mov	r0, r2
 800ac44:	4619      	mov	r1, r3
 800ac46:	a30a      	add	r3, pc, #40	@ (adr r3, 800ac70 <Motor_GetSpeed+0xa0>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	f7f5 fcec 	bl	8000628 <__aeabi_dmul>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	6879      	ldr	r1, [r7, #4]
 800ac56:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		_motor->prev_count = _motor->encoder_count;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f9b3 2018 	ldrsh.w	r2, [r3, #24]
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	835a      	strh	r2, [r3, #26]

	}
 800ac64:	bf00      	nop
 800ac66:	3710      	adds	r7, #16
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bdb0      	pop	{r4, r5, r7, pc}
 800ac6c:	f3af 8000 	nop.w
 800ac70:	00000000 	.word	0x00000000
 800ac74:	40b77000 	.word	0x40b77000
 800ac78:	4094a000 	.word	0x4094a000
 800ac7c:	00000000 	.word	0x00000000

0800ac80 <Motor_SetPwm>:
	
	
void Motor_SetPwm(Motor *motor)
	{
 800ac80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ac84:	b084      	sub	sp, #16
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	60f8      	str	r0, [r7, #12]
		if(motor->Pid_output > 999)
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ac90:	a3a3      	add	r3, pc, #652	@ (adr r3, 800af20 <Motor_SetPwm+0x2a0>)
 800ac92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac96:	f7f5 ff57 	bl	8000b48 <__aeabi_dcmpgt>
 800ac9a:	4603      	mov	r3, r0
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d006      	beq.n	800acae <Motor_SetPwm+0x2e>
		{
			motor->Pid_output = 999;
 800aca0:	68f9      	ldr	r1, [r7, #12]
 800aca2:	a39f      	add	r3, pc, #636	@ (adr r3, 800af20 <Motor_SetPwm+0x2a0>)
 800aca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aca8:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
 800acac:	e010      	b.n	800acd0 <Motor_SetPwm+0x50>
		}
		else if(motor->Pid_output < -999)
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800acb4:	a39c      	add	r3, pc, #624	@ (adr r3, 800af28 <Motor_SetPwm+0x2a8>)
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	f7f5 ff27 	bl	8000b0c <__aeabi_dcmplt>
 800acbe:	4603      	mov	r3, r0
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d005      	beq.n	800acd0 <Motor_SetPwm+0x50>
		{
			motor->Pid_output = -999;
 800acc4:	68f9      	ldr	r1, [r7, #12]
 800acc6:	a398      	add	r3, pc, #608	@ (adr r3, 800af28 <Motor_SetPwm+0x2a8>)
 800acc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800accc:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
	if(motor->id == RIGHT)
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	781b      	ldrb	r3, [r3, #0]
 800acd4:	2b01      	cmp	r3, #1
 800acd6:	d17d      	bne.n	800add4 <Motor_SetPwm+0x154>
		{
		if (motor->target_speed == 0 && fabs(vr_cur_mps) < OFFSET +0.05)
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800acde:	f04f 0200 	mov.w	r2, #0
 800ace2:	f04f 0300 	mov.w	r3, #0
 800ace6:	f7f5 ff07 	bl	8000af8 <__aeabi_dcmpeq>
 800acea:	4603      	mov	r3, r0
 800acec:	2b00      	cmp	r3, #0
 800acee:	d017      	beq.n	800ad20 <Motor_SetPwm+0xa0>
 800acf0:	4b89      	ldr	r3, [pc, #548]	@ (800af18 <Motor_SetPwm+0x298>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	603a      	str	r2, [r7, #0]
 800acf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800acfc:	607b      	str	r3, [r7, #4]
 800acfe:	a382      	add	r3, pc, #520	@ (adr r3, 800af08 <Motor_SetPwm+0x288>)
 800ad00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad04:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad08:	f7f5 ff00 	bl	8000b0c <__aeabi_dcmplt>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d006      	beq.n	800ad20 <Motor_SetPwm+0xa0>
		{
			motor->Pid_output = 0;
 800ad12:	68f9      	ldr	r1, [r7, #12]
 800ad14:	f04f 0200 	mov.w	r2, #0
 800ad18:	f04f 0300 	mov.w	r3, #0
 800ad1c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
		}
			if(motor->Pid_output > 0)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad26:	f04f 0200 	mov.w	r2, #0
 800ad2a:	f04f 0300 	mov.w	r3, #0
 800ad2e:	f7f5 ff0b 	bl	8000b48 <__aeabi_dcmpgt>
 800ad32:	4603      	mov	r3, r0
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d010      	beq.n	800ad5a <Motor_SetPwm+0xda>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6858      	ldr	r0, [r3, #4]
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	891b      	ldrh	r3, [r3, #8]
 800ad40:	2201      	movs	r2, #1
 800ad42:	4619      	mov	r1, r3
 800ad44:	f7f8 fff6 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	68d8      	ldr	r0, [r3, #12]
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	8a1b      	ldrh	r3, [r3, #16]
 800ad50:	2200      	movs	r2, #0
 800ad52:	4619      	mov	r1, r3
 800ad54:	f7f8 ffee 	bl	8003d34 <HAL_GPIO_WritePin>
 800ad58:	e02c      	b.n	800adb4 <Motor_SetPwm+0x134>
			}
			else if(motor->Pid_output < 0)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ad60:	f04f 0200 	mov.w	r2, #0
 800ad64:	f04f 0300 	mov.w	r3, #0
 800ad68:	f7f5 fed0 	bl	8000b0c <__aeabi_dcmplt>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d010      	beq.n	800ad94 <Motor_SetPwm+0x114>
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	6858      	ldr	r0, [r3, #4]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	891b      	ldrh	r3, [r3, #8]
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	f7f8 ffd9 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_SET);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	68d8      	ldr	r0, [r3, #12]
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	8a1b      	ldrh	r3, [r3, #16]
 800ad8a:	2201      	movs	r2, #1
 800ad8c:	4619      	mov	r1, r3
 800ad8e:	f7f8 ffd1 	bl	8003d34 <HAL_GPIO_WritePin>
 800ad92:	e00f      	b.n	800adb4 <Motor_SetPwm+0x134>
			}
			else
			{
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6858      	ldr	r0, [r3, #4]
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	891b      	ldrh	r3, [r3, #8]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	4619      	mov	r1, r3
 800ada0:	f7f8 ffc8 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	68d8      	ldr	r0, [r3, #12]
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	8a1b      	ldrh	r3, [r3, #16]
 800adac:	2200      	movs	r2, #0
 800adae:	4619      	mov	r1, r3
 800adb0:	f7f8 ffc0 	bl	8003d34 <HAL_GPIO_WritePin>
			}
			motor->htim_pwm->Instance->CCR2 =(uint32_t)((fabs)(motor->Pid_output) );
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800adba:	4692      	mov	sl, r2
 800adbc:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc4:	681c      	ldr	r4, [r3, #0]
 800adc6:	4650      	mov	r0, sl
 800adc8:	4659      	mov	r1, fp
 800adca:	f7f5 ff05 	bl	8000bd8 <__aeabi_d2uiz>
 800adce:	4603      	mov	r3, r0
 800add0:	63a3      	str	r3, [r4, #56]	@ 0x38
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );

		}


	}
 800add2:	e093      	b.n	800aefc <Motor_SetPwm+0x27c>
		else if (motor->id == LEFT)
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	2b00      	cmp	r3, #0
 800adda:	f040 808f 	bne.w	800aefc <Motor_SetPwm+0x27c>
			if (motor->target_speed == 0  && fabs(vl_cur_mps) < OFFSET)
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ade4:	f04f 0200 	mov.w	r2, #0
 800ade8:	f04f 0300 	mov.w	r3, #0
 800adec:	f7f5 fe84 	bl	8000af8 <__aeabi_dcmpeq>
 800adf0:	4603      	mov	r3, r0
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d016      	beq.n	800ae24 <Motor_SetPwm+0x1a4>
 800adf6:	4b49      	ldr	r3, [pc, #292]	@ (800af1c <Motor_SetPwm+0x29c>)
 800adf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adfc:	4614      	mov	r4, r2
 800adfe:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 800ae02:	a343      	add	r3, pc, #268	@ (adr r3, 800af10 <Motor_SetPwm+0x290>)
 800ae04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae08:	4620      	mov	r0, r4
 800ae0a:	4629      	mov	r1, r5
 800ae0c:	f7f5 fe7e 	bl	8000b0c <__aeabi_dcmplt>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d006      	beq.n	800ae24 <Motor_SetPwm+0x1a4>
				motor->Pid_output = 0;
 800ae16:	68f9      	ldr	r1, [r7, #12]
 800ae18:	f04f 0200 	mov.w	r2, #0
 800ae1c:	f04f 0300 	mov.w	r3, #0
 800ae20:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
			if (motor->target_speed == 0 )
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800ae2a:	f04f 0200 	mov.w	r2, #0
 800ae2e:	f04f 0300 	mov.w	r3, #0
 800ae32:	f7f5 fe61 	bl	8000af8 <__aeabi_dcmpeq>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d006      	beq.n	800ae4a <Motor_SetPwm+0x1ca>
				motor->Pid_output = 0;
 800ae3c:	68f9      	ldr	r1, [r7, #12]
 800ae3e:	f04f 0200 	mov.w	r2, #0
 800ae42:	f04f 0300 	mov.w	r3, #0
 800ae46:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
			if(motor->Pid_output > 0)
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ae50:	f04f 0200 	mov.w	r2, #0
 800ae54:	f04f 0300 	mov.w	r3, #0
 800ae58:	f7f5 fe76 	bl	8000b48 <__aeabi_dcmpgt>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d010      	beq.n	800ae84 <Motor_SetPwm+0x204>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin,GPIO_PIN_RESET);
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	6858      	ldr	r0, [r3, #4]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	891b      	ldrh	r3, [r3, #8]
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	f7f8 ff61 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin,GPIO_PIN_SET);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	68d8      	ldr	r0, [r3, #12]
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	8a1b      	ldrh	r3, [r3, #16]
 800ae7a:	2201      	movs	r2, #1
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	f7f8 ff59 	bl	8003d34 <HAL_GPIO_WritePin>
 800ae82:	e02c      	b.n	800aede <Motor_SetPwm+0x25e>
			else if(motor->Pid_output < 0)
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800ae8a:	f04f 0200 	mov.w	r2, #0
 800ae8e:	f04f 0300 	mov.w	r3, #0
 800ae92:	f7f5 fe3b 	bl	8000b0c <__aeabi_dcmplt>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d010      	beq.n	800aebe <Motor_SetPwm+0x23e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_SET);
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	6858      	ldr	r0, [r3, #4]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	891b      	ldrh	r3, [r3, #8]
 800aea4:	2201      	movs	r2, #1
 800aea6:	4619      	mov	r1, r3
 800aea8:	f7f8 ff44 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	68d8      	ldr	r0, [r3, #12]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	8a1b      	ldrh	r3, [r3, #16]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	4619      	mov	r1, r3
 800aeb8:	f7f8 ff3c 	bl	8003d34 <HAL_GPIO_WritePin>
 800aebc:	e00f      	b.n	800aede <Motor_SetPwm+0x25e>
				HAL_GPIO_WritePin(motor->IN1_Port, motor->IN1_Pin, GPIO_PIN_RESET);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	6858      	ldr	r0, [r3, #4]
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	891b      	ldrh	r3, [r3, #8]
 800aec6:	2200      	movs	r2, #0
 800aec8:	4619      	mov	r1, r3
 800aeca:	f7f8 ff33 	bl	8003d34 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(motor->IN2_Port, motor->IN2_Pin, GPIO_PIN_RESET);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	68d8      	ldr	r0, [r3, #12]
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	8a1b      	ldrh	r3, [r3, #16]
 800aed6:	2200      	movs	r2, #0
 800aed8:	4619      	mov	r1, r3
 800aeda:	f7f8 ff2b 	bl	8003d34 <HAL_GPIO_WritePin>
			motor->htim_pwm->Instance->CCR1 =(uint32_t)((fabs)(motor->Pid_output) );
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800aee4:	4690      	mov	r8, r2
 800aee6:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeee:	681c      	ldr	r4, [r3, #0]
 800aef0:	4640      	mov	r0, r8
 800aef2:	4649      	mov	r1, r9
 800aef4:	f7f5 fe70 	bl	8000bd8 <__aeabi_d2uiz>
 800aef8:	4603      	mov	r3, r0
 800aefa:	6363      	str	r3, [r4, #52]	@ 0x34
	}
 800aefc:	bf00      	nop
 800aefe:	3710      	adds	r7, #16
 800af00:	46bd      	mov	sp, r7
 800af02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800af06:	bf00      	nop
 800af08:	a6666666 	.word	0xa6666666
 800af0c:	3fc99999 	.word	0x3fc99999
 800af10:	40000000 	.word	0x40000000
 800af14:	3fc33333 	.word	0x3fc33333
 800af18:	2000c0b8 	.word	0x2000c0b8
 800af1c:	2000c0b0 	.word	0x2000c0b0
 800af20:	00000000 	.word	0x00000000
 800af24:	408f3800 	.word	0x408f3800
 800af28:	00000000 	.word	0x00000000
 800af2c:	c08f3800 	.word	0xc08f3800

0800af30 <Motor_SetTarget>:
void Motor_SetTarget(Motor*motor, double target)
	{
 800af30:	b480      	push	{r7}
 800af32:	b085      	sub	sp, #20
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	ed87 0b00 	vstr	d0, [r7]
		motor->target_speed = target;
 800af3c:	68f9      	ldr	r1, [r7, #12]
 800af3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af42:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}
 800af46:	bf00      	nop
 800af48:	3714      	adds	r7, #20
 800af4a:	46bd      	mov	sp, r7
 800af4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af50:	4770      	bx	lr
	...

0800af54 <Drive_VW>:

void Drive_VW(Motor *mL, Motor *mR, float v_mps, float w_radps)
{
 800af54:	b580      	push	{r7, lr}
 800af56:	b08a      	sub	sp, #40	@ 0x28
 800af58:	af00      	add	r7, sp, #0
 800af5a:	60f8      	str	r0, [r7, #12]
 800af5c:	60b9      	str	r1, [r7, #8]
 800af5e:	ed87 0a01 	vstr	s0, [r7, #4]
 800af62:	edc7 0a00 	vstr	s1, [r7]
    const float two_pi_R   = 2.0f * 3.1415926f * WHEEL_RADIUS_M;
 800af66:	4b55      	ldr	r3, [pc, #340]	@ (800b0bc <Drive_VW+0x168>)
 800af68:	617b      	str	r3, [r7, #20]

     vL = (2 * v_mps - w_radps * TRACK_WIDTH_M) / (2) ;   // [m/s]
 800af6a:	edd7 7a01 	vldr	s15, [r7, #4]
 800af6e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800af72:	edd7 7a00 	vldr	s15, [r7]
 800af76:	eddf 6a52 	vldr	s13, [pc, #328]	@ 800b0c0 <Drive_VW+0x16c>
 800af7a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800af7e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800af82:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800af86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800af8a:	4b4e      	ldr	r3, [pc, #312]	@ (800b0c4 <Drive_VW+0x170>)
 800af8c:	edc3 7a00 	vstr	s15, [r3]
     vR = (2 * v_mps + w_radps * TRACK_WIDTH_M) / (2);   // [m/s]
 800af90:	edd7 7a01 	vldr	s15, [r7, #4]
 800af94:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800af98:	edd7 7a00 	vldr	s15, [r7]
 800af9c:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b0c0 <Drive_VW+0x16c>
 800afa0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800afa4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800afa8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800afac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800afb0:	4b45      	ldr	r3, [pc, #276]	@ (800b0c8 <Drive_VW+0x174>)
 800afb2:	edc3 7a00 	vstr	s15, [r3]

    double rpsL = (double)(vL / two_pi_R); // [rps]
 800afb6:	4b43      	ldr	r3, [pc, #268]	@ (800b0c4 <Drive_VW+0x170>)
 800afb8:	ed93 7a00 	vldr	s14, [r3]
 800afbc:	edd7 7a05 	vldr	s15, [r7, #20]
 800afc0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800afc4:	ee16 0a90 	vmov	r0, s13
 800afc8:	f7f5 fad6 	bl	8000578 <__aeabi_f2d>
 800afcc:	4602      	mov	r2, r0
 800afce:	460b      	mov	r3, r1
 800afd0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double rpsR = (double)(vR / two_pi_R); // [rps]
 800afd4:	4b3c      	ldr	r3, [pc, #240]	@ (800b0c8 <Drive_VW+0x174>)
 800afd6:	ed93 7a00 	vldr	s14, [r3]
 800afda:	edd7 7a05 	vldr	s15, [r7, #20]
 800afde:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800afe2:	ee16 0a90 	vmov	r0, s13
 800afe6:	f7f5 fac7 	bl	8000578 <__aeabi_f2d>
 800afea:	4602      	mov	r2, r0
 800afec:	460b      	mov	r3, r1
 800afee:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (rpsL >  MOTOR_RPS_MAX) rpsL =  MOTOR_RPS_MAX;
 800aff2:	f04f 0200 	mov.w	r2, #0
 800aff6:	4b35      	ldr	r3, [pc, #212]	@ (800b0cc <Drive_VW+0x178>)
 800aff8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800affc:	f7f5 fda4 	bl	8000b48 <__aeabi_dcmpgt>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d004      	beq.n	800b010 <Drive_VW+0xbc>
 800b006:	f04f 0200 	mov.w	r2, #0
 800b00a:	4b30      	ldr	r3, [pc, #192]	@ (800b0cc <Drive_VW+0x178>)
 800b00c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsL < -MOTOR_RPS_MAX) rpsL = -MOTOR_RPS_MAX;
 800b010:	f04f 0200 	mov.w	r2, #0
 800b014:	4b2e      	ldr	r3, [pc, #184]	@ (800b0d0 <Drive_VW+0x17c>)
 800b016:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b01a:	f7f5 fd77 	bl	8000b0c <__aeabi_dcmplt>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d004      	beq.n	800b02e <Drive_VW+0xda>
 800b024:	f04f 0200 	mov.w	r2, #0
 800b028:	4b29      	ldr	r3, [pc, #164]	@ (800b0d0 <Drive_VW+0x17c>)
 800b02a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    if (rpsR >  MOTOR_RPS_MAX) rpsR =  MOTOR_RPS_MAX;
 800b02e:	f04f 0200 	mov.w	r2, #0
 800b032:	4b26      	ldr	r3, [pc, #152]	@ (800b0cc <Drive_VW+0x178>)
 800b034:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b038:	f7f5 fd86 	bl	8000b48 <__aeabi_dcmpgt>
 800b03c:	4603      	mov	r3, r0
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d004      	beq.n	800b04c <Drive_VW+0xf8>
 800b042:	f04f 0200 	mov.w	r2, #0
 800b046:	4b21      	ldr	r3, [pc, #132]	@ (800b0cc <Drive_VW+0x178>)
 800b048:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (rpsR < -MOTOR_RPS_MAX) rpsR = -MOTOR_RPS_MAX;
 800b04c:	f04f 0200 	mov.w	r2, #0
 800b050:	4b1f      	ldr	r3, [pc, #124]	@ (800b0d0 <Drive_VW+0x17c>)
 800b052:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b056:	f7f5 fd59 	bl	8000b0c <__aeabi_dcmplt>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d004      	beq.n	800b06a <Drive_VW+0x116>
 800b060:	f04f 0200 	mov.w	r2, #0
 800b064:	4b1a      	ldr	r3, [pc, #104]	@ (800b0d0 <Drive_VW+0x17c>)
 800b066:	e9c7 2306 	strd	r2, r3, [r7, #24]

    Motor_SetTarget(mL, 60*rpsL); // [rpm]
 800b06a:	f04f 0200 	mov.w	r2, #0
 800b06e:	4b19      	ldr	r3, [pc, #100]	@ (800b0d4 <Drive_VW+0x180>)
 800b070:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b074:	f7f5 fad8 	bl	8000628 <__aeabi_dmul>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	ec43 2b17 	vmov	d7, r2, r3
 800b080:	eeb0 0a47 	vmov.f32	s0, s14
 800b084:	eef0 0a67 	vmov.f32	s1, s15
 800b088:	68f8      	ldr	r0, [r7, #12]
 800b08a:	f7ff ff51 	bl	800af30 <Motor_SetTarget>
    Motor_SetTarget(mR, 60*rpsR); // [rpm]
 800b08e:	f04f 0200 	mov.w	r2, #0
 800b092:	4b10      	ldr	r3, [pc, #64]	@ (800b0d4 <Drive_VW+0x180>)
 800b094:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b098:	f7f5 fac6 	bl	8000628 <__aeabi_dmul>
 800b09c:	4602      	mov	r2, r0
 800b09e:	460b      	mov	r3, r1
 800b0a0:	ec43 2b17 	vmov	d7, r2, r3
 800b0a4:	eeb0 0a47 	vmov.f32	s0, s14
 800b0a8:	eef0 0a67 	vmov.f32	s1, s15
 800b0ac:	68b8      	ldr	r0, [r7, #8]
 800b0ae:	f7ff ff3f 	bl	800af30 <Motor_SetTarget>
}
 800b0b2:	bf00      	nop
 800b0b4:	3728      	adds	r7, #40	@ 0x28
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	bf00      	nop
 800b0bc:	3e5ac161 	.word	0x3e5ac161
 800b0c0:	3e99999a 	.word	0x3e99999a
 800b0c4:	2000c09c 	.word	0x2000c09c
 800b0c8:	2000c0a0 	.word	0x2000c0a0
 800b0cc:	40160000 	.word	0x40160000
 800b0d0:	c0160000 	.word	0xc0160000
 800b0d4:	404e0000 	.word	0x404e0000

0800b0d8 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};
uint8_t check;
void MPU6050_Init(void)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b08c      	sub	sp, #48	@ 0x30
 800b0dc:	af04      	add	r7, sp, #16
    uint8_t Data;
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800b0de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b0e2:	9302      	str	r3, [sp, #8]
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	9301      	str	r3, [sp, #4]
 800b0e8:	4b46      	ldr	r3, [pc, #280]	@ (800b204 <MPU6050_Init+0x12c>)
 800b0ea:	9300      	str	r3, [sp, #0]
 800b0ec:	2301      	movs	r3, #1
 800b0ee:	2275      	movs	r2, #117	@ 0x75
 800b0f0:	21d0      	movs	r1, #208	@ 0xd0
 800b0f2:	4845      	ldr	r0, [pc, #276]	@ (800b208 <MPU6050_Init+0x130>)
 800b0f4:	f7f9 f8a6 	bl	8004244 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800b0f8:	4b42      	ldr	r3, [pc, #264]	@ (800b204 <MPU6050_Init+0x12c>)
 800b0fa:	781b      	ldrb	r3, [r3, #0]
 800b0fc:	2b68      	cmp	r3, #104	@ 0x68
 800b0fe:	d140      	bne.n	800b182 <MPU6050_Init+0xaa>
    {
        Data = 0x00;
 800b100:	2300      	movs	r3, #0
 800b102:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 800b104:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b108:	9302      	str	r3, [sp, #8]
 800b10a:	2301      	movs	r3, #1
 800b10c:	9301      	str	r3, [sp, #4]
 800b10e:	f107 031b 	add.w	r3, r7, #27
 800b112:	9300      	str	r3, [sp, #0]
 800b114:	2301      	movs	r3, #1
 800b116:	226b      	movs	r2, #107	@ 0x6b
 800b118:	21d0      	movs	r1, #208	@ 0xd0
 800b11a:	483b      	ldr	r0, [pc, #236]	@ (800b208 <MPU6050_Init+0x130>)
 800b11c:	f7f8 ff98 	bl	8004050 <HAL_I2C_Mem_Write>

        Data = 0x07;
 800b120:	2307      	movs	r3, #7
 800b122:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 800b124:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b128:	9302      	str	r3, [sp, #8]
 800b12a:	2301      	movs	r3, #1
 800b12c:	9301      	str	r3, [sp, #4]
 800b12e:	f107 031b 	add.w	r3, r7, #27
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	2301      	movs	r3, #1
 800b136:	2219      	movs	r2, #25
 800b138:	21d0      	movs	r1, #208	@ 0xd0
 800b13a:	4833      	ldr	r0, [pc, #204]	@ (800b208 <MPU6050_Init+0x130>)
 800b13c:	f7f8 ff88 	bl	8004050 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b140:	2300      	movs	r3, #0
 800b142:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b144:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b148:	9302      	str	r3, [sp, #8]
 800b14a:	2301      	movs	r3, #1
 800b14c:	9301      	str	r3, [sp, #4]
 800b14e:	f107 031b 	add.w	r3, r7, #27
 800b152:	9300      	str	r3, [sp, #0]
 800b154:	2301      	movs	r3, #1
 800b156:	221c      	movs	r2, #28
 800b158:	21d0      	movs	r1, #208	@ 0xd0
 800b15a:	482b      	ldr	r0, [pc, #172]	@ (800b208 <MPU6050_Init+0x130>)
 800b15c:	f7f8 ff78 	bl	8004050 <HAL_I2C_Mem_Write>

        Data = 0x00;
 800b160:	2300      	movs	r3, #0
 800b162:	76fb      	strb	r3, [r7, #27]
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800b164:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b168:	9302      	str	r3, [sp, #8]
 800b16a:	2301      	movs	r3, #1
 800b16c:	9301      	str	r3, [sp, #4]
 800b16e:	f107 031b 	add.w	r3, r7, #27
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	2301      	movs	r3, #1
 800b176:	221b      	movs	r2, #27
 800b178:	21d0      	movs	r1, #208	@ 0xd0
 800b17a:	4823      	ldr	r0, [pc, #140]	@ (800b208 <MPU6050_Init+0x130>)
 800b17c:	f7f8 ff68 	bl	8004050 <HAL_I2C_Mem_Write>
    	}
    		MX_I2C1_Init();
    		MPU6050_Init();
    }

}
 800b180:	e03c      	b.n	800b1fc <MPU6050_Init+0x124>
    	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b182:	1d3b      	adds	r3, r7, #4
 800b184:	2200      	movs	r2, #0
 800b186:	601a      	str	r2, [r3, #0]
 800b188:	605a      	str	r2, [r3, #4]
 800b18a:	609a      	str	r2, [r3, #8]
 800b18c:	60da      	str	r2, [r3, #12]
 800b18e:	611a      	str	r2, [r3, #16]
        HAL_I2C_DeInit(&hi2c1);
 800b190:	481d      	ldr	r0, [pc, #116]	@ (800b208 <MPU6050_Init+0x130>)
 800b192:	f7f8 ff2d 	bl	8003ff0 <HAL_I2C_DeInit>
    	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800b196:	2311      	movs	r3, #17
 800b198:	60bb      	str	r3, [r7, #8]
    	GPIO_InitStruct.Pin = GPIO_PIN_8;
 800b19a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b19e:	607b      	str	r3, [r7, #4]
    	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60fb      	str	r3, [r7, #12]
    	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	613b      	str	r3, [r7, #16]
    	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b1a8:	1d3b      	adds	r3, r7, #4
 800b1aa:	4619      	mov	r1, r3
 800b1ac:	4817      	ldr	r0, [pc, #92]	@ (800b20c <MPU6050_Init+0x134>)
 800b1ae:	f7f8 fb59 	bl	8003864 <HAL_GPIO_Init>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1b8:	4814      	ldr	r0, [pc, #80]	@ (800b20c <MPU6050_Init+0x134>)
 800b1ba:	f7f8 fdbb 	bl	8003d34 <HAL_GPIO_WritePin>
    	for (int i = 0; i < 10; i++) {
 800b1be:	2300      	movs	r3, #0
 800b1c0:	61fb      	str	r3, [r7, #28]
 800b1c2:	e014      	b.n	800b1ee <MPU6050_Init+0x116>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800b1c4:	2201      	movs	r2, #1
 800b1c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1ca:	4810      	ldr	r0, [pc, #64]	@ (800b20c <MPU6050_Init+0x134>)
 800b1cc:	f7f8 fdb2 	bl	8003d34 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b1d0:	2014      	movs	r0, #20
 800b1d2:	f7f7 fe0f 	bl	8002df4 <HAL_Delay>
    		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800b1dc:	480b      	ldr	r0, [pc, #44]	@ (800b20c <MPU6050_Init+0x134>)
 800b1de:	f7f8 fda9 	bl	8003d34 <HAL_GPIO_WritePin>
    		HAL_Delay(20);
 800b1e2:	2014      	movs	r0, #20
 800b1e4:	f7f7 fe06 	bl	8002df4 <HAL_Delay>
    	for (int i = 0; i < 10; i++) {
 800b1e8:	69fb      	ldr	r3, [r7, #28]
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	61fb      	str	r3, [r7, #28]
 800b1ee:	69fb      	ldr	r3, [r7, #28]
 800b1f0:	2b09      	cmp	r3, #9
 800b1f2:	dde7      	ble.n	800b1c4 <MPU6050_Init+0xec>
    		MX_I2C1_Init();
 800b1f4:	f7f6 fc12 	bl	8001a1c <MX_I2C1_Init>
    		MPU6050_Init();
 800b1f8:	f7ff ff6e 	bl	800b0d8 <MPU6050_Init>
}
 800b1fc:	bf00      	nop
 800b1fe:	3720      	adds	r7, #32
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}
 800b204:	2000c0a8 	.word	0x2000c0a8
 800b208:	20006a50 	.word	0x20006a50
 800b20c:	40020400 	.word	0x40020400

0800b210 <MPU6050_Read_All>:
	DataStruct->Gz_bias = (float)(sum / samples);
}


void MPU6050_Read_All(MPU6050_t *DataStruct)
{
 800b210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b214:	ed2d 8b02 	vpush	{d8}
 800b218:	b094      	sub	sp, #80	@ 0x50
 800b21a:	af04      	add	r7, sp, #16
 800b21c:	6078      	str	r0, [r7, #4]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800b21e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b222:	9302      	str	r3, [sp, #8]
 800b224:	230e      	movs	r3, #14
 800b226:	9301      	str	r3, [sp, #4]
 800b228:	f107 0308 	add.w	r3, r7, #8
 800b22c:	9300      	str	r3, [sp, #0]
 800b22e:	2301      	movs	r3, #1
 800b230:	223b      	movs	r2, #59	@ 0x3b
 800b232:	21d0      	movs	r1, #208	@ 0xd0
 800b234:	4892      	ldr	r0, [pc, #584]	@ (800b480 <MPU6050_Read_All+0x270>)
 800b236:	f7f9 f805 	bl	8004244 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 800b23a:	7a3b      	ldrb	r3, [r7, #8]
 800b23c:	b21b      	sxth	r3, r3
 800b23e:	021b      	lsls	r3, r3, #8
 800b240:	b21a      	sxth	r2, r3
 800b242:	7a7b      	ldrb	r3, [r7, #9]
 800b244:	b21b      	sxth	r3, r3
 800b246:	4313      	orrs	r3, r2
 800b248:	b21a      	sxth	r2, r3
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 800b24e:	7abb      	ldrb	r3, [r7, #10]
 800b250:	b21b      	sxth	r3, r3
 800b252:	021b      	lsls	r3, r3, #8
 800b254:	b21a      	sxth	r2, r3
 800b256:	7afb      	ldrb	r3, [r7, #11]
 800b258:	b21b      	sxth	r3, r3
 800b25a:	4313      	orrs	r3, r2
 800b25c:	b21a      	sxth	r2, r3
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800b262:	7b3b      	ldrb	r3, [r7, #12]
 800b264:	b21b      	sxth	r3, r3
 800b266:	021b      	lsls	r3, r3, #8
 800b268:	b21a      	sxth	r2, r3
 800b26a:	7b7b      	ldrb	r3, [r7, #13]
 800b26c:	b21b      	sxth	r3, r3
 800b26e:	4313      	orrs	r3, r2
 800b270:	b21a      	sxth	r2, r3
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800b276:	7bbb      	ldrb	r3, [r7, #14]
 800b278:	b21b      	sxth	r3, r3
 800b27a:	021b      	lsls	r3, r3, #8
 800b27c:	b21a      	sxth	r2, r3
 800b27e:	7bfb      	ldrb	r3, [r7, #15]
 800b280:	b21b      	sxth	r3, r3
 800b282:	4313      	orrs	r3, r2
 800b284:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800b286:	7c3b      	ldrb	r3, [r7, #16]
 800b288:	b21b      	sxth	r3, r3
 800b28a:	021b      	lsls	r3, r3, #8
 800b28c:	b21a      	sxth	r2, r3
 800b28e:	7c7b      	ldrb	r3, [r7, #17]
 800b290:	b21b      	sxth	r3, r3
 800b292:	4313      	orrs	r3, r2
 800b294:	b21a      	sxth	r2, r3
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 800b29a:	7cbb      	ldrb	r3, [r7, #18]
 800b29c:	b21b      	sxth	r3, r3
 800b29e:	021b      	lsls	r3, r3, #8
 800b2a0:	b21a      	sxth	r2, r3
 800b2a2:	7cfb      	ldrb	r3, [r7, #19]
 800b2a4:	b21b      	sxth	r3, r3
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	b21a      	sxth	r2, r3
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 800b2ae:	7d3b      	ldrb	r3, [r7, #20]
 800b2b0:	b21b      	sxth	r3, r3
 800b2b2:	021b      	lsls	r3, r3, #8
 800b2b4:	b21a      	sxth	r2, r3
 800b2b6:	7d7b      	ldrb	r3, [r7, #21]
 800b2b8:	b21b      	sxth	r3, r3
 800b2ba:	4313      	orrs	r3, r2
 800b2bc:	b21a      	sxth	r2, r3
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7f5 f943 	bl	8000554 <__aeabi_i2d>
 800b2ce:	f04f 0200 	mov.w	r2, #0
 800b2d2:	4b6c      	ldr	r3, [pc, #432]	@ (800b484 <MPU6050_Read_All+0x274>)
 800b2d4:	f7f5 fad2 	bl	800087c <__aeabi_ddiv>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	6879      	ldr	r1, [r7, #4]
 800b2de:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7f5 f933 	bl	8000554 <__aeabi_i2d>
 800b2ee:	f04f 0200 	mov.w	r2, #0
 800b2f2:	4b64      	ldr	r3, [pc, #400]	@ (800b484 <MPU6050_Read_All+0x274>)
 800b2f4:	f7f5 fac2 	bl	800087c <__aeabi_ddiv>
 800b2f8:	4602      	mov	r2, r0
 800b2fa:	460b      	mov	r3, r1
 800b2fc:	6879      	ldr	r1, [r7, #4]
 800b2fe:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b308:	4618      	mov	r0, r3
 800b30a:	f7f5 f923 	bl	8000554 <__aeabi_i2d>
 800b30e:	a356      	add	r3, pc, #344	@ (adr r3, 800b468 <MPU6050_Read_All+0x258>)
 800b310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b314:	f7f5 fab2 	bl	800087c <__aeabi_ddiv>
 800b318:	4602      	mov	r2, r0
 800b31a:	460b      	mov	r3, r1
 800b31c:	6879      	ldr	r1, [r7, #4]
 800b31e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800b322:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b32e:	eddf 6a56 	vldr	s13, [pc, #344]	@ 800b488 <MPU6050_Read_All+0x278>
 800b332:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b336:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800b48c <MPU6050_Read_All+0x27c>
 800b33a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800b34a:	4618      	mov	r0, r3
 800b34c:	f7f5 f902 	bl	8000554 <__aeabi_i2d>
 800b350:	a347      	add	r3, pc, #284	@ (adr r3, 800b470 <MPU6050_Read_All+0x260>)
 800b352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b356:	f7f5 fa91 	bl	800087c <__aeabi_ddiv>
 800b35a:	4602      	mov	r2, r0
 800b35c:	460b      	mov	r3, r1
 800b35e:	6879      	ldr	r1, [r7, #4]
 800b360:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800b36a:	4618      	mov	r0, r3
 800b36c:	f7f5 f8f2 	bl	8000554 <__aeabi_i2d>
 800b370:	a33f      	add	r3, pc, #252	@ (adr r3, 800b470 <MPU6050_Read_All+0x260>)
 800b372:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b376:	f7f5 fa81 	bl	800087c <__aeabi_ddiv>
 800b37a:	4602      	mov	r2, r0
 800b37c:	460b      	mov	r3, r1
 800b37e:	6879      	ldr	r1, [r7, #4]
 800b380:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800b38a:	4618      	mov	r0, r3
 800b38c:	f7f5 f8e2 	bl	8000554 <__aeabi_i2d>
 800b390:	a337      	add	r3, pc, #220	@ (adr r3, 800b470 <MPU6050_Read_All+0x260>)
 800b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b396:	f7f5 fa71 	bl	800087c <__aeabi_ddiv>
 800b39a:	4602      	mov	r2, r0
 800b39c:	460b      	mov	r3, r1
 800b39e:	6879      	ldr	r1, [r7, #4]
 800b3a0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 800b3a4:	f7f7 fd1a 	bl	8002ddc <HAL_GetTick>
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	4b39      	ldr	r3, [pc, #228]	@ (800b490 <MPU6050_Read_All+0x280>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	1ad3      	subs	r3, r2, r3
 800b3b0:	4618      	mov	r0, r3
 800b3b2:	f7f5 f8bf 	bl	8000534 <__aeabi_ui2d>
 800b3b6:	f04f 0200 	mov.w	r2, #0
 800b3ba:	4b36      	ldr	r3, [pc, #216]	@ (800b494 <MPU6050_Read_All+0x284>)
 800b3bc:	f7f5 fa5e 	bl	800087c <__aeabi_ddiv>
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	460b      	mov	r3, r1
 800b3c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 800b3c8:	f7f7 fd08 	bl	8002ddc <HAL_GetTick>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	4a30      	ldr	r2, [pc, #192]	@ (800b490 <MPU6050_Read_All+0x280>)
 800b3d0:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b3d8:	461a      	mov	r2, r3
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b3e0:	fb03 f202 	mul.w	r2, r3, r2
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b3ea:	4619      	mov	r1, r3
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b3f2:	fb01 f303 	mul.w	r3, r1, r3
 800b3f6:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7f5 f8ab 	bl	8000554 <__aeabi_i2d>
 800b3fe:	4602      	mov	r2, r0
 800b400:	460b      	mov	r3, r1
 800b402:	ec43 2b10 	vmov	d0, r2, r3
 800b406:	f012 f81d 	bl	801d444 <sqrt>
 800b40a:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 800b40e:	f04f 0200 	mov.w	r2, #0
 800b412:	f04f 0300 	mov.w	r3, #0
 800b416:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b41a:	f7f5 fb6d 	bl	8000af8 <__aeabi_dcmpeq>
 800b41e:	4603      	mov	r3, r0
 800b420:	2b00      	cmp	r3, #0
 800b422:	d139      	bne.n	800b498 <MPU6050_Read_All+0x288>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7f5 f892 	bl	8000554 <__aeabi_i2d>
 800b430:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b434:	f7f5 fa22 	bl	800087c <__aeabi_ddiv>
 800b438:	4602      	mov	r2, r0
 800b43a:	460b      	mov	r3, r1
 800b43c:	ec43 2b17 	vmov	d7, r2, r3
 800b440:	eeb0 0a47 	vmov.f32	s0, s14
 800b444:	eef0 0a67 	vmov.f32	s1, s15
 800b448:	f012 f82a 	bl	801d4a0 <atan>
 800b44c:	ec51 0b10 	vmov	r0, r1, d0
 800b450:	a309      	add	r3, pc, #36	@ (adr r3, 800b478 <MPU6050_Read_All+0x268>)
 800b452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b456:	f7f5 f8e7 	bl	8000628 <__aeabi_dmul>
 800b45a:	4602      	mov	r2, r0
 800b45c:	460b      	mov	r3, r1
 800b45e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 800b462:	e01f      	b.n	800b4a4 <MPU6050_Read_All+0x294>
 800b464:	f3af 8000 	nop.w
 800b468:	00000000 	.word	0x00000000
 800b46c:	40cc2900 	.word	0x40cc2900
 800b470:	00000000 	.word	0x00000000
 800b474:	40606000 	.word	0x40606000
 800b478:	1a63c1f8 	.word	0x1a63c1f8
 800b47c:	404ca5dc 	.word	0x404ca5dc
 800b480:	20006a50 	.word	0x20006a50
 800b484:	40d00000 	.word	0x40d00000
 800b488:	43aa0000 	.word	0x43aa0000
 800b48c:	42121eb8 	.word	0x42121eb8
 800b490:	2000c0a4 	.word	0x2000c0a4
 800b494:	408f4000 	.word	0x408f4000
    }
    else
    {
        roll = 0.0;
 800b498:	f04f 0200 	mov.w	r2, #0
 800b49c:	f04f 0300 	mov.w	r3, #0
 800b4a0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b4aa:	425b      	negs	r3, r3
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f7f5 f851 	bl	8000554 <__aeabi_i2d>
 800b4b2:	ec41 0b18 	vmov	d8, r0, r1
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800b4bc:	4618      	mov	r0, r3
 800b4be:	f7f5 f849 	bl	8000554 <__aeabi_i2d>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	ec43 2b11 	vmov	d1, r2, r3
 800b4ca:	eeb0 0a48 	vmov.f32	s0, s16
 800b4ce:	eef0 0a68 	vmov.f32	s1, s17
 800b4d2:	f011 ffb5 	bl	801d440 <atan2>
 800b4d6:	ec51 0b10 	vmov	r0, r1, d0
 800b4da:	a359      	add	r3, pc, #356	@ (adr r3, 800b640 <MPU6050_Read_All+0x430>)
 800b4dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e0:	f7f5 f8a2 	bl	8000628 <__aeabi_dmul>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 800b4ec:	f04f 0200 	mov.w	r2, #0
 800b4f0:	4b4f      	ldr	r3, [pc, #316]	@ (800b630 <MPU6050_Read_All+0x420>)
 800b4f2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b4f6:	f7f5 fb09 	bl	8000b0c <__aeabi_dcmplt>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d00a      	beq.n	800b516 <MPU6050_Read_All+0x306>
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b506:	f04f 0200 	mov.w	r2, #0
 800b50a:	4b4a      	ldr	r3, [pc, #296]	@ (800b634 <MPU6050_Read_All+0x424>)
 800b50c:	f7f5 fb1c 	bl	8000b48 <__aeabi_dcmpgt>
 800b510:	4603      	mov	r3, r0
 800b512:	2b00      	cmp	r3, #0
 800b514:	d114      	bne.n	800b540 <MPU6050_Read_All+0x330>
 800b516:	f04f 0200 	mov.w	r2, #0
 800b51a:	4b46      	ldr	r3, [pc, #280]	@ (800b634 <MPU6050_Read_All+0x424>)
 800b51c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b520:	f7f5 fb12 	bl	8000b48 <__aeabi_dcmpgt>
 800b524:	4603      	mov	r3, r0
 800b526:	2b00      	cmp	r3, #0
 800b528:	d015      	beq.n	800b556 <MPU6050_Read_All+0x346>
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 800b530:	f04f 0200 	mov.w	r2, #0
 800b534:	4b3e      	ldr	r3, [pc, #248]	@ (800b630 <MPU6050_Read_All+0x420>)
 800b536:	f7f5 fae9 	bl	8000b0c <__aeabi_dcmplt>
 800b53a:	4603      	mov	r3, r0
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d00a      	beq.n	800b556 <MPU6050_Read_All+0x346>
    {
        KalmanY.angle = pitch;
 800b540:	493d      	ldr	r1, [pc, #244]	@ (800b638 <MPU6050_Read_All+0x428>)
 800b542:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b546:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 800b54a:	6879      	ldr	r1, [r7, #4]
 800b54c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b550:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
 800b554:	e014      	b.n	800b580 <MPU6050_Read_All+0x370>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 800b55c:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b560:	eeb0 1a47 	vmov.f32	s2, s14
 800b564:	eef0 1a67 	vmov.f32	s3, s15
 800b568:	ed97 0b06 	vldr	d0, [r7, #24]
 800b56c:	4832      	ldr	r0, [pc, #200]	@ (800b638 <MPU6050_Read_All+0x428>)
 800b56e:	f000 f86b 	bl	800b648 <Kalman_getAngle>
 800b572:	eeb0 7a40 	vmov.f32	s14, s0
 800b576:	eef0 7a60 	vmov.f32	s15, s1
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	ed83 7b16 	vstr	d7, [r3, #88]	@ 0x58
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800b586:	4692      	mov	sl, r2
 800b588:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 800b58c:	f04f 0200 	mov.w	r2, #0
 800b590:	4b28      	ldr	r3, [pc, #160]	@ (800b634 <MPU6050_Read_All+0x424>)
 800b592:	4650      	mov	r0, sl
 800b594:	4659      	mov	r1, fp
 800b596:	f7f5 fad7 	bl	8000b48 <__aeabi_dcmpgt>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d008      	beq.n	800b5b2 <MPU6050_Read_All+0x3a2>
        DataStruct->Gx = -DataStruct->Gx;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b5a6:	4614      	mov	r4, r2
 800b5a8:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 800b5b8:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800b5bc:	eeb0 1a47 	vmov.f32	s2, s14
 800b5c0:	eef0 1a67 	vmov.f32	s3, s15
 800b5c4:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 800b5c8:	481c      	ldr	r0, [pc, #112]	@ (800b63c <MPU6050_Read_All+0x42c>)
 800b5ca:	f000 f83d 	bl	800b648 <Kalman_getAngle>
 800b5ce:	eeb0 7a40 	vmov.f32	s14, s0
 800b5d2:	eef0 7a60 	vmov.f32	s15, s1
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50

    DataStruct->Yaw += (-(DataStruct->Gz - DataStruct->Gz_bias)) * dt;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	e9d3 4518 	ldrd	r4, r5, [r3, #96]	@ 0x60
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800b5ee:	f7f4 fe63 	bl	80002b8 <__aeabi_dsub>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	460b      	mov	r3, r1
 800b5f6:	4690      	mov	r8, r2
 800b5f8:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 800b5fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b600:	4640      	mov	r0, r8
 800b602:	4649      	mov	r1, r9
 800b604:	f7f5 f810 	bl	8000628 <__aeabi_dmul>
 800b608:	4602      	mov	r2, r0
 800b60a:	460b      	mov	r3, r1
 800b60c:	4620      	mov	r0, r4
 800b60e:	4629      	mov	r1, r5
 800b610:	f7f4 fe54 	bl	80002bc <__adddf3>
 800b614:	4602      	mov	r2, r0
 800b616:	460b      	mov	r3, r1
 800b618:	6879      	ldr	r1, [r7, #4]
 800b61a:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
}
 800b61e:	bf00      	nop
 800b620:	3740      	adds	r7, #64	@ 0x40
 800b622:	46bd      	mov	sp, r7
 800b624:	ecbd 8b02 	vpop	{d8}
 800b628:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b62c:	f3af 8000 	nop.w
 800b630:	c0568000 	.word	0xc0568000
 800b634:	40568000 	.word	0x40568000
 800b638:	20000068 	.word	0x20000068
 800b63c:	20000020 	.word	0x20000020
 800b640:	1a63c1f8 	.word	0x1a63c1f8
 800b644:	404ca5dc 	.word	0x404ca5dc

0800b648 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 800b648:	b5b0      	push	{r4, r5, r7, lr}
 800b64a:	b096      	sub	sp, #88	@ 0x58
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	61f8      	str	r0, [r7, #28]
 800b650:	ed87 0b04 	vstr	d0, [r7, #16]
 800b654:	ed87 1b02 	vstr	d1, [r7, #8]
 800b658:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 800b65c:	69fb      	ldr	r3, [r7, #28]
 800b65e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b662:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b666:	f7f4 fe27 	bl	80002b8 <__aeabi_dsub>
 800b66a:	4602      	mov	r2, r0
 800b66c:	460b      	mov	r3, r1
 800b66e:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800b672:	69fb      	ldr	r3, [r7, #28]
 800b674:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b678:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b67c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b680:	f7f4 ffd2 	bl	8000628 <__aeabi_dmul>
 800b684:	4602      	mov	r2, r0
 800b686:	460b      	mov	r3, r1
 800b688:	4620      	mov	r0, r4
 800b68a:	4629      	mov	r1, r5
 800b68c:	f7f4 fe16 	bl	80002bc <__adddf3>
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	69f9      	ldr	r1, [r7, #28]
 800b696:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800b69a:	69fb      	ldr	r3, [r7, #28]
 800b69c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b6a0:	69fb      	ldr	r3, [r7, #28]
 800b6a2:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b6a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6aa:	f7f4 ffbd 	bl	8000628 <__aeabi_dmul>
 800b6ae:	4602      	mov	r2, r0
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4610      	mov	r0, r2
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	69fb      	ldr	r3, [r7, #28]
 800b6b8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b6bc:	f7f4 fdfc 	bl	80002b8 <__aeabi_dsub>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	460b      	mov	r3, r1
 800b6c4:	4610      	mov	r0, r2
 800b6c6:	4619      	mov	r1, r3
 800b6c8:	69fb      	ldr	r3, [r7, #28]
 800b6ca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800b6ce:	f7f4 fdf3 	bl	80002b8 <__aeabi_dsub>
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4610      	mov	r0, r2
 800b6d8:	4619      	mov	r1, r3
 800b6da:	69fb      	ldr	r3, [r7, #28]
 800b6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e0:	f7f4 fdec 	bl	80002bc <__adddf3>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	460b      	mov	r3, r1
 800b6e8:	4610      	mov	r0, r2
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6f0:	f7f4 ff9a 	bl	8000628 <__aeabi_dmul>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	4620      	mov	r0, r4
 800b6fa:	4629      	mov	r1, r5
 800b6fc:	f7f4 fdde 	bl	80002bc <__adddf3>
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	69f9      	ldr	r1, [r7, #28]
 800b706:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800b70a:	69fb      	ldr	r3, [r7, #28]
 800b70c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b710:	69fb      	ldr	r3, [r7, #28]
 800b712:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b716:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b71a:	f7f4 ff85 	bl	8000628 <__aeabi_dmul>
 800b71e:	4602      	mov	r2, r0
 800b720:	460b      	mov	r3, r1
 800b722:	4620      	mov	r0, r4
 800b724:	4629      	mov	r1, r5
 800b726:	f7f4 fdc7 	bl	80002b8 <__aeabi_dsub>
 800b72a:	4602      	mov	r2, r0
 800b72c:	460b      	mov	r3, r1
 800b72e:	69f9      	ldr	r1, [r7, #28]
 800b730:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b73a:	69fb      	ldr	r3, [r7, #28]
 800b73c:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 800b740:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b744:	f7f4 ff70 	bl	8000628 <__aeabi_dmul>
 800b748:	4602      	mov	r2, r0
 800b74a:	460b      	mov	r3, r1
 800b74c:	4620      	mov	r0, r4
 800b74e:	4629      	mov	r1, r5
 800b750:	f7f4 fdb2 	bl	80002b8 <__aeabi_dsub>
 800b754:	4602      	mov	r2, r0
 800b756:	460b      	mov	r3, r1
 800b758:	69f9      	ldr	r1, [r7, #28]
 800b75a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 800b75e:	69fb      	ldr	r3, [r7, #28]
 800b760:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b764:	69fb      	ldr	r3, [r7, #28]
 800b766:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800b76a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b76e:	f7f4 ff5b 	bl	8000628 <__aeabi_dmul>
 800b772:	4602      	mov	r2, r0
 800b774:	460b      	mov	r3, r1
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f4 fd9f 	bl	80002bc <__adddf3>
 800b77e:	4602      	mov	r2, r0
 800b780:	460b      	mov	r3, r1
 800b782:	69f9      	ldr	r1, [r7, #28]
 800b784:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b78e:	69fb      	ldr	r3, [r7, #28]
 800b790:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800b794:	f7f4 fd92 	bl	80002bc <__adddf3>
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800b7a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b7aa:	f7f5 f867 	bl	800087c <__aeabi_ddiv>
 800b7ae:	4602      	mov	r2, r0
 800b7b0:	460b      	mov	r3, r1
 800b7b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800b7b6:	69fb      	ldr	r3, [r7, #28]
 800b7b8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800b7bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b7c0:	f7f5 f85c 	bl	800087c <__aeabi_ddiv>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 800b7cc:	69fb      	ldr	r3, [r7, #28]
 800b7ce:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b7d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800b7d6:	f7f4 fd6f 	bl	80002b8 <__aeabi_dsub>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	460b      	mov	r3, r1
 800b7de:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800b7e2:	69fb      	ldr	r3, [r7, #28]
 800b7e4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800b7e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b7ec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b7f0:	f7f4 ff1a 	bl	8000628 <__aeabi_dmul>
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	4620      	mov	r0, r4
 800b7fa:	4629      	mov	r1, r5
 800b7fc:	f7f4 fd5e 	bl	80002bc <__adddf3>
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	69f9      	ldr	r1, [r7, #28]
 800b806:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800b80a:	69fb      	ldr	r3, [r7, #28]
 800b80c:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800b810:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b814:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b818:	f7f4 ff06 	bl	8000628 <__aeabi_dmul>
 800b81c:	4602      	mov	r2, r0
 800b81e:	460b      	mov	r3, r1
 800b820:	4620      	mov	r0, r4
 800b822:	4629      	mov	r1, r5
 800b824:	f7f4 fd4a 	bl	80002bc <__adddf3>
 800b828:	4602      	mov	r2, r0
 800b82a:	460b      	mov	r3, r1
 800b82c:	69f9      	ldr	r1, [r7, #28]
 800b82e:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 800b832:	69fb      	ldr	r3, [r7, #28]
 800b834:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800b838:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 800b83c:	69fb      	ldr	r3, [r7, #28]
 800b83e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800b842:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800b84c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b850:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b854:	f7f4 fee8 	bl	8000628 <__aeabi_dmul>
 800b858:	4602      	mov	r2, r0
 800b85a:	460b      	mov	r3, r1
 800b85c:	4620      	mov	r0, r4
 800b85e:	4629      	mov	r1, r5
 800b860:	f7f4 fd2a 	bl	80002b8 <__aeabi_dsub>
 800b864:	4602      	mov	r2, r0
 800b866:	460b      	mov	r3, r1
 800b868:	69f9      	ldr	r1, [r7, #28]
 800b86a:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800b86e:	69fb      	ldr	r3, [r7, #28]
 800b870:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 800b874:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b878:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800b87c:	f7f4 fed4 	bl	8000628 <__aeabi_dmul>
 800b880:	4602      	mov	r2, r0
 800b882:	460b      	mov	r3, r1
 800b884:	4620      	mov	r0, r4
 800b886:	4629      	mov	r1, r5
 800b888:	f7f4 fd16 	bl	80002b8 <__aeabi_dsub>
 800b88c:	4602      	mov	r2, r0
 800b88e:	460b      	mov	r3, r1
 800b890:	69f9      	ldr	r1, [r7, #28]
 800b892:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800b896:	69fb      	ldr	r3, [r7, #28]
 800b898:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 800b89c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b8a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b8a4:	f7f4 fec0 	bl	8000628 <__aeabi_dmul>
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	f7f4 fd02 	bl	80002b8 <__aeabi_dsub>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	460b      	mov	r3, r1
 800b8b8:	69f9      	ldr	r1, [r7, #28]
 800b8ba:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800b8be:	69fb      	ldr	r3, [r7, #28]
 800b8c0:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 800b8c4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b8c8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800b8cc:	f7f4 feac 	bl	8000628 <__aeabi_dmul>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	4620      	mov	r0, r4
 800b8d6:	4629      	mov	r1, r5
 800b8d8:	f7f4 fcee 	bl	80002b8 <__aeabi_dsub>
 800b8dc:	4602      	mov	r2, r0
 800b8de:	460b      	mov	r3, r1
 800b8e0:	69f9      	ldr	r1, [r7, #28]
 800b8e2:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 800b8e6:	69fb      	ldr	r3, [r7, #28]
 800b8e8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800b8ec:	ec43 2b17 	vmov	d7, r2, r3
};
 800b8f0:	eeb0 0a47 	vmov.f32	s0, s14
 800b8f4:	eef0 0a67 	vmov.f32	s1, s15
 800b8f8:	3758      	adds	r7, #88	@ 0x58
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bdb0      	pop	{r4, r5, r7, pc}

0800b8fe <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b082      	sub	sp, #8
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90e:	6879      	ldr	r1, [r7, #4]
 800b910:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	uPID->LastInput = *uPID->MyInput;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b91c:	6879      	ldr	r1, [r7, #4]
 800b91e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58

	if (uPID->OutputSum > uPID->OutMax)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800b92e:	f7f5 f90b 	bl	8000b48 <__aeabi_dcmpgt>
 800b932:	4603      	mov	r3, r0
 800b934:	2b00      	cmp	r3, #0
 800b936:	d006      	beq.n	800b946 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800b93e:	6879      	ldr	r1, [r7, #4]
 800b940:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 800b944:	e011      	b.n	800b96a <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800b952:	f7f5 f8db 	bl	8000b0c <__aeabi_dcmplt>
 800b956:	4603      	mov	r3, r0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d100      	bne.n	800b95e <PID_Init+0x60>
}
 800b95c:	e005      	b.n	800b96a <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800b964:	6879      	ldr	r1, [r7, #4]
 800b966:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
}
 800b96a:	bf00      	nop
 800b96c:	3708      	adds	r7, #8
 800b96e:	46bd      	mov	sp, r7
 800b970:	bd80      	pop	{r7, pc}
 800b972:	0000      	movs	r0, r0
 800b974:	0000      	movs	r0, r0
	...

0800b978 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 800b978:	b580      	push	{r7, lr}
 800b97a:	b08a      	sub	sp, #40	@ 0x28
 800b97c:	af00      	add	r7, sp, #0
 800b97e:	6278      	str	r0, [r7, #36]	@ 0x24
 800b980:	6239      	str	r1, [r7, #32]
 800b982:	61fa      	str	r2, [r7, #28]
 800b984:	61bb      	str	r3, [r7, #24]
 800b986:	ed87 0b04 	vstr	d0, [r7, #16]
 800b98a:	ed87 1b02 	vstr	d1, [r7, #8]
 800b98e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800b992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b994:	69fa      	ldr	r2, [r7, #28]
 800b996:	645a      	str	r2, [r3, #68]	@ 0x44
	uPID->MyInput    = Input;
 800b998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99a:	6a3a      	ldr	r2, [r7, #32]
 800b99c:	641a      	str	r2, [r3, #64]	@ 0x40
	uPID->MySetpoint = Setpoint;
 800b99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a0:	69ba      	ldr	r2, [r7, #24]
 800b9a2:	649a      	str	r2, [r3, #72]	@ 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800b9aa:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 800ba00 <PID+0x88>
 800b9ae:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800ba08 <PID+0x90>
 800b9b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b9b4:	f000 f934 	bl	800bc20 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 800b9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ba:	2264      	movs	r2, #100	@ 0x64
 800b9bc:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800b9be:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b9c6:	f000 fa41 	bl	800be4c <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800b9ca:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800b9ce:	4619      	mov	r1, r3
 800b9d0:	ed97 2b00 	vldr	d2, [r7]
 800b9d4:	ed97 1b02 	vldr	d1, [r7, #8]
 800b9d8:	ed97 0b04 	vldr	d0, [r7, #16]
 800b9dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b9de:	f000 f98d 	bl	800bcfc <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800b9e2:	f7f7 f9fb 	bl	8002ddc <HAL_GetTick>
 800b9e6:	4602      	mov	r2, r0
 800b9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	1ad2      	subs	r2, r2, r3
 800b9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f0:	605a      	str	r2, [r3, #4]

}
 800b9f2:	bf00      	nop
 800b9f4:	3728      	adds	r7, #40	@ 0x28
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}
 800b9fa:	bf00      	nop
 800b9fc:	f3af 8000 	nop.w
 800ba00:	00000000 	.word	0x00000000
 800ba04:	406fe000 	.word	0x406fe000
	...

0800ba10 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 800ba10:	b5b0      	push	{r4, r5, r7, lr}
 800ba12:	b08c      	sub	sp, #48	@ 0x30
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	785b      	ldrb	r3, [r3, #1]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d101      	bne.n	800ba24 <PID_Compute+0x14>
	{
		return _FALSE;
 800ba20:	2300      	movs	r3, #0
 800ba22:	e0db      	b.n	800bbdc <PID_Compute+0x1cc>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 800ba24:	f7f7 f9da 	bl	8002ddc <HAL_GetTick>
 800ba28:	6278      	str	r0, [r7, #36]	@ 0x24
	timeChange = (now - uPID->LastTime);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba30:	1ad3      	subs	r3, r2, r3
 800ba32:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	689b      	ldr	r3, [r3, #8]
 800ba38:	6a3a      	ldr	r2, [r7, #32]
 800ba3a:	429a      	cmp	r2, r3
 800ba3c:	f0c0 80cd 	bcc.w	800bbda <PID_Compute+0x1ca>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba48:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ba50:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ba54:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ba58:	f7f4 fc2e 	bl	80002b8 <__aeabi_dsub>
 800ba5c:	4602      	mov	r2, r0
 800ba5e:	460b      	mov	r3, r1
 800ba60:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800ba6a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ba6e:	f7f4 fc23 	bl	80002b8 <__aeabi_dsub>
 800ba72:	4602      	mov	r2, r0
 800ba74:	460b      	mov	r3, r1
 800ba76:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800ba86:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ba8a:	f7f4 fdcd 	bl	8000628 <__aeabi_dmul>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	4620      	mov	r0, r4
 800ba94:	4629      	mov	r1, r5
 800ba96:	f7f4 fc11 	bl	80002bc <__adddf3>
 800ba9a:	4602      	mov	r2, r0
 800ba9c:	460b      	mov	r3, r1
 800ba9e:	6879      	ldr	r1, [r7, #4]
 800baa0:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d114      	bne.n	800bad6 <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800bab8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800babc:	f7f4 fdb4 	bl	8000628 <__aeabi_dmul>
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	4620      	mov	r0, r4
 800bac6:	4629      	mov	r1, r5
 800bac8:	f7f4 fbf6 	bl	80002b8 <__aeabi_dsub>
 800bacc:	4602      	mov	r2, r0
 800bace:	460b      	mov	r3, r1
 800bad0:	6879      	ldr	r1, [r7, #4]
 800bad2:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bae2:	f7f5 f831 	bl	8000b48 <__aeabi_dcmpgt>
 800bae6:	4603      	mov	r3, r0
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d006      	beq.n	800bafa <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800baf2:	6879      	ldr	r1, [r7, #4]
 800baf4:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800baf8:	e010      	b.n	800bb1c <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb06:	f7f5 f801 	bl	8000b0c <__aeabi_dcmplt>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	2b00      	cmp	r3, #0
 800bb0e:	d005      	beq.n	800bb1c <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bb16:	6879      	ldr	r1, [r7, #4]
 800bb18:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d00b      	beq.n	800bb3c <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bb2a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bb2e:	f7f4 fd7b 	bl	8000628 <__aeabi_dmul>
 800bb32:	4602      	mov	r2, r0
 800bb34:	460b      	mov	r3, r1
 800bb36:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bb3a:	e005      	b.n	800bb48 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 800bb3c:	f04f 0200 	mov.w	r2, #0
 800bb40:	f04f 0300 	mov.w	r3, #0
 800bb44:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bb54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb58:	f7f4 fd66 	bl	8000628 <__aeabi_dmul>
 800bb5c:	4602      	mov	r2, r0
 800bb5e:	460b      	mov	r3, r1
 800bb60:	4620      	mov	r0, r4
 800bb62:	4629      	mov	r1, r5
 800bb64:	f7f4 fba8 	bl	80002b8 <__aeabi_dsub>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bb70:	f7f4 fba4 	bl	80002bc <__adddf3>
 800bb74:	4602      	mov	r2, r0
 800bb76:	460b      	mov	r3, r1
 800bb78:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

		if (output > uPID->OutMax)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb82:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bb86:	f7f4 ffdf 	bl	8000b48 <__aeabi_dcmpgt>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d005      	beq.n	800bb9c <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bb96:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 800bb9a:	e00e      	b.n	800bbba <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bba2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bba6:	f7f4 ffb1 	bl	8000b0c <__aeabi_dcmplt>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d004      	beq.n	800bbba <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bbb6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
		}
		else { }

		*uPID->MyOutput = output;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bbbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800bbc2:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 800bbc6:	6879      	ldr	r1, [r7, #4]
 800bbc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bbcc:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		uPID->LastTime = now;
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bbd4:	605a      	str	r2, [r3, #4]

		return _TRUE;
 800bbd6:	2301      	movs	r3, #1
 800bbd8:	e000      	b.n	800bbdc <PID_Compute+0x1cc>

	}
	else
	{
		return _FALSE;
 800bbda:	2300      	movs	r3, #0
	}

}
 800bbdc:	4618      	mov	r0, r3
 800bbde:	3730      	adds	r7, #48	@ 0x30
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	bdb0      	pop	{r4, r5, r7, pc}

0800bbe4 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	460b      	mov	r3, r1
 800bbee:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 800bbf0:	78fb      	ldrb	r3, [r7, #3]
 800bbf2:	2b01      	cmp	r3, #1
 800bbf4:	bf0c      	ite	eq
 800bbf6:	2301      	moveq	r3, #1
 800bbf8:	2300      	movne	r3, #0
 800bbfa:	b2db      	uxtb	r3, r3
 800bbfc:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800bbfe:	7bfb      	ldrb	r3, [r7, #15]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d006      	beq.n	800bc12 <PID_SetMode+0x2e>
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	785b      	ldrb	r3, [r3, #1]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d102      	bne.n	800bc12 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800bc0c:	6878      	ldr	r0, [r7, #4]
 800bc0e:	f7ff fe76 	bl	800b8fe <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	7bfa      	ldrb	r2, [r7, #15]
 800bc16:	705a      	strb	r2, [r3, #1]

}
 800bc18:	bf00      	nop
 800bc1a:	3710      	adds	r7, #16
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}

0800bc20 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b086      	sub	sp, #24
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6178      	str	r0, [r7, #20]
 800bc28:	ed87 0b02 	vstr	d0, [r7, #8]
 800bc2c:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800bc30:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bc38:	f7f4 ff7c 	bl	8000b34 <__aeabi_dcmpge>
 800bc3c:	4603      	mov	r3, r0
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d158      	bne.n	800bcf4 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800bc42:	6979      	ldr	r1, [r7, #20]
 800bc44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc48:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	uPID->OutMax = Max;
 800bc4c:	6979      	ldr	r1, [r7, #20]
 800bc4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc52:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	785b      	ldrb	r3, [r3, #1]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d04b      	beq.n	800bcf6 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc62:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc66:	697b      	ldr	r3, [r7, #20]
 800bc68:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bc6c:	f7f4 ff6c 	bl	8000b48 <__aeabi_dcmpgt>
 800bc70:	4603      	mov	r3, r0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d007      	beq.n	800bc86 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bc80:	e9c1 2300 	strd	r2, r3, [r1]
 800bc84:	e012      	b.n	800bcac <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bc94:	f7f4 ff3a 	bl	8000b0c <__aeabi_dcmplt>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d006      	beq.n	800bcac <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800bc9e:	697b      	ldr	r3, [r7, #20]
 800bca0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 800bca2:	697b      	ldr	r3, [r7, #20]
 800bca4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bca8:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 800bcac:	697b      	ldr	r3, [r7, #20]
 800bcae:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcb2:	697b      	ldr	r3, [r7, #20]
 800bcb4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcb8:	f7f4 ff46 	bl	8000b48 <__aeabi_dcmpgt>
 800bcbc:	4603      	mov	r3, r0
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d006      	beq.n	800bcd0 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 800bcc2:	697b      	ldr	r3, [r7, #20]
 800bcc4:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 800bcc8:	6979      	ldr	r1, [r7, #20]
 800bcca:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bcce:	e012      	b.n	800bcf6 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcdc:	f7f4 ff16 	bl	8000b0c <__aeabi_dcmplt>
 800bce0:	4603      	mov	r3, r0
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d007      	beq.n	800bcf6 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800bcec:	6979      	ldr	r1, [r7, #20]
 800bcee:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 800bcf2:	e000      	b.n	800bcf6 <PID_SetOutputLimits+0xd6>
		return;
 800bcf4:	bf00      	nop
		}
		else { }

	}

}
 800bcf6:	3718      	adds	r7, #24
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b08a      	sub	sp, #40	@ 0x28
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	61f8      	str	r0, [r7, #28]
 800bd04:	ed87 0b04 	vstr	d0, [r7, #16]
 800bd08:	ed87 1b02 	vstr	d1, [r7, #8]
 800bd0c:	ed87 2b00 	vstr	d2, [r7]
 800bd10:	460b      	mov	r3, r1
 800bd12:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 800bd14:	f04f 0200 	mov.w	r2, #0
 800bd18:	f04f 0300 	mov.w	r3, #0
 800bd1c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800bd20:	f7f4 fef4 	bl	8000b0c <__aeabi_dcmplt>
 800bd24:	4603      	mov	r3, r0
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	f040 8089 	bne.w	800be3e <PID_SetTunings2+0x142>
 800bd2c:	f04f 0200 	mov.w	r2, #0
 800bd30:	f04f 0300 	mov.w	r3, #0
 800bd34:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd38:	f7f4 fee8 	bl	8000b0c <__aeabi_dcmplt>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d17d      	bne.n	800be3e <PID_SetTunings2+0x142>
 800bd42:	f04f 0200 	mov.w	r2, #0
 800bd46:	f04f 0300 	mov.w	r3, #0
 800bd4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bd4e:	f7f4 fedd 	bl	8000b0c <__aeabi_dcmplt>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d172      	bne.n	800be3e <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800bd58:	69fb      	ldr	r3, [r7, #28]
 800bd5a:	7efa      	ldrb	r2, [r7, #27]
 800bd5c:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800bd5e:	7efb      	ldrb	r3, [r7, #27]
 800bd60:	2b01      	cmp	r3, #1
 800bd62:	bf0c      	ite	eq
 800bd64:	2301      	moveq	r3, #1
 800bd66:	2300      	movne	r3, #0
 800bd68:	b2db      	uxtb	r3, r3
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800bd70:	69f9      	ldr	r1, [r7, #28]
 800bd72:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bd76:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 800bd7a:	69f9      	ldr	r1, [r7, #28]
 800bd7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bd80:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 800bd84:	69f9      	ldr	r1, [r7, #28]
 800bd86:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd8a:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800bd8e:	69fb      	ldr	r3, [r7, #28]
 800bd90:	689b      	ldr	r3, [r3, #8]
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7f4 fbce 	bl	8000534 <__aeabi_ui2d>
 800bd98:	f04f 0200 	mov.w	r2, #0
 800bd9c:	4b2a      	ldr	r3, [pc, #168]	@ (800be48 <PID_SetTunings2+0x14c>)
 800bd9e:	f7f4 fd6d 	bl	800087c <__aeabi_ddiv>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 800bdaa:	69f9      	ldr	r1, [r7, #28]
 800bdac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bdb0:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 800bdb4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bdb8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bdbc:	f7f4 fc34 	bl	8000628 <__aeabi_dmul>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	460b      	mov	r3, r1
 800bdc4:	69f9      	ldr	r1, [r7, #28]
 800bdc6:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800bdca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bdce:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bdd2:	f7f4 fd53 	bl	800087c <__aeabi_ddiv>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	69f9      	ldr	r1, [r7, #28]
 800bddc:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 800bde0:	69fb      	ldr	r3, [r7, #28]
 800bde2:	78db      	ldrb	r3, [r3, #3]
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d12b      	bne.n	800be40 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800bde8:	69fb      	ldr	r3, [r7, #28]
 800bdea:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800bdee:	f04f 0000 	mov.w	r0, #0
 800bdf2:	f04f 0100 	mov.w	r1, #0
 800bdf6:	f7f4 fa5f 	bl	80002b8 <__aeabi_dsub>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	69f9      	ldr	r1, [r7, #28]
 800be00:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800be0a:	f04f 0000 	mov.w	r0, #0
 800be0e:	f04f 0100 	mov.w	r1, #0
 800be12:	f7f4 fa51 	bl	80002b8 <__aeabi_dsub>
 800be16:	4602      	mov	r2, r0
 800be18:	460b      	mov	r3, r1
 800be1a:	69f9      	ldr	r1, [r7, #28]
 800be1c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800be26:	f04f 0000 	mov.w	r0, #0
 800be2a:	f04f 0100 	mov.w	r1, #0
 800be2e:	f7f4 fa43 	bl	80002b8 <__aeabi_dsub>
 800be32:	4602      	mov	r2, r0
 800be34:	460b      	mov	r3, r1
 800be36:	69f9      	ldr	r1, [r7, #28]
 800be38:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
 800be3c:	e000      	b.n	800be40 <PID_SetTunings2+0x144>
		return;
 800be3e:	bf00      	nop

	}

}
 800be40:	3728      	adds	r7, #40	@ 0x28
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}
 800be46:	bf00      	nop
 800be48:	408f4000 	.word	0x408f4000

0800be4c <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void   PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	460b      	mov	r3, r1
 800be56:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	785b      	ldrb	r3, [r3, #1]
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d02e      	beq.n	800bebe <PID_SetControllerDirection+0x72>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	78db      	ldrb	r3, [r3, #3]
 800be64:	78fa      	ldrb	r2, [r7, #3]
 800be66:	429a      	cmp	r2, r3
 800be68:	d029      	beq.n	800bebe <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800be70:	f04f 0000 	mov.w	r0, #0
 800be74:	f04f 0100 	mov.w	r1, #0
 800be78:	f7f4 fa1e 	bl	80002b8 <__aeabi_dsub>
 800be7c:	4602      	mov	r2, r0
 800be7e:	460b      	mov	r3, r1
 800be80:	6879      	ldr	r1, [r7, #4]
 800be82:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
		uPID->Ki = (0 - uPID->Ki);
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800be8c:	f04f 0000 	mov.w	r0, #0
 800be90:	f04f 0100 	mov.w	r1, #0
 800be94:	f7f4 fa10 	bl	80002b8 <__aeabi_dsub>
 800be98:	4602      	mov	r2, r0
 800be9a:	460b      	mov	r3, r1
 800be9c:	6879      	ldr	r1, [r7, #4]
 800be9e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd = (0 - uPID->Kd);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800bea8:	f04f 0000 	mov.w	r0, #0
 800beac:	f04f 0100 	mov.w	r1, #0
 800beb0:	f7f4 fa02 	bl	80002b8 <__aeabi_dsub>
 800beb4:	4602      	mov	r2, r0
 800beb6:	460b      	mov	r3, r1
 800beb8:	6879      	ldr	r1, [r7, #4]
 800beba:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	}

	uPID->ControllerDirection = Direction;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	78fa      	ldrb	r2, [r7, #3]
 800bec2:	70da      	strb	r2, [r3, #3]

}
 800bec4:	bf00      	nop
 800bec6:	3708      	adds	r7, #8
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 800becc:	b5b0      	push	{r4, r5, r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
 800bed4:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800bed6:	683b      	ldr	r3, [r7, #0]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	dd2e      	ble.n	800bf3a <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 800bedc:	6838      	ldr	r0, [r7, #0]
 800bede:	f7f4 fb39 	bl	8000554 <__aeabi_i2d>
 800bee2:	4604      	mov	r4, r0
 800bee4:	460d      	mov	r5, r1
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	689b      	ldr	r3, [r3, #8]
 800beea:	4618      	mov	r0, r3
 800beec:	f7f4 fb22 	bl	8000534 <__aeabi_ui2d>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	4620      	mov	r0, r4
 800bef6:	4629      	mov	r1, r5
 800bef8:	f7f4 fcc0 	bl	800087c <__aeabi_ddiv>
 800befc:	4602      	mov	r2, r0
 800befe:	460b      	mov	r3, r1
 800bf00:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800bf0a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf0e:	f7f4 fb8b 	bl	8000628 <__aeabi_dmul>
 800bf12:	4602      	mov	r2, r0
 800bf14:	460b      	mov	r3, r1
 800bf16:	6879      	ldr	r1, [r7, #4]
 800bf18:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
		uPID->Kd /= ratio;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800bf22:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bf26:	f7f4 fca9 	bl	800087c <__aeabi_ddiv>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	460b      	mov	r3, r1
 800bf2e:	6879      	ldr	r1, [r7, #4]
 800bf30:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 800bf34:	683a      	ldr	r2, [r7, #0]
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	609a      	str	r2, [r3, #8]

	}

}
 800bf3a:	bf00      	nop
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bdb0      	pop	{r4, r5, r7, pc}
 800bf42:	0000      	movs	r0, r0
 800bf44:	0000      	movs	r0, r0
	...

0800bf48 <euler_to_quaternion>:
sensor_msgs__msg__Imu imu_msg;
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
geometry_msgs__msg__Twist msg_cmd_vel;

geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 800bf48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800bf4c:	b0aa      	sub	sp, #168	@ 0xa8
 800bf4e:	af00      	add	r7, sp, #0
 800bf50:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800bf54:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800bf58:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    yaw = yaw / RAD_TO_DEG;
 800bf5c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800c234 <euler_to_quaternion+0x2ec>)
 800bf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf62:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bf66:	f7f4 fc89 	bl	800087c <__aeabi_ddiv>
 800bf6a:	4602      	mov	r2, r0
 800bf6c:	460b      	mov	r3, r1
 800bf6e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    roll = roll / RAD_TO_DEG;
 800bf72:	a3b0      	add	r3, pc, #704	@ (adr r3, 800c234 <euler_to_quaternion+0x2ec>)
 800bf74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf78:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800bf7c:	f7f4 fc7e 	bl	800087c <__aeabi_ddiv>
 800bf80:	4602      	mov	r2, r0
 800bf82:	460b      	mov	r3, r1
 800bf84:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    pitch = pitch / RAD_TO_DEG;
 800bf88:	a3aa      	add	r3, pc, #680	@ (adr r3, 800c234 <euler_to_quaternion+0x2ec>)
 800bf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf8e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bf92:	f7f4 fc73 	bl	800087c <__aeabi_ddiv>
 800bf96:	4602      	mov	r2, r0
 800bf98:	460b      	mov	r3, r1
 800bf9a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double cy = cos(yaw * 0.5);
 800bf9e:	f04f 0200 	mov.w	r2, #0
 800bfa2:	4ba3      	ldr	r3, [pc, #652]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800bfa4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bfa8:	f7f4 fb3e 	bl	8000628 <__aeabi_dmul>
 800bfac:	4602      	mov	r2, r0
 800bfae:	460b      	mov	r3, r1
 800bfb0:	ec43 2b17 	vmov	d7, r2, r3
 800bfb4:	eeb0 0a47 	vmov.f32	s0, s14
 800bfb8:	eef0 0a67 	vmov.f32	s1, s15
 800bfbc:	f011 fc08 	bl	801d7d0 <cos>
 800bfc0:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 800bfc4:	f04f 0200 	mov.w	r2, #0
 800bfc8:	4b99      	ldr	r3, [pc, #612]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800bfca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800bfce:	f7f4 fb2b 	bl	8000628 <__aeabi_dmul>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	460b      	mov	r3, r1
 800bfd6:	ec43 2b17 	vmov	d7, r2, r3
 800bfda:	eeb0 0a47 	vmov.f32	s0, s14
 800bfde:	eef0 0a67 	vmov.f32	s1, s15
 800bfe2:	f011 fc51 	bl	801d888 <sin>
 800bfe6:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	4b90      	ldr	r3, [pc, #576]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800bff0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800bff4:	f7f4 fb18 	bl	8000628 <__aeabi_dmul>
 800bff8:	4602      	mov	r2, r0
 800bffa:	460b      	mov	r3, r1
 800bffc:	ec43 2b17 	vmov	d7, r2, r3
 800c000:	eeb0 0a47 	vmov.f32	s0, s14
 800c004:	eef0 0a67 	vmov.f32	s1, s15
 800c008:	f011 fbe2 	bl	801d7d0 <cos>
 800c00c:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 800c010:	f04f 0200 	mov.w	r2, #0
 800c014:	4b86      	ldr	r3, [pc, #536]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800c016:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c01a:	f7f4 fb05 	bl	8000628 <__aeabi_dmul>
 800c01e:	4602      	mov	r2, r0
 800c020:	460b      	mov	r3, r1
 800c022:	ec43 2b17 	vmov	d7, r2, r3
 800c026:	eeb0 0a47 	vmov.f32	s0, s14
 800c02a:	eef0 0a67 	vmov.f32	s1, s15
 800c02e:	f011 fc2b 	bl	801d888 <sin>
 800c032:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 800c036:	f04f 0200 	mov.w	r2, #0
 800c03a:	4b7d      	ldr	r3, [pc, #500]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800c03c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c040:	f7f4 faf2 	bl	8000628 <__aeabi_dmul>
 800c044:	4602      	mov	r2, r0
 800c046:	460b      	mov	r3, r1
 800c048:	ec43 2b17 	vmov	d7, r2, r3
 800c04c:	eeb0 0a47 	vmov.f32	s0, s14
 800c050:	eef0 0a67 	vmov.f32	s1, s15
 800c054:	f011 fbbc 	bl	801d7d0 <cos>
 800c058:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 800c05c:	f04f 0200 	mov.w	r2, #0
 800c060:	4b73      	ldr	r3, [pc, #460]	@ (800c230 <euler_to_quaternion+0x2e8>)
 800c062:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c066:	f7f4 fadf 	bl	8000628 <__aeabi_dmul>
 800c06a:	4602      	mov	r2, r0
 800c06c:	460b      	mov	r3, r1
 800c06e:	ec43 2b17 	vmov	d7, r2, r3
 800c072:	eeb0 0a47 	vmov.f32	s0, s14
 800c076:	eef0 0a67 	vmov.f32	s1, s15
 800c07a:	f011 fc05 	bl	801d888 <sin>
 800c07e:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 800c082:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c086:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c08a:	f7f4 facd 	bl	8000628 <__aeabi_dmul>
 800c08e:	4602      	mov	r2, r0
 800c090:	460b      	mov	r3, r1
 800c092:	4610      	mov	r0, r2
 800c094:	4619      	mov	r1, r3
 800c096:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c09a:	f7f4 fac5 	bl	8000628 <__aeabi_dmul>
 800c09e:	4602      	mov	r2, r0
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	4614      	mov	r4, r2
 800c0a4:	461d      	mov	r5, r3
 800c0a6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c0aa:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c0ae:	f7f4 fabb 	bl	8000628 <__aeabi_dmul>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	460b      	mov	r3, r1
 800c0b6:	4610      	mov	r0, r2
 800c0b8:	4619      	mov	r1, r3
 800c0ba:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c0be:	f7f4 fab3 	bl	8000628 <__aeabi_dmul>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7f4 f8f7 	bl	80002bc <__adddf3>
 800c0ce:	4602      	mov	r2, r0
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 800c0d6:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c0da:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c0de:	f7f4 faa3 	bl	8000628 <__aeabi_dmul>
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	460b      	mov	r3, r1
 800c0e6:	4610      	mov	r0, r2
 800c0e8:	4619      	mov	r1, r3
 800c0ea:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c0ee:	f7f4 fa9b 	bl	8000628 <__aeabi_dmul>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	460b      	mov	r3, r1
 800c0f6:	4614      	mov	r4, r2
 800c0f8:	461d      	mov	r5, r3
 800c0fa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c0fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c102:	f7f4 fa91 	bl	8000628 <__aeabi_dmul>
 800c106:	4602      	mov	r2, r0
 800c108:	460b      	mov	r3, r1
 800c10a:	4610      	mov	r0, r2
 800c10c:	4619      	mov	r1, r3
 800c10e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c112:	f7f4 fa89 	bl	8000628 <__aeabi_dmul>
 800c116:	4602      	mov	r2, r0
 800c118:	460b      	mov	r3, r1
 800c11a:	4620      	mov	r0, r4
 800c11c:	4629      	mov	r1, r5
 800c11e:	f7f4 f8cb 	bl	80002b8 <__aeabi_dsub>
 800c122:	4602      	mov	r2, r0
 800c124:	460b      	mov	r3, r1
 800c126:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 800c12a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c12e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c132:	f7f4 fa79 	bl	8000628 <__aeabi_dmul>
 800c136:	4602      	mov	r2, r0
 800c138:	460b      	mov	r3, r1
 800c13a:	4610      	mov	r0, r2
 800c13c:	4619      	mov	r1, r3
 800c13e:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c142:	f7f4 fa71 	bl	8000628 <__aeabi_dmul>
 800c146:	4602      	mov	r2, r0
 800c148:	460b      	mov	r3, r1
 800c14a:	4614      	mov	r4, r2
 800c14c:	461d      	mov	r5, r3
 800c14e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c152:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c156:	f7f4 fa67 	bl	8000628 <__aeabi_dmul>
 800c15a:	4602      	mov	r2, r0
 800c15c:	460b      	mov	r3, r1
 800c15e:	4610      	mov	r0, r2
 800c160:	4619      	mov	r1, r3
 800c162:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c166:	f7f4 fa5f 	bl	8000628 <__aeabi_dmul>
 800c16a:	4602      	mov	r2, r0
 800c16c:	460b      	mov	r3, r1
 800c16e:	4620      	mov	r0, r4
 800c170:	4629      	mov	r1, r5
 800c172:	f7f4 f8a3 	bl	80002bc <__adddf3>
 800c176:	4602      	mov	r2, r0
 800c178:	460b      	mov	r3, r1
 800c17a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 800c17e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800c182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800c186:	f7f4 fa4f 	bl	8000628 <__aeabi_dmul>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4610      	mov	r0, r2
 800c190:	4619      	mov	r1, r3
 800c192:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800c196:	f7f4 fa47 	bl	8000628 <__aeabi_dmul>
 800c19a:	4602      	mov	r2, r0
 800c19c:	460b      	mov	r3, r1
 800c19e:	4614      	mov	r4, r2
 800c1a0:	461d      	mov	r5, r3
 800c1a2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800c1a6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 800c1aa:	f7f4 fa3d 	bl	8000628 <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4610      	mov	r0, r2
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800c1ba:	f7f4 fa35 	bl	8000628 <__aeabi_dmul>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	460b      	mov	r3, r1
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	4629      	mov	r1, r5
 800c1c6:	f7f4 f877 	bl	80002b8 <__aeabi_dsub>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 800c1d2:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800c1d6:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 800c1da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c1dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c1de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c1e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800c1e6:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 800c1ea:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800c1ee:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800c1f2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800c1f6:	ec49 8b14 	vmov	d4, r8, r9
 800c1fa:	ec45 4b15 	vmov	d5, r4, r5
 800c1fe:	ec41 0b16 	vmov	d6, r0, r1
 800c202:	ec43 2b17 	vmov	d7, r2, r3
}
 800c206:	eeb0 0a44 	vmov.f32	s0, s8
 800c20a:	eef0 0a64 	vmov.f32	s1, s9
 800c20e:	eeb0 1a45 	vmov.f32	s2, s10
 800c212:	eef0 1a65 	vmov.f32	s3, s11
 800c216:	eeb0 2a46 	vmov.f32	s4, s12
 800c21a:	eef0 2a66 	vmov.f32	s5, s13
 800c21e:	eeb0 3a47 	vmov.f32	s6, s14
 800c222:	eef0 3a67 	vmov.f32	s7, s15
 800c226:	37a8      	adds	r7, #168	@ 0xa8
 800c228:	46bd      	mov	sp, r7
 800c22a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c22e:	bf00      	nop
 800c230:	3fe00000 	.word	0x3fe00000
 800c234:	1a63c1f8 	.word	0x1a63c1f8
 800c238:	404ca5dc 	.word	0x404ca5dc
 800c23c:	00000000 	.word	0x00000000

0800c240 <convertVrVlYaw>:


// Differential Drive Kinematic Model
Velocity vel;
Velocity convertVrVlYaw(double vl_cur, double vr_cur, double yaw, double L) {
 800c240:	b5b0      	push	{r4, r5, r7, lr}
 800c242:	b094      	sub	sp, #80	@ 0x50
 800c244:	af00      	add	r7, sp, #0
 800c246:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 800c24a:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 800c24e:	ed87 2b08 	vstr	d2, [r7, #32]
 800c252:	ed87 3b06 	vstr	d3, [r7, #24]
    vl_cur_mps = vl_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c256:	a354      	add	r3, pc, #336	@ (adr r3, 800c3a8 <convertVrVlYaw+0x168>)
 800c258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c25c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800c260:	f7f4 f9e2 	bl	8000628 <__aeabi_dmul>
 800c264:	4602      	mov	r2, r0
 800c266:	460b      	mov	r3, r1
 800c268:	4610      	mov	r0, r2
 800c26a:	4619      	mov	r1, r3
 800c26c:	f04f 0200 	mov.w	r2, #0
 800c270:	4b51      	ldr	r3, [pc, #324]	@ (800c3b8 <convertVrVlYaw+0x178>)
 800c272:	f7f4 fb03 	bl	800087c <__aeabi_ddiv>
 800c276:	4602      	mov	r2, r0
 800c278:	460b      	mov	r3, r1
 800c27a:	4950      	ldr	r1, [pc, #320]	@ (800c3bc <convertVrVlYaw+0x17c>)
 800c27c:	e9c1 2300 	strd	r2, r3, [r1]
    vr_cur_mps = vr_cur * ((2.0f * 3.1415926f * WHEEL_RADIUS_M)) / 60;   // rpm -> mps
 800c280:	a349      	add	r3, pc, #292	@ (adr r3, 800c3a8 <convertVrVlYaw+0x168>)
 800c282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c286:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800c28a:	f7f4 f9cd 	bl	8000628 <__aeabi_dmul>
 800c28e:	4602      	mov	r2, r0
 800c290:	460b      	mov	r3, r1
 800c292:	4610      	mov	r0, r2
 800c294:	4619      	mov	r1, r3
 800c296:	f04f 0200 	mov.w	r2, #0
 800c29a:	4b47      	ldr	r3, [pc, #284]	@ (800c3b8 <convertVrVlYaw+0x178>)
 800c29c:	f7f4 faee 	bl	800087c <__aeabi_ddiv>
 800c2a0:	4602      	mov	r2, r0
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	4946      	ldr	r1, [pc, #280]	@ (800c3c0 <convertVrVlYaw+0x180>)
 800c2a6:	e9c1 2300 	strd	r2, r3, [r1]

    yaw = yaw / RAD_TO_DEG; // yaw (rad)
 800c2aa:	a341      	add	r3, pc, #260	@ (adr r3, 800c3b0 <convertVrVlYaw+0x170>)
 800c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800c2b4:	f7f4 fae2 	bl	800087c <__aeabi_ddiv>
 800c2b8:	4602      	mov	r2, r0
 800c2ba:	460b      	mov	r3, r1
 800c2bc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    v_cur_mps = (vl_cur_mps + vr_cur_mps) / 2.0;   // mps
 800c2c0:	4b3e      	ldr	r3, [pc, #248]	@ (800c3bc <convertVrVlYaw+0x17c>)
 800c2c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c2c6:	4b3e      	ldr	r3, [pc, #248]	@ (800c3c0 <convertVrVlYaw+0x180>)
 800c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2cc:	f7f3 fff6 	bl	80002bc <__adddf3>
 800c2d0:	4602      	mov	r2, r0
 800c2d2:	460b      	mov	r3, r1
 800c2d4:	4610      	mov	r0, r2
 800c2d6:	4619      	mov	r1, r3
 800c2d8:	f04f 0200 	mov.w	r2, #0
 800c2dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c2e0:	f7f4 facc 	bl	800087c <__aeabi_ddiv>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	4936      	ldr	r1, [pc, #216]	@ (800c3c4 <convertVrVlYaw+0x184>)
 800c2ea:	e9c1 2300 	strd	r2, r3, [r1]

    vel.vx = v_cur_mps * cos(yaw);
 800c2ee:	ed97 0b08 	vldr	d0, [r7, #32]
 800c2f2:	f011 fa6d 	bl	801d7d0 <cos>
 800c2f6:	ec51 0b10 	vmov	r0, r1, d0
 800c2fa:	4b32      	ldr	r3, [pc, #200]	@ (800c3c4 <convertVrVlYaw+0x184>)
 800c2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c300:	f7f4 f992 	bl	8000628 <__aeabi_dmul>
 800c304:	4602      	mov	r2, r0
 800c306:	460b      	mov	r3, r1
 800c308:	492f      	ldr	r1, [pc, #188]	@ (800c3c8 <convertVrVlYaw+0x188>)
 800c30a:	e9c1 2300 	strd	r2, r3, [r1]
    vel.vy = v_cur_mps * sin(yaw);
 800c30e:	ed97 0b08 	vldr	d0, [r7, #32]
 800c312:	f011 fab9 	bl	801d888 <sin>
 800c316:	ec51 0b10 	vmov	r0, r1, d0
 800c31a:	4b2a      	ldr	r3, [pc, #168]	@ (800c3c4 <convertVrVlYaw+0x184>)
 800c31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c320:	f7f4 f982 	bl	8000628 <__aeabi_dmul>
 800c324:	4602      	mov	r2, r0
 800c326:	460b      	mov	r3, r1
 800c328:	4927      	ldr	r1, [pc, #156]	@ (800c3c8 <convertVrVlYaw+0x188>)
 800c32a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    vel.v_yaw = (vr_cur_mps - vl_cur_mps) / L;    // rad/s
 800c32e:	4b24      	ldr	r3, [pc, #144]	@ (800c3c0 <convertVrVlYaw+0x180>)
 800c330:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c334:	4b21      	ldr	r3, [pc, #132]	@ (800c3bc <convertVrVlYaw+0x17c>)
 800c336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33a:	f7f3 ffbd 	bl	80002b8 <__aeabi_dsub>
 800c33e:	4602      	mov	r2, r0
 800c340:	460b      	mov	r3, r1
 800c342:	4610      	mov	r0, r2
 800c344:	4619      	mov	r1, r3
 800c346:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c34a:	f7f4 fa97 	bl	800087c <__aeabi_ddiv>
 800c34e:	4602      	mov	r2, r0
 800c350:	460b      	mov	r3, r1
 800c352:	491d      	ldr	r1, [pc, #116]	@ (800c3c8 <convertVrVlYaw+0x188>)
 800c354:	e9c1 2304 	strd	r2, r3, [r1, #16]

    return vel;
 800c358:	4b1b      	ldr	r3, [pc, #108]	@ (800c3c8 <convertVrVlYaw+0x188>)
 800c35a:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800c35e:	461d      	mov	r5, r3
 800c360:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c362:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c364:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c368:	e884 0003 	stmia.w	r4, {r0, r1}
 800c36c:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800c370:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 800c374:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800c378:	ec45 4b15 	vmov	d5, r4, r5
 800c37c:	ec41 0b16 	vmov	d6, r0, r1
 800c380:	ec43 2b17 	vmov	d7, r2, r3
}
 800c384:	eeb0 0a45 	vmov.f32	s0, s10
 800c388:	eef0 0a65 	vmov.f32	s1, s11
 800c38c:	eeb0 1a46 	vmov.f32	s2, s12
 800c390:	eef0 1a66 	vmov.f32	s3, s13
 800c394:	eeb0 2a47 	vmov.f32	s4, s14
 800c398:	eef0 2a67 	vmov.f32	s5, s15
 800c39c:	3750      	adds	r7, #80	@ 0x50
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bdb0      	pop	{r4, r5, r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	f3af 8000 	nop.w
 800c3a8:	20000000 	.word	0x20000000
 800c3ac:	3fcb582c 	.word	0x3fcb582c
 800c3b0:	1a63c1f8 	.word	0x1a63c1f8
 800c3b4:	404ca5dc 	.word	0x404ca5dc
 800c3b8:	404e0000 	.word	0x404e0000
 800c3bc:	2000c0b0 	.word	0x2000c0b0
 800c3c0:	2000c0b8 	.word	0x2000c0b8
 800c3c4:	2000c0c0 	.word	0x2000c0c0
 800c3c8:	2000c620 	.word	0x2000c620
 800c3cc:	00000000 	.word	0x00000000

0800c3d0 <timer_callback>:
double dt;
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 800c3d0:	b5b0      	push	{r4, r5, r7, lr}
 800c3d2:	b096      	sub	sp, #88	@ 0x58
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	60f8      	str	r0, [r7, #12]
 800c3d8:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	f000 81aa 	beq.w	800c738 <timer_callback+0x368>
		//Get time actual from agent ros to mcu
		static uint64_t last_time_ns = 0;

        uint64_t time_ns = rmw_uros_epoch_nanos();
 800c3e4:	f003 fa76 	bl	800f8d4 <rmw_uros_epoch_nanos>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
        if (last_time_ns == 0) {
 800c3f0:	4b05      	ldr	r3, [pc, #20]	@ (800c408 <timer_callback+0x38>)
 800c3f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	d108      	bne.n	800c40c <timer_callback+0x3c>
                last_time_ns = time_ns;
 800c3fa:	4903      	ldr	r1, [pc, #12]	@ (800c408 <timer_callback+0x38>)
 800c3fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c400:	e9c1 2300 	strd	r2, r3, [r1]
 800c404:	e198      	b.n	800c738 <timer_callback+0x368>
 800c406:	bf00      	nop
 800c408:	2000c640 	.word	0x2000c640
                return;
        }
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 800c40c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c410:	a3a7      	add	r3, pc, #668	@ (adr r3, 800c6b0 <timer_callback+0x2e0>)
 800c412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c416:	f7f4 fc9f 	bl	8000d58 <__aeabi_uldivmod>
 800c41a:	4602      	mov	r2, r0
 800c41c:	460b      	mov	r3, r1
 800c41e:	4bb4      	ldr	r3, [pc, #720]	@ (800c6f0 <timer_callback+0x320>)
 800c420:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c422:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c426:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c6b0 <timer_callback+0x2e0>)
 800c428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42c:	f7f4 fc94 	bl	8000d58 <__aeabi_uldivmod>
 800c430:	4baf      	ldr	r3, [pc, #700]	@ (800c6f0 <timer_callback+0x320>)
 800c432:	605a      	str	r2, [r3, #4]

        roll = MPU6050.KalmanAngleX;
 800c434:	4baf      	ldr	r3, [pc, #700]	@ (800c6f4 <timer_callback+0x324>)
 800c436:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 800c43a:	49af      	ldr	r1, [pc, #700]	@ (800c6f8 <timer_callback+0x328>)
 800c43c:	e9c1 2300 	strd	r2, r3, [r1]
        pitch = MPU6050.KalmanAngleY;
 800c440:	4bac      	ldr	r3, [pc, #688]	@ (800c6f4 <timer_callback+0x324>)
 800c442:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800c446:	49ad      	ldr	r1, [pc, #692]	@ (800c6fc <timer_callback+0x32c>)
 800c448:	e9c1 2300 	strd	r2, r3, [r1]
        yaw = MPU6050.Yaw;
 800c44c:	4ba9      	ldr	r3, [pc, #676]	@ (800c6f4 <timer_callback+0x324>)
 800c44e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 800c452:	49ab      	ldr	r1, [pc, #684]	@ (800c700 <timer_callback+0x330>)
 800c454:	e9c1 2300 	strd	r2, r3, [r1]
        geometry_msgs__msg__Quaternion q = euler_to_quaternion(0, 0, yaw);
 800c458:	4ba9      	ldr	r3, [pc, #676]	@ (800c700 <timer_callback+0x330>)
 800c45a:	ed93 7b00 	vldr	d7, [r3]
 800c45e:	eeb0 2a47 	vmov.f32	s4, s14
 800c462:	eef0 2a67 	vmov.f32	s5, s15
 800c466:	ed9f 1b94 	vldr	d1, [pc, #592]	@ 800c6b8 <timer_callback+0x2e8>
 800c46a:	ed9f 0b93 	vldr	d0, [pc, #588]	@ 800c6b8 <timer_callback+0x2e8>
 800c46e:	f7ff fd6b 	bl	800bf48 <euler_to_quaternion>
 800c472:	eeb0 4a40 	vmov.f32	s8, s0
 800c476:	eef0 4a60 	vmov.f32	s9, s1
 800c47a:	eeb0 5a41 	vmov.f32	s10, s2
 800c47e:	eef0 5a61 	vmov.f32	s11, s3
 800c482:	eeb0 6a42 	vmov.f32	s12, s4
 800c486:	eef0 6a62 	vmov.f32	s13, s5
 800c48a:	eeb0 7a43 	vmov.f32	s14, s6
 800c48e:	eef0 7a63 	vmov.f32	s15, s7
 800c492:	ed87 4b04 	vstr	d4, [r7, #16]
 800c496:	ed87 5b06 	vstr	d5, [r7, #24]
 800c49a:	ed87 6b08 	vstr	d6, [r7, #32]
 800c49e:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28


        Velocity vel = convertVrVlYaw(vr_cur, vl_cur, yaw, TRACK_WIDTH_M); // vr_cur: rpm
 800c4a2:	4b98      	ldr	r3, [pc, #608]	@ (800c704 <timer_callback+0x334>)
 800c4a4:	ed93 7b00 	vldr	d7, [r3]
 800c4a8:	4b97      	ldr	r3, [pc, #604]	@ (800c708 <timer_callback+0x338>)
 800c4aa:	ed93 6b00 	vldr	d6, [r3]
 800c4ae:	4b94      	ldr	r3, [pc, #592]	@ (800c700 <timer_callback+0x330>)
 800c4b0:	ed93 5b00 	vldr	d5, [r3]
 800c4b4:	ed9f 3b82 	vldr	d3, [pc, #520]	@ 800c6c0 <timer_callback+0x2f0>
 800c4b8:	eeb0 2a45 	vmov.f32	s4, s10
 800c4bc:	eef0 2a65 	vmov.f32	s5, s11
 800c4c0:	eeb0 1a46 	vmov.f32	s2, s12
 800c4c4:	eef0 1a66 	vmov.f32	s3, s13
 800c4c8:	eeb0 0a47 	vmov.f32	s0, s14
 800c4cc:	eef0 0a67 	vmov.f32	s1, s15
 800c4d0:	f7ff feb6 	bl	800c240 <convertVrVlYaw>
 800c4d4:	eeb0 5a40 	vmov.f32	s10, s0
 800c4d8:	eef0 5a60 	vmov.f32	s11, s1
 800c4dc:	eeb0 6a41 	vmov.f32	s12, s2
 800c4e0:	eef0 6a61 	vmov.f32	s13, s3
 800c4e4:	eeb0 7a42 	vmov.f32	s14, s4
 800c4e8:	eef0 7a62 	vmov.f32	s15, s5
 800c4ec:	ed87 5b0c 	vstr	d5, [r7, #48]	@ 0x30
 800c4f0:	ed87 6b0e 	vstr	d6, [r7, #56]	@ 0x38
 800c4f4:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
        dt = (time_ns - last_time_ns) / 1e9;
 800c4f8:	4b84      	ldr	r3, [pc, #528]	@ (800c70c <timer_callback+0x33c>)
 800c4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fe:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c502:	1a84      	subs	r4, r0, r2
 800c504:	eb61 0503 	sbc.w	r5, r1, r3
 800c508:	4620      	mov	r0, r4
 800c50a:	4629      	mov	r1, r5
 800c50c:	f7f4 f856 	bl	80005bc <__aeabi_ul2d>
 800c510:	a36d      	add	r3, pc, #436	@ (adr r3, 800c6c8 <timer_callback+0x2f8>)
 800c512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c516:	f7f4 f9b1 	bl	800087c <__aeabi_ddiv>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	497c      	ldr	r1, [pc, #496]	@ (800c710 <timer_callback+0x340>)
 800c520:	e9c1 2300 	strd	r2, r3, [r1]
        last_time_ns = time_ns;
 800c524:	4979      	ldr	r1, [pc, #484]	@ (800c70c <timer_callback+0x33c>)
 800c526:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800c52a:	e9c1 2300 	strd	r2, r3, [r1]

        odom_msg.twist.twist.linear.x = v_cur_mps;
 800c52e:	4b79      	ldr	r3, [pc, #484]	@ (800c714 <timer_callback+0x344>)
 800c530:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c534:	496e      	ldr	r1, [pc, #440]	@ (800c6f0 <timer_callback+0x320>)
 800c536:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.linear.y = 0.00;
 800c53a:	496d      	ldr	r1, [pc, #436]	@ (800c6f0 <timer_callback+0x320>)
 800c53c:	f04f 0200 	mov.w	r2, #0
 800c540:	f04f 0300 	mov.w	r3, #0
 800c544:	e9c1 2360 	strd	r2, r3, [r1, #384]	@ 0x180
        odom_msg.twist.twist.angular.z = vel.v_yaw;
 800c548:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800c54c:	4968      	ldr	r1, [pc, #416]	@ (800c6f0 <timer_callback+0x320>)
 800c54e:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0

        odom_msg.twist.covariance[0] = ODOM_COV; // vx
 800c552:	4967      	ldr	r1, [pc, #412]	@ (800c6f0 <timer_callback+0x320>)
 800c554:	a35e      	add	r3, pc, #376	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c55a:	e9c1 236a 	strd	r2, r3, [r1, #424]	@ 0x1a8
        odom_msg.twist.covariance[7] = ODOM_COV;   //vy
 800c55e:	4964      	ldr	r1, [pc, #400]	@ (800c6f0 <timer_callback+0x320>)
 800c560:	a35b      	add	r3, pc, #364	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	e9c1 2378 	strd	r2, r3, [r1, #480]	@ 0x1e0
        odom_msg.twist.covariance[14] = 1e6;
 800c56a:	4961      	ldr	r1, [pc, #388]	@ (800c6f0 <timer_callback+0x320>)
 800c56c:	a358      	add	r3, pc, #352	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c572:	e9c1 2386 	strd	r2, r3, [r1, #536]	@ 0x218
        odom_msg.twist.covariance[21] = 1e6;
 800c576:	495e      	ldr	r1, [pc, #376]	@ (800c6f0 <timer_callback+0x320>)
 800c578:	a355      	add	r3, pc, #340	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c57e:	e9c1 2394 	strd	r2, r3, [r1, #592]	@ 0x250
        odom_msg.twist.covariance[28] = 1e6;
 800c582:	495b      	ldr	r1, [pc, #364]	@ (800c6f0 <timer_callback+0x320>)
 800c584:	a352      	add	r3, pc, #328	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58a:	e9c1 23a2 	strd	r2, r3, [r1, #648]	@ 0x288
        odom_msg.twist.covariance[35] = ODOM_COV;  // v_yaw
 800c58e:	4958      	ldr	r1, [pc, #352]	@ (800c6f0 <timer_callback+0x320>)
 800c590:	a34f      	add	r3, pc, #316	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	e9c1 23b0 	strd	r2, r3, [r1, #704]	@ 0x2c0

        imu_msg.header.stamp.sec = time_ns / 1000000000ULL;
 800c59a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c59e:	a344      	add	r3, pc, #272	@ (adr r3, 800c6b0 <timer_callback+0x2e0>)
 800c5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a4:	f7f4 fbd8 	bl	8000d58 <__aeabi_uldivmod>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	4b5a      	ldr	r3, [pc, #360]	@ (800c718 <timer_callback+0x348>)
 800c5ae:	601a      	str	r2, [r3, #0]
        imu_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800c5b0:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800c5b4:	a33e      	add	r3, pc, #248	@ (adr r3, 800c6b0 <timer_callback+0x2e0>)
 800c5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ba:	f7f4 fbcd 	bl	8000d58 <__aeabi_uldivmod>
 800c5be:	4b56      	ldr	r3, [pc, #344]	@ (800c718 <timer_callback+0x348>)
 800c5c0:	605a      	str	r2, [r3, #4]
        imu_msg.header.frame_id.data = "base_link";
 800c5c2:	4b55      	ldr	r3, [pc, #340]	@ (800c718 <timer_callback+0x348>)
 800c5c4:	4a55      	ldr	r2, [pc, #340]	@ (800c71c <timer_callback+0x34c>)
 800c5c6:	609a      	str	r2, [r3, #8]

        imu_msg.orientation = q; 								// yaw
 800c5c8:	4b53      	ldr	r3, [pc, #332]	@ (800c718 <timer_callback+0x348>)
 800c5ca:	f103 0418 	add.w	r4, r3, #24
 800c5ce:	f107 0510 	add.w	r5, r7, #16
 800c5d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c5d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c5d6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800c5da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        imu_msg.angular_velocity.z = MPU6050.Gz * DEG_TO_RAD;   // v_yaw
 800c5de:	4b45      	ldr	r3, [pc, #276]	@ (800c6f4 <timer_callback+0x324>)
 800c5e0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800c5e4:	a33c      	add	r3, pc, #240	@ (adr r3, 800c6d8 <timer_callback+0x308>)
 800c5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ea:	f7f4 f81d 	bl	8000628 <__aeabi_dmul>
 800c5ee:	4602      	mov	r2, r0
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	4949      	ldr	r1, [pc, #292]	@ (800c718 <timer_callback+0x348>)
 800c5f4:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90
        imu_msg.linear_acceleration.x = MPU6050.Ax * 9.80665;  // a_x m/s
 800c5f8:	4b3e      	ldr	r3, [pc, #248]	@ (800c6f4 <timer_callback+0x324>)
 800c5fa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800c5fe:	a338      	add	r3, pc, #224	@ (adr r3, 800c6e0 <timer_callback+0x310>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	f7f4 f810 	bl	8000628 <__aeabi_dmul>
 800c608:	4602      	mov	r2, r0
 800c60a:	460b      	mov	r3, r1
 800c60c:	4942      	ldr	r1, [pc, #264]	@ (800c718 <timer_callback+0x348>)
 800c60e:	e9c1 2338 	strd	r2, r3, [r1, #224]	@ 0xe0

        imu_msg.orientation_covariance[0] = 1e6;
 800c612:	4941      	ldr	r1, [pc, #260]	@ (800c718 <timer_callback+0x348>)
 800c614:	a32e      	add	r3, pc, #184	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c61a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        imu_msg.orientation_covariance[4] = 1e6;
 800c61e:	493e      	ldr	r1, [pc, #248]	@ (800c718 <timer_callback+0x348>)
 800c620:	a32b      	add	r3, pc, #172	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c626:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        imu_msg.orientation_covariance[8] = IMU_COV; // yaw
 800c62a:	493b      	ldr	r1, [pc, #236]	@ (800c718 <timer_callback+0x348>)
 800c62c:	a32e      	add	r3, pc, #184	@ (adr r3, 800c6e8 <timer_callback+0x318>)
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78

        imu_msg.angular_velocity_covariance[0] = 1e6;
 800c636:	4938      	ldr	r1, [pc, #224]	@ (800c718 <timer_callback+0x348>)
 800c638:	a325      	add	r3, pc, #148	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c63a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c63e:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
        imu_msg.angular_velocity_covariance[4] = 1e6;
 800c642:	4935      	ldr	r1, [pc, #212]	@ (800c718 <timer_callback+0x348>)
 800c644:	a322      	add	r3, pc, #136	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c64a:	e9c1 232e 	strd	r2, r3, [r1, #184]	@ 0xb8
        imu_msg.angular_velocity_covariance[8] = IMU_COV; //v_yaw
 800c64e:	4932      	ldr	r1, [pc, #200]	@ (800c718 <timer_callback+0x348>)
 800c650:	a325      	add	r3, pc, #148	@ (adr r3, 800c6e8 <timer_callback+0x318>)
 800c652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c656:	e9c1 2336 	strd	r2, r3, [r1, #216]	@ 0xd8

        imu_msg.linear_acceleration_covariance[0] = IMU_COV;  //a_x
 800c65a:	492f      	ldr	r1, [pc, #188]	@ (800c718 <timer_callback+0x348>)
 800c65c:	a322      	add	r3, pc, #136	@ (adr r3, 800c6e8 <timer_callback+0x318>)
 800c65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c662:	e9c1 233e 	strd	r2, r3, [r1, #248]	@ 0xf8
        imu_msg.linear_acceleration_covariance[4] = 1e6;
 800c666:	492c      	ldr	r1, [pc, #176]	@ (800c718 <timer_callback+0x348>)
 800c668:	a319      	add	r3, pc, #100	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c66e:	e9c1 2346 	strd	r2, r3, [r1, #280]	@ 0x118
        imu_msg.linear_acceleration_covariance[8] = 1e6;
 800c672:	4929      	ldr	r1, [pc, #164]	@ (800c718 <timer_callback+0x348>)
 800c674:	a316      	add	r3, pc, #88	@ (adr r3, 800c6d0 <timer_callback+0x300>)
 800c676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67a:	e9c1 234e 	strd	r2, r3, [r1, #312]	@ 0x138


        RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 800c67e:	2200      	movs	r2, #0
 800c680:	491b      	ldr	r1, [pc, #108]	@ (800c6f0 <timer_callback+0x320>)
 800c682:	4827      	ldr	r0, [pc, #156]	@ (800c720 <timer_callback+0x350>)
 800c684:	f001 ff3c 	bl	800e500 <rcl_publish>
 800c688:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800c68a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d004      	beq.n	800c69a <timer_callback+0x2ca>
 800c690:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c692:	217e      	movs	r1, #126	@ 0x7e
 800c694:	4823      	ldr	r0, [pc, #140]	@ (800c724 <timer_callback+0x354>)
 800c696:	f00f fd77 	bl	801c188 <iprintf>
		RCSOFTCHECK(rcl_publish(&imu_pub, &imu_msg, NULL));
 800c69a:	2200      	movs	r2, #0
 800c69c:	491e      	ldr	r1, [pc, #120]	@ (800c718 <timer_callback+0x348>)
 800c69e:	4822      	ldr	r0, [pc, #136]	@ (800c728 <timer_callback+0x358>)
 800c6a0:	f001 ff2e 	bl	800e500 <rcl_publish>
 800c6a4:	64b8      	str	r0, [r7, #72]	@ 0x48
 800c6a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	e03f      	b.n	800c72c <timer_callback+0x35c>
 800c6ac:	f3af 8000 	nop.w
 800c6b0:	3b9aca00 	.word	0x3b9aca00
	...
 800c6c0:	40000000 	.word	0x40000000
 800c6c4:	3fd33333 	.word	0x3fd33333
 800c6c8:	00000000 	.word	0x00000000
 800c6cc:	41cdcd65 	.word	0x41cdcd65
 800c6d0:	00000000 	.word	0x00000000
 800c6d4:	412e8480 	.word	0x412e8480
 800c6d8:	a252dd11 	.word	0xa252dd11
 800c6dc:	3f91df46 	.word	0x3f91df46
 800c6e0:	3a92a305 	.word	0x3a92a305
 800c6e4:	40239d01 	.word	0x40239d01
 800c6e8:	47ae147b 	.word	0x47ae147b
 800c6ec:	3f747ae1 	.word	0x3f747ae1
 800c6f0:	2000c1e8 	.word	0x2000c1e8
 800c6f4:	2000c120 	.word	0x2000c120
 800c6f8:	2000c0d8 	.word	0x2000c0d8
 800c6fc:	2000c0e0 	.word	0x2000c0e0
 800c700:	2000c0e8 	.word	0x2000c0e8
 800c704:	2000c0c8 	.word	0x2000c0c8
 800c708:	2000c0d0 	.word	0x2000c0d0
 800c70c:	2000c640 	.word	0x2000c640
 800c710:	2000c638 	.word	0x2000c638
 800c714:	2000c0c0 	.word	0x2000c0c0
 800c718:	2000c4b0 	.word	0x2000c4b0
 800c71c:	0801ed00 	.word	0x0801ed00
 800c720:	2000c188 	.word	0x2000c188
 800c724:	0801ed0c 	.word	0x0801ed0c
 800c728:	2000c18c 	.word	0x2000c18c
 800c72c:	d004      	beq.n	800c738 <timer_callback+0x368>
 800c72e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c730:	217f      	movs	r1, #127	@ 0x7f
 800c732:	4803      	ldr	r0, [pc, #12]	@ (800c740 <timer_callback+0x370>)
 800c734:	f00f fd28 	bl	801c188 <iprintf>
	}
}
 800c738:	3758      	adds	r7, #88	@ 0x58
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bdb0      	pop	{r4, r5, r7, pc}
 800c73e:	bf00      	nop
 800c740:	0801ed0c 	.word	0x0801ed0c
 800c744:	00000000 	.word	0x00000000

0800c748 <cmd_vel_callback>:

void cmd_vel_callback(const void * msgin)
{
 800c748:	b5b0      	push	{r4, r5, r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	60fb      	str	r3, [r7, #12]

   v_mps = msg->linear.x;
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c75a:	4931      	ldr	r1, [pc, #196]	@ (800c820 <cmd_vel_callback+0xd8>)
 800c75c:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800c766:	492f      	ldr	r1, [pc, #188]	@ (800c824 <cmd_vel_callback+0xdc>)
 800c768:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v_mps - omega * TRACK_WIDTH_M) / 2; // m/s
 800c76c:	4b2c      	ldr	r3, [pc, #176]	@ (800c820 <cmd_vel_callback+0xd8>)
 800c76e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c772:	4602      	mov	r2, r0
 800c774:	460b      	mov	r3, r1
 800c776:	f7f3 fda1 	bl	80002bc <__adddf3>
 800c77a:	4602      	mov	r2, r0
 800c77c:	460b      	mov	r3, r1
 800c77e:	4614      	mov	r4, r2
 800c780:	461d      	mov	r5, r3
 800c782:	4b28      	ldr	r3, [pc, #160]	@ (800c824 <cmd_vel_callback+0xdc>)
 800c784:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c788:	a323      	add	r3, pc, #140	@ (adr r3, 800c818 <cmd_vel_callback+0xd0>)
 800c78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78e:	f7f3 ff4b 	bl	8000628 <__aeabi_dmul>
 800c792:	4602      	mov	r2, r0
 800c794:	460b      	mov	r3, r1
 800c796:	4620      	mov	r0, r4
 800c798:	4629      	mov	r1, r5
 800c79a:	f7f3 fd8d 	bl	80002b8 <__aeabi_dsub>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	460b      	mov	r3, r1
 800c7a2:	4610      	mov	r0, r2
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	f04f 0200 	mov.w	r2, #0
 800c7aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c7ae:	f7f4 f865 	bl	800087c <__aeabi_ddiv>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	460b      	mov	r3, r1
 800c7b6:	491c      	ldr	r1, [pc, #112]	@ (800c828 <cmd_vel_callback+0xe0>)
 800c7b8:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v_mps + omega * TRACK_WIDTH_M) / 2; // m/s
 800c7bc:	4b18      	ldr	r3, [pc, #96]	@ (800c820 <cmd_vel_callback+0xd8>)
 800c7be:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	f7f3 fd79 	bl	80002bc <__adddf3>
 800c7ca:	4602      	mov	r2, r0
 800c7cc:	460b      	mov	r3, r1
 800c7ce:	4614      	mov	r4, r2
 800c7d0:	461d      	mov	r5, r3
 800c7d2:	4b14      	ldr	r3, [pc, #80]	@ (800c824 <cmd_vel_callback+0xdc>)
 800c7d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c7d8:	a30f      	add	r3, pc, #60	@ (adr r3, 800c818 <cmd_vel_callback+0xd0>)
 800c7da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7de:	f7f3 ff23 	bl	8000628 <__aeabi_dmul>
 800c7e2:	4602      	mov	r2, r0
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	4620      	mov	r0, r4
 800c7e8:	4629      	mov	r1, r5
 800c7ea:	f7f3 fd67 	bl	80002bc <__adddf3>
 800c7ee:	4602      	mov	r2, r0
 800c7f0:	460b      	mov	r3, r1
 800c7f2:	4610      	mov	r0, r2
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	f04f 0200 	mov.w	r2, #0
 800c7fa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c7fe:	f7f4 f83d 	bl	800087c <__aeabi_ddiv>
 800c802:	4602      	mov	r2, r0
 800c804:	460b      	mov	r3, r1
 800c806:	4909      	ldr	r1, [pc, #36]	@ (800c82c <cmd_vel_callback+0xe4>)
 800c808:	e9c1 2300 	strd	r2, r3, [r1]
}
 800c80c:	bf00      	nop
 800c80e:	3710      	adds	r7, #16
 800c810:	46bd      	mov	sp, r7
 800c812:	bdb0      	pop	{r4, r5, r7, pc}
 800c814:	f3af 8000 	nop.w
 800c818:	40000000 	.word	0x40000000
 800c81c:	3fd33333 	.word	0x3fd33333
 800c820:	2000c100 	.word	0x2000c100
 800c824:	2000c108 	.word	0x2000c108
 800c828:	2000c110 	.word	0x2000c110
 800c82c:	2000c118 	.word	0x2000c118

0800c830 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c830:	4b04      	ldr	r3, [pc, #16]	@ (800c844 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c832:	681a      	ldr	r2, [r3, #0]
 800c834:	b10a      	cbz	r2, 800c83a <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800c836:	4803      	ldr	r0, [pc, #12]	@ (800c844 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c838:	4770      	bx	lr
 800c83a:	4a03      	ldr	r2, [pc, #12]	@ (800c848 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 800c83c:	4801      	ldr	r0, [pc, #4]	@ (800c844 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800c83e:	6812      	ldr	r2, [r2, #0]
 800c840:	601a      	str	r2, [r3, #0]
 800c842:	4770      	bx	lr
 800c844:	200000b0 	.word	0x200000b0
 800c848:	20000404 	.word	0x20000404

0800c84c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c84c:	4a02      	ldr	r2, [pc, #8]	@ (800c858 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 800c84e:	4b03      	ldr	r3, [pc, #12]	@ (800c85c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 800c850:	6812      	ldr	r2, [r2, #0]
 800c852:	601a      	str	r2, [r3, #0]
 800c854:	4770      	bx	lr
 800c856:	bf00      	nop
 800c858:	20000404 	.word	0x20000404
 800c85c:	200000b0 	.word	0x200000b0

0800c860 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 800c860:	f003 beec 	b.w	801063c <geometry_msgs__msg__Twist__init>

0800c864 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800c864:	f003 bf0a 	b.w	801067c <geometry_msgs__msg__Twist__fini>

0800c868 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c868:	b510      	push	{r4, lr}
 800c86a:	f000 f819 	bl	800c8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c86e:	4c07      	ldr	r4, [pc, #28]	@ (800c88c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 800c870:	60e0      	str	r0, [r4, #12]
 800c872:	f000 f815 	bl	800c8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c876:	4b06      	ldr	r3, [pc, #24]	@ (800c890 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c878:	64a0      	str	r0, [r4, #72]	@ 0x48
 800c87a:	681a      	ldr	r2, [r3, #0]
 800c87c:	b10a      	cbz	r2, 800c882 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 800c87e:	4804      	ldr	r0, [pc, #16]	@ (800c890 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c880:	bd10      	pop	{r4, pc}
 800c882:	4a04      	ldr	r2, [pc, #16]	@ (800c894 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800c884:	4802      	ldr	r0, [pc, #8]	@ (800c890 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800c886:	6812      	ldr	r2, [r2, #0]
 800c888:	601a      	str	r2, [r3, #0]
 800c88a:	bd10      	pop	{r4, pc}
 800c88c:	200000e8 	.word	0x200000e8
 800c890:	200000d0 	.word	0x200000d0
 800c894:	20000408 	.word	0x20000408

0800c898 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 800c898:	f003 bf2c 	b.w	80106f4 <geometry_msgs__msg__Vector3__init>

0800c89c <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 800c89c:	f003 bf2e 	b.w	80106fc <geometry_msgs__msg__Vector3__fini>

0800c8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800c8a0:	4b04      	ldr	r3, [pc, #16]	@ (800c8b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8a2:	681a      	ldr	r2, [r3, #0]
 800c8a4:	b10a      	cbz	r2, 800c8aa <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 800c8a6:	4803      	ldr	r0, [pc, #12]	@ (800c8b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8a8:	4770      	bx	lr
 800c8aa:	4a03      	ldr	r2, [pc, #12]	@ (800c8b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 800c8ac:	4801      	ldr	r0, [pc, #4]	@ (800c8b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 800c8ae:	6812      	ldr	r2, [r2, #0]
 800c8b0:	601a      	str	r2, [r3, #0]
 800c8b2:	4770      	bx	lr
 800c8b4:	20000160 	.word	0x20000160
 800c8b8:	20000408 	.word	0x20000408

0800c8bc <get_serialized_size_geometry_msgs__msg__Twist>:
 800c8bc:	b570      	push	{r4, r5, r6, lr}
 800c8be:	4604      	mov	r4, r0
 800c8c0:	b148      	cbz	r0, 800c8d6 <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 800c8c2:	460d      	mov	r5, r1
 800c8c4:	f000 f86a 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c8c8:	4606      	mov	r6, r0
 800c8ca:	1829      	adds	r1, r5, r0
 800c8cc:	f104 0018 	add.w	r0, r4, #24
 800c8d0:	f000 f864 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c8d4:	4430      	add	r0, r6
 800c8d6:	bd70      	pop	{r4, r5, r6, pc}

0800c8d8 <_Twist__cdr_deserialize>:
 800c8d8:	b570      	push	{r4, r5, r6, lr}
 800c8da:	460c      	mov	r4, r1
 800c8dc:	b189      	cbz	r1, 800c902 <_Twist__cdr_deserialize+0x2a>
 800c8de:	4605      	mov	r5, r0
 800c8e0:	f000 f8e8 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c8e4:	6843      	ldr	r3, [r0, #4]
 800c8e6:	4621      	mov	r1, r4
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	4798      	blx	r3
 800c8ee:	f000 f8e1 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c8f2:	6843      	ldr	r3, [r0, #4]
 800c8f4:	f104 0118 	add.w	r1, r4, #24
 800c8f8:	4628      	mov	r0, r5
 800c8fa:	68db      	ldr	r3, [r3, #12]
 800c8fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c900:	4718      	bx	r3
 800c902:	4608      	mov	r0, r1
 800c904:	bd70      	pop	{r4, r5, r6, pc}
 800c906:	bf00      	nop

0800c908 <_Twist__cdr_serialize>:
 800c908:	b198      	cbz	r0, 800c932 <_Twist__cdr_serialize+0x2a>
 800c90a:	b570      	push	{r4, r5, r6, lr}
 800c90c:	460d      	mov	r5, r1
 800c90e:	4604      	mov	r4, r0
 800c910:	f000 f8d0 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c914:	6843      	ldr	r3, [r0, #4]
 800c916:	4629      	mov	r1, r5
 800c918:	689b      	ldr	r3, [r3, #8]
 800c91a:	4620      	mov	r0, r4
 800c91c:	4798      	blx	r3
 800c91e:	f000 f8c9 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800c922:	6843      	ldr	r3, [r0, #4]
 800c924:	4629      	mov	r1, r5
 800c926:	f104 0018 	add.w	r0, r4, #24
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c930:	4718      	bx	r3
 800c932:	4770      	bx	lr

0800c934 <_Twist__get_serialized_size>:
 800c934:	b538      	push	{r3, r4, r5, lr}
 800c936:	4604      	mov	r4, r0
 800c938:	b148      	cbz	r0, 800c94e <_Twist__get_serialized_size+0x1a>
 800c93a:	2100      	movs	r1, #0
 800c93c:	f000 f82e 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c940:	4605      	mov	r5, r0
 800c942:	4601      	mov	r1, r0
 800c944:	f104 0018 	add.w	r0, r4, #24
 800c948:	f000 f828 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 800c94c:	4428      	add	r0, r5
 800c94e:	bd38      	pop	{r3, r4, r5, pc}

0800c950 <_Twist__max_serialized_size>:
 800c950:	b510      	push	{r4, lr}
 800c952:	b082      	sub	sp, #8
 800c954:	2301      	movs	r3, #1
 800c956:	2100      	movs	r1, #0
 800c958:	f10d 0007 	add.w	r0, sp, #7
 800c95c:	f88d 3007 	strb.w	r3, [sp, #7]
 800c960:	f000 f88e 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c964:	4604      	mov	r4, r0
 800c966:	4601      	mov	r1, r0
 800c968:	f10d 0007 	add.w	r0, sp, #7
 800c96c:	f000 f888 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c970:	4420      	add	r0, r4
 800c972:	b002      	add	sp, #8
 800c974:	bd10      	pop	{r4, pc}
 800c976:	bf00      	nop

0800c978 <max_serialized_size_geometry_msgs__msg__Twist>:
 800c978:	2301      	movs	r3, #1
 800c97a:	b570      	push	{r4, r5, r6, lr}
 800c97c:	7003      	strb	r3, [r0, #0]
 800c97e:	4605      	mov	r5, r0
 800c980:	460e      	mov	r6, r1
 800c982:	f000 f87d 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c986:	4604      	mov	r4, r0
 800c988:	1831      	adds	r1, r6, r0
 800c98a:	4628      	mov	r0, r5
 800c98c:	f000 f878 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 800c990:	4420      	add	r0, r4
 800c992:	bd70      	pop	{r4, r5, r6, pc}

0800c994 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 800c994:	4800      	ldr	r0, [pc, #0]	@ (800c998 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 800c996:	4770      	bx	lr
 800c998:	2000022c 	.word	0x2000022c

0800c99c <get_serialized_size_geometry_msgs__msg__Vector3>:
 800c99c:	b1b8      	cbz	r0, 800c9ce <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 800c99e:	b570      	push	{r4, r5, r6, lr}
 800c9a0:	460d      	mov	r5, r1
 800c9a2:	4628      	mov	r0, r5
 800c9a4:	2108      	movs	r1, #8
 800c9a6:	f001 fb7b 	bl	800e0a0 <ucdr_alignment>
 800c9aa:	2108      	movs	r1, #8
 800c9ac:	186e      	adds	r6, r5, r1
 800c9ae:	4406      	add	r6, r0
 800c9b0:	4630      	mov	r0, r6
 800c9b2:	f001 fb75 	bl	800e0a0 <ucdr_alignment>
 800c9b6:	f100 0408 	add.w	r4, r0, #8
 800c9ba:	4434      	add	r4, r6
 800c9bc:	2108      	movs	r1, #8
 800c9be:	4620      	mov	r0, r4
 800c9c0:	f001 fb6e 	bl	800e0a0 <ucdr_alignment>
 800c9c4:	f1c5 0508 	rsb	r5, r5, #8
 800c9c8:	4405      	add	r5, r0
 800c9ca:	1928      	adds	r0, r5, r4
 800c9cc:	bd70      	pop	{r4, r5, r6, pc}
 800c9ce:	4770      	bx	lr

0800c9d0 <_Vector3__cdr_deserialize>:
 800c9d0:	b538      	push	{r3, r4, r5, lr}
 800c9d2:	460c      	mov	r4, r1
 800c9d4:	b171      	cbz	r1, 800c9f4 <_Vector3__cdr_deserialize+0x24>
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	f001 f984 	bl	800dce4 <ucdr_deserialize_double>
 800c9dc:	f104 0108 	add.w	r1, r4, #8
 800c9e0:	4628      	mov	r0, r5
 800c9e2:	f001 f97f 	bl	800dce4 <ucdr_deserialize_double>
 800c9e6:	f104 0110 	add.w	r1, r4, #16
 800c9ea:	4628      	mov	r0, r5
 800c9ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c9f0:	f001 b978 	b.w	800dce4 <ucdr_deserialize_double>
 800c9f4:	4608      	mov	r0, r1
 800c9f6:	bd38      	pop	{r3, r4, r5, pc}

0800c9f8 <_Vector3__cdr_serialize>:
 800c9f8:	b198      	cbz	r0, 800ca22 <_Vector3__cdr_serialize+0x2a>
 800c9fa:	b538      	push	{r3, r4, r5, lr}
 800c9fc:	ed90 0b00 	vldr	d0, [r0]
 800ca00:	460d      	mov	r5, r1
 800ca02:	4604      	mov	r4, r0
 800ca04:	4608      	mov	r0, r1
 800ca06:	f000 ffdd 	bl	800d9c4 <ucdr_serialize_double>
 800ca0a:	ed94 0b02 	vldr	d0, [r4, #8]
 800ca0e:	4628      	mov	r0, r5
 800ca10:	f000 ffd8 	bl	800d9c4 <ucdr_serialize_double>
 800ca14:	ed94 0b04 	vldr	d0, [r4, #16]
 800ca18:	4628      	mov	r0, r5
 800ca1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca1e:	f000 bfd1 	b.w	800d9c4 <ucdr_serialize_double>
 800ca22:	4770      	bx	lr

0800ca24 <_Vector3__get_serialized_size>:
 800ca24:	b1a0      	cbz	r0, 800ca50 <_Vector3__get_serialized_size+0x2c>
 800ca26:	b538      	push	{r3, r4, r5, lr}
 800ca28:	2108      	movs	r1, #8
 800ca2a:	2000      	movs	r0, #0
 800ca2c:	f001 fb38 	bl	800e0a0 <ucdr_alignment>
 800ca30:	f100 0508 	add.w	r5, r0, #8
 800ca34:	2108      	movs	r1, #8
 800ca36:	4628      	mov	r0, r5
 800ca38:	f001 fb32 	bl	800e0a0 <ucdr_alignment>
 800ca3c:	f100 0408 	add.w	r4, r0, #8
 800ca40:	442c      	add	r4, r5
 800ca42:	2108      	movs	r1, #8
 800ca44:	4620      	mov	r0, r4
 800ca46:	f001 fb2b 	bl	800e0a0 <ucdr_alignment>
 800ca4a:	3008      	adds	r0, #8
 800ca4c:	4420      	add	r0, r4
 800ca4e:	bd38      	pop	{r3, r4, r5, pc}
 800ca50:	4770      	bx	lr
 800ca52:	bf00      	nop

0800ca54 <_Vector3__max_serialized_size>:
 800ca54:	b538      	push	{r3, r4, r5, lr}
 800ca56:	2108      	movs	r1, #8
 800ca58:	2000      	movs	r0, #0
 800ca5a:	f001 fb21 	bl	800e0a0 <ucdr_alignment>
 800ca5e:	f100 0508 	add.w	r5, r0, #8
 800ca62:	2108      	movs	r1, #8
 800ca64:	4628      	mov	r0, r5
 800ca66:	f001 fb1b 	bl	800e0a0 <ucdr_alignment>
 800ca6a:	f100 0408 	add.w	r4, r0, #8
 800ca6e:	442c      	add	r4, r5
 800ca70:	2108      	movs	r1, #8
 800ca72:	4620      	mov	r0, r4
 800ca74:	f001 fb14 	bl	800e0a0 <ucdr_alignment>
 800ca78:	3008      	adds	r0, #8
 800ca7a:	4420      	add	r0, r4
 800ca7c:	bd38      	pop	{r3, r4, r5, pc}
 800ca7e:	bf00      	nop

0800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>:
 800ca80:	b570      	push	{r4, r5, r6, lr}
 800ca82:	2301      	movs	r3, #1
 800ca84:	460c      	mov	r4, r1
 800ca86:	7003      	strb	r3, [r0, #0]
 800ca88:	2108      	movs	r1, #8
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f001 fb08 	bl	800e0a0 <ucdr_alignment>
 800ca90:	2108      	movs	r1, #8
 800ca92:	1863      	adds	r3, r4, r1
 800ca94:	18c6      	adds	r6, r0, r3
 800ca96:	4630      	mov	r0, r6
 800ca98:	f001 fb02 	bl	800e0a0 <ucdr_alignment>
 800ca9c:	f100 0508 	add.w	r5, r0, #8
 800caa0:	4435      	add	r5, r6
 800caa2:	2108      	movs	r1, #8
 800caa4:	4628      	mov	r0, r5
 800caa6:	f001 fafb 	bl	800e0a0 <ucdr_alignment>
 800caaa:	f1c4 0408 	rsb	r4, r4, #8
 800caae:	4420      	add	r0, r4
 800cab0:	4428      	add	r0, r5
 800cab2:	bd70      	pop	{r4, r5, r6, pc}

0800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 800cab4:	4800      	ldr	r0, [pc, #0]	@ (800cab8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 800cab6:	4770      	bx	lr
 800cab8:	20000260 	.word	0x20000260

0800cabc <ucdr_serialize_bool>:
 800cabc:	b538      	push	{r3, r4, r5, lr}
 800cabe:	460d      	mov	r5, r1
 800cac0:	2101      	movs	r1, #1
 800cac2:	4604      	mov	r4, r0
 800cac4:	f001 faa0 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cac8:	b148      	cbz	r0, 800cade <ucdr_serialize_bool+0x22>
 800caca:	68a3      	ldr	r3, [r4, #8]
 800cacc:	701d      	strb	r5, [r3, #0]
 800cace:	68a2      	ldr	r2, [r4, #8]
 800cad0:	6923      	ldr	r3, [r4, #16]
 800cad2:	2101      	movs	r1, #1
 800cad4:	440a      	add	r2, r1
 800cad6:	440b      	add	r3, r1
 800cad8:	60a2      	str	r2, [r4, #8]
 800cada:	6123      	str	r3, [r4, #16]
 800cadc:	7561      	strb	r1, [r4, #21]
 800cade:	7da0      	ldrb	r0, [r4, #22]
 800cae0:	f080 0001 	eor.w	r0, r0, #1
 800cae4:	bd38      	pop	{r3, r4, r5, pc}
 800cae6:	bf00      	nop

0800cae8 <ucdr_deserialize_bool>:
 800cae8:	b538      	push	{r3, r4, r5, lr}
 800caea:	460d      	mov	r5, r1
 800caec:	2101      	movs	r1, #1
 800caee:	4604      	mov	r4, r0
 800caf0:	f001 fa8a 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800caf4:	b160      	cbz	r0, 800cb10 <ucdr_deserialize_bool+0x28>
 800caf6:	68a2      	ldr	r2, [r4, #8]
 800caf8:	6923      	ldr	r3, [r4, #16]
 800cafa:	f812 1b01 	ldrb.w	r1, [r2], #1
 800cafe:	3900      	subs	r1, #0
 800cb00:	bf18      	it	ne
 800cb02:	2101      	movne	r1, #1
 800cb04:	7029      	strb	r1, [r5, #0]
 800cb06:	3301      	adds	r3, #1
 800cb08:	2101      	movs	r1, #1
 800cb0a:	60a2      	str	r2, [r4, #8]
 800cb0c:	6123      	str	r3, [r4, #16]
 800cb0e:	7561      	strb	r1, [r4, #21]
 800cb10:	7da0      	ldrb	r0, [r4, #22]
 800cb12:	f080 0001 	eor.w	r0, r0, #1
 800cb16:	bd38      	pop	{r3, r4, r5, pc}

0800cb18 <ucdr_serialize_uint8_t>:
 800cb18:	b538      	push	{r3, r4, r5, lr}
 800cb1a:	460d      	mov	r5, r1
 800cb1c:	2101      	movs	r1, #1
 800cb1e:	4604      	mov	r4, r0
 800cb20:	f001 fa72 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cb24:	b148      	cbz	r0, 800cb3a <ucdr_serialize_uint8_t+0x22>
 800cb26:	68a3      	ldr	r3, [r4, #8]
 800cb28:	701d      	strb	r5, [r3, #0]
 800cb2a:	68a2      	ldr	r2, [r4, #8]
 800cb2c:	6923      	ldr	r3, [r4, #16]
 800cb2e:	2101      	movs	r1, #1
 800cb30:	440a      	add	r2, r1
 800cb32:	440b      	add	r3, r1
 800cb34:	60a2      	str	r2, [r4, #8]
 800cb36:	6123      	str	r3, [r4, #16]
 800cb38:	7561      	strb	r1, [r4, #21]
 800cb3a:	7da0      	ldrb	r0, [r4, #22]
 800cb3c:	f080 0001 	eor.w	r0, r0, #1
 800cb40:	bd38      	pop	{r3, r4, r5, pc}
 800cb42:	bf00      	nop

0800cb44 <ucdr_deserialize_uint8_t>:
 800cb44:	b538      	push	{r3, r4, r5, lr}
 800cb46:	460d      	mov	r5, r1
 800cb48:	2101      	movs	r1, #1
 800cb4a:	4604      	mov	r4, r0
 800cb4c:	f001 fa5c 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cb50:	b150      	cbz	r0, 800cb68 <ucdr_deserialize_uint8_t+0x24>
 800cb52:	68a3      	ldr	r3, [r4, #8]
 800cb54:	781b      	ldrb	r3, [r3, #0]
 800cb56:	702b      	strb	r3, [r5, #0]
 800cb58:	68a2      	ldr	r2, [r4, #8]
 800cb5a:	6923      	ldr	r3, [r4, #16]
 800cb5c:	2101      	movs	r1, #1
 800cb5e:	440a      	add	r2, r1
 800cb60:	440b      	add	r3, r1
 800cb62:	60a2      	str	r2, [r4, #8]
 800cb64:	6123      	str	r3, [r4, #16]
 800cb66:	7561      	strb	r1, [r4, #21]
 800cb68:	7da0      	ldrb	r0, [r4, #22]
 800cb6a:	f080 0001 	eor.w	r0, r0, #1
 800cb6e:	bd38      	pop	{r3, r4, r5, pc}

0800cb70 <ucdr_serialize_uint16_t>:
 800cb70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb74:	b082      	sub	sp, #8
 800cb76:	460b      	mov	r3, r1
 800cb78:	2102      	movs	r1, #2
 800cb7a:	4604      	mov	r4, r0
 800cb7c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800cb80:	f001 fa96 	bl	800e0b0 <ucdr_buffer_alignment>
 800cb84:	4601      	mov	r1, r0
 800cb86:	4620      	mov	r0, r4
 800cb88:	7d67      	ldrb	r7, [r4, #21]
 800cb8a:	f001 fad5 	bl	800e138 <ucdr_advance_buffer>
 800cb8e:	2102      	movs	r1, #2
 800cb90:	4620      	mov	r0, r4
 800cb92:	f001 fa2d 	bl	800dff0 <ucdr_check_buffer_available_for>
 800cb96:	b1c0      	cbz	r0, 800cbca <ucdr_serialize_uint16_t+0x5a>
 800cb98:	7d22      	ldrb	r2, [r4, #20]
 800cb9a:	68a3      	ldr	r3, [r4, #8]
 800cb9c:	2a01      	cmp	r2, #1
 800cb9e:	d04e      	beq.n	800cc3e <ucdr_serialize_uint16_t+0xce>
 800cba0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cba4:	701a      	strb	r2, [r3, #0]
 800cba6:	68a3      	ldr	r3, [r4, #8]
 800cba8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cbac:	705a      	strb	r2, [r3, #1]
 800cbae:	68a2      	ldr	r2, [r4, #8]
 800cbb0:	6923      	ldr	r3, [r4, #16]
 800cbb2:	3202      	adds	r2, #2
 800cbb4:	3302      	adds	r3, #2
 800cbb6:	2102      	movs	r1, #2
 800cbb8:	60a2      	str	r2, [r4, #8]
 800cbba:	6123      	str	r3, [r4, #16]
 800cbbc:	7561      	strb	r1, [r4, #21]
 800cbbe:	7da0      	ldrb	r0, [r4, #22]
 800cbc0:	f080 0001 	eor.w	r0, r0, #1
 800cbc4:	b002      	add	sp, #8
 800cbc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbca:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cbce:	42ab      	cmp	r3, r5
 800cbd0:	d923      	bls.n	800cc1a <ucdr_serialize_uint16_t+0xaa>
 800cbd2:	1b5e      	subs	r6, r3, r5
 800cbd4:	60a3      	str	r3, [r4, #8]
 800cbd6:	6923      	ldr	r3, [r4, #16]
 800cbd8:	f1c6 0802 	rsb	r8, r6, #2
 800cbdc:	4433      	add	r3, r6
 800cbde:	6123      	str	r3, [r4, #16]
 800cbe0:	4641      	mov	r1, r8
 800cbe2:	4620      	mov	r0, r4
 800cbe4:	f001 fa10 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cbe8:	b368      	cbz	r0, 800cc46 <ucdr_serialize_uint16_t+0xd6>
 800cbea:	7d23      	ldrb	r3, [r4, #20]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	d03b      	beq.n	800cc68 <ucdr_serialize_uint16_t+0xf8>
 800cbf0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cbf4:	702b      	strb	r3, [r5, #0]
 800cbf6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cbfa:	706b      	strb	r3, [r5, #1]
 800cbfc:	6923      	ldr	r3, [r4, #16]
 800cbfe:	68a2      	ldr	r2, [r4, #8]
 800cc00:	7da0      	ldrb	r0, [r4, #22]
 800cc02:	3302      	adds	r3, #2
 800cc04:	4442      	add	r2, r8
 800cc06:	1b9b      	subs	r3, r3, r6
 800cc08:	2102      	movs	r1, #2
 800cc0a:	f080 0001 	eor.w	r0, r0, #1
 800cc0e:	60a2      	str	r2, [r4, #8]
 800cc10:	6123      	str	r3, [r4, #16]
 800cc12:	7561      	strb	r1, [r4, #21]
 800cc14:	b002      	add	sp, #8
 800cc16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc1a:	2102      	movs	r1, #2
 800cc1c:	4620      	mov	r0, r4
 800cc1e:	f001 f9f3 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cc22:	2800      	cmp	r0, #0
 800cc24:	d0cb      	beq.n	800cbbe <ucdr_serialize_uint16_t+0x4e>
 800cc26:	7d23      	ldrb	r3, [r4, #20]
 800cc28:	68a2      	ldr	r2, [r4, #8]
 800cc2a:	2b01      	cmp	r3, #1
 800cc2c:	d018      	beq.n	800cc60 <ucdr_serialize_uint16_t+0xf0>
 800cc2e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cc32:	7013      	strb	r3, [r2, #0]
 800cc34:	68a3      	ldr	r3, [r4, #8]
 800cc36:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cc3a:	705a      	strb	r2, [r3, #1]
 800cc3c:	e7b7      	b.n	800cbae <ucdr_serialize_uint16_t+0x3e>
 800cc3e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cc42:	801a      	strh	r2, [r3, #0]
 800cc44:	e7b3      	b.n	800cbae <ucdr_serialize_uint16_t+0x3e>
 800cc46:	68a2      	ldr	r2, [r4, #8]
 800cc48:	6923      	ldr	r3, [r4, #16]
 800cc4a:	7da0      	ldrb	r0, [r4, #22]
 800cc4c:	7567      	strb	r7, [r4, #21]
 800cc4e:	1b92      	subs	r2, r2, r6
 800cc50:	1b9b      	subs	r3, r3, r6
 800cc52:	f080 0001 	eor.w	r0, r0, #1
 800cc56:	60a2      	str	r2, [r4, #8]
 800cc58:	6123      	str	r3, [r4, #16]
 800cc5a:	b002      	add	sp, #8
 800cc5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc60:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800cc64:	8013      	strh	r3, [r2, #0]
 800cc66:	e7a2      	b.n	800cbae <ucdr_serialize_uint16_t+0x3e>
 800cc68:	4628      	mov	r0, r5
 800cc6a:	f10d 0506 	add.w	r5, sp, #6
 800cc6e:	4632      	mov	r2, r6
 800cc70:	4629      	mov	r1, r5
 800cc72:	f00f fda6 	bl	801c7c2 <memcpy>
 800cc76:	68a0      	ldr	r0, [r4, #8]
 800cc78:	4642      	mov	r2, r8
 800cc7a:	19a9      	adds	r1, r5, r6
 800cc7c:	f00f fda1 	bl	801c7c2 <memcpy>
 800cc80:	e7bc      	b.n	800cbfc <ucdr_serialize_uint16_t+0x8c>
 800cc82:	bf00      	nop

0800cc84 <ucdr_serialize_endian_uint16_t>:
 800cc84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cc88:	b083      	sub	sp, #12
 800cc8a:	460d      	mov	r5, r1
 800cc8c:	2102      	movs	r1, #2
 800cc8e:	4604      	mov	r4, r0
 800cc90:	f8ad 2006 	strh.w	r2, [sp, #6]
 800cc94:	f001 fa0c 	bl	800e0b0 <ucdr_buffer_alignment>
 800cc98:	4601      	mov	r1, r0
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cca0:	f001 fa4a 	bl	800e138 <ucdr_advance_buffer>
 800cca4:	2102      	movs	r1, #2
 800cca6:	4620      	mov	r0, r4
 800cca8:	f001 f9a2 	bl	800dff0 <ucdr_check_buffer_available_for>
 800ccac:	bb60      	cbnz	r0, 800cd08 <ucdr_serialize_endian_uint16_t+0x84>
 800ccae:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ccb2:	42be      	cmp	r6, r7
 800ccb4:	d923      	bls.n	800ccfe <ucdr_serialize_endian_uint16_t+0x7a>
 800ccb6:	6923      	ldr	r3, [r4, #16]
 800ccb8:	60a6      	str	r6, [r4, #8]
 800ccba:	1bf6      	subs	r6, r6, r7
 800ccbc:	4433      	add	r3, r6
 800ccbe:	f1c6 0902 	rsb	r9, r6, #2
 800ccc2:	6123      	str	r3, [r4, #16]
 800ccc4:	4649      	mov	r1, r9
 800ccc6:	4620      	mov	r0, r4
 800ccc8:	f001 f99e 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cccc:	2800      	cmp	r0, #0
 800ccce:	d037      	beq.n	800cd40 <ucdr_serialize_endian_uint16_t+0xbc>
 800ccd0:	2d01      	cmp	r5, #1
 800ccd2:	d043      	beq.n	800cd5c <ucdr_serialize_endian_uint16_t+0xd8>
 800ccd4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ccd8:	703b      	strb	r3, [r7, #0]
 800ccda:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800ccde:	707b      	strb	r3, [r7, #1]
 800cce0:	6923      	ldr	r3, [r4, #16]
 800cce2:	68a2      	ldr	r2, [r4, #8]
 800cce4:	7da0      	ldrb	r0, [r4, #22]
 800cce6:	3302      	adds	r3, #2
 800cce8:	444a      	add	r2, r9
 800ccea:	1b9b      	subs	r3, r3, r6
 800ccec:	2102      	movs	r1, #2
 800ccee:	f080 0001 	eor.w	r0, r0, #1
 800ccf2:	60a2      	str	r2, [r4, #8]
 800ccf4:	6123      	str	r3, [r4, #16]
 800ccf6:	7561      	strb	r1, [r4, #21]
 800ccf8:	b003      	add	sp, #12
 800ccfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccfe:	2102      	movs	r1, #2
 800cd00:	4620      	mov	r0, r4
 800cd02:	f001 f981 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cd06:	b188      	cbz	r0, 800cd2c <ucdr_serialize_endian_uint16_t+0xa8>
 800cd08:	2d01      	cmp	r5, #1
 800cd0a:	68a3      	ldr	r3, [r4, #8]
 800cd0c:	d014      	beq.n	800cd38 <ucdr_serialize_endian_uint16_t+0xb4>
 800cd0e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cd12:	701a      	strb	r2, [r3, #0]
 800cd14:	68a3      	ldr	r3, [r4, #8]
 800cd16:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cd1a:	705a      	strb	r2, [r3, #1]
 800cd1c:	68a2      	ldr	r2, [r4, #8]
 800cd1e:	6923      	ldr	r3, [r4, #16]
 800cd20:	3202      	adds	r2, #2
 800cd22:	3302      	adds	r3, #2
 800cd24:	2102      	movs	r1, #2
 800cd26:	60a2      	str	r2, [r4, #8]
 800cd28:	6123      	str	r3, [r4, #16]
 800cd2a:	7561      	strb	r1, [r4, #21]
 800cd2c:	7da0      	ldrb	r0, [r4, #22]
 800cd2e:	f080 0001 	eor.w	r0, r0, #1
 800cd32:	b003      	add	sp, #12
 800cd34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd38:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800cd3c:	801a      	strh	r2, [r3, #0]
 800cd3e:	e7ed      	b.n	800cd1c <ucdr_serialize_endian_uint16_t+0x98>
 800cd40:	68a2      	ldr	r2, [r4, #8]
 800cd42:	6923      	ldr	r3, [r4, #16]
 800cd44:	7da0      	ldrb	r0, [r4, #22]
 800cd46:	f884 8015 	strb.w	r8, [r4, #21]
 800cd4a:	1b92      	subs	r2, r2, r6
 800cd4c:	1b9b      	subs	r3, r3, r6
 800cd4e:	f080 0001 	eor.w	r0, r0, #1
 800cd52:	60a2      	str	r2, [r4, #8]
 800cd54:	6123      	str	r3, [r4, #16]
 800cd56:	b003      	add	sp, #12
 800cd58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cd5c:	f10d 0506 	add.w	r5, sp, #6
 800cd60:	4632      	mov	r2, r6
 800cd62:	4629      	mov	r1, r5
 800cd64:	4638      	mov	r0, r7
 800cd66:	f00f fd2c 	bl	801c7c2 <memcpy>
 800cd6a:	68a0      	ldr	r0, [r4, #8]
 800cd6c:	464a      	mov	r2, r9
 800cd6e:	19a9      	adds	r1, r5, r6
 800cd70:	f00f fd27 	bl	801c7c2 <memcpy>
 800cd74:	e7b4      	b.n	800cce0 <ucdr_serialize_endian_uint16_t+0x5c>
 800cd76:	bf00      	nop

0800cd78 <ucdr_deserialize_uint16_t>:
 800cd78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd7c:	460d      	mov	r5, r1
 800cd7e:	2102      	movs	r1, #2
 800cd80:	4604      	mov	r4, r0
 800cd82:	f001 f995 	bl	800e0b0 <ucdr_buffer_alignment>
 800cd86:	4601      	mov	r1, r0
 800cd88:	4620      	mov	r0, r4
 800cd8a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800cd8e:	f001 f9d3 	bl	800e138 <ucdr_advance_buffer>
 800cd92:	2102      	movs	r1, #2
 800cd94:	4620      	mov	r0, r4
 800cd96:	f001 f92b 	bl	800dff0 <ucdr_check_buffer_available_for>
 800cd9a:	b1a8      	cbz	r0, 800cdc8 <ucdr_deserialize_uint16_t+0x50>
 800cd9c:	7d22      	ldrb	r2, [r4, #20]
 800cd9e:	68a3      	ldr	r3, [r4, #8]
 800cda0:	2a01      	cmp	r2, #1
 800cda2:	d046      	beq.n	800ce32 <ucdr_deserialize_uint16_t+0xba>
 800cda4:	785b      	ldrb	r3, [r3, #1]
 800cda6:	702b      	strb	r3, [r5, #0]
 800cda8:	68a3      	ldr	r3, [r4, #8]
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	706b      	strb	r3, [r5, #1]
 800cdae:	68a2      	ldr	r2, [r4, #8]
 800cdb0:	6923      	ldr	r3, [r4, #16]
 800cdb2:	3202      	adds	r2, #2
 800cdb4:	3302      	adds	r3, #2
 800cdb6:	2102      	movs	r1, #2
 800cdb8:	60a2      	str	r2, [r4, #8]
 800cdba:	6123      	str	r3, [r4, #16]
 800cdbc:	7561      	strb	r1, [r4, #21]
 800cdbe:	7da0      	ldrb	r0, [r4, #22]
 800cdc0:	f080 0001 	eor.w	r0, r0, #1
 800cdc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdc8:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800cdcc:	42be      	cmp	r6, r7
 800cdce:	d920      	bls.n	800ce12 <ucdr_deserialize_uint16_t+0x9a>
 800cdd0:	6923      	ldr	r3, [r4, #16]
 800cdd2:	60a6      	str	r6, [r4, #8]
 800cdd4:	1bf6      	subs	r6, r6, r7
 800cdd6:	4433      	add	r3, r6
 800cdd8:	f1c6 0902 	rsb	r9, r6, #2
 800cddc:	6123      	str	r3, [r4, #16]
 800cdde:	4649      	mov	r1, r9
 800cde0:	4620      	mov	r0, r4
 800cde2:	f001 f911 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cde6:	b338      	cbz	r0, 800ce38 <ucdr_deserialize_uint16_t+0xc0>
 800cde8:	7d23      	ldrb	r3, [r4, #20]
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d034      	beq.n	800ce58 <ucdr_deserialize_uint16_t+0xe0>
 800cdee:	787b      	ldrb	r3, [r7, #1]
 800cdf0:	702b      	strb	r3, [r5, #0]
 800cdf2:	783b      	ldrb	r3, [r7, #0]
 800cdf4:	706b      	strb	r3, [r5, #1]
 800cdf6:	6923      	ldr	r3, [r4, #16]
 800cdf8:	68a2      	ldr	r2, [r4, #8]
 800cdfa:	7da0      	ldrb	r0, [r4, #22]
 800cdfc:	2102      	movs	r1, #2
 800cdfe:	3302      	adds	r3, #2
 800ce00:	444a      	add	r2, r9
 800ce02:	1b9b      	subs	r3, r3, r6
 800ce04:	7561      	strb	r1, [r4, #21]
 800ce06:	60a2      	str	r2, [r4, #8]
 800ce08:	6123      	str	r3, [r4, #16]
 800ce0a:	f080 0001 	eor.w	r0, r0, #1
 800ce0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce12:	2102      	movs	r1, #2
 800ce14:	4620      	mov	r0, r4
 800ce16:	f001 f8f7 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	d0cf      	beq.n	800cdbe <ucdr_deserialize_uint16_t+0x46>
 800ce1e:	7d23      	ldrb	r3, [r4, #20]
 800ce20:	68a2      	ldr	r2, [r4, #8]
 800ce22:	2b01      	cmp	r3, #1
 800ce24:	d015      	beq.n	800ce52 <ucdr_deserialize_uint16_t+0xda>
 800ce26:	7853      	ldrb	r3, [r2, #1]
 800ce28:	702b      	strb	r3, [r5, #0]
 800ce2a:	68a3      	ldr	r3, [r4, #8]
 800ce2c:	781b      	ldrb	r3, [r3, #0]
 800ce2e:	706b      	strb	r3, [r5, #1]
 800ce30:	e7bd      	b.n	800cdae <ucdr_deserialize_uint16_t+0x36>
 800ce32:	881b      	ldrh	r3, [r3, #0]
 800ce34:	802b      	strh	r3, [r5, #0]
 800ce36:	e7ba      	b.n	800cdae <ucdr_deserialize_uint16_t+0x36>
 800ce38:	68a2      	ldr	r2, [r4, #8]
 800ce3a:	6923      	ldr	r3, [r4, #16]
 800ce3c:	7da0      	ldrb	r0, [r4, #22]
 800ce3e:	f884 8015 	strb.w	r8, [r4, #21]
 800ce42:	1b92      	subs	r2, r2, r6
 800ce44:	1b9b      	subs	r3, r3, r6
 800ce46:	60a2      	str	r2, [r4, #8]
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	f080 0001 	eor.w	r0, r0, #1
 800ce4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce52:	8813      	ldrh	r3, [r2, #0]
 800ce54:	802b      	strh	r3, [r5, #0]
 800ce56:	e7aa      	b.n	800cdae <ucdr_deserialize_uint16_t+0x36>
 800ce58:	4639      	mov	r1, r7
 800ce5a:	4632      	mov	r2, r6
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	f00f fcb0 	bl	801c7c2 <memcpy>
 800ce62:	68a1      	ldr	r1, [r4, #8]
 800ce64:	464a      	mov	r2, r9
 800ce66:	19a8      	adds	r0, r5, r6
 800ce68:	f00f fcab 	bl	801c7c2 <memcpy>
 800ce6c:	e7c3      	b.n	800cdf6 <ucdr_deserialize_uint16_t+0x7e>
 800ce6e:	bf00      	nop

0800ce70 <ucdr_deserialize_endian_uint16_t>:
 800ce70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce74:	460e      	mov	r6, r1
 800ce76:	2102      	movs	r1, #2
 800ce78:	4604      	mov	r4, r0
 800ce7a:	4615      	mov	r5, r2
 800ce7c:	f001 f918 	bl	800e0b0 <ucdr_buffer_alignment>
 800ce80:	4601      	mov	r1, r0
 800ce82:	4620      	mov	r0, r4
 800ce84:	f894 9015 	ldrb.w	r9, [r4, #21]
 800ce88:	f001 f956 	bl	800e138 <ucdr_advance_buffer>
 800ce8c:	2102      	movs	r1, #2
 800ce8e:	4620      	mov	r0, r4
 800ce90:	f001 f8ae 	bl	800dff0 <ucdr_check_buffer_available_for>
 800ce94:	bb60      	cbnz	r0, 800cef0 <ucdr_deserialize_endian_uint16_t+0x80>
 800ce96:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 800ce9a:	4547      	cmp	r7, r8
 800ce9c:	d923      	bls.n	800cee6 <ucdr_deserialize_endian_uint16_t+0x76>
 800ce9e:	6923      	ldr	r3, [r4, #16]
 800cea0:	60a7      	str	r7, [r4, #8]
 800cea2:	eba7 0708 	sub.w	r7, r7, r8
 800cea6:	443b      	add	r3, r7
 800cea8:	f1c7 0a02 	rsb	sl, r7, #2
 800ceac:	6123      	str	r3, [r4, #16]
 800ceae:	4651      	mov	r1, sl
 800ceb0:	4620      	mov	r0, r4
 800ceb2:	f001 f8a9 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800ceb6:	2800      	cmp	r0, #0
 800ceb8:	d032      	beq.n	800cf20 <ucdr_deserialize_endian_uint16_t+0xb0>
 800ceba:	2e01      	cmp	r6, #1
 800cebc:	d03d      	beq.n	800cf3a <ucdr_deserialize_endian_uint16_t+0xca>
 800cebe:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cec2:	702b      	strb	r3, [r5, #0]
 800cec4:	f898 3000 	ldrb.w	r3, [r8]
 800cec8:	706b      	strb	r3, [r5, #1]
 800ceca:	6923      	ldr	r3, [r4, #16]
 800cecc:	68a2      	ldr	r2, [r4, #8]
 800cece:	7da0      	ldrb	r0, [r4, #22]
 800ced0:	2102      	movs	r1, #2
 800ced2:	3302      	adds	r3, #2
 800ced4:	4452      	add	r2, sl
 800ced6:	1bdb      	subs	r3, r3, r7
 800ced8:	7561      	strb	r1, [r4, #21]
 800ceda:	60a2      	str	r2, [r4, #8]
 800cedc:	6123      	str	r3, [r4, #16]
 800cede:	f080 0001 	eor.w	r0, r0, #1
 800cee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cee6:	2102      	movs	r1, #2
 800cee8:	4620      	mov	r0, r4
 800ceea:	f001 f88d 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800ceee:	b178      	cbz	r0, 800cf10 <ucdr_deserialize_endian_uint16_t+0xa0>
 800cef0:	2e01      	cmp	r6, #1
 800cef2:	68a3      	ldr	r3, [r4, #8]
 800cef4:	d011      	beq.n	800cf1a <ucdr_deserialize_endian_uint16_t+0xaa>
 800cef6:	785b      	ldrb	r3, [r3, #1]
 800cef8:	702b      	strb	r3, [r5, #0]
 800cefa:	68a3      	ldr	r3, [r4, #8]
 800cefc:	781b      	ldrb	r3, [r3, #0]
 800cefe:	706b      	strb	r3, [r5, #1]
 800cf00:	68a2      	ldr	r2, [r4, #8]
 800cf02:	6923      	ldr	r3, [r4, #16]
 800cf04:	3202      	adds	r2, #2
 800cf06:	3302      	adds	r3, #2
 800cf08:	2102      	movs	r1, #2
 800cf0a:	60a2      	str	r2, [r4, #8]
 800cf0c:	6123      	str	r3, [r4, #16]
 800cf0e:	7561      	strb	r1, [r4, #21]
 800cf10:	7da0      	ldrb	r0, [r4, #22]
 800cf12:	f080 0001 	eor.w	r0, r0, #1
 800cf16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf1a:	881b      	ldrh	r3, [r3, #0]
 800cf1c:	802b      	strh	r3, [r5, #0]
 800cf1e:	e7ef      	b.n	800cf00 <ucdr_deserialize_endian_uint16_t+0x90>
 800cf20:	68a2      	ldr	r2, [r4, #8]
 800cf22:	6923      	ldr	r3, [r4, #16]
 800cf24:	7da0      	ldrb	r0, [r4, #22]
 800cf26:	f884 9015 	strb.w	r9, [r4, #21]
 800cf2a:	1bd2      	subs	r2, r2, r7
 800cf2c:	1bdb      	subs	r3, r3, r7
 800cf2e:	60a2      	str	r2, [r4, #8]
 800cf30:	6123      	str	r3, [r4, #16]
 800cf32:	f080 0001 	eor.w	r0, r0, #1
 800cf36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf3a:	4641      	mov	r1, r8
 800cf3c:	463a      	mov	r2, r7
 800cf3e:	4628      	mov	r0, r5
 800cf40:	f00f fc3f 	bl	801c7c2 <memcpy>
 800cf44:	68a1      	ldr	r1, [r4, #8]
 800cf46:	4652      	mov	r2, sl
 800cf48:	19e8      	adds	r0, r5, r7
 800cf4a:	f00f fc3a 	bl	801c7c2 <memcpy>
 800cf4e:	e7bc      	b.n	800ceca <ucdr_deserialize_endian_uint16_t+0x5a>

0800cf50 <ucdr_serialize_uint32_t>:
 800cf50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf54:	b082      	sub	sp, #8
 800cf56:	4604      	mov	r4, r0
 800cf58:	9101      	str	r1, [sp, #4]
 800cf5a:	2104      	movs	r1, #4
 800cf5c:	f001 f8a8 	bl	800e0b0 <ucdr_buffer_alignment>
 800cf60:	4601      	mov	r1, r0
 800cf62:	4620      	mov	r0, r4
 800cf64:	7d67      	ldrb	r7, [r4, #21]
 800cf66:	f001 f8e7 	bl	800e138 <ucdr_advance_buffer>
 800cf6a:	2104      	movs	r1, #4
 800cf6c:	4620      	mov	r0, r4
 800cf6e:	f001 f83f 	bl	800dff0 <ucdr_check_buffer_available_for>
 800cf72:	b300      	cbz	r0, 800cfb6 <ucdr_serialize_uint32_t+0x66>
 800cf74:	7d22      	ldrb	r2, [r4, #20]
 800cf76:	68a3      	ldr	r3, [r4, #8]
 800cf78:	2a01      	cmp	r2, #1
 800cf7a:	d05d      	beq.n	800d038 <ucdr_serialize_uint32_t+0xe8>
 800cf7c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800cf80:	701a      	strb	r2, [r3, #0]
 800cf82:	68a3      	ldr	r3, [r4, #8]
 800cf84:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800cf88:	705a      	strb	r2, [r3, #1]
 800cf8a:	68a3      	ldr	r3, [r4, #8]
 800cf8c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800cf90:	709a      	strb	r2, [r3, #2]
 800cf92:	68a3      	ldr	r3, [r4, #8]
 800cf94:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800cf98:	70da      	strb	r2, [r3, #3]
 800cf9a:	68a2      	ldr	r2, [r4, #8]
 800cf9c:	6923      	ldr	r3, [r4, #16]
 800cf9e:	3204      	adds	r2, #4
 800cfa0:	3304      	adds	r3, #4
 800cfa2:	2104      	movs	r1, #4
 800cfa4:	60a2      	str	r2, [r4, #8]
 800cfa6:	6123      	str	r3, [r4, #16]
 800cfa8:	7561      	strb	r1, [r4, #21]
 800cfaa:	7da0      	ldrb	r0, [r4, #22]
 800cfac:	f080 0001 	eor.w	r0, r0, #1
 800cfb0:	b002      	add	sp, #8
 800cfb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cfb6:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800cfba:	42ab      	cmp	r3, r5
 800cfbc:	d92e      	bls.n	800d01c <ucdr_serialize_uint32_t+0xcc>
 800cfbe:	1b5e      	subs	r6, r3, r5
 800cfc0:	60a3      	str	r3, [r4, #8]
 800cfc2:	6923      	ldr	r3, [r4, #16]
 800cfc4:	f1c6 0804 	rsb	r8, r6, #4
 800cfc8:	4433      	add	r3, r6
 800cfca:	6123      	str	r3, [r4, #16]
 800cfcc:	4641      	mov	r1, r8
 800cfce:	4620      	mov	r0, r4
 800cfd0:	f001 f81a 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800cfd4:	b398      	cbz	r0, 800d03e <ucdr_serialize_uint32_t+0xee>
 800cfd6:	7d23      	ldrb	r3, [r4, #20]
 800cfd8:	2b01      	cmp	r3, #1
 800cfda:	d046      	beq.n	800d06a <ucdr_serialize_uint32_t+0x11a>
 800cfdc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800cfe0:	702b      	strb	r3, [r5, #0]
 800cfe2:	2e01      	cmp	r6, #1
 800cfe4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800cfe8:	706b      	strb	r3, [r5, #1]
 800cfea:	d035      	beq.n	800d058 <ucdr_serialize_uint32_t+0x108>
 800cfec:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800cff0:	70ab      	strb	r3, [r5, #2]
 800cff2:	2e02      	cmp	r6, #2
 800cff4:	d034      	beq.n	800d060 <ucdr_serialize_uint32_t+0x110>
 800cff6:	3503      	adds	r5, #3
 800cff8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800cffc:	702b      	strb	r3, [r5, #0]
 800cffe:	6923      	ldr	r3, [r4, #16]
 800d000:	68a2      	ldr	r2, [r4, #8]
 800d002:	7da0      	ldrb	r0, [r4, #22]
 800d004:	3304      	adds	r3, #4
 800d006:	4442      	add	r2, r8
 800d008:	1b9b      	subs	r3, r3, r6
 800d00a:	2104      	movs	r1, #4
 800d00c:	f080 0001 	eor.w	r0, r0, #1
 800d010:	60a2      	str	r2, [r4, #8]
 800d012:	6123      	str	r3, [r4, #16]
 800d014:	7561      	strb	r1, [r4, #21]
 800d016:	b002      	add	sp, #8
 800d018:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d01c:	2104      	movs	r1, #4
 800d01e:	4620      	mov	r0, r4
 800d020:	f000 fff2 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d024:	2800      	cmp	r0, #0
 800d026:	d0c0      	beq.n	800cfaa <ucdr_serialize_uint32_t+0x5a>
 800d028:	7d23      	ldrb	r3, [r4, #20]
 800d02a:	68a2      	ldr	r2, [r4, #8]
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d019      	beq.n	800d064 <ucdr_serialize_uint32_t+0x114>
 800d030:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d034:	7013      	strb	r3, [r2, #0]
 800d036:	e7a4      	b.n	800cf82 <ucdr_serialize_uint32_t+0x32>
 800d038:	9a01      	ldr	r2, [sp, #4]
 800d03a:	601a      	str	r2, [r3, #0]
 800d03c:	e7ad      	b.n	800cf9a <ucdr_serialize_uint32_t+0x4a>
 800d03e:	68a2      	ldr	r2, [r4, #8]
 800d040:	6923      	ldr	r3, [r4, #16]
 800d042:	7da0      	ldrb	r0, [r4, #22]
 800d044:	7567      	strb	r7, [r4, #21]
 800d046:	1b92      	subs	r2, r2, r6
 800d048:	1b9b      	subs	r3, r3, r6
 800d04a:	f080 0001 	eor.w	r0, r0, #1
 800d04e:	60a2      	str	r2, [r4, #8]
 800d050:	6123      	str	r3, [r4, #16]
 800d052:	b002      	add	sp, #8
 800d054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d058:	68a3      	ldr	r3, [r4, #8]
 800d05a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d05e:	701a      	strb	r2, [r3, #0]
 800d060:	68a5      	ldr	r5, [r4, #8]
 800d062:	e7c9      	b.n	800cff8 <ucdr_serialize_uint32_t+0xa8>
 800d064:	9b01      	ldr	r3, [sp, #4]
 800d066:	6013      	str	r3, [r2, #0]
 800d068:	e797      	b.n	800cf9a <ucdr_serialize_uint32_t+0x4a>
 800d06a:	4628      	mov	r0, r5
 800d06c:	ad01      	add	r5, sp, #4
 800d06e:	4632      	mov	r2, r6
 800d070:	4629      	mov	r1, r5
 800d072:	f00f fba6 	bl	801c7c2 <memcpy>
 800d076:	68a0      	ldr	r0, [r4, #8]
 800d078:	4642      	mov	r2, r8
 800d07a:	19a9      	adds	r1, r5, r6
 800d07c:	f00f fba1 	bl	801c7c2 <memcpy>
 800d080:	e7bd      	b.n	800cffe <ucdr_serialize_uint32_t+0xae>
 800d082:	bf00      	nop

0800d084 <ucdr_serialize_endian_uint32_t>:
 800d084:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d088:	b083      	sub	sp, #12
 800d08a:	460d      	mov	r5, r1
 800d08c:	2104      	movs	r1, #4
 800d08e:	4604      	mov	r4, r0
 800d090:	9201      	str	r2, [sp, #4]
 800d092:	f001 f80d 	bl	800e0b0 <ucdr_buffer_alignment>
 800d096:	4601      	mov	r1, r0
 800d098:	4620      	mov	r0, r4
 800d09a:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d09e:	f001 f84b 	bl	800e138 <ucdr_advance_buffer>
 800d0a2:	2104      	movs	r1, #4
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	f000 ffa3 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	d137      	bne.n	800d11e <ucdr_serialize_endian_uint32_t+0x9a>
 800d0ae:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d0b2:	42b7      	cmp	r7, r6
 800d0b4:	d92e      	bls.n	800d114 <ucdr_serialize_endian_uint32_t+0x90>
 800d0b6:	6923      	ldr	r3, [r4, #16]
 800d0b8:	60a7      	str	r7, [r4, #8]
 800d0ba:	1bbf      	subs	r7, r7, r6
 800d0bc:	443b      	add	r3, r7
 800d0be:	f1c7 0904 	rsb	r9, r7, #4
 800d0c2:	6123      	str	r3, [r4, #16]
 800d0c4:	4649      	mov	r1, r9
 800d0c6:	4620      	mov	r0, r4
 800d0c8:	f000 ff9e 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d0cc:	2800      	cmp	r0, #0
 800d0ce:	d049      	beq.n	800d164 <ucdr_serialize_endian_uint32_t+0xe0>
 800d0d0:	2d01      	cmp	r5, #1
 800d0d2:	d05b      	beq.n	800d18c <ucdr_serialize_endian_uint32_t+0x108>
 800d0d4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d0d8:	7033      	strb	r3, [r6, #0]
 800d0da:	2f01      	cmp	r7, #1
 800d0dc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d0e0:	7073      	strb	r3, [r6, #1]
 800d0e2:	d04d      	beq.n	800d180 <ucdr_serialize_endian_uint32_t+0xfc>
 800d0e4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d0e8:	70b3      	strb	r3, [r6, #2]
 800d0ea:	2f02      	cmp	r7, #2
 800d0ec:	d04c      	beq.n	800d188 <ucdr_serialize_endian_uint32_t+0x104>
 800d0ee:	3603      	adds	r6, #3
 800d0f0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d0f4:	7033      	strb	r3, [r6, #0]
 800d0f6:	6923      	ldr	r3, [r4, #16]
 800d0f8:	68a2      	ldr	r2, [r4, #8]
 800d0fa:	7da0      	ldrb	r0, [r4, #22]
 800d0fc:	3304      	adds	r3, #4
 800d0fe:	444a      	add	r2, r9
 800d100:	1bdb      	subs	r3, r3, r7
 800d102:	2104      	movs	r1, #4
 800d104:	f080 0001 	eor.w	r0, r0, #1
 800d108:	60a2      	str	r2, [r4, #8]
 800d10a:	6123      	str	r3, [r4, #16]
 800d10c:	7561      	strb	r1, [r4, #21]
 800d10e:	b003      	add	sp, #12
 800d110:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d114:	2104      	movs	r1, #4
 800d116:	4620      	mov	r0, r4
 800d118:	f000 ff76 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d11c:	b1c8      	cbz	r0, 800d152 <ucdr_serialize_endian_uint32_t+0xce>
 800d11e:	2d01      	cmp	r5, #1
 800d120:	68a3      	ldr	r3, [r4, #8]
 800d122:	d01c      	beq.n	800d15e <ucdr_serialize_endian_uint32_t+0xda>
 800d124:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d128:	701a      	strb	r2, [r3, #0]
 800d12a:	68a3      	ldr	r3, [r4, #8]
 800d12c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d130:	705a      	strb	r2, [r3, #1]
 800d132:	68a3      	ldr	r3, [r4, #8]
 800d134:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d138:	709a      	strb	r2, [r3, #2]
 800d13a:	68a3      	ldr	r3, [r4, #8]
 800d13c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d140:	70da      	strb	r2, [r3, #3]
 800d142:	68a2      	ldr	r2, [r4, #8]
 800d144:	6923      	ldr	r3, [r4, #16]
 800d146:	3204      	adds	r2, #4
 800d148:	3304      	adds	r3, #4
 800d14a:	2104      	movs	r1, #4
 800d14c:	60a2      	str	r2, [r4, #8]
 800d14e:	6123      	str	r3, [r4, #16]
 800d150:	7561      	strb	r1, [r4, #21]
 800d152:	7da0      	ldrb	r0, [r4, #22]
 800d154:	f080 0001 	eor.w	r0, r0, #1
 800d158:	b003      	add	sp, #12
 800d15a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d15e:	9a01      	ldr	r2, [sp, #4]
 800d160:	601a      	str	r2, [r3, #0]
 800d162:	e7ee      	b.n	800d142 <ucdr_serialize_endian_uint32_t+0xbe>
 800d164:	68a2      	ldr	r2, [r4, #8]
 800d166:	6923      	ldr	r3, [r4, #16]
 800d168:	7da0      	ldrb	r0, [r4, #22]
 800d16a:	f884 8015 	strb.w	r8, [r4, #21]
 800d16e:	1bd2      	subs	r2, r2, r7
 800d170:	1bdb      	subs	r3, r3, r7
 800d172:	f080 0001 	eor.w	r0, r0, #1
 800d176:	60a2      	str	r2, [r4, #8]
 800d178:	6123      	str	r3, [r4, #16]
 800d17a:	b003      	add	sp, #12
 800d17c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d180:	68a3      	ldr	r3, [r4, #8]
 800d182:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d186:	701a      	strb	r2, [r3, #0]
 800d188:	68a6      	ldr	r6, [r4, #8]
 800d18a:	e7b1      	b.n	800d0f0 <ucdr_serialize_endian_uint32_t+0x6c>
 800d18c:	ad01      	add	r5, sp, #4
 800d18e:	463a      	mov	r2, r7
 800d190:	4629      	mov	r1, r5
 800d192:	4630      	mov	r0, r6
 800d194:	f00f fb15 	bl	801c7c2 <memcpy>
 800d198:	68a0      	ldr	r0, [r4, #8]
 800d19a:	464a      	mov	r2, r9
 800d19c:	19e9      	adds	r1, r5, r7
 800d19e:	f00f fb10 	bl	801c7c2 <memcpy>
 800d1a2:	e7a8      	b.n	800d0f6 <ucdr_serialize_endian_uint32_t+0x72>

0800d1a4 <ucdr_deserialize_uint32_t>:
 800d1a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1a8:	460d      	mov	r5, r1
 800d1aa:	2104      	movs	r1, #4
 800d1ac:	4604      	mov	r4, r0
 800d1ae:	f000 ff7f 	bl	800e0b0 <ucdr_buffer_alignment>
 800d1b2:	4601      	mov	r1, r0
 800d1b4:	4620      	mov	r0, r4
 800d1b6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d1ba:	f000 ffbd 	bl	800e138 <ucdr_advance_buffer>
 800d1be:	2104      	movs	r1, #4
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	f000 ff15 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d1c6:	b1d8      	cbz	r0, 800d200 <ucdr_deserialize_uint32_t+0x5c>
 800d1c8:	7d22      	ldrb	r2, [r4, #20]
 800d1ca:	68a3      	ldr	r3, [r4, #8]
 800d1cc:	2a01      	cmp	r2, #1
 800d1ce:	d052      	beq.n	800d276 <ucdr_deserialize_uint32_t+0xd2>
 800d1d0:	78db      	ldrb	r3, [r3, #3]
 800d1d2:	702b      	strb	r3, [r5, #0]
 800d1d4:	68a3      	ldr	r3, [r4, #8]
 800d1d6:	789b      	ldrb	r3, [r3, #2]
 800d1d8:	706b      	strb	r3, [r5, #1]
 800d1da:	68a3      	ldr	r3, [r4, #8]
 800d1dc:	785b      	ldrb	r3, [r3, #1]
 800d1de:	70ab      	strb	r3, [r5, #2]
 800d1e0:	68a3      	ldr	r3, [r4, #8]
 800d1e2:	781b      	ldrb	r3, [r3, #0]
 800d1e4:	70eb      	strb	r3, [r5, #3]
 800d1e6:	68a2      	ldr	r2, [r4, #8]
 800d1e8:	6923      	ldr	r3, [r4, #16]
 800d1ea:	3204      	adds	r2, #4
 800d1ec:	3304      	adds	r3, #4
 800d1ee:	2104      	movs	r1, #4
 800d1f0:	60a2      	str	r2, [r4, #8]
 800d1f2:	6123      	str	r3, [r4, #16]
 800d1f4:	7561      	strb	r1, [r4, #21]
 800d1f6:	7da0      	ldrb	r0, [r4, #22]
 800d1f8:	f080 0001 	eor.w	r0, r0, #1
 800d1fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d200:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d204:	42b7      	cmp	r7, r6
 800d206:	d92a      	bls.n	800d25e <ucdr_deserialize_uint32_t+0xba>
 800d208:	6923      	ldr	r3, [r4, #16]
 800d20a:	60a7      	str	r7, [r4, #8]
 800d20c:	1bbf      	subs	r7, r7, r6
 800d20e:	443b      	add	r3, r7
 800d210:	f1c7 0904 	rsb	r9, r7, #4
 800d214:	6123      	str	r3, [r4, #16]
 800d216:	4649      	mov	r1, r9
 800d218:	4620      	mov	r0, r4
 800d21a:	f000 fef5 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d21e:	b368      	cbz	r0, 800d27c <ucdr_deserialize_uint32_t+0xd8>
 800d220:	7d23      	ldrb	r3, [r4, #20]
 800d222:	2b01      	cmp	r3, #1
 800d224:	d040      	beq.n	800d2a8 <ucdr_deserialize_uint32_t+0x104>
 800d226:	78f3      	ldrb	r3, [r6, #3]
 800d228:	702b      	strb	r3, [r5, #0]
 800d22a:	78b3      	ldrb	r3, [r6, #2]
 800d22c:	706b      	strb	r3, [r5, #1]
 800d22e:	2f01      	cmp	r7, #1
 800d230:	d031      	beq.n	800d296 <ucdr_deserialize_uint32_t+0xf2>
 800d232:	7873      	ldrb	r3, [r6, #1]
 800d234:	70ab      	strb	r3, [r5, #2]
 800d236:	2f02      	cmp	r7, #2
 800d238:	f105 0503 	add.w	r5, r5, #3
 800d23c:	d02f      	beq.n	800d29e <ucdr_deserialize_uint32_t+0xfa>
 800d23e:	7833      	ldrb	r3, [r6, #0]
 800d240:	702b      	strb	r3, [r5, #0]
 800d242:	6923      	ldr	r3, [r4, #16]
 800d244:	68a2      	ldr	r2, [r4, #8]
 800d246:	7da0      	ldrb	r0, [r4, #22]
 800d248:	2104      	movs	r1, #4
 800d24a:	3304      	adds	r3, #4
 800d24c:	444a      	add	r2, r9
 800d24e:	1bdb      	subs	r3, r3, r7
 800d250:	7561      	strb	r1, [r4, #21]
 800d252:	60a2      	str	r2, [r4, #8]
 800d254:	6123      	str	r3, [r4, #16]
 800d256:	f080 0001 	eor.w	r0, r0, #1
 800d25a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d25e:	2104      	movs	r1, #4
 800d260:	4620      	mov	r0, r4
 800d262:	f000 fed1 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d266:	2800      	cmp	r0, #0
 800d268:	d0c5      	beq.n	800d1f6 <ucdr_deserialize_uint32_t+0x52>
 800d26a:	7d23      	ldrb	r3, [r4, #20]
 800d26c:	68a2      	ldr	r2, [r4, #8]
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d017      	beq.n	800d2a2 <ucdr_deserialize_uint32_t+0xfe>
 800d272:	78d3      	ldrb	r3, [r2, #3]
 800d274:	e7ad      	b.n	800d1d2 <ucdr_deserialize_uint32_t+0x2e>
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	602b      	str	r3, [r5, #0]
 800d27a:	e7b4      	b.n	800d1e6 <ucdr_deserialize_uint32_t+0x42>
 800d27c:	68a2      	ldr	r2, [r4, #8]
 800d27e:	6923      	ldr	r3, [r4, #16]
 800d280:	7da0      	ldrb	r0, [r4, #22]
 800d282:	f884 8015 	strb.w	r8, [r4, #21]
 800d286:	1bd2      	subs	r2, r2, r7
 800d288:	1bdb      	subs	r3, r3, r7
 800d28a:	60a2      	str	r2, [r4, #8]
 800d28c:	6123      	str	r3, [r4, #16]
 800d28e:	f080 0001 	eor.w	r0, r0, #1
 800d292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d296:	68a3      	ldr	r3, [r4, #8]
 800d298:	785b      	ldrb	r3, [r3, #1]
 800d29a:	70ab      	strb	r3, [r5, #2]
 800d29c:	3503      	adds	r5, #3
 800d29e:	68a6      	ldr	r6, [r4, #8]
 800d2a0:	e7cd      	b.n	800d23e <ucdr_deserialize_uint32_t+0x9a>
 800d2a2:	6813      	ldr	r3, [r2, #0]
 800d2a4:	602b      	str	r3, [r5, #0]
 800d2a6:	e79e      	b.n	800d1e6 <ucdr_deserialize_uint32_t+0x42>
 800d2a8:	4631      	mov	r1, r6
 800d2aa:	463a      	mov	r2, r7
 800d2ac:	4628      	mov	r0, r5
 800d2ae:	f00f fa88 	bl	801c7c2 <memcpy>
 800d2b2:	68a1      	ldr	r1, [r4, #8]
 800d2b4:	464a      	mov	r2, r9
 800d2b6:	19e8      	adds	r0, r5, r7
 800d2b8:	f00f fa83 	bl	801c7c2 <memcpy>
 800d2bc:	e7c1      	b.n	800d242 <ucdr_deserialize_uint32_t+0x9e>
 800d2be:	bf00      	nop

0800d2c0 <ucdr_deserialize_endian_uint32_t>:
 800d2c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2c4:	460e      	mov	r6, r1
 800d2c6:	2104      	movs	r1, #4
 800d2c8:	4604      	mov	r4, r0
 800d2ca:	4615      	mov	r5, r2
 800d2cc:	f000 fef0 	bl	800e0b0 <ucdr_buffer_alignment>
 800d2d0:	4601      	mov	r1, r0
 800d2d2:	4620      	mov	r0, r4
 800d2d4:	f894 9015 	ldrb.w	r9, [r4, #21]
 800d2d8:	f000 ff2e 	bl	800e138 <ucdr_advance_buffer>
 800d2dc:	2104      	movs	r1, #4
 800d2de:	4620      	mov	r0, r4
 800d2e0:	f000 fe86 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d2e4:	2800      	cmp	r0, #0
 800d2e6:	d137      	bne.n	800d358 <ucdr_deserialize_endian_uint32_t+0x98>
 800d2e8:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800d2ec:	42bb      	cmp	r3, r7
 800d2ee:	d92e      	bls.n	800d34e <ucdr_deserialize_endian_uint32_t+0x8e>
 800d2f0:	eba3 0807 	sub.w	r8, r3, r7
 800d2f4:	60a3      	str	r3, [r4, #8]
 800d2f6:	6923      	ldr	r3, [r4, #16]
 800d2f8:	f1c8 0a04 	rsb	sl, r8, #4
 800d2fc:	4443      	add	r3, r8
 800d2fe:	6123      	str	r3, [r4, #16]
 800d300:	4651      	mov	r1, sl
 800d302:	4620      	mov	r0, r4
 800d304:	f000 fe80 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d308:	2800      	cmp	r0, #0
 800d30a:	d043      	beq.n	800d394 <ucdr_deserialize_endian_uint32_t+0xd4>
 800d30c:	2e01      	cmp	r6, #1
 800d30e:	d056      	beq.n	800d3be <ucdr_deserialize_endian_uint32_t+0xfe>
 800d310:	78fb      	ldrb	r3, [r7, #3]
 800d312:	702b      	strb	r3, [r5, #0]
 800d314:	78bb      	ldrb	r3, [r7, #2]
 800d316:	706b      	strb	r3, [r5, #1]
 800d318:	f1b8 0f01 	cmp.w	r8, #1
 800d31c:	d049      	beq.n	800d3b2 <ucdr_deserialize_endian_uint32_t+0xf2>
 800d31e:	787b      	ldrb	r3, [r7, #1]
 800d320:	70ab      	strb	r3, [r5, #2]
 800d322:	f1b8 0f02 	cmp.w	r8, #2
 800d326:	f105 0503 	add.w	r5, r5, #3
 800d32a:	d046      	beq.n	800d3ba <ucdr_deserialize_endian_uint32_t+0xfa>
 800d32c:	783b      	ldrb	r3, [r7, #0]
 800d32e:	702b      	strb	r3, [r5, #0]
 800d330:	6923      	ldr	r3, [r4, #16]
 800d332:	68a2      	ldr	r2, [r4, #8]
 800d334:	7da0      	ldrb	r0, [r4, #22]
 800d336:	2104      	movs	r1, #4
 800d338:	3304      	adds	r3, #4
 800d33a:	4452      	add	r2, sl
 800d33c:	eba3 0308 	sub.w	r3, r3, r8
 800d340:	7561      	strb	r1, [r4, #21]
 800d342:	60a2      	str	r2, [r4, #8]
 800d344:	6123      	str	r3, [r4, #16]
 800d346:	f080 0001 	eor.w	r0, r0, #1
 800d34a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d34e:	2104      	movs	r1, #4
 800d350:	4620      	mov	r0, r4
 800d352:	f000 fe59 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d356:	b1a8      	cbz	r0, 800d384 <ucdr_deserialize_endian_uint32_t+0xc4>
 800d358:	2e01      	cmp	r6, #1
 800d35a:	68a3      	ldr	r3, [r4, #8]
 800d35c:	d017      	beq.n	800d38e <ucdr_deserialize_endian_uint32_t+0xce>
 800d35e:	78db      	ldrb	r3, [r3, #3]
 800d360:	702b      	strb	r3, [r5, #0]
 800d362:	68a3      	ldr	r3, [r4, #8]
 800d364:	789b      	ldrb	r3, [r3, #2]
 800d366:	706b      	strb	r3, [r5, #1]
 800d368:	68a3      	ldr	r3, [r4, #8]
 800d36a:	785b      	ldrb	r3, [r3, #1]
 800d36c:	70ab      	strb	r3, [r5, #2]
 800d36e:	68a3      	ldr	r3, [r4, #8]
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	70eb      	strb	r3, [r5, #3]
 800d374:	68a2      	ldr	r2, [r4, #8]
 800d376:	6923      	ldr	r3, [r4, #16]
 800d378:	3204      	adds	r2, #4
 800d37a:	3304      	adds	r3, #4
 800d37c:	2104      	movs	r1, #4
 800d37e:	60a2      	str	r2, [r4, #8]
 800d380:	6123      	str	r3, [r4, #16]
 800d382:	7561      	strb	r1, [r4, #21]
 800d384:	7da0      	ldrb	r0, [r4, #22]
 800d386:	f080 0001 	eor.w	r0, r0, #1
 800d38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	602b      	str	r3, [r5, #0]
 800d392:	e7ef      	b.n	800d374 <ucdr_deserialize_endian_uint32_t+0xb4>
 800d394:	68a2      	ldr	r2, [r4, #8]
 800d396:	6923      	ldr	r3, [r4, #16]
 800d398:	7da0      	ldrb	r0, [r4, #22]
 800d39a:	f884 9015 	strb.w	r9, [r4, #21]
 800d39e:	eba2 0208 	sub.w	r2, r2, r8
 800d3a2:	eba3 0308 	sub.w	r3, r3, r8
 800d3a6:	60a2      	str	r2, [r4, #8]
 800d3a8:	6123      	str	r3, [r4, #16]
 800d3aa:	f080 0001 	eor.w	r0, r0, #1
 800d3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3b2:	68a3      	ldr	r3, [r4, #8]
 800d3b4:	785b      	ldrb	r3, [r3, #1]
 800d3b6:	70ab      	strb	r3, [r5, #2]
 800d3b8:	3503      	adds	r5, #3
 800d3ba:	68a7      	ldr	r7, [r4, #8]
 800d3bc:	e7b6      	b.n	800d32c <ucdr_deserialize_endian_uint32_t+0x6c>
 800d3be:	4639      	mov	r1, r7
 800d3c0:	4642      	mov	r2, r8
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	f00f f9fd 	bl	801c7c2 <memcpy>
 800d3c8:	68a1      	ldr	r1, [r4, #8]
 800d3ca:	4652      	mov	r2, sl
 800d3cc:	eb05 0008 	add.w	r0, r5, r8
 800d3d0:	f00f f9f7 	bl	801c7c2 <memcpy>
 800d3d4:	e7ac      	b.n	800d330 <ucdr_deserialize_endian_uint32_t+0x70>
 800d3d6:	bf00      	nop

0800d3d8 <ucdr_serialize_uint64_t>:
 800d3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3dc:	2108      	movs	r1, #8
 800d3de:	b082      	sub	sp, #8
 800d3e0:	4604      	mov	r4, r0
 800d3e2:	e9cd 2300 	strd	r2, r3, [sp]
 800d3e6:	f000 fe63 	bl	800e0b0 <ucdr_buffer_alignment>
 800d3ea:	4601      	mov	r1, r0
 800d3ec:	4620      	mov	r0, r4
 800d3ee:	7d67      	ldrb	r7, [r4, #21]
 800d3f0:	f000 fea2 	bl	800e138 <ucdr_advance_buffer>
 800d3f4:	2108      	movs	r1, #8
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	f000 fdfa 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d3fc:	2800      	cmp	r0, #0
 800d3fe:	d14d      	bne.n	800d49c <ucdr_serialize_uint64_t+0xc4>
 800d400:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d404:	42ab      	cmp	r3, r5
 800d406:	d944      	bls.n	800d492 <ucdr_serialize_uint64_t+0xba>
 800d408:	1b5e      	subs	r6, r3, r5
 800d40a:	60a3      	str	r3, [r4, #8]
 800d40c:	6923      	ldr	r3, [r4, #16]
 800d40e:	f1c6 0808 	rsb	r8, r6, #8
 800d412:	4433      	add	r3, r6
 800d414:	6123      	str	r3, [r4, #16]
 800d416:	4641      	mov	r1, r8
 800d418:	4620      	mov	r0, r4
 800d41a:	f000 fdf5 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d41e:	2800      	cmp	r0, #0
 800d420:	d072      	beq.n	800d508 <ucdr_serialize_uint64_t+0x130>
 800d422:	7d23      	ldrb	r3, [r4, #20]
 800d424:	2b01      	cmp	r3, #1
 800d426:	f000 8092 	beq.w	800d54e <ucdr_serialize_uint64_t+0x176>
 800d42a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d42e:	702b      	strb	r3, [r5, #0]
 800d430:	2e01      	cmp	r6, #1
 800d432:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d436:	706b      	strb	r3, [r5, #1]
 800d438:	d073      	beq.n	800d522 <ucdr_serialize_uint64_t+0x14a>
 800d43a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d43e:	70ab      	strb	r3, [r5, #2]
 800d440:	2e02      	cmp	r6, #2
 800d442:	d072      	beq.n	800d52a <ucdr_serialize_uint64_t+0x152>
 800d444:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d448:	70eb      	strb	r3, [r5, #3]
 800d44a:	2e03      	cmp	r6, #3
 800d44c:	d071      	beq.n	800d532 <ucdr_serialize_uint64_t+0x15a>
 800d44e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800d452:	712b      	strb	r3, [r5, #4]
 800d454:	2e04      	cmp	r6, #4
 800d456:	d070      	beq.n	800d53a <ucdr_serialize_uint64_t+0x162>
 800d458:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800d45c:	716b      	strb	r3, [r5, #5]
 800d45e:	2e05      	cmp	r6, #5
 800d460:	d06f      	beq.n	800d542 <ucdr_serialize_uint64_t+0x16a>
 800d462:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800d466:	71ab      	strb	r3, [r5, #6]
 800d468:	2e06      	cmp	r6, #6
 800d46a:	d06e      	beq.n	800d54a <ucdr_serialize_uint64_t+0x172>
 800d46c:	3507      	adds	r5, #7
 800d46e:	f89d 3000 	ldrb.w	r3, [sp]
 800d472:	702b      	strb	r3, [r5, #0]
 800d474:	6923      	ldr	r3, [r4, #16]
 800d476:	68a2      	ldr	r2, [r4, #8]
 800d478:	7da0      	ldrb	r0, [r4, #22]
 800d47a:	3308      	adds	r3, #8
 800d47c:	4442      	add	r2, r8
 800d47e:	1b9b      	subs	r3, r3, r6
 800d480:	2108      	movs	r1, #8
 800d482:	f080 0001 	eor.w	r0, r0, #1
 800d486:	60a2      	str	r2, [r4, #8]
 800d488:	6123      	str	r3, [r4, #16]
 800d48a:	7561      	strb	r1, [r4, #21]
 800d48c:	b002      	add	sp, #8
 800d48e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d492:	2108      	movs	r1, #8
 800d494:	4620      	mov	r0, r4
 800d496:	f000 fdb7 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d49a:	b350      	cbz	r0, 800d4f2 <ucdr_serialize_uint64_t+0x11a>
 800d49c:	7d22      	ldrb	r2, [r4, #20]
 800d49e:	68a3      	ldr	r3, [r4, #8]
 800d4a0:	2a01      	cmp	r2, #1
 800d4a2:	d02c      	beq.n	800d4fe <ucdr_serialize_uint64_t+0x126>
 800d4a4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d4a8:	701a      	strb	r2, [r3, #0]
 800d4aa:	68a3      	ldr	r3, [r4, #8]
 800d4ac:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d4b0:	705a      	strb	r2, [r3, #1]
 800d4b2:	68a3      	ldr	r3, [r4, #8]
 800d4b4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d4b8:	709a      	strb	r2, [r3, #2]
 800d4ba:	68a3      	ldr	r3, [r4, #8]
 800d4bc:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d4c0:	70da      	strb	r2, [r3, #3]
 800d4c2:	68a3      	ldr	r3, [r4, #8]
 800d4c4:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d4c8:	711a      	strb	r2, [r3, #4]
 800d4ca:	68a3      	ldr	r3, [r4, #8]
 800d4cc:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d4d0:	715a      	strb	r2, [r3, #5]
 800d4d2:	68a3      	ldr	r3, [r4, #8]
 800d4d4:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d4d8:	719a      	strb	r2, [r3, #6]
 800d4da:	68a3      	ldr	r3, [r4, #8]
 800d4dc:	f89d 2000 	ldrb.w	r2, [sp]
 800d4e0:	71da      	strb	r2, [r3, #7]
 800d4e2:	68a2      	ldr	r2, [r4, #8]
 800d4e4:	6923      	ldr	r3, [r4, #16]
 800d4e6:	3208      	adds	r2, #8
 800d4e8:	3308      	adds	r3, #8
 800d4ea:	2108      	movs	r1, #8
 800d4ec:	60a2      	str	r2, [r4, #8]
 800d4ee:	6123      	str	r3, [r4, #16]
 800d4f0:	7561      	strb	r1, [r4, #21]
 800d4f2:	7da0      	ldrb	r0, [r4, #22]
 800d4f4:	f080 0001 	eor.w	r0, r0, #1
 800d4f8:	b002      	add	sp, #8
 800d4fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d502:	6019      	str	r1, [r3, #0]
 800d504:	605a      	str	r2, [r3, #4]
 800d506:	e7ec      	b.n	800d4e2 <ucdr_serialize_uint64_t+0x10a>
 800d508:	68a2      	ldr	r2, [r4, #8]
 800d50a:	6923      	ldr	r3, [r4, #16]
 800d50c:	7da0      	ldrb	r0, [r4, #22]
 800d50e:	7567      	strb	r7, [r4, #21]
 800d510:	1b92      	subs	r2, r2, r6
 800d512:	1b9b      	subs	r3, r3, r6
 800d514:	f080 0001 	eor.w	r0, r0, #1
 800d518:	60a2      	str	r2, [r4, #8]
 800d51a:	6123      	str	r3, [r4, #16]
 800d51c:	b002      	add	sp, #8
 800d51e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d522:	68a3      	ldr	r3, [r4, #8]
 800d524:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d528:	701a      	strb	r2, [r3, #0]
 800d52a:	68a3      	ldr	r3, [r4, #8]
 800d52c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d530:	701a      	strb	r2, [r3, #0]
 800d532:	68a3      	ldr	r3, [r4, #8]
 800d534:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800d538:	701a      	strb	r2, [r3, #0]
 800d53a:	68a3      	ldr	r3, [r4, #8]
 800d53c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800d540:	701a      	strb	r2, [r3, #0]
 800d542:	68a3      	ldr	r3, [r4, #8]
 800d544:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800d548:	701a      	strb	r2, [r3, #0]
 800d54a:	68a5      	ldr	r5, [r4, #8]
 800d54c:	e78f      	b.n	800d46e <ucdr_serialize_uint64_t+0x96>
 800d54e:	4628      	mov	r0, r5
 800d550:	466d      	mov	r5, sp
 800d552:	4632      	mov	r2, r6
 800d554:	4629      	mov	r1, r5
 800d556:	f00f f934 	bl	801c7c2 <memcpy>
 800d55a:	68a0      	ldr	r0, [r4, #8]
 800d55c:	4642      	mov	r2, r8
 800d55e:	19a9      	adds	r1, r5, r6
 800d560:	f00f f92f 	bl	801c7c2 <memcpy>
 800d564:	e786      	b.n	800d474 <ucdr_serialize_uint64_t+0x9c>
 800d566:	bf00      	nop

0800d568 <ucdr_serialize_int16_t>:
 800d568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d56c:	b082      	sub	sp, #8
 800d56e:	460b      	mov	r3, r1
 800d570:	2102      	movs	r1, #2
 800d572:	4604      	mov	r4, r0
 800d574:	f8ad 3006 	strh.w	r3, [sp, #6]
 800d578:	f000 fd9a 	bl	800e0b0 <ucdr_buffer_alignment>
 800d57c:	4601      	mov	r1, r0
 800d57e:	4620      	mov	r0, r4
 800d580:	7d67      	ldrb	r7, [r4, #21]
 800d582:	f000 fdd9 	bl	800e138 <ucdr_advance_buffer>
 800d586:	2102      	movs	r1, #2
 800d588:	4620      	mov	r0, r4
 800d58a:	f000 fd31 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d58e:	b1c0      	cbz	r0, 800d5c2 <ucdr_serialize_int16_t+0x5a>
 800d590:	7d22      	ldrb	r2, [r4, #20]
 800d592:	68a3      	ldr	r3, [r4, #8]
 800d594:	2a01      	cmp	r2, #1
 800d596:	d04e      	beq.n	800d636 <ucdr_serialize_int16_t+0xce>
 800d598:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d59c:	701a      	strb	r2, [r3, #0]
 800d59e:	68a3      	ldr	r3, [r4, #8]
 800d5a0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d5a4:	705a      	strb	r2, [r3, #1]
 800d5a6:	68a2      	ldr	r2, [r4, #8]
 800d5a8:	6923      	ldr	r3, [r4, #16]
 800d5aa:	3202      	adds	r2, #2
 800d5ac:	3302      	adds	r3, #2
 800d5ae:	2102      	movs	r1, #2
 800d5b0:	60a2      	str	r2, [r4, #8]
 800d5b2:	6123      	str	r3, [r4, #16]
 800d5b4:	7561      	strb	r1, [r4, #21]
 800d5b6:	7da0      	ldrb	r0, [r4, #22]
 800d5b8:	f080 0001 	eor.w	r0, r0, #1
 800d5bc:	b002      	add	sp, #8
 800d5be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5c2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d5c6:	42ab      	cmp	r3, r5
 800d5c8:	d923      	bls.n	800d612 <ucdr_serialize_int16_t+0xaa>
 800d5ca:	1b5e      	subs	r6, r3, r5
 800d5cc:	60a3      	str	r3, [r4, #8]
 800d5ce:	6923      	ldr	r3, [r4, #16]
 800d5d0:	f1c6 0802 	rsb	r8, r6, #2
 800d5d4:	4433      	add	r3, r6
 800d5d6:	6123      	str	r3, [r4, #16]
 800d5d8:	4641      	mov	r1, r8
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f000 fd14 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d5e0:	b368      	cbz	r0, 800d63e <ucdr_serialize_int16_t+0xd6>
 800d5e2:	7d23      	ldrb	r3, [r4, #20]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d03b      	beq.n	800d660 <ucdr_serialize_int16_t+0xf8>
 800d5e8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d5ec:	702b      	strb	r3, [r5, #0]
 800d5ee:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d5f2:	706b      	strb	r3, [r5, #1]
 800d5f4:	6923      	ldr	r3, [r4, #16]
 800d5f6:	68a2      	ldr	r2, [r4, #8]
 800d5f8:	7da0      	ldrb	r0, [r4, #22]
 800d5fa:	3302      	adds	r3, #2
 800d5fc:	4442      	add	r2, r8
 800d5fe:	1b9b      	subs	r3, r3, r6
 800d600:	2102      	movs	r1, #2
 800d602:	f080 0001 	eor.w	r0, r0, #1
 800d606:	60a2      	str	r2, [r4, #8]
 800d608:	6123      	str	r3, [r4, #16]
 800d60a:	7561      	strb	r1, [r4, #21]
 800d60c:	b002      	add	sp, #8
 800d60e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d612:	2102      	movs	r1, #2
 800d614:	4620      	mov	r0, r4
 800d616:	f000 fcf7 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d61a:	2800      	cmp	r0, #0
 800d61c:	d0cb      	beq.n	800d5b6 <ucdr_serialize_int16_t+0x4e>
 800d61e:	7d23      	ldrb	r3, [r4, #20]
 800d620:	68a2      	ldr	r2, [r4, #8]
 800d622:	2b01      	cmp	r3, #1
 800d624:	d018      	beq.n	800d658 <ucdr_serialize_int16_t+0xf0>
 800d626:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d62a:	7013      	strb	r3, [r2, #0]
 800d62c:	68a3      	ldr	r3, [r4, #8]
 800d62e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d632:	705a      	strb	r2, [r3, #1]
 800d634:	e7b7      	b.n	800d5a6 <ucdr_serialize_int16_t+0x3e>
 800d636:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800d63a:	801a      	strh	r2, [r3, #0]
 800d63c:	e7b3      	b.n	800d5a6 <ucdr_serialize_int16_t+0x3e>
 800d63e:	68a2      	ldr	r2, [r4, #8]
 800d640:	6923      	ldr	r3, [r4, #16]
 800d642:	7da0      	ldrb	r0, [r4, #22]
 800d644:	7567      	strb	r7, [r4, #21]
 800d646:	1b92      	subs	r2, r2, r6
 800d648:	1b9b      	subs	r3, r3, r6
 800d64a:	f080 0001 	eor.w	r0, r0, #1
 800d64e:	60a2      	str	r2, [r4, #8]
 800d650:	6123      	str	r3, [r4, #16]
 800d652:	b002      	add	sp, #8
 800d654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d658:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800d65c:	8013      	strh	r3, [r2, #0]
 800d65e:	e7a2      	b.n	800d5a6 <ucdr_serialize_int16_t+0x3e>
 800d660:	4628      	mov	r0, r5
 800d662:	f10d 0506 	add.w	r5, sp, #6
 800d666:	4632      	mov	r2, r6
 800d668:	4629      	mov	r1, r5
 800d66a:	f00f f8aa 	bl	801c7c2 <memcpy>
 800d66e:	68a0      	ldr	r0, [r4, #8]
 800d670:	4642      	mov	r2, r8
 800d672:	19a9      	adds	r1, r5, r6
 800d674:	f00f f8a5 	bl	801c7c2 <memcpy>
 800d678:	e7bc      	b.n	800d5f4 <ucdr_serialize_int16_t+0x8c>
 800d67a:	bf00      	nop

0800d67c <ucdr_deserialize_int16_t>:
 800d67c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d680:	460d      	mov	r5, r1
 800d682:	2102      	movs	r1, #2
 800d684:	4604      	mov	r4, r0
 800d686:	f000 fd13 	bl	800e0b0 <ucdr_buffer_alignment>
 800d68a:	4601      	mov	r1, r0
 800d68c:	4620      	mov	r0, r4
 800d68e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d692:	f000 fd51 	bl	800e138 <ucdr_advance_buffer>
 800d696:	2102      	movs	r1, #2
 800d698:	4620      	mov	r0, r4
 800d69a:	f000 fca9 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d69e:	b1a8      	cbz	r0, 800d6cc <ucdr_deserialize_int16_t+0x50>
 800d6a0:	7d22      	ldrb	r2, [r4, #20]
 800d6a2:	68a3      	ldr	r3, [r4, #8]
 800d6a4:	2a01      	cmp	r2, #1
 800d6a6:	d046      	beq.n	800d736 <ucdr_deserialize_int16_t+0xba>
 800d6a8:	785b      	ldrb	r3, [r3, #1]
 800d6aa:	702b      	strb	r3, [r5, #0]
 800d6ac:	68a3      	ldr	r3, [r4, #8]
 800d6ae:	781b      	ldrb	r3, [r3, #0]
 800d6b0:	706b      	strb	r3, [r5, #1]
 800d6b2:	68a2      	ldr	r2, [r4, #8]
 800d6b4:	6923      	ldr	r3, [r4, #16]
 800d6b6:	3202      	adds	r2, #2
 800d6b8:	3302      	adds	r3, #2
 800d6ba:	2102      	movs	r1, #2
 800d6bc:	60a2      	str	r2, [r4, #8]
 800d6be:	6123      	str	r3, [r4, #16]
 800d6c0:	7561      	strb	r1, [r4, #21]
 800d6c2:	7da0      	ldrb	r0, [r4, #22]
 800d6c4:	f080 0001 	eor.w	r0, r0, #1
 800d6c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6cc:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800d6d0:	42be      	cmp	r6, r7
 800d6d2:	d920      	bls.n	800d716 <ucdr_deserialize_int16_t+0x9a>
 800d6d4:	6923      	ldr	r3, [r4, #16]
 800d6d6:	60a6      	str	r6, [r4, #8]
 800d6d8:	1bf6      	subs	r6, r6, r7
 800d6da:	4433      	add	r3, r6
 800d6dc:	f1c6 0902 	rsb	r9, r6, #2
 800d6e0:	6123      	str	r3, [r4, #16]
 800d6e2:	4649      	mov	r1, r9
 800d6e4:	4620      	mov	r0, r4
 800d6e6:	f000 fc8f 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d6ea:	b338      	cbz	r0, 800d73c <ucdr_deserialize_int16_t+0xc0>
 800d6ec:	7d23      	ldrb	r3, [r4, #20]
 800d6ee:	2b01      	cmp	r3, #1
 800d6f0:	d034      	beq.n	800d75c <ucdr_deserialize_int16_t+0xe0>
 800d6f2:	787b      	ldrb	r3, [r7, #1]
 800d6f4:	702b      	strb	r3, [r5, #0]
 800d6f6:	783b      	ldrb	r3, [r7, #0]
 800d6f8:	706b      	strb	r3, [r5, #1]
 800d6fa:	6923      	ldr	r3, [r4, #16]
 800d6fc:	68a2      	ldr	r2, [r4, #8]
 800d6fe:	7da0      	ldrb	r0, [r4, #22]
 800d700:	2102      	movs	r1, #2
 800d702:	3302      	adds	r3, #2
 800d704:	444a      	add	r2, r9
 800d706:	1b9b      	subs	r3, r3, r6
 800d708:	7561      	strb	r1, [r4, #21]
 800d70a:	60a2      	str	r2, [r4, #8]
 800d70c:	6123      	str	r3, [r4, #16]
 800d70e:	f080 0001 	eor.w	r0, r0, #1
 800d712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d716:	2102      	movs	r1, #2
 800d718:	4620      	mov	r0, r4
 800d71a:	f000 fc75 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d71e:	2800      	cmp	r0, #0
 800d720:	d0cf      	beq.n	800d6c2 <ucdr_deserialize_int16_t+0x46>
 800d722:	7d23      	ldrb	r3, [r4, #20]
 800d724:	68a2      	ldr	r2, [r4, #8]
 800d726:	2b01      	cmp	r3, #1
 800d728:	d015      	beq.n	800d756 <ucdr_deserialize_int16_t+0xda>
 800d72a:	7853      	ldrb	r3, [r2, #1]
 800d72c:	702b      	strb	r3, [r5, #0]
 800d72e:	68a3      	ldr	r3, [r4, #8]
 800d730:	781b      	ldrb	r3, [r3, #0]
 800d732:	706b      	strb	r3, [r5, #1]
 800d734:	e7bd      	b.n	800d6b2 <ucdr_deserialize_int16_t+0x36>
 800d736:	881b      	ldrh	r3, [r3, #0]
 800d738:	802b      	strh	r3, [r5, #0]
 800d73a:	e7ba      	b.n	800d6b2 <ucdr_deserialize_int16_t+0x36>
 800d73c:	68a2      	ldr	r2, [r4, #8]
 800d73e:	6923      	ldr	r3, [r4, #16]
 800d740:	7da0      	ldrb	r0, [r4, #22]
 800d742:	f884 8015 	strb.w	r8, [r4, #21]
 800d746:	1b92      	subs	r2, r2, r6
 800d748:	1b9b      	subs	r3, r3, r6
 800d74a:	60a2      	str	r2, [r4, #8]
 800d74c:	6123      	str	r3, [r4, #16]
 800d74e:	f080 0001 	eor.w	r0, r0, #1
 800d752:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d756:	8813      	ldrh	r3, [r2, #0]
 800d758:	802b      	strh	r3, [r5, #0]
 800d75a:	e7aa      	b.n	800d6b2 <ucdr_deserialize_int16_t+0x36>
 800d75c:	4639      	mov	r1, r7
 800d75e:	4632      	mov	r2, r6
 800d760:	4628      	mov	r0, r5
 800d762:	f00f f82e 	bl	801c7c2 <memcpy>
 800d766:	68a1      	ldr	r1, [r4, #8]
 800d768:	464a      	mov	r2, r9
 800d76a:	19a8      	adds	r0, r5, r6
 800d76c:	f00f f829 	bl	801c7c2 <memcpy>
 800d770:	e7c3      	b.n	800d6fa <ucdr_deserialize_int16_t+0x7e>
 800d772:	bf00      	nop

0800d774 <ucdr_serialize_int32_t>:
 800d774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d778:	b082      	sub	sp, #8
 800d77a:	4604      	mov	r4, r0
 800d77c:	9101      	str	r1, [sp, #4]
 800d77e:	2104      	movs	r1, #4
 800d780:	f000 fc96 	bl	800e0b0 <ucdr_buffer_alignment>
 800d784:	4601      	mov	r1, r0
 800d786:	4620      	mov	r0, r4
 800d788:	7d67      	ldrb	r7, [r4, #21]
 800d78a:	f000 fcd5 	bl	800e138 <ucdr_advance_buffer>
 800d78e:	2104      	movs	r1, #4
 800d790:	4620      	mov	r0, r4
 800d792:	f000 fc2d 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d796:	b300      	cbz	r0, 800d7da <ucdr_serialize_int32_t+0x66>
 800d798:	7d22      	ldrb	r2, [r4, #20]
 800d79a:	68a3      	ldr	r3, [r4, #8]
 800d79c:	2a01      	cmp	r2, #1
 800d79e:	d05d      	beq.n	800d85c <ucdr_serialize_int32_t+0xe8>
 800d7a0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800d7a4:	701a      	strb	r2, [r3, #0]
 800d7a6:	68a3      	ldr	r3, [r4, #8]
 800d7a8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800d7ac:	705a      	strb	r2, [r3, #1]
 800d7ae:	68a3      	ldr	r3, [r4, #8]
 800d7b0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d7b4:	709a      	strb	r2, [r3, #2]
 800d7b6:	68a3      	ldr	r3, [r4, #8]
 800d7b8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800d7bc:	70da      	strb	r2, [r3, #3]
 800d7be:	68a2      	ldr	r2, [r4, #8]
 800d7c0:	6923      	ldr	r3, [r4, #16]
 800d7c2:	3204      	adds	r2, #4
 800d7c4:	3304      	adds	r3, #4
 800d7c6:	2104      	movs	r1, #4
 800d7c8:	60a2      	str	r2, [r4, #8]
 800d7ca:	6123      	str	r3, [r4, #16]
 800d7cc:	7561      	strb	r1, [r4, #21]
 800d7ce:	7da0      	ldrb	r0, [r4, #22]
 800d7d0:	f080 0001 	eor.w	r0, r0, #1
 800d7d4:	b002      	add	sp, #8
 800d7d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7da:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d7de:	42ab      	cmp	r3, r5
 800d7e0:	d92e      	bls.n	800d840 <ucdr_serialize_int32_t+0xcc>
 800d7e2:	1b5e      	subs	r6, r3, r5
 800d7e4:	60a3      	str	r3, [r4, #8]
 800d7e6:	6923      	ldr	r3, [r4, #16]
 800d7e8:	f1c6 0804 	rsb	r8, r6, #4
 800d7ec:	4433      	add	r3, r6
 800d7ee:	6123      	str	r3, [r4, #16]
 800d7f0:	4641      	mov	r1, r8
 800d7f2:	4620      	mov	r0, r4
 800d7f4:	f000 fc08 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d7f8:	b398      	cbz	r0, 800d862 <ucdr_serialize_int32_t+0xee>
 800d7fa:	7d23      	ldrb	r3, [r4, #20]
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	d046      	beq.n	800d88e <ucdr_serialize_int32_t+0x11a>
 800d800:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d804:	702b      	strb	r3, [r5, #0]
 800d806:	2e01      	cmp	r6, #1
 800d808:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800d80c:	706b      	strb	r3, [r5, #1]
 800d80e:	d035      	beq.n	800d87c <ucdr_serialize_int32_t+0x108>
 800d810:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800d814:	70ab      	strb	r3, [r5, #2]
 800d816:	2e02      	cmp	r6, #2
 800d818:	d034      	beq.n	800d884 <ucdr_serialize_int32_t+0x110>
 800d81a:	3503      	adds	r5, #3
 800d81c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800d820:	702b      	strb	r3, [r5, #0]
 800d822:	6923      	ldr	r3, [r4, #16]
 800d824:	68a2      	ldr	r2, [r4, #8]
 800d826:	7da0      	ldrb	r0, [r4, #22]
 800d828:	3304      	adds	r3, #4
 800d82a:	4442      	add	r2, r8
 800d82c:	1b9b      	subs	r3, r3, r6
 800d82e:	2104      	movs	r1, #4
 800d830:	f080 0001 	eor.w	r0, r0, #1
 800d834:	60a2      	str	r2, [r4, #8]
 800d836:	6123      	str	r3, [r4, #16]
 800d838:	7561      	strb	r1, [r4, #21]
 800d83a:	b002      	add	sp, #8
 800d83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d840:	2104      	movs	r1, #4
 800d842:	4620      	mov	r0, r4
 800d844:	f000 fbe0 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d848:	2800      	cmp	r0, #0
 800d84a:	d0c0      	beq.n	800d7ce <ucdr_serialize_int32_t+0x5a>
 800d84c:	7d23      	ldrb	r3, [r4, #20]
 800d84e:	68a2      	ldr	r2, [r4, #8]
 800d850:	2b01      	cmp	r3, #1
 800d852:	d019      	beq.n	800d888 <ucdr_serialize_int32_t+0x114>
 800d854:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800d858:	7013      	strb	r3, [r2, #0]
 800d85a:	e7a4      	b.n	800d7a6 <ucdr_serialize_int32_t+0x32>
 800d85c:	9a01      	ldr	r2, [sp, #4]
 800d85e:	601a      	str	r2, [r3, #0]
 800d860:	e7ad      	b.n	800d7be <ucdr_serialize_int32_t+0x4a>
 800d862:	68a2      	ldr	r2, [r4, #8]
 800d864:	6923      	ldr	r3, [r4, #16]
 800d866:	7da0      	ldrb	r0, [r4, #22]
 800d868:	7567      	strb	r7, [r4, #21]
 800d86a:	1b92      	subs	r2, r2, r6
 800d86c:	1b9b      	subs	r3, r3, r6
 800d86e:	f080 0001 	eor.w	r0, r0, #1
 800d872:	60a2      	str	r2, [r4, #8]
 800d874:	6123      	str	r3, [r4, #16]
 800d876:	b002      	add	sp, #8
 800d878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d87c:	68a3      	ldr	r3, [r4, #8]
 800d87e:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800d882:	701a      	strb	r2, [r3, #0]
 800d884:	68a5      	ldr	r5, [r4, #8]
 800d886:	e7c9      	b.n	800d81c <ucdr_serialize_int32_t+0xa8>
 800d888:	9b01      	ldr	r3, [sp, #4]
 800d88a:	6013      	str	r3, [r2, #0]
 800d88c:	e797      	b.n	800d7be <ucdr_serialize_int32_t+0x4a>
 800d88e:	4628      	mov	r0, r5
 800d890:	ad01      	add	r5, sp, #4
 800d892:	4632      	mov	r2, r6
 800d894:	4629      	mov	r1, r5
 800d896:	f00e ff94 	bl	801c7c2 <memcpy>
 800d89a:	68a0      	ldr	r0, [r4, #8]
 800d89c:	4642      	mov	r2, r8
 800d89e:	19a9      	adds	r1, r5, r6
 800d8a0:	f00e ff8f 	bl	801c7c2 <memcpy>
 800d8a4:	e7bd      	b.n	800d822 <ucdr_serialize_int32_t+0xae>
 800d8a6:	bf00      	nop

0800d8a8 <ucdr_deserialize_int32_t>:
 800d8a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8ac:	460d      	mov	r5, r1
 800d8ae:	2104      	movs	r1, #4
 800d8b0:	4604      	mov	r4, r0
 800d8b2:	f000 fbfd 	bl	800e0b0 <ucdr_buffer_alignment>
 800d8b6:	4601      	mov	r1, r0
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	f894 8015 	ldrb.w	r8, [r4, #21]
 800d8be:	f000 fc3b 	bl	800e138 <ucdr_advance_buffer>
 800d8c2:	2104      	movs	r1, #4
 800d8c4:	4620      	mov	r0, r4
 800d8c6:	f000 fb93 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d8ca:	b1d8      	cbz	r0, 800d904 <ucdr_deserialize_int32_t+0x5c>
 800d8cc:	7d22      	ldrb	r2, [r4, #20]
 800d8ce:	68a3      	ldr	r3, [r4, #8]
 800d8d0:	2a01      	cmp	r2, #1
 800d8d2:	d052      	beq.n	800d97a <ucdr_deserialize_int32_t+0xd2>
 800d8d4:	78db      	ldrb	r3, [r3, #3]
 800d8d6:	702b      	strb	r3, [r5, #0]
 800d8d8:	68a3      	ldr	r3, [r4, #8]
 800d8da:	789b      	ldrb	r3, [r3, #2]
 800d8dc:	706b      	strb	r3, [r5, #1]
 800d8de:	68a3      	ldr	r3, [r4, #8]
 800d8e0:	785b      	ldrb	r3, [r3, #1]
 800d8e2:	70ab      	strb	r3, [r5, #2]
 800d8e4:	68a3      	ldr	r3, [r4, #8]
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	70eb      	strb	r3, [r5, #3]
 800d8ea:	68a2      	ldr	r2, [r4, #8]
 800d8ec:	6923      	ldr	r3, [r4, #16]
 800d8ee:	3204      	adds	r2, #4
 800d8f0:	3304      	adds	r3, #4
 800d8f2:	2104      	movs	r1, #4
 800d8f4:	60a2      	str	r2, [r4, #8]
 800d8f6:	6123      	str	r3, [r4, #16]
 800d8f8:	7561      	strb	r1, [r4, #21]
 800d8fa:	7da0      	ldrb	r0, [r4, #22]
 800d8fc:	f080 0001 	eor.w	r0, r0, #1
 800d900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d904:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800d908:	42b7      	cmp	r7, r6
 800d90a:	d92a      	bls.n	800d962 <ucdr_deserialize_int32_t+0xba>
 800d90c:	6923      	ldr	r3, [r4, #16]
 800d90e:	60a7      	str	r7, [r4, #8]
 800d910:	1bbf      	subs	r7, r7, r6
 800d912:	443b      	add	r3, r7
 800d914:	f1c7 0904 	rsb	r9, r7, #4
 800d918:	6123      	str	r3, [r4, #16]
 800d91a:	4649      	mov	r1, r9
 800d91c:	4620      	mov	r0, r4
 800d91e:	f000 fb73 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d922:	b368      	cbz	r0, 800d980 <ucdr_deserialize_int32_t+0xd8>
 800d924:	7d23      	ldrb	r3, [r4, #20]
 800d926:	2b01      	cmp	r3, #1
 800d928:	d040      	beq.n	800d9ac <ucdr_deserialize_int32_t+0x104>
 800d92a:	78f3      	ldrb	r3, [r6, #3]
 800d92c:	702b      	strb	r3, [r5, #0]
 800d92e:	78b3      	ldrb	r3, [r6, #2]
 800d930:	706b      	strb	r3, [r5, #1]
 800d932:	2f01      	cmp	r7, #1
 800d934:	d031      	beq.n	800d99a <ucdr_deserialize_int32_t+0xf2>
 800d936:	7873      	ldrb	r3, [r6, #1]
 800d938:	70ab      	strb	r3, [r5, #2]
 800d93a:	2f02      	cmp	r7, #2
 800d93c:	f105 0503 	add.w	r5, r5, #3
 800d940:	d02f      	beq.n	800d9a2 <ucdr_deserialize_int32_t+0xfa>
 800d942:	7833      	ldrb	r3, [r6, #0]
 800d944:	702b      	strb	r3, [r5, #0]
 800d946:	6923      	ldr	r3, [r4, #16]
 800d948:	68a2      	ldr	r2, [r4, #8]
 800d94a:	7da0      	ldrb	r0, [r4, #22]
 800d94c:	2104      	movs	r1, #4
 800d94e:	3304      	adds	r3, #4
 800d950:	444a      	add	r2, r9
 800d952:	1bdb      	subs	r3, r3, r7
 800d954:	7561      	strb	r1, [r4, #21]
 800d956:	60a2      	str	r2, [r4, #8]
 800d958:	6123      	str	r3, [r4, #16]
 800d95a:	f080 0001 	eor.w	r0, r0, #1
 800d95e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d962:	2104      	movs	r1, #4
 800d964:	4620      	mov	r0, r4
 800d966:	f000 fb4f 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800d96a:	2800      	cmp	r0, #0
 800d96c:	d0c5      	beq.n	800d8fa <ucdr_deserialize_int32_t+0x52>
 800d96e:	7d23      	ldrb	r3, [r4, #20]
 800d970:	68a2      	ldr	r2, [r4, #8]
 800d972:	2b01      	cmp	r3, #1
 800d974:	d017      	beq.n	800d9a6 <ucdr_deserialize_int32_t+0xfe>
 800d976:	78d3      	ldrb	r3, [r2, #3]
 800d978:	e7ad      	b.n	800d8d6 <ucdr_deserialize_int32_t+0x2e>
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	602b      	str	r3, [r5, #0]
 800d97e:	e7b4      	b.n	800d8ea <ucdr_deserialize_int32_t+0x42>
 800d980:	68a2      	ldr	r2, [r4, #8]
 800d982:	6923      	ldr	r3, [r4, #16]
 800d984:	7da0      	ldrb	r0, [r4, #22]
 800d986:	f884 8015 	strb.w	r8, [r4, #21]
 800d98a:	1bd2      	subs	r2, r2, r7
 800d98c:	1bdb      	subs	r3, r3, r7
 800d98e:	60a2      	str	r2, [r4, #8]
 800d990:	6123      	str	r3, [r4, #16]
 800d992:	f080 0001 	eor.w	r0, r0, #1
 800d996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d99a:	68a3      	ldr	r3, [r4, #8]
 800d99c:	785b      	ldrb	r3, [r3, #1]
 800d99e:	70ab      	strb	r3, [r5, #2]
 800d9a0:	3503      	adds	r5, #3
 800d9a2:	68a6      	ldr	r6, [r4, #8]
 800d9a4:	e7cd      	b.n	800d942 <ucdr_deserialize_int32_t+0x9a>
 800d9a6:	6813      	ldr	r3, [r2, #0]
 800d9a8:	602b      	str	r3, [r5, #0]
 800d9aa:	e79e      	b.n	800d8ea <ucdr_deserialize_int32_t+0x42>
 800d9ac:	4631      	mov	r1, r6
 800d9ae:	463a      	mov	r2, r7
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	f00e ff06 	bl	801c7c2 <memcpy>
 800d9b6:	68a1      	ldr	r1, [r4, #8]
 800d9b8:	464a      	mov	r2, r9
 800d9ba:	19e8      	adds	r0, r5, r7
 800d9bc:	f00e ff01 	bl	801c7c2 <memcpy>
 800d9c0:	e7c1      	b.n	800d946 <ucdr_deserialize_int32_t+0x9e>
 800d9c2:	bf00      	nop

0800d9c4 <ucdr_serialize_double>:
 800d9c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9c8:	2108      	movs	r1, #8
 800d9ca:	b082      	sub	sp, #8
 800d9cc:	4604      	mov	r4, r0
 800d9ce:	ed8d 0b00 	vstr	d0, [sp]
 800d9d2:	f000 fb6d 	bl	800e0b0 <ucdr_buffer_alignment>
 800d9d6:	4601      	mov	r1, r0
 800d9d8:	4620      	mov	r0, r4
 800d9da:	7d67      	ldrb	r7, [r4, #21]
 800d9dc:	f000 fbac 	bl	800e138 <ucdr_advance_buffer>
 800d9e0:	2108      	movs	r1, #8
 800d9e2:	4620      	mov	r0, r4
 800d9e4:	f000 fb04 	bl	800dff0 <ucdr_check_buffer_available_for>
 800d9e8:	2800      	cmp	r0, #0
 800d9ea:	d14d      	bne.n	800da88 <ucdr_serialize_double+0xc4>
 800d9ec:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800d9f0:	42ab      	cmp	r3, r5
 800d9f2:	d944      	bls.n	800da7e <ucdr_serialize_double+0xba>
 800d9f4:	1b5e      	subs	r6, r3, r5
 800d9f6:	60a3      	str	r3, [r4, #8]
 800d9f8:	6923      	ldr	r3, [r4, #16]
 800d9fa:	f1c6 0808 	rsb	r8, r6, #8
 800d9fe:	4433      	add	r3, r6
 800da00:	6123      	str	r3, [r4, #16]
 800da02:	4641      	mov	r1, r8
 800da04:	4620      	mov	r0, r4
 800da06:	f000 faff 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800da0a:	2800      	cmp	r0, #0
 800da0c:	d072      	beq.n	800daf4 <ucdr_serialize_double+0x130>
 800da0e:	7d23      	ldrb	r3, [r4, #20]
 800da10:	2b01      	cmp	r3, #1
 800da12:	f000 8092 	beq.w	800db3a <ucdr_serialize_double+0x176>
 800da16:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800da1a:	702b      	strb	r3, [r5, #0]
 800da1c:	2e01      	cmp	r6, #1
 800da1e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800da22:	706b      	strb	r3, [r5, #1]
 800da24:	d073      	beq.n	800db0e <ucdr_serialize_double+0x14a>
 800da26:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800da2a:	70ab      	strb	r3, [r5, #2]
 800da2c:	2e02      	cmp	r6, #2
 800da2e:	d072      	beq.n	800db16 <ucdr_serialize_double+0x152>
 800da30:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800da34:	70eb      	strb	r3, [r5, #3]
 800da36:	2e03      	cmp	r6, #3
 800da38:	d071      	beq.n	800db1e <ucdr_serialize_double+0x15a>
 800da3a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800da3e:	712b      	strb	r3, [r5, #4]
 800da40:	2e04      	cmp	r6, #4
 800da42:	d070      	beq.n	800db26 <ucdr_serialize_double+0x162>
 800da44:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800da48:	716b      	strb	r3, [r5, #5]
 800da4a:	2e05      	cmp	r6, #5
 800da4c:	d06f      	beq.n	800db2e <ucdr_serialize_double+0x16a>
 800da4e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800da52:	71ab      	strb	r3, [r5, #6]
 800da54:	2e06      	cmp	r6, #6
 800da56:	d06e      	beq.n	800db36 <ucdr_serialize_double+0x172>
 800da58:	3507      	adds	r5, #7
 800da5a:	f89d 3000 	ldrb.w	r3, [sp]
 800da5e:	702b      	strb	r3, [r5, #0]
 800da60:	6923      	ldr	r3, [r4, #16]
 800da62:	68a2      	ldr	r2, [r4, #8]
 800da64:	7da0      	ldrb	r0, [r4, #22]
 800da66:	3308      	adds	r3, #8
 800da68:	4442      	add	r2, r8
 800da6a:	1b9b      	subs	r3, r3, r6
 800da6c:	2108      	movs	r1, #8
 800da6e:	f080 0001 	eor.w	r0, r0, #1
 800da72:	60a2      	str	r2, [r4, #8]
 800da74:	6123      	str	r3, [r4, #16]
 800da76:	7561      	strb	r1, [r4, #21]
 800da78:	b002      	add	sp, #8
 800da7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da7e:	2108      	movs	r1, #8
 800da80:	4620      	mov	r0, r4
 800da82:	f000 fac1 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800da86:	b350      	cbz	r0, 800dade <ucdr_serialize_double+0x11a>
 800da88:	7d22      	ldrb	r2, [r4, #20]
 800da8a:	68a3      	ldr	r3, [r4, #8]
 800da8c:	2a01      	cmp	r2, #1
 800da8e:	d02c      	beq.n	800daea <ucdr_serialize_double+0x126>
 800da90:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800da94:	701a      	strb	r2, [r3, #0]
 800da96:	68a3      	ldr	r3, [r4, #8]
 800da98:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800da9c:	705a      	strb	r2, [r3, #1]
 800da9e:	68a3      	ldr	r3, [r4, #8]
 800daa0:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800daa4:	709a      	strb	r2, [r3, #2]
 800daa6:	68a3      	ldr	r3, [r4, #8]
 800daa8:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800daac:	70da      	strb	r2, [r3, #3]
 800daae:	68a3      	ldr	r3, [r4, #8]
 800dab0:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dab4:	711a      	strb	r2, [r3, #4]
 800dab6:	68a3      	ldr	r3, [r4, #8]
 800dab8:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dabc:	715a      	strb	r2, [r3, #5]
 800dabe:	68a3      	ldr	r3, [r4, #8]
 800dac0:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dac4:	719a      	strb	r2, [r3, #6]
 800dac6:	68a3      	ldr	r3, [r4, #8]
 800dac8:	f89d 2000 	ldrb.w	r2, [sp]
 800dacc:	71da      	strb	r2, [r3, #7]
 800dace:	68a2      	ldr	r2, [r4, #8]
 800dad0:	6923      	ldr	r3, [r4, #16]
 800dad2:	3208      	adds	r2, #8
 800dad4:	3308      	adds	r3, #8
 800dad6:	2108      	movs	r1, #8
 800dad8:	60a2      	str	r2, [r4, #8]
 800dada:	6123      	str	r3, [r4, #16]
 800dadc:	7561      	strb	r1, [r4, #21]
 800dade:	7da0      	ldrb	r0, [r4, #22]
 800dae0:	f080 0001 	eor.w	r0, r0, #1
 800dae4:	b002      	add	sp, #8
 800dae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800daee:	6019      	str	r1, [r3, #0]
 800daf0:	605a      	str	r2, [r3, #4]
 800daf2:	e7ec      	b.n	800dace <ucdr_serialize_double+0x10a>
 800daf4:	68a2      	ldr	r2, [r4, #8]
 800daf6:	6923      	ldr	r3, [r4, #16]
 800daf8:	7da0      	ldrb	r0, [r4, #22]
 800dafa:	7567      	strb	r7, [r4, #21]
 800dafc:	1b92      	subs	r2, r2, r6
 800dafe:	1b9b      	subs	r3, r3, r6
 800db00:	f080 0001 	eor.w	r0, r0, #1
 800db04:	60a2      	str	r2, [r4, #8]
 800db06:	6123      	str	r3, [r4, #16]
 800db08:	b002      	add	sp, #8
 800db0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db0e:	68a3      	ldr	r3, [r4, #8]
 800db10:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800db14:	701a      	strb	r2, [r3, #0]
 800db16:	68a3      	ldr	r3, [r4, #8]
 800db18:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800db1c:	701a      	strb	r2, [r3, #0]
 800db1e:	68a3      	ldr	r3, [r4, #8]
 800db20:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800db24:	701a      	strb	r2, [r3, #0]
 800db26:	68a3      	ldr	r3, [r4, #8]
 800db28:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800db2c:	701a      	strb	r2, [r3, #0]
 800db2e:	68a3      	ldr	r3, [r4, #8]
 800db30:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800db34:	701a      	strb	r2, [r3, #0]
 800db36:	68a5      	ldr	r5, [r4, #8]
 800db38:	e78f      	b.n	800da5a <ucdr_serialize_double+0x96>
 800db3a:	4628      	mov	r0, r5
 800db3c:	466d      	mov	r5, sp
 800db3e:	4632      	mov	r2, r6
 800db40:	4629      	mov	r1, r5
 800db42:	f00e fe3e 	bl	801c7c2 <memcpy>
 800db46:	68a0      	ldr	r0, [r4, #8]
 800db48:	4642      	mov	r2, r8
 800db4a:	19a9      	adds	r1, r5, r6
 800db4c:	f00e fe39 	bl	801c7c2 <memcpy>
 800db50:	e786      	b.n	800da60 <ucdr_serialize_double+0x9c>
 800db52:	bf00      	nop

0800db54 <ucdr_serialize_endian_double>:
 800db54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db58:	460e      	mov	r6, r1
 800db5a:	b083      	sub	sp, #12
 800db5c:	2108      	movs	r1, #8
 800db5e:	4604      	mov	r4, r0
 800db60:	ed8d 0b00 	vstr	d0, [sp]
 800db64:	f000 faa4 	bl	800e0b0 <ucdr_buffer_alignment>
 800db68:	4601      	mov	r1, r0
 800db6a:	4620      	mov	r0, r4
 800db6c:	f894 8015 	ldrb.w	r8, [r4, #21]
 800db70:	f000 fae2 	bl	800e138 <ucdr_advance_buffer>
 800db74:	2108      	movs	r1, #8
 800db76:	4620      	mov	r0, r4
 800db78:	f000 fa3a 	bl	800dff0 <ucdr_check_buffer_available_for>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	d14c      	bne.n	800dc1a <ucdr_serialize_endian_double+0xc6>
 800db80:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800db84:	42bd      	cmp	r5, r7
 800db86:	d943      	bls.n	800dc10 <ucdr_serialize_endian_double+0xbc>
 800db88:	6923      	ldr	r3, [r4, #16]
 800db8a:	60a5      	str	r5, [r4, #8]
 800db8c:	1bed      	subs	r5, r5, r7
 800db8e:	442b      	add	r3, r5
 800db90:	f1c5 0908 	rsb	r9, r5, #8
 800db94:	6123      	str	r3, [r4, #16]
 800db96:	4649      	mov	r1, r9
 800db98:	4620      	mov	r0, r4
 800db9a:	f000 fa35 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800db9e:	2800      	cmp	r0, #0
 800dba0:	d070      	beq.n	800dc84 <ucdr_serialize_endian_double+0x130>
 800dba2:	2e01      	cmp	r6, #1
 800dba4:	f000 8092 	beq.w	800dccc <ucdr_serialize_endian_double+0x178>
 800dba8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800dbac:	703b      	strb	r3, [r7, #0]
 800dbae:	2d01      	cmp	r5, #1
 800dbb0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800dbb4:	707b      	strb	r3, [r7, #1]
 800dbb6:	d073      	beq.n	800dca0 <ucdr_serialize_endian_double+0x14c>
 800dbb8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800dbbc:	70bb      	strb	r3, [r7, #2]
 800dbbe:	2d02      	cmp	r5, #2
 800dbc0:	d072      	beq.n	800dca8 <ucdr_serialize_endian_double+0x154>
 800dbc2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800dbc6:	70fb      	strb	r3, [r7, #3]
 800dbc8:	2d03      	cmp	r5, #3
 800dbca:	d071      	beq.n	800dcb0 <ucdr_serialize_endian_double+0x15c>
 800dbcc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800dbd0:	713b      	strb	r3, [r7, #4]
 800dbd2:	2d04      	cmp	r5, #4
 800dbd4:	d070      	beq.n	800dcb8 <ucdr_serialize_endian_double+0x164>
 800dbd6:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800dbda:	717b      	strb	r3, [r7, #5]
 800dbdc:	2d05      	cmp	r5, #5
 800dbde:	d06f      	beq.n	800dcc0 <ucdr_serialize_endian_double+0x16c>
 800dbe0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800dbe4:	71bb      	strb	r3, [r7, #6]
 800dbe6:	2d06      	cmp	r5, #6
 800dbe8:	d06e      	beq.n	800dcc8 <ucdr_serialize_endian_double+0x174>
 800dbea:	3707      	adds	r7, #7
 800dbec:	f89d 3000 	ldrb.w	r3, [sp]
 800dbf0:	703b      	strb	r3, [r7, #0]
 800dbf2:	6923      	ldr	r3, [r4, #16]
 800dbf4:	68a2      	ldr	r2, [r4, #8]
 800dbf6:	7da0      	ldrb	r0, [r4, #22]
 800dbf8:	3308      	adds	r3, #8
 800dbfa:	444a      	add	r2, r9
 800dbfc:	1b5b      	subs	r3, r3, r5
 800dbfe:	2108      	movs	r1, #8
 800dc00:	f080 0001 	eor.w	r0, r0, #1
 800dc04:	60a2      	str	r2, [r4, #8]
 800dc06:	6123      	str	r3, [r4, #16]
 800dc08:	7561      	strb	r1, [r4, #21]
 800dc0a:	b003      	add	sp, #12
 800dc0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc10:	2108      	movs	r1, #8
 800dc12:	4620      	mov	r0, r4
 800dc14:	f000 f9f8 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800dc18:	b348      	cbz	r0, 800dc6e <ucdr_serialize_endian_double+0x11a>
 800dc1a:	2e01      	cmp	r6, #1
 800dc1c:	68a3      	ldr	r3, [r4, #8]
 800dc1e:	d02c      	beq.n	800dc7a <ucdr_serialize_endian_double+0x126>
 800dc20:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800dc24:	701a      	strb	r2, [r3, #0]
 800dc26:	68a3      	ldr	r3, [r4, #8]
 800dc28:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800dc2c:	705a      	strb	r2, [r3, #1]
 800dc2e:	68a3      	ldr	r3, [r4, #8]
 800dc30:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dc34:	709a      	strb	r2, [r3, #2]
 800dc36:	68a3      	ldr	r3, [r4, #8]
 800dc38:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dc3c:	70da      	strb	r2, [r3, #3]
 800dc3e:	68a3      	ldr	r3, [r4, #8]
 800dc40:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dc44:	711a      	strb	r2, [r3, #4]
 800dc46:	68a3      	ldr	r3, [r4, #8]
 800dc48:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dc4c:	715a      	strb	r2, [r3, #5]
 800dc4e:	68a3      	ldr	r3, [r4, #8]
 800dc50:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dc54:	719a      	strb	r2, [r3, #6]
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	f89d 2000 	ldrb.w	r2, [sp]
 800dc5c:	71da      	strb	r2, [r3, #7]
 800dc5e:	68a2      	ldr	r2, [r4, #8]
 800dc60:	6923      	ldr	r3, [r4, #16]
 800dc62:	3208      	adds	r2, #8
 800dc64:	3308      	adds	r3, #8
 800dc66:	2108      	movs	r1, #8
 800dc68:	60a2      	str	r2, [r4, #8]
 800dc6a:	6123      	str	r3, [r4, #16]
 800dc6c:	7561      	strb	r1, [r4, #21]
 800dc6e:	7da0      	ldrb	r0, [r4, #22]
 800dc70:	f080 0001 	eor.w	r0, r0, #1
 800dc74:	b003      	add	sp, #12
 800dc76:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc7e:	6019      	str	r1, [r3, #0]
 800dc80:	605a      	str	r2, [r3, #4]
 800dc82:	e7ec      	b.n	800dc5e <ucdr_serialize_endian_double+0x10a>
 800dc84:	68a2      	ldr	r2, [r4, #8]
 800dc86:	6923      	ldr	r3, [r4, #16]
 800dc88:	7da0      	ldrb	r0, [r4, #22]
 800dc8a:	f884 8015 	strb.w	r8, [r4, #21]
 800dc8e:	1b52      	subs	r2, r2, r5
 800dc90:	1b5b      	subs	r3, r3, r5
 800dc92:	f080 0001 	eor.w	r0, r0, #1
 800dc96:	60a2      	str	r2, [r4, #8]
 800dc98:	6123      	str	r3, [r4, #16]
 800dc9a:	b003      	add	sp, #12
 800dc9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dca0:	68a3      	ldr	r3, [r4, #8]
 800dca2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800dca6:	701a      	strb	r2, [r3, #0]
 800dca8:	68a3      	ldr	r3, [r4, #8]
 800dcaa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800dcae:	701a      	strb	r2, [r3, #0]
 800dcb0:	68a3      	ldr	r3, [r4, #8]
 800dcb2:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800dcb6:	701a      	strb	r2, [r3, #0]
 800dcb8:	68a3      	ldr	r3, [r4, #8]
 800dcba:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800dcbe:	701a      	strb	r2, [r3, #0]
 800dcc0:	68a3      	ldr	r3, [r4, #8]
 800dcc2:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800dcc6:	701a      	strb	r2, [r3, #0]
 800dcc8:	68a7      	ldr	r7, [r4, #8]
 800dcca:	e78f      	b.n	800dbec <ucdr_serialize_endian_double+0x98>
 800dccc:	466e      	mov	r6, sp
 800dcce:	462a      	mov	r2, r5
 800dcd0:	4631      	mov	r1, r6
 800dcd2:	4638      	mov	r0, r7
 800dcd4:	f00e fd75 	bl	801c7c2 <memcpy>
 800dcd8:	68a0      	ldr	r0, [r4, #8]
 800dcda:	464a      	mov	r2, r9
 800dcdc:	1971      	adds	r1, r6, r5
 800dcde:	f00e fd70 	bl	801c7c2 <memcpy>
 800dce2:	e786      	b.n	800dbf2 <ucdr_serialize_endian_double+0x9e>

0800dce4 <ucdr_deserialize_double>:
 800dce4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dce8:	460d      	mov	r5, r1
 800dcea:	2108      	movs	r1, #8
 800dcec:	4604      	mov	r4, r0
 800dcee:	f000 f9df 	bl	800e0b0 <ucdr_buffer_alignment>
 800dcf2:	4601      	mov	r1, r0
 800dcf4:	4620      	mov	r0, r4
 800dcf6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800dcfa:	f000 fa1d 	bl	800e138 <ucdr_advance_buffer>
 800dcfe:	2108      	movs	r1, #8
 800dd00:	4620      	mov	r0, r4
 800dd02:	f000 f975 	bl	800dff0 <ucdr_check_buffer_available_for>
 800dd06:	2800      	cmp	r0, #0
 800dd08:	d147      	bne.n	800dd9a <ucdr_deserialize_double+0xb6>
 800dd0a:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800dd0e:	42be      	cmp	r6, r7
 800dd10:	d93e      	bls.n	800dd90 <ucdr_deserialize_double+0xac>
 800dd12:	6923      	ldr	r3, [r4, #16]
 800dd14:	60a6      	str	r6, [r4, #8]
 800dd16:	1bf6      	subs	r6, r6, r7
 800dd18:	4433      	add	r3, r6
 800dd1a:	f1c6 0908 	rsb	r9, r6, #8
 800dd1e:	6123      	str	r3, [r4, #16]
 800dd20:	4649      	mov	r1, r9
 800dd22:	4620      	mov	r0, r4
 800dd24:	f000 f970 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800dd28:	2800      	cmp	r0, #0
 800dd2a:	d063      	beq.n	800ddf4 <ucdr_deserialize_double+0x110>
 800dd2c:	7d23      	ldrb	r3, [r4, #20]
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	f000 8083 	beq.w	800de3a <ucdr_deserialize_double+0x156>
 800dd34:	79fb      	ldrb	r3, [r7, #7]
 800dd36:	702b      	strb	r3, [r5, #0]
 800dd38:	79bb      	ldrb	r3, [r7, #6]
 800dd3a:	706b      	strb	r3, [r5, #1]
 800dd3c:	2e01      	cmp	r6, #1
 800dd3e:	d066      	beq.n	800de0e <ucdr_deserialize_double+0x12a>
 800dd40:	797b      	ldrb	r3, [r7, #5]
 800dd42:	70ab      	strb	r3, [r5, #2]
 800dd44:	2e02      	cmp	r6, #2
 800dd46:	f000 8089 	beq.w	800de5c <ucdr_deserialize_double+0x178>
 800dd4a:	793b      	ldrb	r3, [r7, #4]
 800dd4c:	70eb      	strb	r3, [r5, #3]
 800dd4e:	2e03      	cmp	r6, #3
 800dd50:	f000 8082 	beq.w	800de58 <ucdr_deserialize_double+0x174>
 800dd54:	78fb      	ldrb	r3, [r7, #3]
 800dd56:	712b      	strb	r3, [r5, #4]
 800dd58:	2e04      	cmp	r6, #4
 800dd5a:	d07b      	beq.n	800de54 <ucdr_deserialize_double+0x170>
 800dd5c:	78bb      	ldrb	r3, [r7, #2]
 800dd5e:	716b      	strb	r3, [r5, #5]
 800dd60:	2e05      	cmp	r6, #5
 800dd62:	d075      	beq.n	800de50 <ucdr_deserialize_double+0x16c>
 800dd64:	787b      	ldrb	r3, [r7, #1]
 800dd66:	71ab      	strb	r3, [r5, #6]
 800dd68:	2e06      	cmp	r6, #6
 800dd6a:	f105 0507 	add.w	r5, r5, #7
 800dd6e:	d062      	beq.n	800de36 <ucdr_deserialize_double+0x152>
 800dd70:	783b      	ldrb	r3, [r7, #0]
 800dd72:	702b      	strb	r3, [r5, #0]
 800dd74:	6923      	ldr	r3, [r4, #16]
 800dd76:	68a2      	ldr	r2, [r4, #8]
 800dd78:	7da0      	ldrb	r0, [r4, #22]
 800dd7a:	2108      	movs	r1, #8
 800dd7c:	3308      	adds	r3, #8
 800dd7e:	444a      	add	r2, r9
 800dd80:	1b9b      	subs	r3, r3, r6
 800dd82:	7561      	strb	r1, [r4, #21]
 800dd84:	60a2      	str	r2, [r4, #8]
 800dd86:	6123      	str	r3, [r4, #16]
 800dd88:	f080 0001 	eor.w	r0, r0, #1
 800dd8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dd90:	2108      	movs	r1, #8
 800dd92:	4620      	mov	r0, r4
 800dd94:	f000 f938 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800dd98:	b310      	cbz	r0, 800dde0 <ucdr_deserialize_double+0xfc>
 800dd9a:	7d22      	ldrb	r2, [r4, #20]
 800dd9c:	68a3      	ldr	r3, [r4, #8]
 800dd9e:	2a01      	cmp	r2, #1
 800dda0:	d023      	beq.n	800ddea <ucdr_deserialize_double+0x106>
 800dda2:	79db      	ldrb	r3, [r3, #7]
 800dda4:	702b      	strb	r3, [r5, #0]
 800dda6:	68a3      	ldr	r3, [r4, #8]
 800dda8:	799b      	ldrb	r3, [r3, #6]
 800ddaa:	706b      	strb	r3, [r5, #1]
 800ddac:	68a3      	ldr	r3, [r4, #8]
 800ddae:	795b      	ldrb	r3, [r3, #5]
 800ddb0:	70ab      	strb	r3, [r5, #2]
 800ddb2:	68a3      	ldr	r3, [r4, #8]
 800ddb4:	791b      	ldrb	r3, [r3, #4]
 800ddb6:	70eb      	strb	r3, [r5, #3]
 800ddb8:	68a3      	ldr	r3, [r4, #8]
 800ddba:	78db      	ldrb	r3, [r3, #3]
 800ddbc:	712b      	strb	r3, [r5, #4]
 800ddbe:	68a3      	ldr	r3, [r4, #8]
 800ddc0:	789b      	ldrb	r3, [r3, #2]
 800ddc2:	716b      	strb	r3, [r5, #5]
 800ddc4:	68a3      	ldr	r3, [r4, #8]
 800ddc6:	785b      	ldrb	r3, [r3, #1]
 800ddc8:	71ab      	strb	r3, [r5, #6]
 800ddca:	68a3      	ldr	r3, [r4, #8]
 800ddcc:	781b      	ldrb	r3, [r3, #0]
 800ddce:	71eb      	strb	r3, [r5, #7]
 800ddd0:	68a2      	ldr	r2, [r4, #8]
 800ddd2:	6923      	ldr	r3, [r4, #16]
 800ddd4:	3208      	adds	r2, #8
 800ddd6:	3308      	adds	r3, #8
 800ddd8:	2108      	movs	r1, #8
 800ddda:	60a2      	str	r2, [r4, #8]
 800dddc:	6123      	str	r3, [r4, #16]
 800ddde:	7561      	strb	r1, [r4, #21]
 800dde0:	7da0      	ldrb	r0, [r4, #22]
 800dde2:	f080 0001 	eor.w	r0, r0, #1
 800dde6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddea:	681a      	ldr	r2, [r3, #0]
 800ddec:	685b      	ldr	r3, [r3, #4]
 800ddee:	606b      	str	r3, [r5, #4]
 800ddf0:	602a      	str	r2, [r5, #0]
 800ddf2:	e7ed      	b.n	800ddd0 <ucdr_deserialize_double+0xec>
 800ddf4:	68a2      	ldr	r2, [r4, #8]
 800ddf6:	6923      	ldr	r3, [r4, #16]
 800ddf8:	7da0      	ldrb	r0, [r4, #22]
 800ddfa:	f884 8015 	strb.w	r8, [r4, #21]
 800ddfe:	1b92      	subs	r2, r2, r6
 800de00:	1b9b      	subs	r3, r3, r6
 800de02:	60a2      	str	r2, [r4, #8]
 800de04:	6123      	str	r3, [r4, #16]
 800de06:	f080 0001 	eor.w	r0, r0, #1
 800de0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de0e:	68a3      	ldr	r3, [r4, #8]
 800de10:	795b      	ldrb	r3, [r3, #5]
 800de12:	70ab      	strb	r3, [r5, #2]
 800de14:	3503      	adds	r5, #3
 800de16:	68a3      	ldr	r3, [r4, #8]
 800de18:	791b      	ldrb	r3, [r3, #4]
 800de1a:	f805 3b01 	strb.w	r3, [r5], #1
 800de1e:	68a3      	ldr	r3, [r4, #8]
 800de20:	78db      	ldrb	r3, [r3, #3]
 800de22:	f805 3b01 	strb.w	r3, [r5], #1
 800de26:	68a3      	ldr	r3, [r4, #8]
 800de28:	789b      	ldrb	r3, [r3, #2]
 800de2a:	f805 3b01 	strb.w	r3, [r5], #1
 800de2e:	68a3      	ldr	r3, [r4, #8]
 800de30:	785b      	ldrb	r3, [r3, #1]
 800de32:	f805 3b01 	strb.w	r3, [r5], #1
 800de36:	68a7      	ldr	r7, [r4, #8]
 800de38:	e79a      	b.n	800dd70 <ucdr_deserialize_double+0x8c>
 800de3a:	4639      	mov	r1, r7
 800de3c:	4632      	mov	r2, r6
 800de3e:	4628      	mov	r0, r5
 800de40:	f00e fcbf 	bl	801c7c2 <memcpy>
 800de44:	68a1      	ldr	r1, [r4, #8]
 800de46:	464a      	mov	r2, r9
 800de48:	19a8      	adds	r0, r5, r6
 800de4a:	f00e fcba 	bl	801c7c2 <memcpy>
 800de4e:	e791      	b.n	800dd74 <ucdr_deserialize_double+0x90>
 800de50:	3506      	adds	r5, #6
 800de52:	e7ec      	b.n	800de2e <ucdr_deserialize_double+0x14a>
 800de54:	3505      	adds	r5, #5
 800de56:	e7e6      	b.n	800de26 <ucdr_deserialize_double+0x142>
 800de58:	3504      	adds	r5, #4
 800de5a:	e7e0      	b.n	800de1e <ucdr_deserialize_double+0x13a>
 800de5c:	3503      	adds	r5, #3
 800de5e:	e7da      	b.n	800de16 <ucdr_deserialize_double+0x132>

0800de60 <ucdr_deserialize_endian_double>:
 800de60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de64:	460f      	mov	r7, r1
 800de66:	2108      	movs	r1, #8
 800de68:	4604      	mov	r4, r0
 800de6a:	4615      	mov	r5, r2
 800de6c:	f000 f920 	bl	800e0b0 <ucdr_buffer_alignment>
 800de70:	4601      	mov	r1, r0
 800de72:	4620      	mov	r0, r4
 800de74:	f894 9015 	ldrb.w	r9, [r4, #21]
 800de78:	f000 f95e 	bl	800e138 <ucdr_advance_buffer>
 800de7c:	2108      	movs	r1, #8
 800de7e:	4620      	mov	r0, r4
 800de80:	f000 f8b6 	bl	800dff0 <ucdr_check_buffer_available_for>
 800de84:	2800      	cmp	r0, #0
 800de86:	d14f      	bne.n	800df28 <ucdr_deserialize_endian_double+0xc8>
 800de88:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800de8c:	4546      	cmp	r6, r8
 800de8e:	d946      	bls.n	800df1e <ucdr_deserialize_endian_double+0xbe>
 800de90:	6923      	ldr	r3, [r4, #16]
 800de92:	60a6      	str	r6, [r4, #8]
 800de94:	eba6 0608 	sub.w	r6, r6, r8
 800de98:	4433      	add	r3, r6
 800de9a:	f1c6 0a08 	rsb	sl, r6, #8
 800de9e:	6123      	str	r3, [r4, #16]
 800dea0:	4651      	mov	r1, sl
 800dea2:	4620      	mov	r0, r4
 800dea4:	f000 f8b0 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800dea8:	2800      	cmp	r0, #0
 800deaa:	d069      	beq.n	800df80 <ucdr_deserialize_endian_double+0x120>
 800deac:	2f01      	cmp	r7, #1
 800deae:	f000 808b 	beq.w	800dfc8 <ucdr_deserialize_endian_double+0x168>
 800deb2:	f898 3007 	ldrb.w	r3, [r8, #7]
 800deb6:	702b      	strb	r3, [r5, #0]
 800deb8:	f898 3006 	ldrb.w	r3, [r8, #6]
 800debc:	706b      	strb	r3, [r5, #1]
 800debe:	2e01      	cmp	r6, #1
 800dec0:	d06b      	beq.n	800df9a <ucdr_deserialize_endian_double+0x13a>
 800dec2:	f898 3005 	ldrb.w	r3, [r8, #5]
 800dec6:	70ab      	strb	r3, [r5, #2]
 800dec8:	2e02      	cmp	r6, #2
 800deca:	f000 808e 	beq.w	800dfea <ucdr_deserialize_endian_double+0x18a>
 800dece:	f898 3004 	ldrb.w	r3, [r8, #4]
 800ded2:	70eb      	strb	r3, [r5, #3]
 800ded4:	2e03      	cmp	r6, #3
 800ded6:	f000 8086 	beq.w	800dfe6 <ucdr_deserialize_endian_double+0x186>
 800deda:	f898 3003 	ldrb.w	r3, [r8, #3]
 800dede:	712b      	strb	r3, [r5, #4]
 800dee0:	2e04      	cmp	r6, #4
 800dee2:	d07e      	beq.n	800dfe2 <ucdr_deserialize_endian_double+0x182>
 800dee4:	f898 3002 	ldrb.w	r3, [r8, #2]
 800dee8:	716b      	strb	r3, [r5, #5]
 800deea:	2e05      	cmp	r6, #5
 800deec:	d077      	beq.n	800dfde <ucdr_deserialize_endian_double+0x17e>
 800deee:	f898 3001 	ldrb.w	r3, [r8, #1]
 800def2:	71ab      	strb	r3, [r5, #6]
 800def4:	2e06      	cmp	r6, #6
 800def6:	f105 0507 	add.w	r5, r5, #7
 800defa:	d062      	beq.n	800dfc2 <ucdr_deserialize_endian_double+0x162>
 800defc:	f898 3000 	ldrb.w	r3, [r8]
 800df00:	702b      	strb	r3, [r5, #0]
 800df02:	6923      	ldr	r3, [r4, #16]
 800df04:	68a2      	ldr	r2, [r4, #8]
 800df06:	7da0      	ldrb	r0, [r4, #22]
 800df08:	2108      	movs	r1, #8
 800df0a:	3308      	adds	r3, #8
 800df0c:	4452      	add	r2, sl
 800df0e:	1b9b      	subs	r3, r3, r6
 800df10:	7561      	strb	r1, [r4, #21]
 800df12:	60a2      	str	r2, [r4, #8]
 800df14:	6123      	str	r3, [r4, #16]
 800df16:	f080 0001 	eor.w	r0, r0, #1
 800df1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df1e:	2108      	movs	r1, #8
 800df20:	4620      	mov	r0, r4
 800df22:	f000 f871 	bl	800e008 <ucdr_check_final_buffer_behavior>
 800df26:	b308      	cbz	r0, 800df6c <ucdr_deserialize_endian_double+0x10c>
 800df28:	2f01      	cmp	r7, #1
 800df2a:	68a3      	ldr	r3, [r4, #8]
 800df2c:	d023      	beq.n	800df76 <ucdr_deserialize_endian_double+0x116>
 800df2e:	79db      	ldrb	r3, [r3, #7]
 800df30:	702b      	strb	r3, [r5, #0]
 800df32:	68a3      	ldr	r3, [r4, #8]
 800df34:	799b      	ldrb	r3, [r3, #6]
 800df36:	706b      	strb	r3, [r5, #1]
 800df38:	68a3      	ldr	r3, [r4, #8]
 800df3a:	795b      	ldrb	r3, [r3, #5]
 800df3c:	70ab      	strb	r3, [r5, #2]
 800df3e:	68a3      	ldr	r3, [r4, #8]
 800df40:	791b      	ldrb	r3, [r3, #4]
 800df42:	70eb      	strb	r3, [r5, #3]
 800df44:	68a3      	ldr	r3, [r4, #8]
 800df46:	78db      	ldrb	r3, [r3, #3]
 800df48:	712b      	strb	r3, [r5, #4]
 800df4a:	68a3      	ldr	r3, [r4, #8]
 800df4c:	789b      	ldrb	r3, [r3, #2]
 800df4e:	716b      	strb	r3, [r5, #5]
 800df50:	68a3      	ldr	r3, [r4, #8]
 800df52:	785b      	ldrb	r3, [r3, #1]
 800df54:	71ab      	strb	r3, [r5, #6]
 800df56:	68a3      	ldr	r3, [r4, #8]
 800df58:	781b      	ldrb	r3, [r3, #0]
 800df5a:	71eb      	strb	r3, [r5, #7]
 800df5c:	68a2      	ldr	r2, [r4, #8]
 800df5e:	6923      	ldr	r3, [r4, #16]
 800df60:	3208      	adds	r2, #8
 800df62:	3308      	adds	r3, #8
 800df64:	2108      	movs	r1, #8
 800df66:	60a2      	str	r2, [r4, #8]
 800df68:	6123      	str	r3, [r4, #16]
 800df6a:	7561      	strb	r1, [r4, #21]
 800df6c:	7da0      	ldrb	r0, [r4, #22]
 800df6e:	f080 0001 	eor.w	r0, r0, #1
 800df72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df76:	681a      	ldr	r2, [r3, #0]
 800df78:	685b      	ldr	r3, [r3, #4]
 800df7a:	606b      	str	r3, [r5, #4]
 800df7c:	602a      	str	r2, [r5, #0]
 800df7e:	e7ed      	b.n	800df5c <ucdr_deserialize_endian_double+0xfc>
 800df80:	68a2      	ldr	r2, [r4, #8]
 800df82:	6923      	ldr	r3, [r4, #16]
 800df84:	7da0      	ldrb	r0, [r4, #22]
 800df86:	f884 9015 	strb.w	r9, [r4, #21]
 800df8a:	1b92      	subs	r2, r2, r6
 800df8c:	1b9b      	subs	r3, r3, r6
 800df8e:	60a2      	str	r2, [r4, #8]
 800df90:	6123      	str	r3, [r4, #16]
 800df92:	f080 0001 	eor.w	r0, r0, #1
 800df96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df9a:	68a3      	ldr	r3, [r4, #8]
 800df9c:	795b      	ldrb	r3, [r3, #5]
 800df9e:	70ab      	strb	r3, [r5, #2]
 800dfa0:	3503      	adds	r5, #3
 800dfa2:	68a3      	ldr	r3, [r4, #8]
 800dfa4:	791b      	ldrb	r3, [r3, #4]
 800dfa6:	f805 3b01 	strb.w	r3, [r5], #1
 800dfaa:	68a3      	ldr	r3, [r4, #8]
 800dfac:	78db      	ldrb	r3, [r3, #3]
 800dfae:	f805 3b01 	strb.w	r3, [r5], #1
 800dfb2:	68a3      	ldr	r3, [r4, #8]
 800dfb4:	789b      	ldrb	r3, [r3, #2]
 800dfb6:	f805 3b01 	strb.w	r3, [r5], #1
 800dfba:	68a3      	ldr	r3, [r4, #8]
 800dfbc:	785b      	ldrb	r3, [r3, #1]
 800dfbe:	f805 3b01 	strb.w	r3, [r5], #1
 800dfc2:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800dfc6:	e799      	b.n	800defc <ucdr_deserialize_endian_double+0x9c>
 800dfc8:	4641      	mov	r1, r8
 800dfca:	4632      	mov	r2, r6
 800dfcc:	4628      	mov	r0, r5
 800dfce:	f00e fbf8 	bl	801c7c2 <memcpy>
 800dfd2:	68a1      	ldr	r1, [r4, #8]
 800dfd4:	4652      	mov	r2, sl
 800dfd6:	19a8      	adds	r0, r5, r6
 800dfd8:	f00e fbf3 	bl	801c7c2 <memcpy>
 800dfdc:	e791      	b.n	800df02 <ucdr_deserialize_endian_double+0xa2>
 800dfde:	3506      	adds	r5, #6
 800dfe0:	e7eb      	b.n	800dfba <ucdr_deserialize_endian_double+0x15a>
 800dfe2:	3505      	adds	r5, #5
 800dfe4:	e7e5      	b.n	800dfb2 <ucdr_deserialize_endian_double+0x152>
 800dfe6:	3504      	adds	r5, #4
 800dfe8:	e7df      	b.n	800dfaa <ucdr_deserialize_endian_double+0x14a>
 800dfea:	3503      	adds	r5, #3
 800dfec:	e7d9      	b.n	800dfa2 <ucdr_deserialize_endian_double+0x142>
 800dfee:	bf00      	nop

0800dff0 <ucdr_check_buffer_available_for>:
 800dff0:	7d83      	ldrb	r3, [r0, #22]
 800dff2:	b93b      	cbnz	r3, 800e004 <ucdr_check_buffer_available_for+0x14>
 800dff4:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800dff8:	440b      	add	r3, r1
 800dffa:	4298      	cmp	r0, r3
 800dffc:	bf34      	ite	cc
 800dffe:	2000      	movcc	r0, #0
 800e000:	2001      	movcs	r0, #1
 800e002:	4770      	bx	lr
 800e004:	2000      	movs	r0, #0
 800e006:	4770      	bx	lr

0800e008 <ucdr_check_final_buffer_behavior>:
 800e008:	7d83      	ldrb	r3, [r0, #22]
 800e00a:	b943      	cbnz	r3, 800e01e <ucdr_check_final_buffer_behavior+0x16>
 800e00c:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800e010:	4291      	cmp	r1, r2
 800e012:	b510      	push	{r4, lr}
 800e014:	4604      	mov	r4, r0
 800e016:	d205      	bcs.n	800e024 <ucdr_check_final_buffer_behavior+0x1c>
 800e018:	2301      	movs	r3, #1
 800e01a:	4618      	mov	r0, r3
 800e01c:	bd10      	pop	{r4, pc}
 800e01e:	2300      	movs	r3, #0
 800e020:	4618      	mov	r0, r3
 800e022:	4770      	bx	lr
 800e024:	6982      	ldr	r2, [r0, #24]
 800e026:	b13a      	cbz	r2, 800e038 <ucdr_check_final_buffer_behavior+0x30>
 800e028:	69c1      	ldr	r1, [r0, #28]
 800e02a:	4790      	blx	r2
 800e02c:	f080 0301 	eor.w	r3, r0, #1
 800e030:	b2db      	uxtb	r3, r3
 800e032:	75a0      	strb	r0, [r4, #22]
 800e034:	4618      	mov	r0, r3
 800e036:	bd10      	pop	{r4, pc}
 800e038:	2001      	movs	r0, #1
 800e03a:	75a0      	strb	r0, [r4, #22]
 800e03c:	e7fa      	b.n	800e034 <ucdr_check_final_buffer_behavior+0x2c>
 800e03e:	bf00      	nop

0800e040 <ucdr_set_on_full_buffer_callback>:
 800e040:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800e044:	4770      	bx	lr
 800e046:	bf00      	nop

0800e048 <ucdr_init_buffer_origin_offset_endian>:
 800e048:	b410      	push	{r4}
 800e04a:	9c01      	ldr	r4, [sp, #4]
 800e04c:	6001      	str	r1, [r0, #0]
 800e04e:	440a      	add	r2, r1
 800e050:	6042      	str	r2, [r0, #4]
 800e052:	190a      	adds	r2, r1, r4
 800e054:	441c      	add	r4, r3
 800e056:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800e05a:	6082      	str	r2, [r0, #8]
 800e05c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e060:	7503      	strb	r3, [r0, #20]
 800e062:	2200      	movs	r2, #0
 800e064:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800e068:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e06c:	7542      	strb	r2, [r0, #21]
 800e06e:	7582      	strb	r2, [r0, #22]
 800e070:	4770      	bx	lr
 800e072:	bf00      	nop

0800e074 <ucdr_init_buffer_origin_offset>:
 800e074:	b510      	push	{r4, lr}
 800e076:	b082      	sub	sp, #8
 800e078:	9c04      	ldr	r4, [sp, #16]
 800e07a:	9400      	str	r4, [sp, #0]
 800e07c:	2401      	movs	r4, #1
 800e07e:	9401      	str	r4, [sp, #4]
 800e080:	f7ff ffe2 	bl	800e048 <ucdr_init_buffer_origin_offset_endian>
 800e084:	b002      	add	sp, #8
 800e086:	bd10      	pop	{r4, pc}

0800e088 <ucdr_init_buffer_origin>:
 800e088:	b510      	push	{r4, lr}
 800e08a:	b082      	sub	sp, #8
 800e08c:	2400      	movs	r4, #0
 800e08e:	9400      	str	r4, [sp, #0]
 800e090:	f7ff fff0 	bl	800e074 <ucdr_init_buffer_origin_offset>
 800e094:	b002      	add	sp, #8
 800e096:	bd10      	pop	{r4, pc}

0800e098 <ucdr_init_buffer>:
 800e098:	2300      	movs	r3, #0
 800e09a:	f7ff bff5 	b.w	800e088 <ucdr_init_buffer_origin>
 800e09e:	bf00      	nop

0800e0a0 <ucdr_alignment>:
 800e0a0:	fbb0 f3f1 	udiv	r3, r0, r1
 800e0a4:	fb03 0011 	mls	r0, r3, r1, r0
 800e0a8:	1a08      	subs	r0, r1, r0
 800e0aa:	3901      	subs	r1, #1
 800e0ac:	4008      	ands	r0, r1
 800e0ae:	4770      	bx	lr

0800e0b0 <ucdr_buffer_alignment>:
 800e0b0:	7d43      	ldrb	r3, [r0, #21]
 800e0b2:	428b      	cmp	r3, r1
 800e0b4:	d208      	bcs.n	800e0c8 <ucdr_buffer_alignment+0x18>
 800e0b6:	6900      	ldr	r0, [r0, #16]
 800e0b8:	fbb0 f3f1 	udiv	r3, r0, r1
 800e0bc:	fb01 0013 	mls	r0, r1, r3, r0
 800e0c0:	1a08      	subs	r0, r1, r0
 800e0c2:	3901      	subs	r1, #1
 800e0c4:	4008      	ands	r0, r1
 800e0c6:	4770      	bx	lr
 800e0c8:	2000      	movs	r0, #0
 800e0ca:	4770      	bx	lr

0800e0cc <ucdr_align_to>:
 800e0cc:	b538      	push	{r3, r4, r5, lr}
 800e0ce:	4604      	mov	r4, r0
 800e0d0:	460d      	mov	r5, r1
 800e0d2:	f7ff ffed 	bl	800e0b0 <ucdr_buffer_alignment>
 800e0d6:	68a3      	ldr	r3, [r4, #8]
 800e0d8:	6861      	ldr	r1, [r4, #4]
 800e0da:	6922      	ldr	r2, [r4, #16]
 800e0dc:	7565      	strb	r5, [r4, #21]
 800e0de:	4403      	add	r3, r0
 800e0e0:	428b      	cmp	r3, r1
 800e0e2:	bf28      	it	cs
 800e0e4:	460b      	movcs	r3, r1
 800e0e6:	4402      	add	r2, r0
 800e0e8:	60a3      	str	r3, [r4, #8]
 800e0ea:	6122      	str	r2, [r4, #16]
 800e0ec:	bd38      	pop	{r3, r4, r5, pc}
 800e0ee:	bf00      	nop

0800e0f0 <ucdr_buffer_length>:
 800e0f0:	6882      	ldr	r2, [r0, #8]
 800e0f2:	6800      	ldr	r0, [r0, #0]
 800e0f4:	1a10      	subs	r0, r2, r0
 800e0f6:	4770      	bx	lr

0800e0f8 <ucdr_buffer_remaining>:
 800e0f8:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800e0fc:	1a10      	subs	r0, r2, r0
 800e0fe:	4770      	bx	lr

0800e100 <ucdr_check_final_buffer_behavior_array>:
 800e100:	b538      	push	{r3, r4, r5, lr}
 800e102:	7d83      	ldrb	r3, [r0, #22]
 800e104:	b963      	cbnz	r3, 800e120 <ucdr_check_final_buffer_behavior_array+0x20>
 800e106:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800e10a:	429a      	cmp	r2, r3
 800e10c:	4604      	mov	r4, r0
 800e10e:	460d      	mov	r5, r1
 800e110:	d308      	bcc.n	800e124 <ucdr_check_final_buffer_behavior_array+0x24>
 800e112:	b139      	cbz	r1, 800e124 <ucdr_check_final_buffer_behavior_array+0x24>
 800e114:	6983      	ldr	r3, [r0, #24]
 800e116:	b163      	cbz	r3, 800e132 <ucdr_check_final_buffer_behavior_array+0x32>
 800e118:	69c1      	ldr	r1, [r0, #28]
 800e11a:	4798      	blx	r3
 800e11c:	75a0      	strb	r0, [r4, #22]
 800e11e:	b108      	cbz	r0, 800e124 <ucdr_check_final_buffer_behavior_array+0x24>
 800e120:	2000      	movs	r0, #0
 800e122:	bd38      	pop	{r3, r4, r5, pc}
 800e124:	4620      	mov	r0, r4
 800e126:	f7ff ffe7 	bl	800e0f8 <ucdr_buffer_remaining>
 800e12a:	42a8      	cmp	r0, r5
 800e12c:	bf28      	it	cs
 800e12e:	4628      	movcs	r0, r5
 800e130:	bd38      	pop	{r3, r4, r5, pc}
 800e132:	2301      	movs	r3, #1
 800e134:	7583      	strb	r3, [r0, #22]
 800e136:	e7f3      	b.n	800e120 <ucdr_check_final_buffer_behavior_array+0x20>

0800e138 <ucdr_advance_buffer>:
 800e138:	b538      	push	{r3, r4, r5, lr}
 800e13a:	4604      	mov	r4, r0
 800e13c:	460d      	mov	r5, r1
 800e13e:	f7ff ff57 	bl	800dff0 <ucdr_check_buffer_available_for>
 800e142:	b178      	cbz	r0, 800e164 <ucdr_advance_buffer+0x2c>
 800e144:	6923      	ldr	r3, [r4, #16]
 800e146:	68a2      	ldr	r2, [r4, #8]
 800e148:	442b      	add	r3, r5
 800e14a:	6123      	str	r3, [r4, #16]
 800e14c:	2301      	movs	r3, #1
 800e14e:	442a      	add	r2, r5
 800e150:	7563      	strb	r3, [r4, #21]
 800e152:	60a2      	str	r2, [r4, #8]
 800e154:	bd38      	pop	{r3, r4, r5, pc}
 800e156:	68a2      	ldr	r2, [r4, #8]
 800e158:	6923      	ldr	r3, [r4, #16]
 800e15a:	4402      	add	r2, r0
 800e15c:	4403      	add	r3, r0
 800e15e:	1a2d      	subs	r5, r5, r0
 800e160:	60a2      	str	r2, [r4, #8]
 800e162:	6123      	str	r3, [r4, #16]
 800e164:	2201      	movs	r2, #1
 800e166:	4629      	mov	r1, r5
 800e168:	4620      	mov	r0, r4
 800e16a:	f7ff ffc9 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 800e16e:	2800      	cmp	r0, #0
 800e170:	d1f1      	bne.n	800e156 <ucdr_advance_buffer+0x1e>
 800e172:	2301      	movs	r3, #1
 800e174:	7563      	strb	r3, [r4, #21]
 800e176:	bd38      	pop	{r3, r4, r5, pc}

0800e178 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e178:	4b04      	ldr	r3, [pc, #16]	@ (800e18c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e17a:	681a      	ldr	r2, [r3, #0]
 800e17c:	b10a      	cbz	r2, 800e182 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800e17e:	4803      	ldr	r0, [pc, #12]	@ (800e18c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e180:	4770      	bx	lr
 800e182:	4a03      	ldr	r2, [pc, #12]	@ (800e190 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800e184:	4801      	ldr	r0, [pc, #4]	@ (800e18c <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800e186:	6812      	ldr	r2, [r2, #0]
 800e188:	601a      	str	r2, [r3, #0]
 800e18a:	4770      	bx	lr
 800e18c:	20000294 	.word	0x20000294
 800e190:	20000404 	.word	0x20000404

0800e194 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e194:	4a02      	ldr	r2, [pc, #8]	@ (800e1a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800e196:	4b03      	ldr	r3, [pc, #12]	@ (800e1a4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800e198:	6812      	ldr	r2, [r2, #0]
 800e19a:	601a      	str	r2, [r3, #0]
 800e19c:	4770      	bx	lr
 800e19e:	bf00      	nop
 800e1a0:	20000404 	.word	0x20000404
 800e1a4:	20000294 	.word	0x20000294

0800e1a8 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800e1a8:	f005 be2e 	b.w	8013e08 <nav_msgs__msg__Odometry__init>

0800e1ac <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800e1ac:	f005 be78 	b.w	8013ea0 <nav_msgs__msg__Odometry__fini>

0800e1b0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e1b0:	b510      	push	{r4, lr}
 800e1b2:	f002 f8d7 	bl	8010364 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e1b6:	4c0a      	ldr	r4, [pc, #40]	@ (800e1e0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800e1b8:	60e0      	str	r0, [r4, #12]
 800e1ba:	f002 fabf 	bl	801073c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e1be:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800e1c2:	f002 fb01 	bl	80107c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e1c6:	4b07      	ldr	r3, [pc, #28]	@ (800e1e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1c8:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800e1cc:	681a      	ldr	r2, [r3, #0]
 800e1ce:	b10a      	cbz	r2, 800e1d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800e1d0:	4804      	ldr	r0, [pc, #16]	@ (800e1e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1d2:	bd10      	pop	{r4, pc}
 800e1d4:	4a04      	ldr	r2, [pc, #16]	@ (800e1e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800e1d6:	4803      	ldr	r0, [pc, #12]	@ (800e1e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800e1d8:	6812      	ldr	r2, [r2, #0]
 800e1da:	601a      	str	r2, [r3, #0]
 800e1dc:	bd10      	pop	{r4, pc}
 800e1de:	bf00      	nop
 800e1e0:	200002cc 	.word	0x200002cc
 800e1e4:	200002b4 	.word	0x200002b4
 800e1e8:	20000408 	.word	0x20000408

0800e1ec <get_serialized_size_nav_msgs__msg__Odometry>:
 800e1ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1ee:	4604      	mov	r4, r0
 800e1f0:	b1c0      	cbz	r0, 800e224 <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800e1f2:	460e      	mov	r6, r1
 800e1f4:	f002 f8da 	bl	80103ac <get_serialized_size_std_msgs__msg__Header>
 800e1f8:	1837      	adds	r7, r6, r0
 800e1fa:	2104      	movs	r1, #4
 800e1fc:	4638      	mov	r0, r7
 800e1fe:	f7ff ff4f 	bl	800e0a0 <ucdr_alignment>
 800e202:	69a5      	ldr	r5, [r4, #24]
 800e204:	3505      	adds	r5, #5
 800e206:	4405      	add	r5, r0
 800e208:	443d      	add	r5, r7
 800e20a:	4629      	mov	r1, r5
 800e20c:	f104 0020 	add.w	r0, r4, #32
 800e210:	f002 faf0 	bl	80107f4 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e214:	4405      	add	r5, r0
 800e216:	4629      	mov	r1, r5
 800e218:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e21c:	f002 fc12 	bl	8010a44 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e220:	1b80      	subs	r0, r0, r6
 800e222:	4428      	add	r0, r5
 800e224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e226:	bf00      	nop

0800e228 <_Odometry__cdr_deserialize>:
 800e228:	b570      	push	{r4, r5, r6, lr}
 800e22a:	460c      	mov	r4, r1
 800e22c:	b082      	sub	sp, #8
 800e22e:	b349      	cbz	r1, 800e284 <_Odometry__cdr_deserialize+0x5c>
 800e230:	4605      	mov	r5, r0
 800e232:	f002 f93d 	bl	80104b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e236:	6843      	ldr	r3, [r0, #4]
 800e238:	4621      	mov	r1, r4
 800e23a:	68db      	ldr	r3, [r3, #12]
 800e23c:	4628      	mov	r0, r5
 800e23e:	4798      	blx	r3
 800e240:	69e6      	ldr	r6, [r4, #28]
 800e242:	6961      	ldr	r1, [r4, #20]
 800e244:	ab01      	add	r3, sp, #4
 800e246:	4632      	mov	r2, r6
 800e248:	4628      	mov	r0, r5
 800e24a:	f002 fe53 	bl	8010ef4 <ucdr_deserialize_sequence_char>
 800e24e:	9b01      	ldr	r3, [sp, #4]
 800e250:	b9a0      	cbnz	r0, 800e27c <_Odometry__cdr_deserialize+0x54>
 800e252:	429e      	cmp	r6, r3
 800e254:	d319      	bcc.n	800e28a <_Odometry__cdr_deserialize+0x62>
 800e256:	f002 fb39 	bl	80108cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e25a:	6843      	ldr	r3, [r0, #4]
 800e25c:	f104 0120 	add.w	r1, r4, #32
 800e260:	68db      	ldr	r3, [r3, #12]
 800e262:	4628      	mov	r0, r5
 800e264:	4798      	blx	r3
 800e266:	f002 fc59 	bl	8010b1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e26a:	6843      	ldr	r3, [r0, #4]
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800e272:	4628      	mov	r0, r5
 800e274:	b002      	add	sp, #8
 800e276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e27a:	4718      	bx	r3
 800e27c:	b103      	cbz	r3, 800e280 <_Odometry__cdr_deserialize+0x58>
 800e27e:	3b01      	subs	r3, #1
 800e280:	61a3      	str	r3, [r4, #24]
 800e282:	e7e8      	b.n	800e256 <_Odometry__cdr_deserialize+0x2e>
 800e284:	4608      	mov	r0, r1
 800e286:	b002      	add	sp, #8
 800e288:	bd70      	pop	{r4, r5, r6, pc}
 800e28a:	2101      	movs	r1, #1
 800e28c:	75a8      	strb	r0, [r5, #22]
 800e28e:	7569      	strb	r1, [r5, #21]
 800e290:	61a0      	str	r0, [r4, #24]
 800e292:	4628      	mov	r0, r5
 800e294:	f7ff ff1a 	bl	800e0cc <ucdr_align_to>
 800e298:	9901      	ldr	r1, [sp, #4]
 800e29a:	4628      	mov	r0, r5
 800e29c:	f7ff ff4c 	bl	800e138 <ucdr_advance_buffer>
 800e2a0:	e7d9      	b.n	800e256 <_Odometry__cdr_deserialize+0x2e>
 800e2a2:	bf00      	nop

0800e2a4 <_Odometry__cdr_serialize>:
 800e2a4:	b348      	cbz	r0, 800e2fa <_Odometry__cdr_serialize+0x56>
 800e2a6:	b570      	push	{r4, r5, r6, lr}
 800e2a8:	4604      	mov	r4, r0
 800e2aa:	460e      	mov	r6, r1
 800e2ac:	f002 f900 	bl	80104b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800e2b0:	6843      	ldr	r3, [r0, #4]
 800e2b2:	4631      	mov	r1, r6
 800e2b4:	689b      	ldr	r3, [r3, #8]
 800e2b6:	4620      	mov	r0, r4
 800e2b8:	4798      	blx	r3
 800e2ba:	6965      	ldr	r5, [r4, #20]
 800e2bc:	b1d5      	cbz	r5, 800e2f4 <_Odometry__cdr_serialize+0x50>
 800e2be:	4628      	mov	r0, r5
 800e2c0:	f7f1 ffee 	bl	80002a0 <strlen>
 800e2c4:	1c42      	adds	r2, r0, #1
 800e2c6:	4629      	mov	r1, r5
 800e2c8:	61a0      	str	r0, [r4, #24]
 800e2ca:	4630      	mov	r0, r6
 800e2cc:	f002 fe00 	bl	8010ed0 <ucdr_serialize_sequence_char>
 800e2d0:	f002 fafc 	bl	80108cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800e2d4:	6843      	ldr	r3, [r0, #4]
 800e2d6:	4631      	mov	r1, r6
 800e2d8:	689b      	ldr	r3, [r3, #8]
 800e2da:	f104 0020 	add.w	r0, r4, #32
 800e2de:	4798      	blx	r3
 800e2e0:	f002 fc1c 	bl	8010b1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800e2e4:	6843      	ldr	r3, [r0, #4]
 800e2e6:	4631      	mov	r1, r6
 800e2e8:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e2ec:	689b      	ldr	r3, [r3, #8]
 800e2ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e2f2:	4718      	bx	r3
 800e2f4:	462a      	mov	r2, r5
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	e7e5      	b.n	800e2c6 <_Odometry__cdr_serialize+0x22>
 800e2fa:	4770      	bx	lr

0800e2fc <_Odometry__max_serialized_size>:
 800e2fc:	b510      	push	{r4, lr}
 800e2fe:	b082      	sub	sp, #8
 800e300:	2301      	movs	r3, #1
 800e302:	2100      	movs	r1, #0
 800e304:	f10d 0007 	add.w	r0, sp, #7
 800e308:	f88d 3007 	strb.w	r3, [sp, #7]
 800e30c:	f002 f8c6 	bl	801049c <max_serialized_size_std_msgs__msg__Header>
 800e310:	2300      	movs	r3, #0
 800e312:	4601      	mov	r1, r0
 800e314:	4604      	mov	r4, r0
 800e316:	f10d 0007 	add.w	r0, sp, #7
 800e31a:	f88d 3007 	strb.w	r3, [sp, #7]
 800e31e:	f002 fac5 	bl	80108ac <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e322:	4404      	add	r4, r0
 800e324:	4621      	mov	r1, r4
 800e326:	f10d 0007 	add.w	r0, sp, #7
 800e32a:	f002 fbe7 	bl	8010afc <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e32e:	4420      	add	r0, r4
 800e330:	b002      	add	sp, #8
 800e332:	bd10      	pop	{r4, pc}

0800e334 <_Odometry__get_serialized_size>:
 800e334:	b570      	push	{r4, r5, r6, lr}
 800e336:	4604      	mov	r4, r0
 800e338:	b1b8      	cbz	r0, 800e36a <_Odometry__get_serialized_size+0x36>
 800e33a:	2100      	movs	r1, #0
 800e33c:	f002 f836 	bl	80103ac <get_serialized_size_std_msgs__msg__Header>
 800e340:	2104      	movs	r1, #4
 800e342:	4606      	mov	r6, r0
 800e344:	f7ff feac 	bl	800e0a0 <ucdr_alignment>
 800e348:	69a5      	ldr	r5, [r4, #24]
 800e34a:	3505      	adds	r5, #5
 800e34c:	4603      	mov	r3, r0
 800e34e:	4435      	add	r5, r6
 800e350:	441d      	add	r5, r3
 800e352:	4629      	mov	r1, r5
 800e354:	f104 0020 	add.w	r0, r4, #32
 800e358:	f002 fa4c 	bl	80107f4 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800e35c:	4405      	add	r5, r0
 800e35e:	4629      	mov	r1, r5
 800e360:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800e364:	f002 fb6e 	bl	8010a44 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800e368:	4428      	add	r0, r5
 800e36a:	bd70      	pop	{r4, r5, r6, pc}

0800e36c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800e36c:	4800      	ldr	r0, [pc, #0]	@ (800e370 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800e36e:	4770      	bx	lr
 800e370:	200003bc 	.word	0x200003bc

0800e374 <rcl_get_zero_initialized_publisher>:
 800e374:	4b01      	ldr	r3, [pc, #4]	@ (800e37c <rcl_get_zero_initialized_publisher+0x8>)
 800e376:	6818      	ldr	r0, [r3, #0]
 800e378:	4770      	bx	lr
 800e37a:	bf00      	nop
 800e37c:	0801f93c 	.word	0x0801f93c

0800e380 <rcl_publisher_init>:
 800e380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e384:	b088      	sub	sp, #32
 800e386:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800e388:	2d00      	cmp	r5, #0
 800e38a:	d06a      	beq.n	800e462 <rcl_publisher_init+0xe2>
 800e38c:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800e390:	4604      	mov	r4, r0
 800e392:	4648      	mov	r0, r9
 800e394:	460e      	mov	r6, r1
 800e396:	4690      	mov	r8, r2
 800e398:	461f      	mov	r7, r3
 800e39a:	f001 f845 	bl	800f428 <rcutils_allocator_is_valid>
 800e39e:	2800      	cmp	r0, #0
 800e3a0:	d05f      	beq.n	800e462 <rcl_publisher_init+0xe2>
 800e3a2:	2c00      	cmp	r4, #0
 800e3a4:	d05d      	beq.n	800e462 <rcl_publisher_init+0xe2>
 800e3a6:	f8d4 a000 	ldr.w	sl, [r4]
 800e3aa:	f1ba 0f00 	cmp.w	sl, #0
 800e3ae:	d004      	beq.n	800e3ba <rcl_publisher_init+0x3a>
 800e3b0:	2764      	movs	r7, #100	@ 0x64
 800e3b2:	4638      	mov	r0, r7
 800e3b4:	b008      	add	sp, #32
 800e3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e3ba:	4630      	mov	r0, r6
 800e3bc:	f006 fa1a 	bl	80147f4 <rcl_node_is_valid>
 800e3c0:	2800      	cmp	r0, #0
 800e3c2:	d053      	beq.n	800e46c <rcl_publisher_init+0xec>
 800e3c4:	f1b8 0f00 	cmp.w	r8, #0
 800e3c8:	d04b      	beq.n	800e462 <rcl_publisher_init+0xe2>
 800e3ca:	2f00      	cmp	r7, #0
 800e3cc:	d049      	beq.n	800e462 <rcl_publisher_init+0xe2>
 800e3ce:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800e3d2:	aa07      	add	r2, sp, #28
 800e3d4:	9205      	str	r2, [sp, #20]
 800e3d6:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800e3da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e3de:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e3e2:	f8cd a01c 	str.w	sl, [sp, #28]
 800e3e6:	4639      	mov	r1, r7
 800e3e8:	e899 000c 	ldmia.w	r9, {r2, r3}
 800e3ec:	4630      	mov	r0, r6
 800e3ee:	f006 fa91 	bl	8014914 <rcl_node_resolve_name>
 800e3f2:	4607      	mov	r7, r0
 800e3f4:	2800      	cmp	r0, #0
 800e3f6:	d150      	bne.n	800e49a <rcl_publisher_init+0x11a>
 800e3f8:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800e3fc:	21c8      	movs	r1, #200	@ 0xc8
 800e3fe:	2001      	movs	r0, #1
 800e400:	4798      	blx	r3
 800e402:	6020      	str	r0, [r4, #0]
 800e404:	2800      	cmp	r0, #0
 800e406:	d04e      	beq.n	800e4a6 <rcl_publisher_init+0x126>
 800e408:	4630      	mov	r0, r6
 800e40a:	f006 fa15 	bl	8014838 <rcl_node_get_rmw_handle>
 800e40e:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800e412:	9300      	str	r3, [sp, #0]
 800e414:	9a07      	ldr	r2, [sp, #28]
 800e416:	6827      	ldr	r7, [r4, #0]
 800e418:	462b      	mov	r3, r5
 800e41a:	4641      	mov	r1, r8
 800e41c:	f001 f91e 	bl	800f65c <rmw_create_publisher>
 800e420:	6823      	ldr	r3, [r4, #0]
 800e422:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800e426:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e42a:	b370      	cbz	r0, 800e48a <rcl_publisher_init+0x10a>
 800e42c:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800e430:	f001 f9f0 	bl	800f814 <rmw_publisher_get_actual_qos>
 800e434:	6823      	ldr	r3, [r4, #0]
 800e436:	4607      	mov	r7, r0
 800e438:	b9d0      	cbnz	r0, 800e470 <rcl_publisher_init+0xf0>
 800e43a:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800e43e:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800e442:	4629      	mov	r1, r5
 800e444:	2270      	movs	r2, #112	@ 0x70
 800e446:	4618      	mov	r0, r3
 800e448:	f00e f9bb 	bl	801c7c2 <memcpy>
 800e44c:	6832      	ldr	r2, [r6, #0]
 800e44e:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800e452:	9807      	ldr	r0, [sp, #28]
 800e454:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800e456:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e458:	4798      	blx	r3
 800e45a:	4638      	mov	r0, r7
 800e45c:	b008      	add	sp, #32
 800e45e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e462:	270b      	movs	r7, #11
 800e464:	4638      	mov	r0, r7
 800e466:	b008      	add	sp, #32
 800e468:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e46c:	27c8      	movs	r7, #200	@ 0xc8
 800e46e:	e7a0      	b.n	800e3b2 <rcl_publisher_init+0x32>
 800e470:	b18b      	cbz	r3, 800e496 <rcl_publisher_init+0x116>
 800e472:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e476:	b142      	cbz	r2, 800e48a <rcl_publisher_init+0x10a>
 800e478:	4630      	mov	r0, r6
 800e47a:	f006 f9dd 	bl	8014838 <rcl_node_get_rmw_handle>
 800e47e:	6823      	ldr	r3, [r4, #0]
 800e480:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800e484:	f001 f9d4 	bl	800f830 <rmw_destroy_publisher>
 800e488:	6823      	ldr	r3, [r4, #0]
 800e48a:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800e48c:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800e48e:	4618      	mov	r0, r3
 800e490:	4790      	blx	r2
 800e492:	2300      	movs	r3, #0
 800e494:	6023      	str	r3, [r4, #0]
 800e496:	2701      	movs	r7, #1
 800e498:	e7db      	b.n	800e452 <rcl_publisher_init+0xd2>
 800e49a:	2867      	cmp	r0, #103	@ 0x67
 800e49c:	d0d9      	beq.n	800e452 <rcl_publisher_init+0xd2>
 800e49e:	2869      	cmp	r0, #105	@ 0x69
 800e4a0:	d003      	beq.n	800e4aa <rcl_publisher_init+0x12a>
 800e4a2:	280a      	cmp	r0, #10
 800e4a4:	d1f7      	bne.n	800e496 <rcl_publisher_init+0x116>
 800e4a6:	270a      	movs	r7, #10
 800e4a8:	e7d3      	b.n	800e452 <rcl_publisher_init+0xd2>
 800e4aa:	2767      	movs	r7, #103	@ 0x67
 800e4ac:	e7d1      	b.n	800e452 <rcl_publisher_init+0xd2>
 800e4ae:	bf00      	nop

0800e4b0 <rcl_publisher_get_default_options>:
 800e4b0:	b530      	push	{r4, r5, lr}
 800e4b2:	4912      	ldr	r1, [pc, #72]	@ (800e4fc <rcl_publisher_get_default_options+0x4c>)
 800e4b4:	b083      	sub	sp, #12
 800e4b6:	2250      	movs	r2, #80	@ 0x50
 800e4b8:	4604      	mov	r4, r0
 800e4ba:	f00e f982 	bl	801c7c2 <memcpy>
 800e4be:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e4c2:	f000 ff85 	bl	800f3d0 <rcutils_get_default_allocator>
 800e4c6:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800e4ca:	f001 f849 	bl	800f560 <rmw_get_default_publisher_options>
 800e4ce:	2500      	movs	r5, #0
 800e4d0:	f10d 0007 	add.w	r0, sp, #7
 800e4d4:	f88d 5007 	strb.w	r5, [sp, #7]
 800e4d8:	f006 f9b4 	bl	8014844 <rcl_get_disable_loaned_message>
 800e4dc:	b930      	cbnz	r0, 800e4ec <rcl_publisher_get_default_options+0x3c>
 800e4de:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800e4e2:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e4e6:	4620      	mov	r0, r4
 800e4e8:	b003      	add	sp, #12
 800e4ea:	bd30      	pop	{r4, r5, pc}
 800e4ec:	f000 ffc8 	bl	800f480 <rcutils_reset_error>
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800e4f6:	b003      	add	sp, #12
 800e4f8:	bd30      	pop	{r4, r5, pc}
 800e4fa:	bf00      	nop
 800e4fc:	0801f940 	.word	0x0801f940

0800e500 <rcl_publish>:
 800e500:	b308      	cbz	r0, 800e546 <rcl_publish+0x46>
 800e502:	6803      	ldr	r3, [r0, #0]
 800e504:	b570      	push	{r4, r5, r6, lr}
 800e506:	4604      	mov	r4, r0
 800e508:	b1c3      	cbz	r3, 800e53c <rcl_publish+0x3c>
 800e50a:	4616      	mov	r6, r2
 800e50c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e510:	b1a2      	cbz	r2, 800e53c <rcl_publish+0x3c>
 800e512:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e516:	460d      	mov	r5, r1
 800e518:	f005 fdbe 	bl	8014098 <rcl_context_is_valid>
 800e51c:	b160      	cbz	r0, 800e538 <rcl_publish+0x38>
 800e51e:	6823      	ldr	r3, [r4, #0]
 800e520:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e524:	b150      	cbz	r0, 800e53c <rcl_publish+0x3c>
 800e526:	b165      	cbz	r5, 800e542 <rcl_publish+0x42>
 800e528:	4632      	mov	r2, r6
 800e52a:	4629      	mov	r1, r5
 800e52c:	f001 f836 	bl	800f59c <rmw_publish>
 800e530:	3800      	subs	r0, #0
 800e532:	bf18      	it	ne
 800e534:	2001      	movne	r0, #1
 800e536:	bd70      	pop	{r4, r5, r6, pc}
 800e538:	f000 ff84 	bl	800f444 <rcutils_error_is_set>
 800e53c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e540:	bd70      	pop	{r4, r5, r6, pc}
 800e542:	200b      	movs	r0, #11
 800e544:	bd70      	pop	{r4, r5, r6, pc}
 800e546:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800e54a:	4770      	bx	lr

0800e54c <rcl_publisher_is_valid>:
 800e54c:	b1b0      	cbz	r0, 800e57c <rcl_publisher_is_valid+0x30>
 800e54e:	6803      	ldr	r3, [r0, #0]
 800e550:	b510      	push	{r4, lr}
 800e552:	4604      	mov	r4, r0
 800e554:	b183      	cbz	r3, 800e578 <rcl_publisher_is_valid+0x2c>
 800e556:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800e55a:	b16a      	cbz	r2, 800e578 <rcl_publisher_is_valid+0x2c>
 800e55c:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800e560:	f005 fd9a 	bl	8014098 <rcl_context_is_valid>
 800e564:	b130      	cbz	r0, 800e574 <rcl_publisher_is_valid+0x28>
 800e566:	6823      	ldr	r3, [r4, #0]
 800e568:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800e56c:	3800      	subs	r0, #0
 800e56e:	bf18      	it	ne
 800e570:	2001      	movne	r0, #1
 800e572:	bd10      	pop	{r4, pc}
 800e574:	f000 ff66 	bl	800f444 <rcutils_error_is_set>
 800e578:	2000      	movs	r0, #0
 800e57a:	bd10      	pop	{r4, pc}
 800e57c:	2000      	movs	r0, #0
 800e57e:	4770      	bx	lr

0800e580 <rcl_publisher_is_valid_except_context>:
 800e580:	b130      	cbz	r0, 800e590 <rcl_publisher_is_valid_except_context+0x10>
 800e582:	6800      	ldr	r0, [r0, #0]
 800e584:	b120      	cbz	r0, 800e590 <rcl_publisher_is_valid_except_context+0x10>
 800e586:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800e58a:	3800      	subs	r0, #0
 800e58c:	bf18      	it	ne
 800e58e:	2001      	movne	r0, #1
 800e590:	4770      	bx	lr
 800e592:	bf00      	nop

0800e594 <_rclc_check_for_new_data>:
 800e594:	2800      	cmp	r0, #0
 800e596:	d046      	beq.n	800e626 <_rclc_check_for_new_data+0x92>
 800e598:	b510      	push	{r4, lr}
 800e59a:	7802      	ldrb	r2, [r0, #0]
 800e59c:	b084      	sub	sp, #16
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2a0a      	cmp	r2, #10
 800e5a2:	d842      	bhi.n	800e62a <_rclc_check_for_new_data+0x96>
 800e5a4:	e8df f002 	tbb	[pc, r2]
 800e5a8:	14181212 	.word	0x14181212
 800e5ac:	06060614 	.word	0x06060614
 800e5b0:	2e1a      	.short	0x2e1a
 800e5b2:	16          	.byte	0x16
 800e5b3:	00          	.byte	0x00
 800e5b4:	6a0a      	ldr	r2, [r1, #32]
 800e5b6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800e5b8:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800e5bc:	3a00      	subs	r2, #0
 800e5be:	bf18      	it	ne
 800e5c0:	2201      	movne	r2, #1
 800e5c2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800e5c6:	2000      	movs	r0, #0
 800e5c8:	b004      	add	sp, #16
 800e5ca:	bd10      	pop	{r4, pc}
 800e5cc:	680a      	ldr	r2, [r1, #0]
 800e5ce:	e7f2      	b.n	800e5b6 <_rclc_check_for_new_data+0x22>
 800e5d0:	698a      	ldr	r2, [r1, #24]
 800e5d2:	e7f0      	b.n	800e5b6 <_rclc_check_for_new_data+0x22>
 800e5d4:	688a      	ldr	r2, [r1, #8]
 800e5d6:	e7ee      	b.n	800e5b6 <_rclc_check_for_new_data+0x22>
 800e5d8:	690a      	ldr	r2, [r1, #16]
 800e5da:	e7ec      	b.n	800e5b6 <_rclc_check_for_new_data+0x22>
 800e5dc:	685c      	ldr	r4, [r3, #4]
 800e5de:	4608      	mov	r0, r1
 800e5e0:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800e5e4:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800e5e8:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800e5ec:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800e5f0:	9300      	str	r3, [sp, #0]
 800e5f2:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800e5f6:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800e5fa:	f104 0110 	add.w	r1, r4, #16
 800e5fe:	f008 f82f 	bl	8016660 <rcl_action_client_wait_set_get_entities_ready>
 800e602:	e7e1      	b.n	800e5c8 <_rclc_check_for_new_data+0x34>
 800e604:	685c      	ldr	r4, [r3, #4]
 800e606:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800e60a:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800e60e:	e9cd 3200 	strd	r3, r2, [sp]
 800e612:	4608      	mov	r0, r1
 800e614:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800e618:	f104 0220 	add.w	r2, r4, #32
 800e61c:	f104 0110 	add.w	r1, r4, #16
 800e620:	f008 fa20 	bl	8016a64 <rcl_action_server_wait_set_get_entities_ready>
 800e624:	e7d0      	b.n	800e5c8 <_rclc_check_for_new_data+0x34>
 800e626:	200b      	movs	r0, #11
 800e628:	4770      	bx	lr
 800e62a:	2001      	movs	r0, #1
 800e62c:	e7cc      	b.n	800e5c8 <_rclc_check_for_new_data+0x34>
 800e62e:	bf00      	nop

0800e630 <_rclc_take_new_data>:
 800e630:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e632:	b099      	sub	sp, #100	@ 0x64
 800e634:	2800      	cmp	r0, #0
 800e636:	f000 8082 	beq.w	800e73e <_rclc_take_new_data+0x10e>
 800e63a:	7803      	ldrb	r3, [r0, #0]
 800e63c:	4604      	mov	r4, r0
 800e63e:	2b0a      	cmp	r3, #10
 800e640:	f200 815d 	bhi.w	800e8fe <_rclc_take_new_data+0x2ce>
 800e644:	e8df f003 	tbb	[pc, r3]
 800e648:	31531f1f 	.word	0x31531f1f
 800e64c:	06060631 	.word	0x06060631
 800e650:	4555      	.short	0x4555
 800e652:	53          	.byte	0x53
 800e653:	00          	.byte	0x00
 800e654:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e656:	6a0b      	ldr	r3, [r1, #32]
 800e658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d046      	beq.n	800e6ee <_rclc_take_new_data+0xbe>
 800e660:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e664:	f104 0110 	add.w	r1, r4, #16
 800e668:	f006 fa02 	bl	8014a70 <rcl_take_request>
 800e66c:	4605      	mov	r5, r0
 800e66e:	2800      	cmp	r0, #0
 800e670:	d03d      	beq.n	800e6ee <_rclc_take_new_data+0xbe>
 800e672:	f240 2359 	movw	r3, #601	@ 0x259
 800e676:	4298      	cmp	r0, r3
 800e678:	d128      	bne.n	800e6cc <_rclc_take_new_data+0x9c>
 800e67a:	2300      	movs	r3, #0
 800e67c:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800e680:	4628      	mov	r0, r5
 800e682:	b019      	add	sp, #100	@ 0x64
 800e684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e686:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e688:	680b      	ldr	r3, [r1, #0]
 800e68a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e68e:	b373      	cbz	r3, 800e6ee <_rclc_take_new_data+0xbe>
 800e690:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e694:	2300      	movs	r3, #0
 800e696:	aa0a      	add	r2, sp, #40	@ 0x28
 800e698:	f006 fbbe 	bl	8014e18 <rcl_take>
 800e69c:	4605      	mov	r5, r0
 800e69e:	b330      	cbz	r0, 800e6ee <_rclc_take_new_data+0xbe>
 800e6a0:	f240 1391 	movw	r3, #401	@ 0x191
 800e6a4:	4298      	cmp	r0, r3
 800e6a6:	d0e8      	beq.n	800e67a <_rclc_take_new_data+0x4a>
 800e6a8:	e010      	b.n	800e6cc <_rclc_take_new_data+0x9c>
 800e6aa:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800e6ac:	698b      	ldr	r3, [r1, #24]
 800e6ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6b2:	b1e3      	cbz	r3, 800e6ee <_rclc_take_new_data+0xbe>
 800e6b4:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e6b8:	f104 0110 	add.w	r1, r4, #16
 800e6bc:	f005 fc5c 	bl	8013f78 <rcl_take_response>
 800e6c0:	4605      	mov	r5, r0
 800e6c2:	b1a0      	cbz	r0, 800e6ee <_rclc_take_new_data+0xbe>
 800e6c4:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800e6c8:	4298      	cmp	r0, r3
 800e6ca:	d0d9      	beq.n	800e680 <_rclc_take_new_data+0x50>
 800e6cc:	f000 fed8 	bl	800f480 <rcutils_reset_error>
 800e6d0:	e7d6      	b.n	800e680 <_rclc_take_new_data+0x50>
 800e6d2:	6840      	ldr	r0, [r0, #4]
 800e6d4:	f890 3020 	ldrb.w	r3, [r0, #32]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d15f      	bne.n	800e79c <_rclc_take_new_data+0x16c>
 800e6dc:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d179      	bne.n	800e7d8 <_rclc_take_new_data+0x1a8>
 800e6e4:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	f040 8096 	bne.w	800e81a <_rclc_take_new_data+0x1ea>
 800e6ee:	2500      	movs	r5, #0
 800e6f0:	e7c6      	b.n	800e680 <_rclc_take_new_data+0x50>
 800e6f2:	6840      	ldr	r0, [r0, #4]
 800e6f4:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d138      	bne.n	800e76e <_rclc_take_new_data+0x13e>
 800e6fc:	69c3      	ldr	r3, [r0, #28]
 800e6fe:	b113      	cbz	r3, 800e706 <_rclc_take_new_data+0xd6>
 800e700:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800e704:	b9fb      	cbnz	r3, 800e746 <_rclc_take_new_data+0x116>
 800e706:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	f040 80a8 	bne.w	800e860 <_rclc_take_new_data+0x230>
 800e710:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800e714:	2b00      	cmp	r3, #0
 800e716:	d0ea      	beq.n	800e6ee <_rclc_take_new_data+0xbe>
 800e718:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800e71a:	a90a      	add	r1, sp, #40	@ 0x28
 800e71c:	3010      	adds	r0, #16
 800e71e:	f007 fe83 	bl	8016428 <rcl_action_take_result_response>
 800e722:	4605      	mov	r5, r0
 800e724:	2800      	cmp	r0, #0
 800e726:	d1d1      	bne.n	800e6cc <_rclc_take_new_data+0x9c>
 800e728:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e72c:	6860      	ldr	r0, [r4, #4]
 800e72e:	f008 fac3 	bl	8016cb8 <rclc_action_find_handle_by_result_request_sequence_number>
 800e732:	2800      	cmp	r0, #0
 800e734:	d0db      	beq.n	800e6ee <_rclc_take_new_data+0xbe>
 800e736:	2301      	movs	r3, #1
 800e738:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800e73c:	e7d7      	b.n	800e6ee <_rclc_take_new_data+0xbe>
 800e73e:	250b      	movs	r5, #11
 800e740:	4628      	mov	r0, r5
 800e742:	b019      	add	sp, #100	@ 0x64
 800e744:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e746:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e748:	3010      	adds	r0, #16
 800e74a:	f007 fee9 	bl	8016520 <rcl_action_take_feedback>
 800e74e:	4605      	mov	r5, r0
 800e750:	2800      	cmp	r0, #0
 800e752:	d1bb      	bne.n	800e6cc <_rclc_take_new_data+0x9c>
 800e754:	6860      	ldr	r0, [r4, #4]
 800e756:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800e758:	f008 fa6c 	bl	8016c34 <rclc_action_find_goal_handle_by_uuid>
 800e75c:	4603      	mov	r3, r0
 800e75e:	2800      	cmp	r0, #0
 800e760:	f000 80c4 	beq.w	800e8ec <_rclc_take_new_data+0x2bc>
 800e764:	2201      	movs	r2, #1
 800e766:	6860      	ldr	r0, [r4, #4]
 800e768:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800e76c:	e7cb      	b.n	800e706 <_rclc_take_new_data+0xd6>
 800e76e:	aa04      	add	r2, sp, #16
 800e770:	a90a      	add	r1, sp, #40	@ 0x28
 800e772:	3010      	adds	r0, #16
 800e774:	f007 fde8 	bl	8016348 <rcl_action_take_goal_response>
 800e778:	4605      	mov	r5, r0
 800e77a:	2800      	cmp	r0, #0
 800e77c:	d1a6      	bne.n	800e6cc <_rclc_take_new_data+0x9c>
 800e77e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e782:	6860      	ldr	r0, [r4, #4]
 800e784:	f008 fa86 	bl	8016c94 <rclc_action_find_handle_by_goal_request_sequence_number>
 800e788:	b130      	cbz	r0, 800e798 <_rclc_take_new_data+0x168>
 800e78a:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800e78e:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800e792:	2201      	movs	r2, #1
 800e794:	f880 2020 	strb.w	r2, [r0, #32]
 800e798:	6860      	ldr	r0, [r4, #4]
 800e79a:	e7af      	b.n	800e6fc <_rclc_take_new_data+0xcc>
 800e79c:	f008 fa24 	bl	8016be8 <rclc_action_take_goal_handle>
 800e7a0:	4606      	mov	r6, r0
 800e7a2:	6860      	ldr	r0, [r4, #4]
 800e7a4:	2e00      	cmp	r6, #0
 800e7a6:	d099      	beq.n	800e6dc <_rclc_take_new_data+0xac>
 800e7a8:	6070      	str	r0, [r6, #4]
 800e7aa:	69f2      	ldr	r2, [r6, #28]
 800e7ac:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800e7b0:	3010      	adds	r0, #16
 800e7b2:	f007 ffe5 	bl	8016780 <rcl_action_take_goal_request>
 800e7b6:	4605      	mov	r5, r0
 800e7b8:	2800      	cmp	r0, #0
 800e7ba:	f040 8099 	bne.w	800e8f0 <_rclc_take_new_data+0x2c0>
 800e7be:	69f7      	ldr	r7, [r6, #28]
 800e7c0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e7c2:	7235      	strb	r5, [r6, #8]
 800e7c4:	f8c6 0009 	str.w	r0, [r6, #9]
 800e7c8:	f8c6 100d 	str.w	r1, [r6, #13]
 800e7cc:	6860      	ldr	r0, [r4, #4]
 800e7ce:	f8c6 2011 	str.w	r2, [r6, #17]
 800e7d2:	f8c6 3015 	str.w	r3, [r6, #21]
 800e7d6:	e781      	b.n	800e6dc <_rclc_take_new_data+0xac>
 800e7d8:	aa04      	add	r2, sp, #16
 800e7da:	3010      	adds	r0, #16
 800e7dc:	a90a      	add	r1, sp, #40	@ 0x28
 800e7de:	f008 f83f 	bl	8016860 <rcl_action_take_result_request>
 800e7e2:	4605      	mov	r5, r0
 800e7e4:	2800      	cmp	r0, #0
 800e7e6:	f47f af71 	bne.w	800e6cc <_rclc_take_new_data+0x9c>
 800e7ea:	6860      	ldr	r0, [r4, #4]
 800e7ec:	a904      	add	r1, sp, #16
 800e7ee:	f008 fa21 	bl	8016c34 <rclc_action_find_goal_handle_by_uuid>
 800e7f2:	4607      	mov	r7, r0
 800e7f4:	b160      	cbz	r0, 800e810 <_rclc_take_new_data+0x1e0>
 800e7f6:	ad0a      	add	r5, sp, #40	@ 0x28
 800e7f8:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800e7fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e7fe:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e800:	e895 0003 	ldmia.w	r5, {r0, r1}
 800e804:	f04f 0c02 	mov.w	ip, #2
 800e808:	e886 0003 	stmia.w	r6, {r0, r1}
 800e80c:	f887 c008 	strb.w	ip, [r7, #8]
 800e810:	6860      	ldr	r0, [r4, #4]
 800e812:	2300      	movs	r3, #0
 800e814:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800e818:	e764      	b.n	800e6e4 <_rclc_take_new_data+0xb4>
 800e81a:	ae04      	add	r6, sp, #16
 800e81c:	aa0a      	add	r2, sp, #40	@ 0x28
 800e81e:	3010      	adds	r0, #16
 800e820:	4631      	mov	r1, r6
 800e822:	f008 f85b 	bl	80168dc <rcl_action_take_cancel_request>
 800e826:	4605      	mov	r5, r0
 800e828:	2800      	cmp	r0, #0
 800e82a:	f47f af4f 	bne.w	800e6cc <_rclc_take_new_data+0x9c>
 800e82e:	6860      	ldr	r0, [r4, #4]
 800e830:	a90a      	add	r1, sp, #40	@ 0x28
 800e832:	f008 f9ff 	bl	8016c34 <rclc_action_find_goal_handle_by_uuid>
 800e836:	4605      	mov	r5, r0
 800e838:	2800      	cmp	r0, #0
 800e83a:	d04c      	beq.n	800e8d6 <_rclc_take_new_data+0x2a6>
 800e83c:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800e840:	2101      	movs	r1, #1
 800e842:	f008 f97f 	bl	8016b44 <rcl_action_transition_goal_state>
 800e846:	2803      	cmp	r0, #3
 800e848:	4607      	mov	r7, r0
 800e84a:	d139      	bne.n	800e8c0 <_rclc_take_new_data+0x290>
 800e84c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e84e:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800e852:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e854:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e858:	e884 0003 	stmia.w	r4, {r0, r1}
 800e85c:	722f      	strb	r7, [r5, #8]
 800e85e:	e746      	b.n	800e6ee <_rclc_take_new_data+0xbe>
 800e860:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800e864:	a90a      	add	r1, sp, #40	@ 0x28
 800e866:	3010      	adds	r0, #16
 800e868:	f007 fe1c 	bl	80164a4 <rcl_action_take_cancel_response>
 800e86c:	4605      	mov	r5, r0
 800e86e:	2800      	cmp	r0, #0
 800e870:	f47f af2c 	bne.w	800e6cc <_rclc_take_new_data+0x9c>
 800e874:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e878:	6860      	ldr	r0, [r4, #4]
 800e87a:	f008 fa2f 	bl	8016cdc <rclc_action_find_handle_by_cancel_request_sequence_number>
 800e87e:	4606      	mov	r6, r0
 800e880:	6860      	ldr	r0, [r4, #4]
 800e882:	2e00      	cmp	r6, #0
 800e884:	f43f af44 	beq.w	800e710 <_rclc_take_new_data+0xe0>
 800e888:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e88a:	2701      	movs	r7, #1
 800e88c:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800e88e:	2b00      	cmp	r3, #0
 800e890:	f43f af3e 	beq.w	800e710 <_rclc_take_new_data+0xe0>
 800e894:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e896:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800e89a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800e89e:	f008 f9c9 	bl	8016c34 <rclc_action_find_goal_handle_by_uuid>
 800e8a2:	b138      	cbz	r0, 800e8b4 <_rclc_take_new_data+0x284>
 800e8a4:	6860      	ldr	r0, [r4, #4]
 800e8a6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e8a8:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800e8ac:	3501      	adds	r5, #1
 800e8ae:	42ab      	cmp	r3, r5
 800e8b0:	d8f0      	bhi.n	800e894 <_rclc_take_new_data+0x264>
 800e8b2:	e72d      	b.n	800e710 <_rclc_take_new_data+0xe0>
 800e8b4:	6860      	ldr	r0, [r4, #4]
 800e8b6:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800e8b8:	3501      	adds	r5, #1
 800e8ba:	42ab      	cmp	r3, r5
 800e8bc:	d8ea      	bhi.n	800e894 <_rclc_take_new_data+0x264>
 800e8be:	e727      	b.n	800e710 <_rclc_take_new_data+0xe0>
 800e8c0:	ab06      	add	r3, sp, #24
 800e8c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e8c4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e8c8:	2103      	movs	r1, #3
 800e8ca:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e8ce:	6860      	ldr	r0, [r4, #4]
 800e8d0:	f008 fa7a 	bl	8016dc8 <rclc_action_server_goal_cancel_reject>
 800e8d4:	e70b      	b.n	800e6ee <_rclc_take_new_data+0xbe>
 800e8d6:	ab06      	add	r3, sp, #24
 800e8d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800e8da:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800e8de:	2102      	movs	r1, #2
 800e8e0:	e896 000c 	ldmia.w	r6, {r2, r3}
 800e8e4:	6860      	ldr	r0, [r4, #4]
 800e8e6:	f008 fa6f 	bl	8016dc8 <rclc_action_server_goal_cancel_reject>
 800e8ea:	e700      	b.n	800e6ee <_rclc_take_new_data+0xbe>
 800e8ec:	6860      	ldr	r0, [r4, #4]
 800e8ee:	e70a      	b.n	800e706 <_rclc_take_new_data+0xd6>
 800e8f0:	6860      	ldr	r0, [r4, #4]
 800e8f2:	4631      	mov	r1, r6
 800e8f4:	f008 f988 	bl	8016c08 <rclc_action_remove_used_goal_handle>
 800e8f8:	f000 fdc2 	bl	800f480 <rcutils_reset_error>
 800e8fc:	e6c0      	b.n	800e680 <_rclc_take_new_data+0x50>
 800e8fe:	2501      	movs	r5, #1
 800e900:	e6be      	b.n	800e680 <_rclc_take_new_data+0x50>
 800e902:	bf00      	nop

0800e904 <rclc_executor_trigger_any>:
 800e904:	4603      	mov	r3, r0
 800e906:	b370      	cbz	r0, 800e966 <rclc_executor_trigger_any+0x62>
 800e908:	b379      	cbz	r1, 800e96a <rclc_executor_trigger_any+0x66>
 800e90a:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800e90e:	2200      	movs	r2, #0
 800e910:	b350      	cbz	r0, 800e968 <rclc_executor_trigger_any+0x64>
 800e912:	b430      	push	{r4, r5}
 800e914:	f893 c000 	ldrb.w	ip, [r3]
 800e918:	f1bc 0f08 	cmp.w	ip, #8
 800e91c:	d017      	beq.n	800e94e <rclc_executor_trigger_any+0x4a>
 800e91e:	f1bc 0f09 	cmp.w	ip, #9
 800e922:	d00d      	beq.n	800e940 <rclc_executor_trigger_any+0x3c>
 800e924:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800e928:	b940      	cbnz	r0, 800e93c <rclc_executor_trigger_any+0x38>
 800e92a:	3201      	adds	r2, #1
 800e92c:	4291      	cmp	r1, r2
 800e92e:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800e932:	d003      	beq.n	800e93c <rclc_executor_trigger_any+0x38>
 800e934:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800e938:	2800      	cmp	r0, #0
 800e93a:	d1eb      	bne.n	800e914 <rclc_executor_trigger_any+0x10>
 800e93c:	bc30      	pop	{r4, r5}
 800e93e:	4770      	bx	lr
 800e940:	685c      	ldr	r4, [r3, #4]
 800e942:	6a25      	ldr	r5, [r4, #32]
 800e944:	2d00      	cmp	r5, #0
 800e946:	d1f9      	bne.n	800e93c <rclc_executor_trigger_any+0x38>
 800e948:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800e94c:	e7ec      	b.n	800e928 <rclc_executor_trigger_any+0x24>
 800e94e:	685c      	ldr	r4, [r3, #4]
 800e950:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800e952:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800e956:	d1f1      	bne.n	800e93c <rclc_executor_trigger_any+0x38>
 800e958:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800e95c:	2800      	cmp	r0, #0
 800e95e:	d1ed      	bne.n	800e93c <rclc_executor_trigger_any+0x38>
 800e960:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800e964:	e7e0      	b.n	800e928 <rclc_executor_trigger_any+0x24>
 800e966:	4770      	bx	lr
 800e968:	4770      	bx	lr
 800e96a:	4608      	mov	r0, r1
 800e96c:	4770      	bx	lr
 800e96e:	bf00      	nop

0800e970 <_rclc_execute>:
 800e970:	2800      	cmp	r0, #0
 800e972:	f000 80dc 	beq.w	800eb2e <_rclc_execute+0x1be>
 800e976:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e978:	7843      	ldrb	r3, [r0, #1]
 800e97a:	b087      	sub	sp, #28
 800e97c:	4604      	mov	r4, r0
 800e97e:	b123      	cbz	r3, 800e98a <_rclc_execute+0x1a>
 800e980:	2b01      	cmp	r3, #1
 800e982:	d01c      	beq.n	800e9be <_rclc_execute+0x4e>
 800e984:	2000      	movs	r0, #0
 800e986:	b007      	add	sp, #28
 800e988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e98a:	7803      	ldrb	r3, [r0, #0]
 800e98c:	2b08      	cmp	r3, #8
 800e98e:	f000 80a0 	beq.w	800ead2 <_rclc_execute+0x162>
 800e992:	2b09      	cmp	r3, #9
 800e994:	d024      	beq.n	800e9e0 <_rclc_execute+0x70>
 800e996:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800e99a:	2800      	cmp	r0, #0
 800e99c:	d0f2      	beq.n	800e984 <_rclc_execute+0x14>
 800e99e:	2b0a      	cmp	r3, #10
 800e9a0:	f200 815a 	bhi.w	800ec58 <_rclc_execute+0x2e8>
 800e9a4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e9a8:	008e006f 	.word	0x008e006f
 800e9ac:	006f007c 	.word	0x006f007c
 800e9b0:	00590073 	.word	0x00590073
 800e9b4:	00590059 	.word	0x00590059
 800e9b8:	01580158 	.word	0x01580158
 800e9bc:	0079      	.short	0x0079
 800e9be:	7803      	ldrb	r3, [r0, #0]
 800e9c0:	2b0a      	cmp	r3, #10
 800e9c2:	f200 8149 	bhi.w	800ec58 <_rclc_execute+0x2e8>
 800e9c6:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e9ca:	00f9      	.short	0x00f9
 800e9cc:	006b007b 	.word	0x006b007b
 800e9d0:	0062005e 	.word	0x0062005e
 800e9d4:	00480048 	.word	0x00480048
 800e9d8:	01000048 	.word	0x01000048
 800e9dc:	00680102 	.word	0x00680102
 800e9e0:	6840      	ldr	r0, [r0, #4]
 800e9e2:	6a02      	ldr	r2, [r0, #32]
 800e9e4:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800e9e8:	2a00      	cmp	r2, #0
 800e9ea:	f040 80f3 	bne.w	800ebd4 <_rclc_execute+0x264>
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d0c8      	beq.n	800e984 <_rclc_execute+0x14>
 800e9f2:	e003      	b.n	800e9fc <_rclc_execute+0x8c>
 800e9f4:	6858      	ldr	r0, [r3, #4]
 800e9f6:	f008 f907 	bl	8016c08 <rclc_action_remove_used_goal_handle>
 800e9fa:	6860      	ldr	r0, [r4, #4]
 800e9fc:	f008 f93e 	bl	8016c7c <rclc_action_find_first_terminated_handle>
 800ea00:	4603      	mov	r3, r0
 800ea02:	4601      	mov	r1, r0
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d1f5      	bne.n	800e9f4 <_rclc_execute+0x84>
 800ea08:	6860      	ldr	r0, [r4, #4]
 800ea0a:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800ea0e:	f890 3020 	ldrb.w	r3, [r0, #32]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	f000 80eb 	beq.w	800ebee <_rclc_execute+0x27e>
 800ea18:	f241 0604 	movw	r6, #4100	@ 0x1004
 800ea1c:	2701      	movs	r7, #1
 800ea1e:	e007      	b.n	800ea30 <_rclc_execute+0xc0>
 800ea20:	4628      	mov	r0, r5
 800ea22:	f008 f985 	bl	8016d30 <rclc_action_server_response_goal_request>
 800ea26:	6860      	ldr	r0, [r4, #4]
 800ea28:	4629      	mov	r1, r5
 800ea2a:	f008 f8ed 	bl	8016c08 <rclc_action_remove_used_goal_handle>
 800ea2e:	6860      	ldr	r0, [r4, #4]
 800ea30:	2100      	movs	r1, #0
 800ea32:	f008 f917 	bl	8016c64 <rclc_action_find_first_handle_by_status>
 800ea36:	4605      	mov	r5, r0
 800ea38:	2800      	cmp	r0, #0
 800ea3a:	f000 80d5 	beq.w	800ebe8 <_rclc_execute+0x278>
 800ea3e:	6863      	ldr	r3, [r4, #4]
 800ea40:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ea42:	699b      	ldr	r3, [r3, #24]
 800ea44:	4798      	blx	r3
 800ea46:	42b0      	cmp	r0, r6
 800ea48:	f04f 0100 	mov.w	r1, #0
 800ea4c:	d1e8      	bne.n	800ea20 <_rclc_execute+0xb0>
 800ea4e:	2101      	movs	r1, #1
 800ea50:	4628      	mov	r0, r5
 800ea52:	f008 f96d 	bl	8016d30 <rclc_action_server_response_goal_request>
 800ea56:	722f      	strb	r7, [r5, #8]
 800ea58:	e7e9      	b.n	800ea2e <_rclc_execute+0xbe>
 800ea5a:	2b06      	cmp	r3, #6
 800ea5c:	68a0      	ldr	r0, [r4, #8]
 800ea5e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800ea60:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800ea62:	f000 80bb 	beq.w	800ebdc <_rclc_execute+0x26c>
 800ea66:	2b07      	cmp	r3, #7
 800ea68:	f000 80f1 	beq.w	800ec4e <_rclc_execute+0x2de>
 800ea6c:	47b0      	blx	r6
 800ea6e:	f104 0510 	add.w	r5, r4, #16
 800ea72:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ea74:	6860      	ldr	r0, [r4, #4]
 800ea76:	4629      	mov	r1, r5
 800ea78:	f006 f84a 	bl	8014b10 <rcl_send_response>
 800ea7c:	2802      	cmp	r0, #2
 800ea7e:	d117      	bne.n	800eab0 <_rclc_execute+0x140>
 800ea80:	f000 fcfe 	bl	800f480 <rcutils_reset_error>
 800ea84:	e77e      	b.n	800e984 <_rclc_execute+0x14>
 800ea86:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ea88:	68a0      	ldr	r0, [r4, #8]
 800ea8a:	4798      	blx	r3
 800ea8c:	e77a      	b.n	800e984 <_rclc_execute+0x14>
 800ea8e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ea90:	68a0      	ldr	r0, [r4, #8]
 800ea92:	f104 0110 	add.w	r1, r4, #16
 800ea96:	4798      	blx	r3
 800ea98:	e774      	b.n	800e984 <_rclc_execute+0x14>
 800ea9a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ea9c:	4798      	blx	r3
 800ea9e:	e771      	b.n	800e984 <_rclc_execute+0x14>
 800eaa0:	6860      	ldr	r0, [r4, #4]
 800eaa2:	f006 fcfd 	bl	80154a0 <rcl_timer_call>
 800eaa6:	f240 3321 	movw	r3, #801	@ 0x321
 800eaaa:	4298      	cmp	r0, r3
 800eaac:	f43f af6a 	beq.w	800e984 <_rclc_execute+0x14>
 800eab0:	2800      	cmp	r0, #0
 800eab2:	f43f af68 	beq.w	800e986 <_rclc_execute+0x16>
 800eab6:	9005      	str	r0, [sp, #20]
 800eab8:	f000 fce2 	bl	800f480 <rcutils_reset_error>
 800eabc:	9805      	ldr	r0, [sp, #20]
 800eabe:	e762      	b.n	800e986 <_rclc_execute+0x16>
 800eac0:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800eac4:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800eac8:	2800      	cmp	r0, #0
 800eaca:	d0e4      	beq.n	800ea96 <_rclc_execute+0x126>
 800eacc:	68a0      	ldr	r0, [r4, #8]
 800eace:	4798      	blx	r3
 800ead0:	e758      	b.n	800e984 <_rclc_execute+0x14>
 800ead2:	6840      	ldr	r0, [r0, #4]
 800ead4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800ead6:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800eada:	d107      	bne.n	800eaec <_rclc_execute+0x17c>
 800eadc:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800eae0:	b923      	cbnz	r3, 800eaec <_rclc_execute+0x17c>
 800eae2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	f43f af4c 	beq.w	800e984 <_rclc_execute+0x14>
 800eaec:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800eaf0:	b303      	cbz	r3, 800eb34 <_rclc_execute+0x1c4>
 800eaf2:	2600      	movs	r6, #0
 800eaf4:	2701      	movs	r7, #1
 800eaf6:	e004      	b.n	800eb02 <_rclc_execute+0x192>
 800eaf8:	f008 f850 	bl	8016b9c <rclc_action_send_result_request>
 800eafc:	b990      	cbnz	r0, 800eb24 <_rclc_execute+0x1b4>
 800eafe:	722f      	strb	r7, [r5, #8]
 800eb00:	6860      	ldr	r0, [r4, #4]
 800eb02:	f008 f8fd 	bl	8016d00 <rclc_action_find_first_handle_with_goal_response>
 800eb06:	4605      	mov	r5, r0
 800eb08:	b198      	cbz	r0, 800eb32 <_rclc_execute+0x1c2>
 800eb0a:	6863      	ldr	r3, [r4, #4]
 800eb0c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb0e:	699b      	ldr	r3, [r3, #24]
 800eb10:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800eb14:	f885 6020 	strb.w	r6, [r5, #32]
 800eb18:	4798      	blx	r3
 800eb1a:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800eb1e:	4628      	mov	r0, r5
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d1e9      	bne.n	800eaf8 <_rclc_execute+0x188>
 800eb24:	6860      	ldr	r0, [r4, #4]
 800eb26:	4629      	mov	r1, r5
 800eb28:	f008 f86e 	bl	8016c08 <rclc_action_remove_used_goal_handle>
 800eb2c:	e7e8      	b.n	800eb00 <_rclc_execute+0x190>
 800eb2e:	200b      	movs	r0, #11
 800eb30:	4770      	bx	lr
 800eb32:	6860      	ldr	r0, [r4, #4]
 800eb34:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800eb38:	b18b      	cbz	r3, 800eb5e <_rclc_execute+0x1ee>
 800eb3a:	68c5      	ldr	r5, [r0, #12]
 800eb3c:	b32d      	cbz	r5, 800eb8a <_rclc_execute+0x21a>
 800eb3e:	2600      	movs	r6, #0
 800eb40:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800eb44:	b143      	cbz	r3, 800eb58 <_rclc_execute+0x1e8>
 800eb46:	69c3      	ldr	r3, [r0, #28]
 800eb48:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800eb4c:	b123      	cbz	r3, 800eb58 <_rclc_execute+0x1e8>
 800eb4e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800eb50:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb52:	4628      	mov	r0, r5
 800eb54:	4798      	blx	r3
 800eb56:	6860      	ldr	r0, [r4, #4]
 800eb58:	682d      	ldr	r5, [r5, #0]
 800eb5a:	2d00      	cmp	r5, #0
 800eb5c:	d1f0      	bne.n	800eb40 <_rclc_execute+0x1d0>
 800eb5e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800eb62:	b193      	cbz	r3, 800eb8a <_rclc_execute+0x21a>
 800eb64:	68c5      	ldr	r5, [r0, #12]
 800eb66:	b185      	cbz	r5, 800eb8a <_rclc_execute+0x21a>
 800eb68:	2600      	movs	r6, #0
 800eb6a:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800eb6e:	b14b      	cbz	r3, 800eb84 <_rclc_execute+0x214>
 800eb70:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800eb72:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800eb76:	b12b      	cbz	r3, 800eb84 <_rclc_execute+0x214>
 800eb78:	4628      	mov	r0, r5
 800eb7a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb7c:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800eb80:	4798      	blx	r3
 800eb82:	6860      	ldr	r0, [r4, #4]
 800eb84:	682d      	ldr	r5, [r5, #0]
 800eb86:	2d00      	cmp	r5, #0
 800eb88:	d1ef      	bne.n	800eb6a <_rclc_execute+0x1fa>
 800eb8a:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	f43f aef8 	beq.w	800e984 <_rclc_execute+0x14>
 800eb94:	2700      	movs	r7, #0
 800eb96:	e00b      	b.n	800ebb0 <_rclc_execute+0x240>
 800eb98:	6863      	ldr	r3, [r4, #4]
 800eb9a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800eb9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800eb9e:	6a1e      	ldr	r6, [r3, #32]
 800eba0:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800eba4:	47b0      	blx	r6
 800eba6:	6860      	ldr	r0, [r4, #4]
 800eba8:	4629      	mov	r1, r5
 800ebaa:	f008 f82d 	bl	8016c08 <rclc_action_remove_used_goal_handle>
 800ebae:	6860      	ldr	r0, [r4, #4]
 800ebb0:	f008 f8b2 	bl	8016d18 <rclc_action_find_first_handle_with_result_response>
 800ebb4:	4605      	mov	r5, r0
 800ebb6:	2800      	cmp	r0, #0
 800ebb8:	d1ee      	bne.n	800eb98 <_rclc_execute+0x228>
 800ebba:	e6e3      	b.n	800e984 <_rclc_execute+0x14>
 800ebbc:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800ebc0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ebc2:	2800      	cmp	r0, #0
 800ebc4:	f43f af61 	beq.w	800ea8a <_rclc_execute+0x11a>
 800ebc8:	e75e      	b.n	800ea88 <_rclc_execute+0x118>
 800ebca:	6840      	ldr	r0, [r0, #4]
 800ebcc:	e78e      	b.n	800eaec <_rclc_execute+0x17c>
 800ebce:	6840      	ldr	r0, [r0, #4]
 800ebd0:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	f43f af1a 	beq.w	800ea0e <_rclc_execute+0x9e>
 800ebda:	e70f      	b.n	800e9fc <_rclc_execute+0x8c>
 800ebdc:	f104 0510 	add.w	r5, r4, #16
 800ebe0:	460a      	mov	r2, r1
 800ebe2:	4629      	mov	r1, r5
 800ebe4:	47b0      	blx	r6
 800ebe6:	e744      	b.n	800ea72 <_rclc_execute+0x102>
 800ebe8:	6860      	ldr	r0, [r4, #4]
 800ebea:	f880 5020 	strb.w	r5, [r0, #32]
 800ebee:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	f43f aec6 	beq.w	800e984 <_rclc_execute+0x14>
 800ebf8:	68c5      	ldr	r5, [r0, #12]
 800ebfa:	b325      	cbz	r5, 800ec46 <_rclc_execute+0x2d6>
 800ebfc:	2602      	movs	r6, #2
 800ebfe:	e001      	b.n	800ec04 <_rclc_execute+0x294>
 800ec00:	682d      	ldr	r5, [r5, #0]
 800ec02:	b305      	cbz	r5, 800ec46 <_rclc_execute+0x2d6>
 800ec04:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800ec08:	2b03      	cmp	r3, #3
 800ec0a:	d1f9      	bne.n	800ec00 <_rclc_execute+0x290>
 800ec0c:	69c3      	ldr	r3, [r0, #28]
 800ec0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800ec10:	4628      	mov	r0, r5
 800ec12:	4798      	blx	r3
 800ec14:	4603      	mov	r3, r0
 800ec16:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800ec1a:	4628      	mov	r0, r5
 800ec1c:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800ec20:	b11b      	cbz	r3, 800ec2a <_rclc_execute+0x2ba>
 800ec22:	f008 f8a5 	bl	8016d70 <rclc_action_server_goal_cancel_accept>
 800ec26:	6860      	ldr	r0, [r4, #4]
 800ec28:	e7ea      	b.n	800ec00 <_rclc_execute+0x290>
 800ec2a:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800ec2c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800ec30:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800ec34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec38:	6860      	ldr	r0, [r4, #4]
 800ec3a:	2101      	movs	r1, #1
 800ec3c:	f008 f8c4 	bl	8016dc8 <rclc_action_server_goal_cancel_reject>
 800ec40:	722e      	strb	r6, [r5, #8]
 800ec42:	6860      	ldr	r0, [r4, #4]
 800ec44:	e7dc      	b.n	800ec00 <_rclc_execute+0x290>
 800ec46:	2300      	movs	r3, #0
 800ec48:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800ec4c:	e69a      	b.n	800e984 <_rclc_execute+0x14>
 800ec4e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ec50:	47b0      	blx	r6
 800ec52:	f104 0510 	add.w	r5, r4, #16
 800ec56:	e70c      	b.n	800ea72 <_rclc_execute+0x102>
 800ec58:	2001      	movs	r0, #1
 800ec5a:	e694      	b.n	800e986 <_rclc_execute+0x16>

0800ec5c <rclc_executor_get_zero_initialized_executor>:
 800ec5c:	b510      	push	{r4, lr}
 800ec5e:	4903      	ldr	r1, [pc, #12]	@ (800ec6c <rclc_executor_get_zero_initialized_executor+0x10>)
 800ec60:	4604      	mov	r4, r0
 800ec62:	2290      	movs	r2, #144	@ 0x90
 800ec64:	f00d fdad 	bl	801c7c2 <memcpy>
 800ec68:	4620      	mov	r0, r4
 800ec6a:	bd10      	pop	{r4, pc}
 800ec6c:	0801f990 	.word	0x0801f990

0800ec70 <rclc_executor_init>:
 800ec70:	2800      	cmp	r0, #0
 800ec72:	d05a      	beq.n	800ed2a <rclc_executor_init+0xba>
 800ec74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec78:	460d      	mov	r5, r1
 800ec7a:	b0b2      	sub	sp, #200	@ 0xc8
 800ec7c:	2900      	cmp	r1, #0
 800ec7e:	d050      	beq.n	800ed22 <rclc_executor_init+0xb2>
 800ec80:	4604      	mov	r4, r0
 800ec82:	4618      	mov	r0, r3
 800ec84:	4616      	mov	r6, r2
 800ec86:	461f      	mov	r7, r3
 800ec88:	f000 fbce 	bl	800f428 <rcutils_allocator_is_valid>
 800ec8c:	2800      	cmp	r0, #0
 800ec8e:	d048      	beq.n	800ed22 <rclc_executor_init+0xb2>
 800ec90:	2e00      	cmp	r6, #0
 800ec92:	d046      	beq.n	800ed22 <rclc_executor_init+0xb2>
 800ec94:	492a      	ldr	r1, [pc, #168]	@ (800ed40 <rclc_executor_init+0xd0>)
 800ec96:	2290      	movs	r2, #144	@ 0x90
 800ec98:	a80e      	add	r0, sp, #56	@ 0x38
 800ec9a:	f00d fd92 	bl	801c7c2 <memcpy>
 800ec9e:	a90e      	add	r1, sp, #56	@ 0x38
 800eca0:	2290      	movs	r2, #144	@ 0x90
 800eca2:	4620      	mov	r0, r4
 800eca4:	f00d fd8d 	bl	801c7c2 <memcpy>
 800eca8:	6065      	str	r5, [r4, #4]
 800ecaa:	4668      	mov	r0, sp
 800ecac:	60e6      	str	r6, [r4, #12]
 800ecae:	466d      	mov	r5, sp
 800ecb0:	f006 fce8 	bl	8015684 <rcl_get_zero_initialized_wait_set>
 800ecb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ecb6:	f104 0c18 	add.w	ip, r4, #24
 800ecba:	f8d7 8000 	ldr.w	r8, [r7]
 800ecbe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecc2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ecc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecc8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ecca:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ecce:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800ed38 <rclc_executor_init+0xc8>
 800ecd2:	682b      	ldr	r3, [r5, #0]
 800ecd4:	f8cc 3000 	str.w	r3, [ip]
 800ecd8:	6939      	ldr	r1, [r7, #16]
 800ecda:	6167      	str	r7, [r4, #20]
 800ecdc:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800ece0:	01b0      	lsls	r0, r6, #6
 800ece2:	47c0      	blx	r8
 800ece4:	60a0      	str	r0, [r4, #8]
 800ece6:	b310      	cbz	r0, 800ed2e <rclc_executor_init+0xbe>
 800ece8:	2500      	movs	r5, #0
 800ecea:	e000      	b.n	800ecee <rclc_executor_init+0x7e>
 800ecec:	68a0      	ldr	r0, [r4, #8]
 800ecee:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800ecf2:	4631      	mov	r1, r6
 800ecf4:	3501      	adds	r5, #1
 800ecf6:	f000 fa25 	bl	800f144 <rclc_executor_handle_init>
 800ecfa:	42ae      	cmp	r6, r5
 800ecfc:	d1f6      	bne.n	800ecec <rclc_executor_init+0x7c>
 800ecfe:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800ed02:	f000 fa15 	bl	800f130 <rclc_executor_handle_counters_zero_init>
 800ed06:	490f      	ldr	r1, [pc, #60]	@ (800ed44 <rclc_executor_init+0xd4>)
 800ed08:	68a2      	ldr	r2, [r4, #8]
 800ed0a:	2300      	movs	r3, #0
 800ed0c:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800ed10:	b12a      	cbz	r2, 800ed1e <rclc_executor_init+0xae>
 800ed12:	6962      	ldr	r2, [r4, #20]
 800ed14:	b11a      	cbz	r2, 800ed1e <rclc_executor_init+0xae>
 800ed16:	68e2      	ldr	r2, [r4, #12]
 800ed18:	b10a      	cbz	r2, 800ed1e <rclc_executor_init+0xae>
 800ed1a:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800ed1e:	2000      	movs	r0, #0
 800ed20:	e000      	b.n	800ed24 <rclc_executor_init+0xb4>
 800ed22:	200b      	movs	r0, #11
 800ed24:	b032      	add	sp, #200	@ 0xc8
 800ed26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ed2a:	200b      	movs	r0, #11
 800ed2c:	4770      	bx	lr
 800ed2e:	200a      	movs	r0, #10
 800ed30:	e7f8      	b.n	800ed24 <rclc_executor_init+0xb4>
 800ed32:	bf00      	nop
 800ed34:	f3af 8000 	nop.w
 800ed38:	3b9aca00 	.word	0x3b9aca00
 800ed3c:	00000000 	.word	0x00000000
 800ed40:	0801f990 	.word	0x0801f990
 800ed44:	0800e905 	.word	0x0800e905

0800ed48 <rclc_executor_add_subscription>:
 800ed48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed4a:	f89d e018 	ldrb.w	lr, [sp, #24]
 800ed4e:	b338      	cbz	r0, 800eda0 <rclc_executor_add_subscription+0x58>
 800ed50:	b331      	cbz	r1, 800eda0 <rclc_executor_add_subscription+0x58>
 800ed52:	b32a      	cbz	r2, 800eda0 <rclc_executor_add_subscription+0x58>
 800ed54:	b323      	cbz	r3, 800eda0 <rclc_executor_add_subscription+0x58>
 800ed56:	4604      	mov	r4, r0
 800ed58:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800ed5c:	42a8      	cmp	r0, r5
 800ed5e:	d301      	bcc.n	800ed64 <rclc_executor_add_subscription+0x1c>
 800ed60:	2001      	movs	r0, #1
 800ed62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed64:	68a6      	ldr	r6, [r4, #8]
 800ed66:	0187      	lsls	r7, r0, #6
 800ed68:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800ed6c:	2500      	movs	r5, #0
 800ed6e:	55f5      	strb	r5, [r6, r7]
 800ed70:	3001      	adds	r0, #1
 800ed72:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800ed76:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800ed7a:	2301      	movs	r3, #1
 800ed7c:	f104 0518 	add.w	r5, r4, #24
 800ed80:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800ed84:	f88c e001 	strb.w	lr, [ip, #1]
 800ed88:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800ed8c:	6120      	str	r0, [r4, #16]
 800ed8e:	4628      	mov	r0, r5
 800ed90:	f006 fc8c 	bl	80156ac <rcl_wait_set_is_valid>
 800ed94:	b930      	cbnz	r0, 800eda4 <rclc_executor_add_subscription+0x5c>
 800ed96:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800ed98:	3301      	adds	r3, #1
 800ed9a:	2000      	movs	r0, #0
 800ed9c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800ed9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eda0:	200b      	movs	r0, #11
 800eda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eda4:	4628      	mov	r0, r5
 800eda6:	f006 fc87 	bl	80156b8 <rcl_wait_set_fini>
 800edaa:	2800      	cmp	r0, #0
 800edac:	d0f3      	beq.n	800ed96 <rclc_executor_add_subscription+0x4e>
 800edae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800edb0 <rclc_executor_add_timer>:
 800edb0:	b300      	cbz	r0, 800edf4 <rclc_executor_add_timer+0x44>
 800edb2:	b1f9      	cbz	r1, 800edf4 <rclc_executor_add_timer+0x44>
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800edba:	4293      	cmp	r3, r2
 800edbc:	4604      	mov	r4, r0
 800edbe:	d301      	bcc.n	800edc4 <rclc_executor_add_timer+0x14>
 800edc0:	2001      	movs	r0, #1
 800edc2:	bd38      	pop	{r3, r4, r5, pc}
 800edc4:	6880      	ldr	r0, [r0, #8]
 800edc6:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800edca:	019d      	lsls	r5, r3, #6
 800edcc:	6051      	str	r1, [r2, #4]
 800edce:	2102      	movs	r1, #2
 800edd0:	5341      	strh	r1, [r0, r5]
 800edd2:	3301      	adds	r3, #1
 800edd4:	2000      	movs	r0, #0
 800edd6:	2101      	movs	r1, #1
 800edd8:	f104 0518 	add.w	r5, r4, #24
 800eddc:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800edde:	8711      	strh	r1, [r2, #56]	@ 0x38
 800ede0:	4628      	mov	r0, r5
 800ede2:	6123      	str	r3, [r4, #16]
 800ede4:	f006 fc62 	bl	80156ac <rcl_wait_set_is_valid>
 800ede8:	b930      	cbnz	r0, 800edf8 <rclc_executor_add_timer+0x48>
 800edea:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800edec:	3301      	adds	r3, #1
 800edee:	2000      	movs	r0, #0
 800edf0:	6523      	str	r3, [r4, #80]	@ 0x50
 800edf2:	bd38      	pop	{r3, r4, r5, pc}
 800edf4:	200b      	movs	r0, #11
 800edf6:	4770      	bx	lr
 800edf8:	4628      	mov	r0, r5
 800edfa:	f006 fc5d 	bl	80156b8 <rcl_wait_set_fini>
 800edfe:	2800      	cmp	r0, #0
 800ee00:	d0f3      	beq.n	800edea <rclc_executor_add_timer+0x3a>
 800ee02:	bd38      	pop	{r3, r4, r5, pc}

0800ee04 <rclc_executor_prepare>:
 800ee04:	2800      	cmp	r0, #0
 800ee06:	d044      	beq.n	800ee92 <rclc_executor_prepare+0x8e>
 800ee08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ee0a:	f100 0518 	add.w	r5, r0, #24
 800ee0e:	b09b      	sub	sp, #108	@ 0x6c
 800ee10:	4604      	mov	r4, r0
 800ee12:	4628      	mov	r0, r5
 800ee14:	f006 fc4a 	bl	80156ac <rcl_wait_set_is_valid>
 800ee18:	b110      	cbz	r0, 800ee20 <rclc_executor_prepare+0x1c>
 800ee1a:	2000      	movs	r0, #0
 800ee1c:	b01b      	add	sp, #108	@ 0x6c
 800ee1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee20:	4628      	mov	r0, r5
 800ee22:	f006 fc49 	bl	80156b8 <rcl_wait_set_fini>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d130      	bne.n	800ee8c <rclc_executor_prepare+0x88>
 800ee2a:	a80c      	add	r0, sp, #48	@ 0x30
 800ee2c:	f006 fc2a 	bl	8015684 <rcl_get_zero_initialized_wait_set>
 800ee30:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800ee34:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee38:	46ae      	mov	lr, r5
 800ee3a:	6967      	ldr	r7, [r4, #20]
 800ee3c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee40:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee44:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee48:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800ee4c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800ee50:	f8dc 3000 	ldr.w	r3, [ip]
 800ee54:	f8ce 3000 	str.w	r3, [lr]
 800ee58:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ee5a:	ae04      	add	r6, sp, #16
 800ee5c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ee5e:	683b      	ldr	r3, [r7, #0]
 800ee60:	6862      	ldr	r2, [r4, #4]
 800ee62:	6033      	str	r3, [r6, #0]
 800ee64:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800ee66:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800ee68:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800ee6c:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800ee70:	e9cd 2100 	strd	r2, r1, [sp]
 800ee74:	4628      	mov	r0, r5
 800ee76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ee78:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800ee7a:	f006 ff4d 	bl	8015d18 <rcl_wait_set_init>
 800ee7e:	2800      	cmp	r0, #0
 800ee80:	d0cc      	beq.n	800ee1c <rclc_executor_prepare+0x18>
 800ee82:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ee84:	f000 fafc 	bl	800f480 <rcutils_reset_error>
 800ee88:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800ee8a:	e7c7      	b.n	800ee1c <rclc_executor_prepare+0x18>
 800ee8c:	f000 faf8 	bl	800f480 <rcutils_reset_error>
 800ee90:	e7cb      	b.n	800ee2a <rclc_executor_prepare+0x26>
 800ee92:	200b      	movs	r0, #11
 800ee94:	4770      	bx	lr
 800ee96:	bf00      	nop

0800ee98 <rclc_executor_spin_some>:
 800ee98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee9c:	b083      	sub	sp, #12
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	f000 8091 	beq.w	800efc6 <rclc_executor_spin_some+0x12e>
 800eea4:	4604      	mov	r4, r0
 800eea6:	6840      	ldr	r0, [r0, #4]
 800eea8:	4690      	mov	r8, r2
 800eeaa:	4699      	mov	r9, r3
 800eeac:	f005 f8f4 	bl	8014098 <rcl_context_is_valid>
 800eeb0:	2800      	cmp	r0, #0
 800eeb2:	d037      	beq.n	800ef24 <rclc_executor_spin_some+0x8c>
 800eeb4:	4620      	mov	r0, r4
 800eeb6:	f104 0718 	add.w	r7, r4, #24
 800eeba:	f7ff ffa3 	bl	800ee04 <rclc_executor_prepare>
 800eebe:	4638      	mov	r0, r7
 800eec0:	f006 fcde 	bl	8015880 <rcl_wait_set_clear>
 800eec4:	4606      	mov	r6, r0
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d177      	bne.n	800efba <rclc_executor_spin_some+0x122>
 800eeca:	68e3      	ldr	r3, [r4, #12]
 800eecc:	4605      	mov	r5, r0
 800eece:	b1eb      	cbz	r3, 800ef0c <rclc_executor_spin_some+0x74>
 800eed0:	68a1      	ldr	r1, [r4, #8]
 800eed2:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800eed6:	01aa      	lsls	r2, r5, #6
 800eed8:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800eedc:	b1b3      	cbz	r3, 800ef0c <rclc_executor_spin_some+0x74>
 800eede:	5c8b      	ldrb	r3, [r1, r2]
 800eee0:	2b0a      	cmp	r3, #10
 800eee2:	d81f      	bhi.n	800ef24 <rclc_executor_spin_some+0x8c>
 800eee4:	e8df f003 	tbb	[pc, r3]
 800eee8:	253e3434 	.word	0x253e3434
 800eeec:	06060625 	.word	0x06060625
 800eef0:	525d      	.short	0x525d
 800eef2:	48          	.byte	0x48
 800eef3:	00          	.byte	0x00
 800eef4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800eef8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800eefc:	4638      	mov	r0, r7
 800eefe:	f007 f815 	bl	8015f2c <rcl_wait_set_add_service>
 800ef02:	b9f8      	cbnz	r0, 800ef44 <rclc_executor_spin_some+0xac>
 800ef04:	68e3      	ldr	r3, [r4, #12]
 800ef06:	3501      	adds	r5, #1
 800ef08:	42ab      	cmp	r3, r5
 800ef0a:	d8e1      	bhi.n	800eed0 <rclc_executor_spin_some+0x38>
 800ef0c:	4642      	mov	r2, r8
 800ef0e:	464b      	mov	r3, r9
 800ef10:	4638      	mov	r0, r7
 800ef12:	f007 f839 	bl	8015f88 <rcl_wait>
 800ef16:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800ef1a:	2d00      	cmp	r5, #0
 800ef1c:	f000 80ab 	beq.w	800f076 <rclc_executor_spin_some+0x1de>
 800ef20:	2d01      	cmp	r5, #1
 800ef22:	d055      	beq.n	800efd0 <rclc_executor_spin_some+0x138>
 800ef24:	f000 faac 	bl	800f480 <rcutils_reset_error>
 800ef28:	2601      	movs	r6, #1
 800ef2a:	4630      	mov	r0, r6
 800ef2c:	b003      	add	sp, #12
 800ef2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef32:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef36:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef3a:	4638      	mov	r0, r7
 800ef3c:	f006 ffca 	bl	8015ed4 <rcl_wait_set_add_client>
 800ef40:	2800      	cmp	r0, #0
 800ef42:	d0df      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800ef44:	9001      	str	r0, [sp, #4]
 800ef46:	f000 fa9b 	bl	800f480 <rcutils_reset_error>
 800ef4a:	9801      	ldr	r0, [sp, #4]
 800ef4c:	4606      	mov	r6, r0
 800ef4e:	e7ec      	b.n	800ef2a <rclc_executor_spin_some+0x92>
 800ef50:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef54:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef58:	4638      	mov	r0, r7
 800ef5a:	f006 fc65 	bl	8015828 <rcl_wait_set_add_subscription>
 800ef5e:	2800      	cmp	r0, #0
 800ef60:	d0d0      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800ef62:	e7ef      	b.n	800ef44 <rclc_executor_spin_some+0xac>
 800ef64:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef68:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef6c:	4638      	mov	r0, r7
 800ef6e:	f006 ff81 	bl	8015e74 <rcl_wait_set_add_timer>
 800ef72:	2800      	cmp	r0, #0
 800ef74:	d0c6      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800ef76:	e7e5      	b.n	800ef44 <rclc_executor_spin_some+0xac>
 800ef78:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef7c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef80:	4638      	mov	r0, r7
 800ef82:	f006 ff4b 	bl	8015e1c <rcl_wait_set_add_guard_condition>
 800ef86:	2800      	cmp	r0, #0
 800ef88:	d0bc      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800ef8a:	e7db      	b.n	800ef44 <rclc_executor_spin_some+0xac>
 800ef8c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800ef90:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800ef94:	3110      	adds	r1, #16
 800ef96:	4638      	mov	r0, r7
 800ef98:	f007 fd14 	bl	80169c4 <rcl_action_wait_set_add_action_server>
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d0b1      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800efa0:	e7d0      	b.n	800ef44 <rclc_executor_spin_some+0xac>
 800efa2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800efa6:	2300      	movs	r3, #0
 800efa8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800efac:	3110      	adds	r1, #16
 800efae:	4638      	mov	r0, r7
 800efb0:	f007 faf6 	bl	80165a0 <rcl_action_wait_set_add_action_client>
 800efb4:	2800      	cmp	r0, #0
 800efb6:	d0a5      	beq.n	800ef04 <rclc_executor_spin_some+0x6c>
 800efb8:	e7c4      	b.n	800ef44 <rclc_executor_spin_some+0xac>
 800efba:	f000 fa61 	bl	800f480 <rcutils_reset_error>
 800efbe:	4630      	mov	r0, r6
 800efc0:	b003      	add	sp, #12
 800efc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efc6:	260b      	movs	r6, #11
 800efc8:	4630      	mov	r0, r6
 800efca:	b003      	add	sp, #12
 800efcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd0:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800efd4:	4663      	mov	r3, ip
 800efd6:	4615      	mov	r5, r2
 800efd8:	b1ca      	cbz	r2, 800f00e <rclc_executor_spin_some+0x176>
 800efda:	2500      	movs	r5, #0
 800efdc:	46a8      	mov	r8, r5
 800efde:	f240 1991 	movw	r9, #401	@ 0x191
 800efe2:	e00c      	b.n	800effe <rclc_executor_spin_some+0x166>
 800efe4:	f7ff fad6 	bl	800e594 <_rclc_check_for_new_data>
 800efe8:	f108 0801 	add.w	r8, r8, #1
 800efec:	4605      	mov	r5, r0
 800efee:	b108      	cbz	r0, 800eff4 <rclc_executor_spin_some+0x15c>
 800eff0:	4548      	cmp	r0, r9
 800eff2:	d13e      	bne.n	800f072 <rclc_executor_spin_some+0x1da>
 800eff4:	68e2      	ldr	r2, [r4, #12]
 800eff6:	4590      	cmp	r8, r2
 800eff8:	f080 808b 	bcs.w	800f112 <rclc_executor_spin_some+0x27a>
 800effc:	68a3      	ldr	r3, [r4, #8]
 800effe:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f002:	469c      	mov	ip, r3
 800f004:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f008:	4639      	mov	r1, r7
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d1ea      	bne.n	800efe4 <rclc_executor_spin_some+0x14c>
 800f00e:	4611      	mov	r1, r2
 800f010:	4660      	mov	r0, ip
 800f012:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f016:	4798      	blx	r3
 800f018:	b358      	cbz	r0, 800f072 <rclc_executor_spin_some+0x1da>
 800f01a:	68e3      	ldr	r3, [r4, #12]
 800f01c:	b34b      	cbz	r3, 800f072 <rclc_executor_spin_some+0x1da>
 800f01e:	f04f 0800 	mov.w	r8, #0
 800f022:	f240 1991 	movw	r9, #401	@ 0x191
 800f026:	e00a      	b.n	800f03e <rclc_executor_spin_some+0x1a6>
 800f028:	f7ff fb02 	bl	800e630 <_rclc_take_new_data>
 800f02c:	f108 0801 	add.w	r8, r8, #1
 800f030:	4605      	mov	r5, r0
 800f032:	b108      	cbz	r0, 800f038 <rclc_executor_spin_some+0x1a0>
 800f034:	4548      	cmp	r0, r9
 800f036:	d11c      	bne.n	800f072 <rclc_executor_spin_some+0x1da>
 800f038:	68e3      	ldr	r3, [r4, #12]
 800f03a:	4598      	cmp	r8, r3
 800f03c:	d26f      	bcs.n	800f11e <rclc_executor_spin_some+0x286>
 800f03e:	68a3      	ldr	r3, [r4, #8]
 800f040:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f044:	4639      	mov	r1, r7
 800f046:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800f04a:	2a00      	cmp	r2, #0
 800f04c:	d1ec      	bne.n	800f028 <rclc_executor_spin_some+0x190>
 800f04e:	2700      	movs	r7, #0
 800f050:	e009      	b.n	800f066 <rclc_executor_spin_some+0x1ce>
 800f052:	f7ff fc8d 	bl	800e970 <_rclc_execute>
 800f056:	3701      	adds	r7, #1
 800f058:	4605      	mov	r5, r0
 800f05a:	b950      	cbnz	r0, 800f072 <rclc_executor_spin_some+0x1da>
 800f05c:	68e3      	ldr	r3, [r4, #12]
 800f05e:	429f      	cmp	r7, r3
 800f060:	f4bf af63 	bcs.w	800ef2a <rclc_executor_spin_some+0x92>
 800f064:	68a3      	ldr	r3, [r4, #8]
 800f066:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800f06a:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d1ef      	bne.n	800f052 <rclc_executor_spin_some+0x1ba>
 800f072:	462e      	mov	r6, r5
 800f074:	e759      	b.n	800ef2a <rclc_executor_spin_some+0x92>
 800f076:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800f07a:	4663      	mov	r3, ip
 800f07c:	2a00      	cmp	r2, #0
 800f07e:	d054      	beq.n	800f12a <rclc_executor_spin_some+0x292>
 800f080:	46a8      	mov	r8, r5
 800f082:	f240 1991 	movw	r9, #401	@ 0x191
 800f086:	e00b      	b.n	800f0a0 <rclc_executor_spin_some+0x208>
 800f088:	f7ff fa84 	bl	800e594 <_rclc_check_for_new_data>
 800f08c:	f108 0801 	add.w	r8, r8, #1
 800f090:	4605      	mov	r5, r0
 800f092:	b108      	cbz	r0, 800f098 <rclc_executor_spin_some+0x200>
 800f094:	4548      	cmp	r0, r9
 800f096:	d1ec      	bne.n	800f072 <rclc_executor_spin_some+0x1da>
 800f098:	68e2      	ldr	r2, [r4, #12]
 800f09a:	4590      	cmp	r8, r2
 800f09c:	d23c      	bcs.n	800f118 <rclc_executor_spin_some+0x280>
 800f09e:	68a3      	ldr	r3, [r4, #8]
 800f0a0:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800f0a4:	469c      	mov	ip, r3
 800f0a6:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f0aa:	4639      	mov	r1, r7
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d1eb      	bne.n	800f088 <rclc_executor_spin_some+0x1f0>
 800f0b0:	4611      	mov	r1, r2
 800f0b2:	4660      	mov	r0, ip
 800f0b4:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800f0b8:	4798      	blx	r3
 800f0ba:	2800      	cmp	r0, #0
 800f0bc:	d0d9      	beq.n	800f072 <rclc_executor_spin_some+0x1da>
 800f0be:	68e3      	ldr	r3, [r4, #12]
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	d0d6      	beq.n	800f072 <rclc_executor_spin_some+0x1da>
 800f0c4:	f04f 0a00 	mov.w	sl, #0
 800f0c8:	f240 1891 	movw	r8, #401	@ 0x191
 800f0cc:	f240 2959 	movw	r9, #601	@ 0x259
 800f0d0:	e013      	b.n	800f0fa <rclc_executor_spin_some+0x262>
 800f0d2:	f7ff faad 	bl	800e630 <_rclc_take_new_data>
 800f0d6:	b118      	cbz	r0, 800f0e0 <rclc_executor_spin_some+0x248>
 800f0d8:	4540      	cmp	r0, r8
 800f0da:	d001      	beq.n	800f0e0 <rclc_executor_spin_some+0x248>
 800f0dc:	4548      	cmp	r0, r9
 800f0de:	d122      	bne.n	800f126 <rclc_executor_spin_some+0x28e>
 800f0e0:	68a0      	ldr	r0, [r4, #8]
 800f0e2:	4458      	add	r0, fp
 800f0e4:	f7ff fc44 	bl	800e970 <_rclc_execute>
 800f0e8:	f10a 0a01 	add.w	sl, sl, #1
 800f0ec:	4605      	mov	r5, r0
 800f0ee:	2800      	cmp	r0, #0
 800f0f0:	d1bf      	bne.n	800f072 <rclc_executor_spin_some+0x1da>
 800f0f2:	68e3      	ldr	r3, [r4, #12]
 800f0f4:	459a      	cmp	sl, r3
 800f0f6:	f4bf af18 	bcs.w	800ef2a <rclc_executor_spin_some+0x92>
 800f0fa:	68a0      	ldr	r0, [r4, #8]
 800f0fc:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800f100:	4639      	mov	r1, r7
 800f102:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800f106:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d1e1      	bne.n	800f0d2 <rclc_executor_spin_some+0x23a>
 800f10e:	462e      	mov	r6, r5
 800f110:	e70b      	b.n	800ef2a <rclc_executor_spin_some+0x92>
 800f112:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f116:	e77a      	b.n	800f00e <rclc_executor_spin_some+0x176>
 800f118:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800f11c:	e7c8      	b.n	800f0b0 <rclc_executor_spin_some+0x218>
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d0a7      	beq.n	800f072 <rclc_executor_spin_some+0x1da>
 800f122:	68a3      	ldr	r3, [r4, #8]
 800f124:	e793      	b.n	800f04e <rclc_executor_spin_some+0x1b6>
 800f126:	4606      	mov	r6, r0
 800f128:	e6ff      	b.n	800ef2a <rclc_executor_spin_some+0x92>
 800f12a:	4615      	mov	r5, r2
 800f12c:	e7c0      	b.n	800f0b0 <rclc_executor_spin_some+0x218>
 800f12e:	bf00      	nop

0800f130 <rclc_executor_handle_counters_zero_init>:
 800f130:	b130      	cbz	r0, 800f140 <rclc_executor_handle_counters_zero_init+0x10>
 800f132:	b508      	push	{r3, lr}
 800f134:	2220      	movs	r2, #32
 800f136:	2100      	movs	r1, #0
 800f138:	f00d fa0a 	bl	801c550 <memset>
 800f13c:	2000      	movs	r0, #0
 800f13e:	bd08      	pop	{r3, pc}
 800f140:	200b      	movs	r0, #11
 800f142:	4770      	bx	lr

0800f144 <rclc_executor_handle_init>:
 800f144:	b158      	cbz	r0, 800f15e <rclc_executor_handle_init+0x1a>
 800f146:	2300      	movs	r3, #0
 800f148:	220b      	movs	r2, #11
 800f14a:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800f14e:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800f152:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800f156:	8002      	strh	r2, [r0, #0]
 800f158:	8703      	strh	r3, [r0, #56]	@ 0x38
 800f15a:	4618      	mov	r0, r3
 800f15c:	4770      	bx	lr
 800f15e:	200b      	movs	r0, #11
 800f160:	4770      	bx	lr
 800f162:	bf00      	nop

0800f164 <rclc_support_init>:
 800f164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f168:	b086      	sub	sp, #24
 800f16a:	b3b8      	cbz	r0, 800f1dc <rclc_support_init+0x78>
 800f16c:	461c      	mov	r4, r3
 800f16e:	b3ab      	cbz	r3, 800f1dc <rclc_support_init+0x78>
 800f170:	460f      	mov	r7, r1
 800f172:	4690      	mov	r8, r2
 800f174:	4606      	mov	r6, r0
 800f176:	f005 f8f9 	bl	801436c <rcl_get_zero_initialized_init_options>
 800f17a:	f104 030c 	add.w	r3, r4, #12
 800f17e:	9005      	str	r0, [sp, #20]
 800f180:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f184:	e88d 0003 	stmia.w	sp, {r0, r1}
 800f188:	a805      	add	r0, sp, #20
 800f18a:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800f18e:	f005 f8ef 	bl	8014370 <rcl_init_options_init>
 800f192:	4605      	mov	r5, r0
 800f194:	b9e0      	cbnz	r0, 800f1d0 <rclc_support_init+0x6c>
 800f196:	ad02      	add	r5, sp, #8
 800f198:	4628      	mov	r0, r5
 800f19a:	f004 ff79 	bl	8014090 <rcl_get_zero_initialized_context>
 800f19e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f1a2:	4633      	mov	r3, r6
 800f1a4:	e886 0003 	stmia.w	r6, {r0, r1}
 800f1a8:	aa05      	add	r2, sp, #20
 800f1aa:	4641      	mov	r1, r8
 800f1ac:	4638      	mov	r0, r7
 800f1ae:	f004 ffd9 	bl	8014164 <rcl_init>
 800f1b2:	4605      	mov	r5, r0
 800f1b4:	b9b8      	cbnz	r0, 800f1e6 <rclc_support_init+0x82>
 800f1b6:	60b4      	str	r4, [r6, #8]
 800f1b8:	4622      	mov	r2, r4
 800f1ba:	f106 010c 	add.w	r1, r6, #12
 800f1be:	2003      	movs	r0, #3
 800f1c0:	f005 feb6 	bl	8014f30 <rcl_clock_init>
 800f1c4:	4605      	mov	r5, r0
 800f1c6:	b970      	cbnz	r0, 800f1e6 <rclc_support_init+0x82>
 800f1c8:	a805      	add	r0, sp, #20
 800f1ca:	f005 f92d 	bl	8014428 <rcl_init_options_fini>
 800f1ce:	b108      	cbz	r0, 800f1d4 <rclc_support_init+0x70>
 800f1d0:	f000 f956 	bl	800f480 <rcutils_reset_error>
 800f1d4:	4628      	mov	r0, r5
 800f1d6:	b006      	add	sp, #24
 800f1d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1dc:	250b      	movs	r5, #11
 800f1de:	4628      	mov	r0, r5
 800f1e0:	b006      	add	sp, #24
 800f1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1e6:	f000 f94b 	bl	800f480 <rcutils_reset_error>
 800f1ea:	a805      	add	r0, sp, #20
 800f1ec:	f005 f91c 	bl	8014428 <rcl_init_options_fini>
 800f1f0:	2800      	cmp	r0, #0
 800f1f2:	d0ef      	beq.n	800f1d4 <rclc_support_init+0x70>
 800f1f4:	e7ec      	b.n	800f1d0 <rclc_support_init+0x6c>
 800f1f6:	bf00      	nop

0800f1f8 <rclc_node_init_default>:
 800f1f8:	b3b8      	cbz	r0, 800f26a <rclc_node_init_default+0x72>
 800f1fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f1fe:	460d      	mov	r5, r1
 800f200:	b0a1      	sub	sp, #132	@ 0x84
 800f202:	b329      	cbz	r1, 800f250 <rclc_node_init_default+0x58>
 800f204:	4616      	mov	r6, r2
 800f206:	b31a      	cbz	r2, 800f250 <rclc_node_init_default+0x58>
 800f208:	461f      	mov	r7, r3
 800f20a:	b30b      	cbz	r3, 800f250 <rclc_node_init_default+0x58>
 800f20c:	f10d 0810 	add.w	r8, sp, #16
 800f210:	4604      	mov	r4, r0
 800f212:	4640      	mov	r0, r8
 800f214:	f005 f98e 	bl	8014534 <rcl_get_zero_initialized_node>
 800f218:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f21c:	f10d 0918 	add.w	r9, sp, #24
 800f220:	e884 0003 	stmia.w	r4, {r0, r1}
 800f224:	4648      	mov	r0, r9
 800f226:	f005 fb2d 	bl	8014884 <rcl_node_get_default_options>
 800f22a:	4640      	mov	r0, r8
 800f22c:	f005 f982 	bl	8014534 <rcl_get_zero_initialized_node>
 800f230:	f8cd 9000 	str.w	r9, [sp]
 800f234:	e898 0003 	ldmia.w	r8, {r0, r1}
 800f238:	463b      	mov	r3, r7
 800f23a:	e884 0003 	stmia.w	r4, {r0, r1}
 800f23e:	4632      	mov	r2, r6
 800f240:	4629      	mov	r1, r5
 800f242:	4620      	mov	r0, r4
 800f244:	f005 f980 	bl	8014548 <rcl_node_init>
 800f248:	b930      	cbnz	r0, 800f258 <rclc_node_init_default+0x60>
 800f24a:	b021      	add	sp, #132	@ 0x84
 800f24c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f250:	200b      	movs	r0, #11
 800f252:	b021      	add	sp, #132	@ 0x84
 800f254:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f258:	9003      	str	r0, [sp, #12]
 800f25a:	f000 f911 	bl	800f480 <rcutils_reset_error>
 800f25e:	f000 f90f 	bl	800f480 <rcutils_reset_error>
 800f262:	9803      	ldr	r0, [sp, #12]
 800f264:	b021      	add	sp, #132	@ 0x84
 800f266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f26a:	200b      	movs	r0, #11
 800f26c:	4770      	bx	lr
 800f26e:	bf00      	nop

0800f270 <rclc_publisher_init_default>:
 800f270:	b368      	cbz	r0, 800f2ce <rclc_publisher_init_default+0x5e>
 800f272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f276:	460d      	mov	r5, r1
 800f278:	b0a0      	sub	sp, #128	@ 0x80
 800f27a:	b321      	cbz	r1, 800f2c6 <rclc_publisher_init_default+0x56>
 800f27c:	4616      	mov	r6, r2
 800f27e:	b312      	cbz	r2, 800f2c6 <rclc_publisher_init_default+0x56>
 800f280:	461f      	mov	r7, r3
 800f282:	b303      	cbz	r3, 800f2c6 <rclc_publisher_init_default+0x56>
 800f284:	4604      	mov	r4, r0
 800f286:	f7ff f875 	bl	800e374 <rcl_get_zero_initialized_publisher>
 800f28a:	f10d 0810 	add.w	r8, sp, #16
 800f28e:	6020      	str	r0, [r4, #0]
 800f290:	4640      	mov	r0, r8
 800f292:	f7ff f90d 	bl	800e4b0 <rcl_publisher_get_default_options>
 800f296:	490f      	ldr	r1, [pc, #60]	@ (800f2d4 <rclc_publisher_init_default+0x64>)
 800f298:	2250      	movs	r2, #80	@ 0x50
 800f29a:	4640      	mov	r0, r8
 800f29c:	f00d fa91 	bl	801c7c2 <memcpy>
 800f2a0:	f8cd 8000 	str.w	r8, [sp]
 800f2a4:	463b      	mov	r3, r7
 800f2a6:	4632      	mov	r2, r6
 800f2a8:	4629      	mov	r1, r5
 800f2aa:	4620      	mov	r0, r4
 800f2ac:	f7ff f868 	bl	800e380 <rcl_publisher_init>
 800f2b0:	b910      	cbnz	r0, 800f2b8 <rclc_publisher_init_default+0x48>
 800f2b2:	b020      	add	sp, #128	@ 0x80
 800f2b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2b8:	9003      	str	r0, [sp, #12]
 800f2ba:	f000 f8e1 	bl	800f480 <rcutils_reset_error>
 800f2be:	9803      	ldr	r0, [sp, #12]
 800f2c0:	b020      	add	sp, #128	@ 0x80
 800f2c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2c6:	200b      	movs	r0, #11
 800f2c8:	b020      	add	sp, #128	@ 0x80
 800f2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2ce:	200b      	movs	r0, #11
 800f2d0:	4770      	bx	lr
 800f2d2:	bf00      	nop
 800f2d4:	0801fa20 	.word	0x0801fa20

0800f2d8 <rclc_subscription_init_default>:
 800f2d8:	b368      	cbz	r0, 800f336 <rclc_subscription_init_default+0x5e>
 800f2da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2de:	460d      	mov	r5, r1
 800f2e0:	b0a2      	sub	sp, #136	@ 0x88
 800f2e2:	b321      	cbz	r1, 800f32e <rclc_subscription_init_default+0x56>
 800f2e4:	4616      	mov	r6, r2
 800f2e6:	b312      	cbz	r2, 800f32e <rclc_subscription_init_default+0x56>
 800f2e8:	461f      	mov	r7, r3
 800f2ea:	b303      	cbz	r3, 800f32e <rclc_subscription_init_default+0x56>
 800f2ec:	4604      	mov	r4, r0
 800f2ee:	f005 fcd3 	bl	8014c98 <rcl_get_zero_initialized_subscription>
 800f2f2:	f10d 0810 	add.w	r8, sp, #16
 800f2f6:	6020      	str	r0, [r4, #0]
 800f2f8:	4640      	mov	r0, r8
 800f2fa:	f005 fd7b 	bl	8014df4 <rcl_subscription_get_default_options>
 800f2fe:	490f      	ldr	r1, [pc, #60]	@ (800f33c <rclc_subscription_init_default+0x64>)
 800f300:	2250      	movs	r2, #80	@ 0x50
 800f302:	4640      	mov	r0, r8
 800f304:	f00d fa5d 	bl	801c7c2 <memcpy>
 800f308:	f8cd 8000 	str.w	r8, [sp]
 800f30c:	463b      	mov	r3, r7
 800f30e:	4632      	mov	r2, r6
 800f310:	4629      	mov	r1, r5
 800f312:	4620      	mov	r0, r4
 800f314:	f005 fcc6 	bl	8014ca4 <rcl_subscription_init>
 800f318:	b910      	cbnz	r0, 800f320 <rclc_subscription_init_default+0x48>
 800f31a:	b022      	add	sp, #136	@ 0x88
 800f31c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f320:	9003      	str	r0, [sp, #12]
 800f322:	f000 f8ad 	bl	800f480 <rcutils_reset_error>
 800f326:	9803      	ldr	r0, [sp, #12]
 800f328:	b022      	add	sp, #136	@ 0x88
 800f32a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f32e:	200b      	movs	r0, #11
 800f330:	b022      	add	sp, #136	@ 0x88
 800f332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f336:	200b      	movs	r0, #11
 800f338:	4770      	bx	lr
 800f33a:	bf00      	nop
 800f33c:	0801fa70 	.word	0x0801fa70

0800f340 <rclc_timer_init_default>:
 800f340:	b370      	cbz	r0, 800f3a0 <rclc_timer_init_default+0x60>
 800f342:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f346:	460e      	mov	r6, r1
 800f348:	b08c      	sub	sp, #48	@ 0x30
 800f34a:	b329      	cbz	r1, 800f398 <rclc_timer_init_default+0x58>
 800f34c:	4690      	mov	r8, r2
 800f34e:	461f      	mov	r7, r3
 800f350:	4605      	mov	r5, r0
 800f352:	f005 ffcd 	bl	80152f0 <rcl_get_zero_initialized_timer>
 800f356:	2301      	movs	r3, #1
 800f358:	6028      	str	r0, [r5, #0]
 800f35a:	9308      	str	r3, [sp, #32]
 800f35c:	68b4      	ldr	r4, [r6, #8]
 800f35e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f360:	f10d 0c0c 	add.w	ip, sp, #12
 800f364:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f368:	6823      	ldr	r3, [r4, #0]
 800f36a:	f8cc 3000 	str.w	r3, [ip]
 800f36e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f370:	9302      	str	r3, [sp, #8]
 800f372:	e9cd 8700 	strd	r8, r7, [sp]
 800f376:	4628      	mov	r0, r5
 800f378:	4632      	mov	r2, r6
 800f37a:	f106 010c 	add.w	r1, r6, #12
 800f37e:	f005 ffbf 	bl	8015300 <rcl_timer_init2>
 800f382:	b910      	cbnz	r0, 800f38a <rclc_timer_init_default+0x4a>
 800f384:	b00c      	add	sp, #48	@ 0x30
 800f386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f38a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f38c:	f000 f878 	bl	800f480 <rcutils_reset_error>
 800f390:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f392:	b00c      	add	sp, #48	@ 0x30
 800f394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f398:	200b      	movs	r0, #11
 800f39a:	b00c      	add	sp, #48	@ 0x30
 800f39c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3a0:	200b      	movs	r0, #11
 800f3a2:	4770      	bx	lr

0800f3a4 <__default_zero_allocate>:
 800f3a4:	f00c bb86 	b.w	801bab4 <calloc>

0800f3a8 <__default_reallocate>:
 800f3a8:	f00c bd24 	b.w	801bdf4 <realloc>

0800f3ac <__default_deallocate>:
 800f3ac:	f00c bc00 	b.w	801bbb0 <free>

0800f3b0 <__default_allocate>:
 800f3b0:	f00c bbf6 	b.w	801bba0 <malloc>

0800f3b4 <rcutils_get_zero_initialized_allocator>:
 800f3b4:	b510      	push	{r4, lr}
 800f3b6:	4c05      	ldr	r4, [pc, #20]	@ (800f3cc <rcutils_get_zero_initialized_allocator+0x18>)
 800f3b8:	4686      	mov	lr, r0
 800f3ba:	4684      	mov	ip, r0
 800f3bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f3be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f3c2:	6823      	ldr	r3, [r4, #0]
 800f3c4:	f8cc 3000 	str.w	r3, [ip]
 800f3c8:	4670      	mov	r0, lr
 800f3ca:	bd10      	pop	{r4, pc}
 800f3cc:	0801fac0 	.word	0x0801fac0

0800f3d0 <rcutils_get_default_allocator>:
 800f3d0:	b510      	push	{r4, lr}
 800f3d2:	4c05      	ldr	r4, [pc, #20]	@ (800f3e8 <rcutils_get_default_allocator+0x18>)
 800f3d4:	4686      	mov	lr, r0
 800f3d6:	4684      	mov	ip, r0
 800f3d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800f3da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f3de:	6823      	ldr	r3, [r4, #0]
 800f3e0:	f8cc 3000 	str.w	r3, [ip]
 800f3e4:	4670      	mov	r0, lr
 800f3e6:	bd10      	pop	{r4, pc}
 800f3e8:	200003f0 	.word	0x200003f0

0800f3ec <rcutils_set_default_allocator>:
 800f3ec:	b1a8      	cbz	r0, 800f41a <rcutils_set_default_allocator+0x2e>
 800f3ee:	6802      	ldr	r2, [r0, #0]
 800f3f0:	b1a2      	cbz	r2, 800f41c <rcutils_set_default_allocator+0x30>
 800f3f2:	6841      	ldr	r1, [r0, #4]
 800f3f4:	b1a1      	cbz	r1, 800f420 <rcutils_set_default_allocator+0x34>
 800f3f6:	b410      	push	{r4}
 800f3f8:	68c4      	ldr	r4, [r0, #12]
 800f3fa:	b164      	cbz	r4, 800f416 <rcutils_set_default_allocator+0x2a>
 800f3fc:	6880      	ldr	r0, [r0, #8]
 800f3fe:	b138      	cbz	r0, 800f410 <rcutils_set_default_allocator+0x24>
 800f400:	4b08      	ldr	r3, [pc, #32]	@ (800f424 <rcutils_set_default_allocator+0x38>)
 800f402:	601a      	str	r2, [r3, #0]
 800f404:	2200      	movs	r2, #0
 800f406:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800f40a:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800f40e:	2001      	movs	r0, #1
 800f410:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f414:	4770      	bx	lr
 800f416:	4620      	mov	r0, r4
 800f418:	e7fa      	b.n	800f410 <rcutils_set_default_allocator+0x24>
 800f41a:	4770      	bx	lr
 800f41c:	4610      	mov	r0, r2
 800f41e:	4770      	bx	lr
 800f420:	4608      	mov	r0, r1
 800f422:	4770      	bx	lr
 800f424:	200003f0 	.word	0x200003f0

0800f428 <rcutils_allocator_is_valid>:
 800f428:	b158      	cbz	r0, 800f442 <rcutils_allocator_is_valid+0x1a>
 800f42a:	6803      	ldr	r3, [r0, #0]
 800f42c:	b143      	cbz	r3, 800f440 <rcutils_allocator_is_valid+0x18>
 800f42e:	6843      	ldr	r3, [r0, #4]
 800f430:	b133      	cbz	r3, 800f440 <rcutils_allocator_is_valid+0x18>
 800f432:	68c3      	ldr	r3, [r0, #12]
 800f434:	b123      	cbz	r3, 800f440 <rcutils_allocator_is_valid+0x18>
 800f436:	6880      	ldr	r0, [r0, #8]
 800f438:	3800      	subs	r0, #0
 800f43a:	bf18      	it	ne
 800f43c:	2001      	movne	r0, #1
 800f43e:	4770      	bx	lr
 800f440:	4618      	mov	r0, r3
 800f442:	4770      	bx	lr

0800f444 <rcutils_error_is_set>:
 800f444:	4b01      	ldr	r3, [pc, #4]	@ (800f44c <rcutils_error_is_set+0x8>)
 800f446:	7818      	ldrb	r0, [r3, #0]
 800f448:	4770      	bx	lr
 800f44a:	bf00      	nop
 800f44c:	2000c648 	.word	0x2000c648

0800f450 <rcutils_get_error_string>:
 800f450:	4b06      	ldr	r3, [pc, #24]	@ (800f46c <rcutils_get_error_string+0x1c>)
 800f452:	781b      	ldrb	r3, [r3, #0]
 800f454:	b13b      	cbz	r3, 800f466 <rcutils_get_error_string+0x16>
 800f456:	4b06      	ldr	r3, [pc, #24]	@ (800f470 <rcutils_get_error_string+0x20>)
 800f458:	781a      	ldrb	r2, [r3, #0]
 800f45a:	b90a      	cbnz	r2, 800f460 <rcutils_get_error_string+0x10>
 800f45c:	2201      	movs	r2, #1
 800f45e:	701a      	strb	r2, [r3, #0]
 800f460:	4b04      	ldr	r3, [pc, #16]	@ (800f474 <rcutils_get_error_string+0x24>)
 800f462:	7818      	ldrb	r0, [r3, #0]
 800f464:	4770      	bx	lr
 800f466:	4b04      	ldr	r3, [pc, #16]	@ (800f478 <rcutils_get_error_string+0x28>)
 800f468:	7818      	ldrb	r0, [r3, #0]
 800f46a:	4770      	bx	lr
 800f46c:	2000c648 	.word	0x2000c648
 800f470:	2000c64d 	.word	0x2000c64d
 800f474:	2000c64c 	.word	0x2000c64c
 800f478:	0801f058 	.word	0x0801f058
 800f47c:	00000000 	.word	0x00000000

0800f480 <rcutils_reset_error>:
 800f480:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800f4a0 <rcutils_reset_error+0x20>
 800f484:	4a08      	ldr	r2, [pc, #32]	@ (800f4a8 <rcutils_reset_error+0x28>)
 800f486:	4809      	ldr	r0, [pc, #36]	@ (800f4ac <rcutils_reset_error+0x2c>)
 800f488:	4909      	ldr	r1, [pc, #36]	@ (800f4b0 <rcutils_reset_error+0x30>)
 800f48a:	2300      	movs	r3, #0
 800f48c:	8013      	strh	r3, [r2, #0]
 800f48e:	ed82 7b02 	vstr	d7, [r2, #8]
 800f492:	4a08      	ldr	r2, [pc, #32]	@ (800f4b4 <rcutils_reset_error+0x34>)
 800f494:	7003      	strb	r3, [r0, #0]
 800f496:	700b      	strb	r3, [r1, #0]
 800f498:	7013      	strb	r3, [r2, #0]
 800f49a:	4770      	bx	lr
 800f49c:	f3af 8000 	nop.w
	...
 800f4a8:	2000c650 	.word	0x2000c650
 800f4ac:	2000c64d 	.word	0x2000c64d
 800f4b0:	2000c64c 	.word	0x2000c64c
 800f4b4:	2000c648 	.word	0x2000c648

0800f4b8 <rcutils_system_time_now>:
 800f4b8:	b318      	cbz	r0, 800f502 <rcutils_system_time_now+0x4a>
 800f4ba:	b570      	push	{r4, r5, r6, lr}
 800f4bc:	b084      	sub	sp, #16
 800f4be:	4604      	mov	r4, r0
 800f4c0:	4669      	mov	r1, sp
 800f4c2:	2001      	movs	r0, #1
 800f4c4:	f7f2 fdc0 	bl	8002048 <clock_gettime>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	db17      	blt.n	800f4fc <rcutils_system_time_now+0x44>
 800f4cc:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f4d0:	2900      	cmp	r1, #0
 800f4d2:	db13      	blt.n	800f4fc <rcutils_system_time_now+0x44>
 800f4d4:	9d02      	ldr	r5, [sp, #8]
 800f4d6:	2d00      	cmp	r5, #0
 800f4d8:	db0d      	blt.n	800f4f6 <rcutils_system_time_now+0x3e>
 800f4da:	4e0b      	ldr	r6, [pc, #44]	@ (800f508 <rcutils_system_time_now+0x50>)
 800f4dc:	fba3 3206 	umull	r3, r2, r3, r6
 800f4e0:	195b      	adds	r3, r3, r5
 800f4e2:	fb06 2201 	mla	r2, r6, r1, r2
 800f4e6:	f04f 0000 	mov.w	r0, #0
 800f4ea:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f4ee:	e9c4 3200 	strd	r3, r2, [r4]
 800f4f2:	b004      	add	sp, #16
 800f4f4:	bd70      	pop	{r4, r5, r6, pc}
 800f4f6:	ea53 0201 	orrs.w	r2, r3, r1
 800f4fa:	d1ee      	bne.n	800f4da <rcutils_system_time_now+0x22>
 800f4fc:	2002      	movs	r0, #2
 800f4fe:	b004      	add	sp, #16
 800f500:	bd70      	pop	{r4, r5, r6, pc}
 800f502:	200b      	movs	r0, #11
 800f504:	4770      	bx	lr
 800f506:	bf00      	nop
 800f508:	3b9aca00 	.word	0x3b9aca00

0800f50c <rcutils_steady_time_now>:
 800f50c:	b318      	cbz	r0, 800f556 <rcutils_steady_time_now+0x4a>
 800f50e:	b570      	push	{r4, r5, r6, lr}
 800f510:	b084      	sub	sp, #16
 800f512:	4604      	mov	r4, r0
 800f514:	4669      	mov	r1, sp
 800f516:	2000      	movs	r0, #0
 800f518:	f7f2 fd96 	bl	8002048 <clock_gettime>
 800f51c:	2800      	cmp	r0, #0
 800f51e:	db17      	blt.n	800f550 <rcutils_steady_time_now+0x44>
 800f520:	e9dd 3100 	ldrd	r3, r1, [sp]
 800f524:	2900      	cmp	r1, #0
 800f526:	db13      	blt.n	800f550 <rcutils_steady_time_now+0x44>
 800f528:	9d02      	ldr	r5, [sp, #8]
 800f52a:	2d00      	cmp	r5, #0
 800f52c:	db0d      	blt.n	800f54a <rcutils_steady_time_now+0x3e>
 800f52e:	4e0b      	ldr	r6, [pc, #44]	@ (800f55c <rcutils_steady_time_now+0x50>)
 800f530:	fba3 3206 	umull	r3, r2, r3, r6
 800f534:	195b      	adds	r3, r3, r5
 800f536:	fb06 2201 	mla	r2, r6, r1, r2
 800f53a:	f04f 0000 	mov.w	r0, #0
 800f53e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800f542:	e9c4 3200 	strd	r3, r2, [r4]
 800f546:	b004      	add	sp, #16
 800f548:	bd70      	pop	{r4, r5, r6, pc}
 800f54a:	ea53 0201 	orrs.w	r2, r3, r1
 800f54e:	d1ee      	bne.n	800f52e <rcutils_steady_time_now+0x22>
 800f550:	2002      	movs	r0, #2
 800f552:	b004      	add	sp, #16
 800f554:	bd70      	pop	{r4, r5, r6, pc}
 800f556:	200b      	movs	r0, #11
 800f558:	4770      	bx	lr
 800f55a:	bf00      	nop
 800f55c:	3b9aca00 	.word	0x3b9aca00

0800f560 <rmw_get_default_publisher_options>:
 800f560:	2200      	movs	r2, #0
 800f562:	6002      	str	r2, [r0, #0]
 800f564:	7102      	strb	r2, [r0, #4]
 800f566:	4770      	bx	lr

0800f568 <rmw_uros_set_custom_transport>:
 800f568:	b470      	push	{r4, r5, r6}
 800f56a:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f56e:	b162      	cbz	r2, 800f58a <rmw_uros_set_custom_transport+0x22>
 800f570:	b15b      	cbz	r3, 800f58a <rmw_uros_set_custom_transport+0x22>
 800f572:	b155      	cbz	r5, 800f58a <rmw_uros_set_custom_transport+0x22>
 800f574:	b14e      	cbz	r6, 800f58a <rmw_uros_set_custom_transport+0x22>
 800f576:	4c06      	ldr	r4, [pc, #24]	@ (800f590 <rmw_uros_set_custom_transport+0x28>)
 800f578:	7020      	strb	r0, [r4, #0]
 800f57a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f57e:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f582:	6166      	str	r6, [r4, #20]
 800f584:	2000      	movs	r0, #0
 800f586:	bc70      	pop	{r4, r5, r6}
 800f588:	4770      	bx	lr
 800f58a:	200b      	movs	r0, #11
 800f58c:	bc70      	pop	{r4, r5, r6}
 800f58e:	4770      	bx	lr
 800f590:	2000c660 	.word	0x2000c660

0800f594 <flush_session>:
 800f594:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800f596:	f002 bb93 	b.w	8011cc0 <uxr_run_session_until_confirm_delivery>
 800f59a:	bf00      	nop

0800f59c <rmw_publish>:
 800f59c:	2800      	cmp	r0, #0
 800f59e:	d053      	beq.n	800f648 <rmw_publish+0xac>
 800f5a0:	b570      	push	{r4, r5, r6, lr}
 800f5a2:	460d      	mov	r5, r1
 800f5a4:	b08e      	sub	sp, #56	@ 0x38
 800f5a6:	2900      	cmp	r1, #0
 800f5a8:	d04b      	beq.n	800f642 <rmw_publish+0xa6>
 800f5aa:	4604      	mov	r4, r0
 800f5ac:	6800      	ldr	r0, [r0, #0]
 800f5ae:	f000 fd17 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 800f5b2:	2800      	cmp	r0, #0
 800f5b4:	d045      	beq.n	800f642 <rmw_publish+0xa6>
 800f5b6:	6866      	ldr	r6, [r4, #4]
 800f5b8:	2e00      	cmp	r6, #0
 800f5ba:	d042      	beq.n	800f642 <rmw_publish+0xa6>
 800f5bc:	69b4      	ldr	r4, [r6, #24]
 800f5be:	4628      	mov	r0, r5
 800f5c0:	6923      	ldr	r3, [r4, #16]
 800f5c2:	4798      	blx	r3
 800f5c4:	69f3      	ldr	r3, [r6, #28]
 800f5c6:	9005      	str	r0, [sp, #20]
 800f5c8:	b113      	cbz	r3, 800f5d0 <rmw_publish+0x34>
 800f5ca:	a805      	add	r0, sp, #20
 800f5cc:	4798      	blx	r3
 800f5ce:	9805      	ldr	r0, [sp, #20]
 800f5d0:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f5d4:	691b      	ldr	r3, [r3, #16]
 800f5d6:	9000      	str	r0, [sp, #0]
 800f5d8:	6972      	ldr	r2, [r6, #20]
 800f5da:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f5dc:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800f5e0:	ab06      	add	r3, sp, #24
 800f5e2:	f003 f99d 	bl	8012920 <uxr_prepare_output_stream>
 800f5e6:	b1d8      	cbz	r0, 800f620 <rmw_publish+0x84>
 800f5e8:	68a3      	ldr	r3, [r4, #8]
 800f5ea:	a906      	add	r1, sp, #24
 800f5ec:	4628      	mov	r0, r5
 800f5ee:	4798      	blx	r3
 800f5f0:	6a33      	ldr	r3, [r6, #32]
 800f5f2:	4604      	mov	r4, r0
 800f5f4:	b10b      	cbz	r3, 800f5fa <rmw_publish+0x5e>
 800f5f6:	a806      	add	r0, sp, #24
 800f5f8:	4798      	blx	r3
 800f5fa:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800f5fe:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800f602:	2b01      	cmp	r3, #1
 800f604:	6910      	ldr	r0, [r2, #16]
 800f606:	d021      	beq.n	800f64c <rmw_publish+0xb0>
 800f608:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800f60a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f60e:	f002 fb57 	bl	8011cc0 <uxr_run_session_until_confirm_delivery>
 800f612:	4004      	ands	r4, r0
 800f614:	b2e4      	uxtb	r4, r4
 800f616:	f084 0001 	eor.w	r0, r4, #1
 800f61a:	b2c0      	uxtb	r0, r0
 800f61c:	b00e      	add	sp, #56	@ 0x38
 800f61e:	bd70      	pop	{r4, r5, r6, pc}
 800f620:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800f624:	6918      	ldr	r0, [r3, #16]
 800f626:	4b0c      	ldr	r3, [pc, #48]	@ (800f658 <rmw_publish+0xbc>)
 800f628:	9301      	str	r3, [sp, #4]
 800f62a:	9b05      	ldr	r3, [sp, #20]
 800f62c:	9300      	str	r3, [sp, #0]
 800f62e:	9602      	str	r6, [sp, #8]
 800f630:	6972      	ldr	r2, [r6, #20]
 800f632:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800f634:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f638:	ab06      	add	r3, sp, #24
 800f63a:	f003 f9a1 	bl	8012980 <uxr_prepare_output_stream_fragmented>
 800f63e:	2800      	cmp	r0, #0
 800f640:	d1d2      	bne.n	800f5e8 <rmw_publish+0x4c>
 800f642:	2001      	movs	r0, #1
 800f644:	b00e      	add	sp, #56	@ 0x38
 800f646:	bd70      	pop	{r4, r5, r6, pc}
 800f648:	2001      	movs	r0, #1
 800f64a:	4770      	bx	lr
 800f64c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f650:	f001 ff9e 	bl	8011590 <uxr_flash_output_streams>
 800f654:	e7df      	b.n	800f616 <rmw_publish+0x7a>
 800f656:	bf00      	nop
 800f658:	0800f595 	.word	0x0800f595

0800f65c <rmw_create_publisher>:
 800f65c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f660:	b087      	sub	sp, #28
 800f662:	2800      	cmp	r0, #0
 800f664:	f000 80c9 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f668:	460f      	mov	r7, r1
 800f66a:	2900      	cmp	r1, #0
 800f66c:	f000 80c5 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f670:	4604      	mov	r4, r0
 800f672:	6800      	ldr	r0, [r0, #0]
 800f674:	4615      	mov	r5, r2
 800f676:	461e      	mov	r6, r3
 800f678:	f000 fcb2 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 800f67c:	2800      	cmp	r0, #0
 800f67e:	f000 80bc 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f682:	2d00      	cmp	r5, #0
 800f684:	f000 80b9 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f688:	782b      	ldrb	r3, [r5, #0]
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	f000 80b5 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f690:	2e00      	cmp	r6, #0
 800f692:	f000 80b2 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f696:	485c      	ldr	r0, [pc, #368]	@ (800f808 <rmw_create_publisher+0x1ac>)
 800f698:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800f69c:	f008 f90a 	bl	80178b4 <get_memory>
 800f6a0:	2800      	cmp	r0, #0
 800f6a2:	f000 80aa 	beq.w	800f7fa <rmw_create_publisher+0x19e>
 800f6a6:	6884      	ldr	r4, [r0, #8]
 800f6a8:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800f6ac:	f008 f988 	bl	80179c0 <rmw_get_implementation_identifier>
 800f6b0:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800f6b4:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800f6b8:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800f6bc:	4628      	mov	r0, r5
 800f6be:	f7f0 fdef 	bl	80002a0 <strlen>
 800f6c2:	3001      	adds	r0, #1
 800f6c4:	283c      	cmp	r0, #60	@ 0x3c
 800f6c6:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800f6ca:	f200 808f 	bhi.w	800f7ec <rmw_create_publisher+0x190>
 800f6ce:	4a4f      	ldr	r2, [pc, #316]	@ (800f80c <rmw_create_publisher+0x1b0>)
 800f6d0:	462b      	mov	r3, r5
 800f6d2:	213c      	movs	r1, #60	@ 0x3c
 800f6d4:	4650      	mov	r0, sl
 800f6d6:	f00c fdc7 	bl	801c268 <sniprintf>
 800f6da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f6de:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800f6e0:	4631      	mov	r1, r6
 800f6e2:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800f6e6:	2250      	movs	r2, #80	@ 0x50
 800f6e8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800f6ec:	f00d f869 	bl	801c7c2 <memcpy>
 800f6f0:	7a33      	ldrb	r3, [r6, #8]
 800f6f2:	4947      	ldr	r1, [pc, #284]	@ (800f810 <rmw_create_publisher+0x1b4>)
 800f6f4:	2b02      	cmp	r3, #2
 800f6f6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f6fa:	bf0c      	ite	eq
 800f6fc:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800f700:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800f704:	67a3      	str	r3, [r4, #120]	@ 0x78
 800f706:	2300      	movs	r3, #0
 800f708:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800f70c:	4638      	mov	r0, r7
 800f70e:	f000 fc75 	bl	800fffc <get_message_typesupport_handle>
 800f712:	2800      	cmp	r0, #0
 800f714:	d06a      	beq.n	800f7ec <rmw_create_publisher+0x190>
 800f716:	6842      	ldr	r2, [r0, #4]
 800f718:	61a2      	str	r2, [r4, #24]
 800f71a:	2a00      	cmp	r2, #0
 800f71c:	d066      	beq.n	800f7ec <rmw_create_publisher+0x190>
 800f71e:	4629      	mov	r1, r5
 800f720:	4633      	mov	r3, r6
 800f722:	4648      	mov	r0, r9
 800f724:	f008 fba8 	bl	8017e78 <create_topic>
 800f728:	6260      	str	r0, [r4, #36]	@ 0x24
 800f72a:	2800      	cmp	r0, #0
 800f72c:	d062      	beq.n	800f7f4 <rmw_create_publisher+0x198>
 800f72e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f732:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f736:	2103      	movs	r1, #3
 800f738:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800f73c:	1c42      	adds	r2, r0, #1
 800f73e:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800f742:	f001 fdf9 	bl	8011338 <uxr_object_id>
 800f746:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800f74a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f74e:	6120      	str	r0, [r4, #16]
 800f750:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800f754:	6910      	ldr	r0, [r2, #16]
 800f756:	2506      	movs	r5, #6
 800f758:	9500      	str	r5, [sp, #0]
 800f75a:	6819      	ldr	r1, [r3, #0]
 800f75c:	6922      	ldr	r2, [r4, #16]
 800f75e:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800f762:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f766:	f001 fcbf 	bl	80110e8 <uxr_buffer_create_publisher_bin>
 800f76a:	4602      	mov	r2, r0
 800f76c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f770:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f774:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f778:	f000 fbac 	bl	800fed4 <run_xrce_session>
 800f77c:	b3b0      	cbz	r0, 800f7ec <rmw_create_publisher+0x190>
 800f77e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f782:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800f786:	2105      	movs	r1, #5
 800f788:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800f78c:	1c42      	adds	r2, r0, #1
 800f78e:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800f792:	f001 fdd1 	bl	8011338 <uxr_object_id>
 800f796:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f79a:	6160      	str	r0, [r4, #20]
 800f79c:	4631      	mov	r1, r6
 800f79e:	af04      	add	r7, sp, #16
 800f7a0:	691e      	ldr	r6, [r3, #16]
 800f7a2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7a6:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800f7aa:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800f7ae:	4638      	mov	r0, r7
 800f7b0:	f000 fbb0 	bl	800ff14 <convert_qos_profile>
 800f7b4:	9503      	str	r5, [sp, #12]
 800f7b6:	e897 0003 	ldmia.w	r7, {r0, r1}
 800f7ba:	9001      	str	r0, [sp, #4]
 800f7bc:	f8ad 1008 	strh.w	r1, [sp, #8]
 800f7c0:	f8db 3010 	ldr.w	r3, [fp, #16]
 800f7c4:	9300      	str	r3, [sp, #0]
 800f7c6:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800f7ca:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800f7ce:	f8da 1000 	ldr.w	r1, [sl]
 800f7d2:	4630      	mov	r0, r6
 800f7d4:	f001 fce6 	bl	80111a4 <uxr_buffer_create_datawriter_bin>
 800f7d8:	4602      	mov	r2, r0
 800f7da:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800f7de:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800f7e2:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800f7e6:	f000 fb75 	bl	800fed4 <run_xrce_session>
 800f7ea:	b940      	cbnz	r0, 800f7fe <rmw_create_publisher+0x1a2>
 800f7ec:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f7ee:	b108      	cbz	r0, 800f7f4 <rmw_create_publisher+0x198>
 800f7f0:	f000 fa66 	bl	800fcc0 <rmw_uxrce_fini_topic_memory>
 800f7f4:	4640      	mov	r0, r8
 800f7f6:	f000 fa0b 	bl	800fc10 <rmw_uxrce_fini_publisher_memory>
 800f7fa:	f04f 0800 	mov.w	r8, #0
 800f7fe:	4640      	mov	r0, r8
 800f800:	b007      	add	sp, #28
 800f802:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f806:	bf00      	nop
 800f808:	2000f950 	.word	0x2000f950
 800f80c:	0801f06c 	.word	0x0801f06c
 800f810:	0801eed8 	.word	0x0801eed8

0800f814 <rmw_publisher_get_actual_qos>:
 800f814:	b508      	push	{r3, lr}
 800f816:	4603      	mov	r3, r0
 800f818:	b140      	cbz	r0, 800f82c <rmw_publisher_get_actual_qos+0x18>
 800f81a:	4608      	mov	r0, r1
 800f81c:	b131      	cbz	r1, 800f82c <rmw_publisher_get_actual_qos+0x18>
 800f81e:	6859      	ldr	r1, [r3, #4]
 800f820:	2250      	movs	r2, #80	@ 0x50
 800f822:	3128      	adds	r1, #40	@ 0x28
 800f824:	f00c ffcd 	bl	801c7c2 <memcpy>
 800f828:	2000      	movs	r0, #0
 800f82a:	bd08      	pop	{r3, pc}
 800f82c:	200b      	movs	r0, #11
 800f82e:	bd08      	pop	{r3, pc}

0800f830 <rmw_destroy_publisher>:
 800f830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f834:	b128      	cbz	r0, 800f842 <rmw_destroy_publisher+0x12>
 800f836:	4604      	mov	r4, r0
 800f838:	6800      	ldr	r0, [r0, #0]
 800f83a:	460d      	mov	r5, r1
 800f83c:	f000 fbd0 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 800f840:	b918      	cbnz	r0, 800f84a <rmw_destroy_publisher+0x1a>
 800f842:	2401      	movs	r4, #1
 800f844:	4620      	mov	r0, r4
 800f846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f84a:	6863      	ldr	r3, [r4, #4]
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d0f8      	beq.n	800f842 <rmw_destroy_publisher+0x12>
 800f850:	2d00      	cmp	r5, #0
 800f852:	d0f6      	beq.n	800f842 <rmw_destroy_publisher+0x12>
 800f854:	6828      	ldr	r0, [r5, #0]
 800f856:	f000 fbc3 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 800f85a:	2800      	cmp	r0, #0
 800f85c:	d0f1      	beq.n	800f842 <rmw_destroy_publisher+0x12>
 800f85e:	686c      	ldr	r4, [r5, #4]
 800f860:	2c00      	cmp	r4, #0
 800f862:	d0ee      	beq.n	800f842 <rmw_destroy_publisher+0x12>
 800f864:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800f866:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800f86a:	f008 fb59 	bl	8017f20 <destroy_topic>
 800f86e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f872:	6962      	ldr	r2, [r4, #20]
 800f874:	6918      	ldr	r0, [r3, #16]
 800f876:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f87a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f87e:	6819      	ldr	r1, [r3, #0]
 800f880:	f001 fb82 	bl	8010f88 <uxr_buffer_delete_entity>
 800f884:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800f888:	6922      	ldr	r2, [r4, #16]
 800f88a:	4680      	mov	r8, r0
 800f88c:	6918      	ldr	r0, [r3, #16]
 800f88e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800f892:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f896:	6819      	ldr	r1, [r3, #0]
 800f898:	f001 fb76 	bl	8010f88 <uxr_buffer_delete_entity>
 800f89c:	4606      	mov	r6, r0
 800f89e:	6938      	ldr	r0, [r7, #16]
 800f8a0:	4642      	mov	r2, r8
 800f8a2:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f8a6:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f8aa:	f000 fb13 	bl	800fed4 <run_xrce_session>
 800f8ae:	4604      	mov	r4, r0
 800f8b0:	6938      	ldr	r0, [r7, #16]
 800f8b2:	4632      	mov	r2, r6
 800f8b4:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800f8b8:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800f8bc:	f000 fb0a 	bl	800fed4 <run_xrce_session>
 800f8c0:	4004      	ands	r4, r0
 800f8c2:	f084 0401 	eor.w	r4, r4, #1
 800f8c6:	b2e4      	uxtb	r4, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	0064      	lsls	r4, r4, #1
 800f8cc:	f000 f9a0 	bl	800fc10 <rmw_uxrce_fini_publisher_memory>
 800f8d0:	e7b8      	b.n	800f844 <rmw_destroy_publisher+0x14>
 800f8d2:	bf00      	nop

0800f8d4 <rmw_uros_epoch_nanos>:
 800f8d4:	4b05      	ldr	r3, [pc, #20]	@ (800f8ec <rmw_uros_epoch_nanos+0x18>)
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	b123      	cbz	r3, 800f8e4 <rmw_uros_epoch_nanos+0x10>
 800f8da:	6898      	ldr	r0, [r3, #8]
 800f8dc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f8e0:	f001 be4c 	b.w	801157c <uxr_epoch_nanos>
 800f8e4:	2000      	movs	r0, #0
 800f8e6:	2100      	movs	r1, #0
 800f8e8:	4770      	bx	lr
 800f8ea:	bf00      	nop
 800f8ec:	20010fc0 	.word	0x20010fc0

0800f8f0 <rmw_uros_sync_session>:
 800f8f0:	b508      	push	{r3, lr}
 800f8f2:	4b07      	ldr	r3, [pc, #28]	@ (800f910 <rmw_uros_sync_session+0x20>)
 800f8f4:	681b      	ldr	r3, [r3, #0]
 800f8f6:	b14b      	cbz	r3, 800f90c <rmw_uros_sync_session+0x1c>
 800f8f8:	4601      	mov	r1, r0
 800f8fa:	6898      	ldr	r0, [r3, #8]
 800f8fc:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800f900:	f002 fa5a 	bl	8011db8 <uxr_sync_session>
 800f904:	f080 0001 	eor.w	r0, r0, #1
 800f908:	b2c0      	uxtb	r0, r0
 800f90a:	bd08      	pop	{r3, pc}
 800f90c:	2001      	movs	r0, #1
 800f90e:	bd08      	pop	{r3, pc}
 800f910:	20010fc0 	.word	0x20010fc0

0800f914 <rmw_uxrce_init_service_memory>:
 800f914:	b1e2      	cbz	r2, 800f950 <rmw_uxrce_init_service_memory+0x3c>
 800f916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f91a:	7b05      	ldrb	r5, [r0, #12]
 800f91c:	4606      	mov	r6, r0
 800f91e:	b9ad      	cbnz	r5, 800f94c <rmw_uxrce_init_service_memory+0x38>
 800f920:	23c8      	movs	r3, #200	@ 0xc8
 800f922:	e9c0 5500 	strd	r5, r5, [r0]
 800f926:	6083      	str	r3, [r0, #8]
 800f928:	f240 1301 	movw	r3, #257	@ 0x101
 800f92c:	4617      	mov	r7, r2
 800f92e:	8183      	strh	r3, [r0, #12]
 800f930:	460c      	mov	r4, r1
 800f932:	46a8      	mov	r8, r5
 800f934:	4621      	mov	r1, r4
 800f936:	4630      	mov	r0, r6
 800f938:	3501      	adds	r5, #1
 800f93a:	f007 ffcb 	bl	80178d4 <put_memory>
 800f93e:	42af      	cmp	r7, r5
 800f940:	60a4      	str	r4, [r4, #8]
 800f942:	f884 800c 	strb.w	r8, [r4, #12]
 800f946:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f94a:	d1f3      	bne.n	800f934 <rmw_uxrce_init_service_memory+0x20>
 800f94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f950:	4770      	bx	lr
 800f952:	bf00      	nop

0800f954 <rmw_uxrce_init_client_memory>:
 800f954:	b1e2      	cbz	r2, 800f990 <rmw_uxrce_init_client_memory+0x3c>
 800f956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f95a:	7b05      	ldrb	r5, [r0, #12]
 800f95c:	4606      	mov	r6, r0
 800f95e:	b9ad      	cbnz	r5, 800f98c <rmw_uxrce_init_client_memory+0x38>
 800f960:	23c8      	movs	r3, #200	@ 0xc8
 800f962:	e9c0 5500 	strd	r5, r5, [r0]
 800f966:	6083      	str	r3, [r0, #8]
 800f968:	f240 1301 	movw	r3, #257	@ 0x101
 800f96c:	4617      	mov	r7, r2
 800f96e:	8183      	strh	r3, [r0, #12]
 800f970:	460c      	mov	r4, r1
 800f972:	46a8      	mov	r8, r5
 800f974:	4621      	mov	r1, r4
 800f976:	4630      	mov	r0, r6
 800f978:	3501      	adds	r5, #1
 800f97a:	f007 ffab 	bl	80178d4 <put_memory>
 800f97e:	42af      	cmp	r7, r5
 800f980:	60a4      	str	r4, [r4, #8]
 800f982:	f884 800c 	strb.w	r8, [r4, #12]
 800f986:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800f98a:	d1f3      	bne.n	800f974 <rmw_uxrce_init_client_memory+0x20>
 800f98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f990:	4770      	bx	lr
 800f992:	bf00      	nop

0800f994 <rmw_uxrce_init_publisher_memory>:
 800f994:	b1e2      	cbz	r2, 800f9d0 <rmw_uxrce_init_publisher_memory+0x3c>
 800f996:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f99a:	7b05      	ldrb	r5, [r0, #12]
 800f99c:	4606      	mov	r6, r0
 800f99e:	b9ad      	cbnz	r5, 800f9cc <rmw_uxrce_init_publisher_memory+0x38>
 800f9a0:	23d8      	movs	r3, #216	@ 0xd8
 800f9a2:	e9c0 5500 	strd	r5, r5, [r0]
 800f9a6:	6083      	str	r3, [r0, #8]
 800f9a8:	f240 1301 	movw	r3, #257	@ 0x101
 800f9ac:	4617      	mov	r7, r2
 800f9ae:	8183      	strh	r3, [r0, #12]
 800f9b0:	460c      	mov	r4, r1
 800f9b2:	46a8      	mov	r8, r5
 800f9b4:	4621      	mov	r1, r4
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	3501      	adds	r5, #1
 800f9ba:	f007 ff8b 	bl	80178d4 <put_memory>
 800f9be:	42af      	cmp	r7, r5
 800f9c0:	60a4      	str	r4, [r4, #8]
 800f9c2:	f884 800c 	strb.w	r8, [r4, #12]
 800f9c6:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800f9ca:	d1f3      	bne.n	800f9b4 <rmw_uxrce_init_publisher_memory+0x20>
 800f9cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9d0:	4770      	bx	lr
 800f9d2:	bf00      	nop

0800f9d4 <rmw_uxrce_init_subscription_memory>:
 800f9d4:	b1e2      	cbz	r2, 800fa10 <rmw_uxrce_init_subscription_memory+0x3c>
 800f9d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9da:	7b05      	ldrb	r5, [r0, #12]
 800f9dc:	4606      	mov	r6, r0
 800f9de:	b9ad      	cbnz	r5, 800fa0c <rmw_uxrce_init_subscription_memory+0x38>
 800f9e0:	23d8      	movs	r3, #216	@ 0xd8
 800f9e2:	e9c0 5500 	strd	r5, r5, [r0]
 800f9e6:	6083      	str	r3, [r0, #8]
 800f9e8:	f240 1301 	movw	r3, #257	@ 0x101
 800f9ec:	4617      	mov	r7, r2
 800f9ee:	8183      	strh	r3, [r0, #12]
 800f9f0:	460c      	mov	r4, r1
 800f9f2:	46a8      	mov	r8, r5
 800f9f4:	4621      	mov	r1, r4
 800f9f6:	4630      	mov	r0, r6
 800f9f8:	3501      	adds	r5, #1
 800f9fa:	f007 ff6b 	bl	80178d4 <put_memory>
 800f9fe:	42af      	cmp	r7, r5
 800fa00:	60a4      	str	r4, [r4, #8]
 800fa02:	f884 800c 	strb.w	r8, [r4, #12]
 800fa06:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800fa0a:	d1f3      	bne.n	800f9f4 <rmw_uxrce_init_subscription_memory+0x20>
 800fa0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa10:	4770      	bx	lr
 800fa12:	bf00      	nop

0800fa14 <rmw_uxrce_init_node_memory>:
 800fa14:	b1e2      	cbz	r2, 800fa50 <rmw_uxrce_init_node_memory+0x3c>
 800fa16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa1a:	7b05      	ldrb	r5, [r0, #12]
 800fa1c:	4606      	mov	r6, r0
 800fa1e:	b9ad      	cbnz	r5, 800fa4c <rmw_uxrce_init_node_memory+0x38>
 800fa20:	23a4      	movs	r3, #164	@ 0xa4
 800fa22:	e9c0 5500 	strd	r5, r5, [r0]
 800fa26:	6083      	str	r3, [r0, #8]
 800fa28:	f240 1301 	movw	r3, #257	@ 0x101
 800fa2c:	4617      	mov	r7, r2
 800fa2e:	8183      	strh	r3, [r0, #12]
 800fa30:	460c      	mov	r4, r1
 800fa32:	46a8      	mov	r8, r5
 800fa34:	4621      	mov	r1, r4
 800fa36:	4630      	mov	r0, r6
 800fa38:	3501      	adds	r5, #1
 800fa3a:	f007 ff4b 	bl	80178d4 <put_memory>
 800fa3e:	42af      	cmp	r7, r5
 800fa40:	60a4      	str	r4, [r4, #8]
 800fa42:	f884 800c 	strb.w	r8, [r4, #12]
 800fa46:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800fa4a:	d1f3      	bne.n	800fa34 <rmw_uxrce_init_node_memory+0x20>
 800fa4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa50:	4770      	bx	lr
 800fa52:	bf00      	nop

0800fa54 <rmw_uxrce_init_session_memory>:
 800fa54:	b1ea      	cbz	r2, 800fa92 <rmw_uxrce_init_session_memory+0x3e>
 800fa56:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa5a:	7b05      	ldrb	r5, [r0, #12]
 800fa5c:	4606      	mov	r6, r0
 800fa5e:	b9b5      	cbnz	r5, 800fa8e <rmw_uxrce_init_session_memory+0x3a>
 800fa60:	e9c0 5500 	strd	r5, r5, [r0]
 800fa64:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800fa68:	f240 1301 	movw	r3, #257	@ 0x101
 800fa6c:	4617      	mov	r7, r2
 800fa6e:	f8c0 8008 	str.w	r8, [r0, #8]
 800fa72:	460c      	mov	r4, r1
 800fa74:	8183      	strh	r3, [r0, #12]
 800fa76:	46a9      	mov	r9, r5
 800fa78:	4621      	mov	r1, r4
 800fa7a:	4630      	mov	r0, r6
 800fa7c:	3501      	adds	r5, #1
 800fa7e:	f007 ff29 	bl	80178d4 <put_memory>
 800fa82:	42af      	cmp	r7, r5
 800fa84:	60a4      	str	r4, [r4, #8]
 800fa86:	f884 900c 	strb.w	r9, [r4, #12]
 800fa8a:	4444      	add	r4, r8
 800fa8c:	d1f4      	bne.n	800fa78 <rmw_uxrce_init_session_memory+0x24>
 800fa8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fa92:	4770      	bx	lr

0800fa94 <rmw_uxrce_init_topic_memory>:
 800fa94:	b1e2      	cbz	r2, 800fad0 <rmw_uxrce_init_topic_memory+0x3c>
 800fa96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa9a:	7b05      	ldrb	r5, [r0, #12]
 800fa9c:	4606      	mov	r6, r0
 800fa9e:	b9ad      	cbnz	r5, 800facc <rmw_uxrce_init_topic_memory+0x38>
 800faa0:	231c      	movs	r3, #28
 800faa2:	e9c0 5500 	strd	r5, r5, [r0]
 800faa6:	6083      	str	r3, [r0, #8]
 800faa8:	f240 1301 	movw	r3, #257	@ 0x101
 800faac:	4617      	mov	r7, r2
 800faae:	8183      	strh	r3, [r0, #12]
 800fab0:	460c      	mov	r4, r1
 800fab2:	46a8      	mov	r8, r5
 800fab4:	4621      	mov	r1, r4
 800fab6:	4630      	mov	r0, r6
 800fab8:	3501      	adds	r5, #1
 800faba:	f007 ff0b 	bl	80178d4 <put_memory>
 800fabe:	42af      	cmp	r7, r5
 800fac0:	60a4      	str	r4, [r4, #8]
 800fac2:	f884 800c 	strb.w	r8, [r4, #12]
 800fac6:	f104 041c 	add.w	r4, r4, #28
 800faca:	d1f3      	bne.n	800fab4 <rmw_uxrce_init_topic_memory+0x20>
 800facc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fad0:	4770      	bx	lr
 800fad2:	bf00      	nop

0800fad4 <rmw_uxrce_init_static_input_buffer_memory>:
 800fad4:	b1ea      	cbz	r2, 800fb12 <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800fad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fada:	7b05      	ldrb	r5, [r0, #12]
 800fadc:	4606      	mov	r6, r0
 800fade:	b9b5      	cbnz	r5, 800fb0e <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800fae0:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800fae4:	e9c0 5500 	strd	r5, r5, [r0]
 800fae8:	6083      	str	r3, [r0, #8]
 800faea:	f240 1301 	movw	r3, #257	@ 0x101
 800faee:	4617      	mov	r7, r2
 800faf0:	8183      	strh	r3, [r0, #12]
 800faf2:	460c      	mov	r4, r1
 800faf4:	46a8      	mov	r8, r5
 800faf6:	4621      	mov	r1, r4
 800faf8:	4630      	mov	r0, r6
 800fafa:	3501      	adds	r5, #1
 800fafc:	f007 feea 	bl	80178d4 <put_memory>
 800fb00:	42af      	cmp	r7, r5
 800fb02:	60a4      	str	r4, [r4, #8]
 800fb04:	f884 800c 	strb.w	r8, [r4, #12]
 800fb08:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800fb0c:	d1f3      	bne.n	800faf6 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800fb0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb12:	4770      	bx	lr

0800fb14 <rmw_uxrce_init_init_options_impl_memory>:
 800fb14:	b1e2      	cbz	r2, 800fb50 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800fb16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb1a:	7b05      	ldrb	r5, [r0, #12]
 800fb1c:	4606      	mov	r6, r0
 800fb1e:	b9ad      	cbnz	r5, 800fb4c <rmw_uxrce_init_init_options_impl_memory+0x38>
 800fb20:	232c      	movs	r3, #44	@ 0x2c
 800fb22:	e9c0 5500 	strd	r5, r5, [r0]
 800fb26:	6083      	str	r3, [r0, #8]
 800fb28:	f240 1301 	movw	r3, #257	@ 0x101
 800fb2c:	4617      	mov	r7, r2
 800fb2e:	8183      	strh	r3, [r0, #12]
 800fb30:	460c      	mov	r4, r1
 800fb32:	46a8      	mov	r8, r5
 800fb34:	4621      	mov	r1, r4
 800fb36:	4630      	mov	r0, r6
 800fb38:	3501      	adds	r5, #1
 800fb3a:	f007 fecb 	bl	80178d4 <put_memory>
 800fb3e:	42af      	cmp	r7, r5
 800fb40:	60a4      	str	r4, [r4, #8]
 800fb42:	f884 800c 	strb.w	r8, [r4, #12]
 800fb46:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800fb4a:	d1f3      	bne.n	800fb34 <rmw_uxrce_init_init_options_impl_memory+0x20>
 800fb4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb50:	4770      	bx	lr
 800fb52:	bf00      	nop

0800fb54 <rmw_uxrce_init_wait_set_memory>:
 800fb54:	b1e2      	cbz	r2, 800fb90 <rmw_uxrce_init_wait_set_memory+0x3c>
 800fb56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb5a:	7b05      	ldrb	r5, [r0, #12]
 800fb5c:	4606      	mov	r6, r0
 800fb5e:	b9ad      	cbnz	r5, 800fb8c <rmw_uxrce_init_wait_set_memory+0x38>
 800fb60:	231c      	movs	r3, #28
 800fb62:	e9c0 5500 	strd	r5, r5, [r0]
 800fb66:	6083      	str	r3, [r0, #8]
 800fb68:	f240 1301 	movw	r3, #257	@ 0x101
 800fb6c:	4617      	mov	r7, r2
 800fb6e:	8183      	strh	r3, [r0, #12]
 800fb70:	460c      	mov	r4, r1
 800fb72:	46a8      	mov	r8, r5
 800fb74:	4621      	mov	r1, r4
 800fb76:	4630      	mov	r0, r6
 800fb78:	3501      	adds	r5, #1
 800fb7a:	f007 feab 	bl	80178d4 <put_memory>
 800fb7e:	42af      	cmp	r7, r5
 800fb80:	60a4      	str	r4, [r4, #8]
 800fb82:	f884 800c 	strb.w	r8, [r4, #12]
 800fb86:	f104 041c 	add.w	r4, r4, #28
 800fb8a:	d1f3      	bne.n	800fb74 <rmw_uxrce_init_wait_set_memory+0x20>
 800fb8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb90:	4770      	bx	lr
 800fb92:	bf00      	nop

0800fb94 <rmw_uxrce_init_guard_condition_memory>:
 800fb94:	b1e2      	cbz	r2, 800fbd0 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800fb96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb9a:	7b05      	ldrb	r5, [r0, #12]
 800fb9c:	4606      	mov	r6, r0
 800fb9e:	b9ad      	cbnz	r5, 800fbcc <rmw_uxrce_init_guard_condition_memory+0x38>
 800fba0:	2320      	movs	r3, #32
 800fba2:	e9c0 5500 	strd	r5, r5, [r0]
 800fba6:	6083      	str	r3, [r0, #8]
 800fba8:	f240 1301 	movw	r3, #257	@ 0x101
 800fbac:	4617      	mov	r7, r2
 800fbae:	8183      	strh	r3, [r0, #12]
 800fbb0:	460c      	mov	r4, r1
 800fbb2:	46a8      	mov	r8, r5
 800fbb4:	4621      	mov	r1, r4
 800fbb6:	4630      	mov	r0, r6
 800fbb8:	3501      	adds	r5, #1
 800fbba:	f007 fe8b 	bl	80178d4 <put_memory>
 800fbbe:	42af      	cmp	r7, r5
 800fbc0:	60a4      	str	r4, [r4, #8]
 800fbc2:	f884 800c 	strb.w	r8, [r4, #12]
 800fbc6:	f104 0420 	add.w	r4, r4, #32
 800fbca:	d1f3      	bne.n	800fbb4 <rmw_uxrce_init_guard_condition_memory+0x20>
 800fbcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbd0:	4770      	bx	lr
 800fbd2:	bf00      	nop

0800fbd4 <rmw_uxrce_fini_session_memory>:
 800fbd4:	4601      	mov	r1, r0
 800fbd6:	4801      	ldr	r0, [pc, #4]	@ (800fbdc <rmw_uxrce_fini_session_memory+0x8>)
 800fbd8:	f007 be7c 	b.w	80178d4 <put_memory>
 800fbdc:	20010fc0 	.word	0x20010fc0

0800fbe0 <rmw_uxrce_fini_node_memory>:
 800fbe0:	b538      	push	{r3, r4, r5, lr}
 800fbe2:	4604      	mov	r4, r0
 800fbe4:	6800      	ldr	r0, [r0, #0]
 800fbe6:	b128      	cbz	r0, 800fbf4 <rmw_uxrce_fini_node_memory+0x14>
 800fbe8:	4b07      	ldr	r3, [pc, #28]	@ (800fc08 <rmw_uxrce_fini_node_memory+0x28>)
 800fbea:	6819      	ldr	r1, [r3, #0]
 800fbec:	f7f0 faf8 	bl	80001e0 <strcmp>
 800fbf0:	b940      	cbnz	r0, 800fc04 <rmw_uxrce_fini_node_memory+0x24>
 800fbf2:	6020      	str	r0, [r4, #0]
 800fbf4:	6861      	ldr	r1, [r4, #4]
 800fbf6:	b129      	cbz	r1, 800fc04 <rmw_uxrce_fini_node_memory+0x24>
 800fbf8:	2500      	movs	r5, #0
 800fbfa:	4804      	ldr	r0, [pc, #16]	@ (800fc0c <rmw_uxrce_fini_node_memory+0x2c>)
 800fbfc:	610d      	str	r5, [r1, #16]
 800fbfe:	f007 fe69 	bl	80178d4 <put_memory>
 800fc02:	6065      	str	r5, [r4, #4]
 800fc04:	bd38      	pop	{r3, r4, r5, pc}
 800fc06:	bf00      	nop
 800fc08:	0801ff3c 	.word	0x0801ff3c
 800fc0c:	2000fa04 	.word	0x2000fa04

0800fc10 <rmw_uxrce_fini_publisher_memory>:
 800fc10:	b510      	push	{r4, lr}
 800fc12:	4604      	mov	r4, r0
 800fc14:	6800      	ldr	r0, [r0, #0]
 800fc16:	b128      	cbz	r0, 800fc24 <rmw_uxrce_fini_publisher_memory+0x14>
 800fc18:	4b06      	ldr	r3, [pc, #24]	@ (800fc34 <rmw_uxrce_fini_publisher_memory+0x24>)
 800fc1a:	6819      	ldr	r1, [r3, #0]
 800fc1c:	f7f0 fae0 	bl	80001e0 <strcmp>
 800fc20:	b938      	cbnz	r0, 800fc32 <rmw_uxrce_fini_publisher_memory+0x22>
 800fc22:	6020      	str	r0, [r4, #0]
 800fc24:	6861      	ldr	r1, [r4, #4]
 800fc26:	b121      	cbz	r1, 800fc32 <rmw_uxrce_fini_publisher_memory+0x22>
 800fc28:	4803      	ldr	r0, [pc, #12]	@ (800fc38 <rmw_uxrce_fini_publisher_memory+0x28>)
 800fc2a:	f007 fe53 	bl	80178d4 <put_memory>
 800fc2e:	2300      	movs	r3, #0
 800fc30:	6063      	str	r3, [r4, #4]
 800fc32:	bd10      	pop	{r4, pc}
 800fc34:	0801ff3c 	.word	0x0801ff3c
 800fc38:	2000f950 	.word	0x2000f950

0800fc3c <rmw_uxrce_fini_subscription_memory>:
 800fc3c:	b510      	push	{r4, lr}
 800fc3e:	4604      	mov	r4, r0
 800fc40:	6800      	ldr	r0, [r0, #0]
 800fc42:	b128      	cbz	r0, 800fc50 <rmw_uxrce_fini_subscription_memory+0x14>
 800fc44:	4b06      	ldr	r3, [pc, #24]	@ (800fc60 <rmw_uxrce_fini_subscription_memory+0x24>)
 800fc46:	6819      	ldr	r1, [r3, #0]
 800fc48:	f7f0 faca 	bl	80001e0 <strcmp>
 800fc4c:	b938      	cbnz	r0, 800fc5e <rmw_uxrce_fini_subscription_memory+0x22>
 800fc4e:	6020      	str	r0, [r4, #0]
 800fc50:	6861      	ldr	r1, [r4, #4]
 800fc52:	b121      	cbz	r1, 800fc5e <rmw_uxrce_fini_subscription_memory+0x22>
 800fc54:	4803      	ldr	r0, [pc, #12]	@ (800fc64 <rmw_uxrce_fini_subscription_memory+0x28>)
 800fc56:	f007 fe3d 	bl	80178d4 <put_memory>
 800fc5a:	2300      	movs	r3, #0
 800fc5c:	6063      	str	r3, [r4, #4]
 800fc5e:	bd10      	pop	{r4, pc}
 800fc60:	0801ff3c 	.word	0x0801ff3c
 800fc64:	2000f0d0 	.word	0x2000f0d0

0800fc68 <rmw_uxrce_fini_service_memory>:
 800fc68:	b510      	push	{r4, lr}
 800fc6a:	4604      	mov	r4, r0
 800fc6c:	6800      	ldr	r0, [r0, #0]
 800fc6e:	b128      	cbz	r0, 800fc7c <rmw_uxrce_fini_service_memory+0x14>
 800fc70:	4b06      	ldr	r3, [pc, #24]	@ (800fc8c <rmw_uxrce_fini_service_memory+0x24>)
 800fc72:	6819      	ldr	r1, [r3, #0]
 800fc74:	f7f0 fab4 	bl	80001e0 <strcmp>
 800fc78:	b938      	cbnz	r0, 800fc8a <rmw_uxrce_fini_service_memory+0x22>
 800fc7a:	6020      	str	r0, [r4, #0]
 800fc7c:	6861      	ldr	r1, [r4, #4]
 800fc7e:	b121      	cbz	r1, 800fc8a <rmw_uxrce_fini_service_memory+0x22>
 800fc80:	4803      	ldr	r0, [pc, #12]	@ (800fc90 <rmw_uxrce_fini_service_memory+0x28>)
 800fc82:	f007 fe27 	bl	80178d4 <put_memory>
 800fc86:	2300      	movs	r3, #0
 800fc88:	6063      	str	r3, [r4, #4]
 800fc8a:	bd10      	pop	{r4, pc}
 800fc8c:	0801ff3c 	.word	0x0801ff3c
 800fc90:	2000ec88 	.word	0x2000ec88

0800fc94 <rmw_uxrce_fini_client_memory>:
 800fc94:	b510      	push	{r4, lr}
 800fc96:	4604      	mov	r4, r0
 800fc98:	6800      	ldr	r0, [r0, #0]
 800fc9a:	b128      	cbz	r0, 800fca8 <rmw_uxrce_fini_client_memory+0x14>
 800fc9c:	4b06      	ldr	r3, [pc, #24]	@ (800fcb8 <rmw_uxrce_fini_client_memory+0x24>)
 800fc9e:	6819      	ldr	r1, [r3, #0]
 800fca0:	f7f0 fa9e 	bl	80001e0 <strcmp>
 800fca4:	b938      	cbnz	r0, 800fcb6 <rmw_uxrce_fini_client_memory+0x22>
 800fca6:	6020      	str	r0, [r4, #0]
 800fca8:	6861      	ldr	r1, [r4, #4]
 800fcaa:	b121      	cbz	r1, 800fcb6 <rmw_uxrce_fini_client_memory+0x22>
 800fcac:	4803      	ldr	r0, [pc, #12]	@ (800fcbc <rmw_uxrce_fini_client_memory+0x28>)
 800fcae:	f007 fe11 	bl	80178d4 <put_memory>
 800fcb2:	2300      	movs	r3, #0
 800fcb4:	6063      	str	r3, [r4, #4]
 800fcb6:	bd10      	pop	{r4, pc}
 800fcb8:	0801ff3c 	.word	0x0801ff3c
 800fcbc:	2000ebb0 	.word	0x2000ebb0

0800fcc0 <rmw_uxrce_fini_topic_memory>:
 800fcc0:	b510      	push	{r4, lr}
 800fcc2:	4604      	mov	r4, r0
 800fcc4:	4621      	mov	r1, r4
 800fcc6:	4803      	ldr	r0, [pc, #12]	@ (800fcd4 <rmw_uxrce_fini_topic_memory+0x14>)
 800fcc8:	f007 fe04 	bl	80178d4 <put_memory>
 800fccc:	2300      	movs	r3, #0
 800fcce:	61a3      	str	r3, [r4, #24]
 800fcd0:	bd10      	pop	{r4, pc}
 800fcd2:	bf00      	nop
 800fcd4:	2000ead4 	.word	0x2000ead4

0800fcd8 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800fcd8:	b082      	sub	sp, #8
 800fcda:	b530      	push	{r4, r5, lr}
 800fcdc:	4929      	ldr	r1, [pc, #164]	@ (800fd84 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fcde:	ac03      	add	r4, sp, #12
 800fce0:	e884 000c 	stmia.w	r4, {r2, r3}
 800fce4:	680c      	ldr	r4, [r1, #0]
 800fce6:	461d      	mov	r5, r3
 800fce8:	4602      	mov	r2, r0
 800fcea:	2c00      	cmp	r4, #0
 800fcec:	d043      	beq.n	800fd76 <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800fcee:	4620      	mov	r0, r4
 800fcf0:	2100      	movs	r1, #0
 800fcf2:	6883      	ldr	r3, [r0, #8]
 800fcf4:	6840      	ldr	r0, [r0, #4]
 800fcf6:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800fcfa:	429a      	cmp	r2, r3
 800fcfc:	bf08      	it	eq
 800fcfe:	3101      	addeq	r1, #1
 800fd00:	2800      	cmp	r0, #0
 800fd02:	d1f6      	bne.n	800fcf2 <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800fd04:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fd08:	2b02      	cmp	r3, #2
 800fd0a:	d027      	beq.n	800fd5c <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800fd0c:	d906      	bls.n	800fd1c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fd0e:	2b03      	cmp	r3, #3
 800fd10:	d004      	beq.n	800fd1c <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800fd12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd16:	2000      	movs	r0, #0
 800fd18:	b002      	add	sp, #8
 800fd1a:	4770      	bx	lr
 800fd1c:	b1fd      	cbz	r5, 800fd5e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd1e:	428d      	cmp	r5, r1
 800fd20:	d81d      	bhi.n	800fd5e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd22:	2c00      	cmp	r4, #0
 800fd24:	d0f5      	beq.n	800fd12 <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800fd26:	2000      	movs	r0, #0
 800fd28:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800fd2c:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800fd30:	e001      	b.n	800fd36 <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800fd32:	6864      	ldr	r4, [r4, #4]
 800fd34:	b1dc      	cbz	r4, 800fd6e <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800fd36:	68a3      	ldr	r3, [r4, #8]
 800fd38:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800fd3c:	428a      	cmp	r2, r1
 800fd3e:	d1f8      	bne.n	800fd32 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd40:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800fd44:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800fd48:	4561      	cmp	r1, ip
 800fd4a:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800fd4e:	eb73 0e05 	sbcs.w	lr, r3, r5
 800fd52:	daee      	bge.n	800fd32 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd54:	468c      	mov	ip, r1
 800fd56:	461d      	mov	r5, r3
 800fd58:	4620      	mov	r0, r4
 800fd5a:	e7ea      	b.n	800fd32 <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800fd5c:	b92d      	cbnz	r5, 800fd6a <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800fd5e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd62:	4808      	ldr	r0, [pc, #32]	@ (800fd84 <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800fd64:	b002      	add	sp, #8
 800fd66:	f007 bda5 	b.w	80178b4 <get_memory>
 800fd6a:	428d      	cmp	r5, r1
 800fd6c:	d8f7      	bhi.n	800fd5e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fd72:	b002      	add	sp, #8
 800fd74:	4770      	bx	lr
 800fd76:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800fd7a:	2b02      	cmp	r3, #2
 800fd7c:	d0ef      	beq.n	800fd5e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd7e:	d9ee      	bls.n	800fd5e <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800fd80:	4621      	mov	r1, r4
 800fd82:	e7c4      	b.n	800fd0e <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800fd84:	2000e920 	.word	0x2000e920

0800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800fd88:	4b11      	ldr	r3, [pc, #68]	@ (800fdd0 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	b1eb      	cbz	r3, 800fdca <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800fd8e:	b530      	push	{r4, r5, lr}
 800fd90:	4684      	mov	ip, r0
 800fd92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800fd96:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800fd9a:	2000      	movs	r0, #0
 800fd9c:	e001      	b.n	800fda2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fd9e:	685b      	ldr	r3, [r3, #4]
 800fda0:	b193      	cbz	r3, 800fdc8 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800fda2:	689a      	ldr	r2, [r3, #8]
 800fda4:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800fda8:	458c      	cmp	ip, r1
 800fdaa:	d1f8      	bne.n	800fd9e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fdac:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800fdb0:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800fdb4:	42a1      	cmp	r1, r4
 800fdb6:	eb72 050e 	sbcs.w	r5, r2, lr
 800fdba:	daf0      	bge.n	800fd9e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	685b      	ldr	r3, [r3, #4]
 800fdc0:	460c      	mov	r4, r1
 800fdc2:	4696      	mov	lr, r2
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	d1ec      	bne.n	800fda2 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800fdc8:	bd30      	pop	{r4, r5, pc}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	4770      	bx	lr
 800fdce:	bf00      	nop
 800fdd0:	2000e920 	.word	0x2000e920
 800fdd4:	00000000 	.word	0x00000000

0800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>:
 800fdd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fddc:	4b3c      	ldr	r3, [pc, #240]	@ (800fed0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fdde:	ed2d 8b06 	vpush	{d8-d10}
 800fde2:	f8d3 8000 	ldr.w	r8, [r3]
 800fde6:	b08d      	sub	sp, #52	@ 0x34
 800fde8:	f7ff fd74 	bl	800f8d4 <rmw_uros_epoch_nanos>
 800fdec:	f1b8 0f00 	cmp.w	r8, #0
 800fdf0:	d05c      	beq.n	800feac <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800fdf2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fdf6:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fdfa:	2b04      	cmp	r3, #4
 800fdfc:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800feb8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800fe00:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800fec0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800fe04:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800fec8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800fe08:	4683      	mov	fp, r0
 800fe0a:	ac04      	add	r4, sp, #16
 800fe0c:	468a      	mov	sl, r1
 800fe0e:	d03f      	beq.n	800fe90 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800fe10:	2b05      	cmp	r3, #5
 800fe12:	d044      	beq.n	800fe9e <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800fe14:	2b03      	cmp	r3, #3
 800fe16:	d03b      	beq.n	800fe90 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800fe18:	ed8d 8b04 	vstr	d8, [sp, #16]
 800fe1c:	ed8d ab06 	vstr	d10, [sp, #24]
 800fe20:	ed8d 8b08 	vstr	d8, [sp, #32]
 800fe24:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800fe28:	ab08      	add	r3, sp, #32
 800fe2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe2c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800fe30:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800fe34:	f007 fb74 	bl	8017520 <rmw_time_equal>
 800fe38:	b118      	cbz	r0, 800fe42 <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800fe3a:	ed8d 9b04 	vstr	d9, [sp, #16]
 800fe3e:	ed8d 8b06 	vstr	d8, [sp, #24]
 800fe42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800fe46:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800fe4a:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800fe4e:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800fe52:	f007 fbb9 	bl	80175c8 <rmw_time_total_nsec>
 800fe56:	183f      	adds	r7, r7, r0
 800fe58:	eb46 0601 	adc.w	r6, r6, r1
 800fe5c:	455f      	cmp	r7, fp
 800fe5e:	eb76 060a 	sbcs.w	r6, r6, sl
 800fe62:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800fe66:	db05      	blt.n	800fe74 <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800fe68:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800fe6c:	4593      	cmp	fp, r2
 800fe6e:	eb7a 0303 	sbcs.w	r3, sl, r3
 800fe72:	da03      	bge.n	800fe7c <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800fe74:	4816      	ldr	r0, [pc, #88]	@ (800fed0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800fe76:	4641      	mov	r1, r8
 800fe78:	f007 fd2c 	bl	80178d4 <put_memory>
 800fe7c:	f1b9 0f00 	cmp.w	r9, #0
 800fe80:	d014      	beq.n	800feac <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800fe82:	46c8      	mov	r8, r9
 800fe84:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800fe88:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800fe8c:	2b04      	cmp	r3, #4
 800fe8e:	d1bf      	bne.n	800fe10 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800fe90:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800fe94:	3340      	adds	r3, #64	@ 0x40
 800fe96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fe98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800fe9c:	e7c0      	b.n	800fe20 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800fe9e:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800fea2:	3348      	adds	r3, #72	@ 0x48
 800fea4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800fea6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800feaa:	e7b9      	b.n	800fe20 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800feac:	b00d      	add	sp, #52	@ 0x34
 800feae:	ecbd 8b06 	vpop	{d8-d10}
 800feb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800feb6:	bf00      	nop
	...
 800fec0:	00000001 	.word	0x00000001
 800fec4:	00000000 	.word	0x00000000
 800fec8:	0000001e 	.word	0x0000001e
 800fecc:	00000000 	.word	0x00000000
 800fed0:	2000e920 	.word	0x2000e920

0800fed4 <run_xrce_session>:
 800fed4:	b500      	push	{lr}
 800fed6:	f891 c002 	ldrb.w	ip, [r1, #2]
 800feda:	b087      	sub	sp, #28
 800fedc:	f1bc 0f01 	cmp.w	ip, #1
 800fee0:	f8ad 200e 	strh.w	r2, [sp, #14]
 800fee4:	d00f      	beq.n	800ff06 <run_xrce_session+0x32>
 800fee6:	4619      	mov	r1, r3
 800fee8:	2301      	movs	r3, #1
 800feea:	9300      	str	r3, [sp, #0]
 800feec:	f10d 020e 	add.w	r2, sp, #14
 800fef0:	f10d 0317 	add.w	r3, sp, #23
 800fef4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800fef8:	f001 ff08 	bl	8011d0c <uxr_run_session_until_all_status>
 800fefc:	b100      	cbz	r0, 800ff00 <run_xrce_session+0x2c>
 800fefe:	2001      	movs	r0, #1
 800ff00:	b007      	add	sp, #28
 800ff02:	f85d fb04 	ldr.w	pc, [sp], #4
 800ff06:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ff0a:	f001 fb41 	bl	8011590 <uxr_flash_output_streams>
 800ff0e:	2001      	movs	r0, #1
 800ff10:	e7f6      	b.n	800ff00 <run_xrce_session+0x2c>
 800ff12:	bf00      	nop

0800ff14 <convert_qos_profile>:
 800ff14:	780a      	ldrb	r2, [r1, #0]
 800ff16:	f891 c008 	ldrb.w	ip, [r1, #8]
 800ff1a:	f1a2 0202 	sub.w	r2, r2, #2
 800ff1e:	fab2 f282 	clz	r2, r2
 800ff22:	0952      	lsrs	r2, r2, #5
 800ff24:	7082      	strb	r2, [r0, #2]
 800ff26:	7a4a      	ldrb	r2, [r1, #9]
 800ff28:	8889      	ldrh	r1, [r1, #4]
 800ff2a:	8081      	strh	r1, [r0, #4]
 800ff2c:	f1a2 0202 	sub.w	r2, r2, #2
 800ff30:	f1ac 0c02 	sub.w	ip, ip, #2
 800ff34:	fab2 f282 	clz	r2, r2
 800ff38:	fabc fc8c 	clz	ip, ip
 800ff3c:	0952      	lsrs	r2, r2, #5
 800ff3e:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800ff42:	0052      	lsls	r2, r2, #1
 800ff44:	f880 c001 	strb.w	ip, [r0, #1]
 800ff48:	7002      	strb	r2, [r0, #0]
 800ff4a:	4770      	bx	lr

0800ff4c <generate_type_name>:
 800ff4c:	b530      	push	{r4, r5, lr}
 800ff4e:	2300      	movs	r3, #0
 800ff50:	700b      	strb	r3, [r1, #0]
 800ff52:	6803      	ldr	r3, [r0, #0]
 800ff54:	b087      	sub	sp, #28
 800ff56:	4614      	mov	r4, r2
 800ff58:	b1d3      	cbz	r3, 800ff90 <generate_type_name+0x44>
 800ff5a:	4a0f      	ldr	r2, [pc, #60]	@ (800ff98 <generate_type_name+0x4c>)
 800ff5c:	4615      	mov	r5, r2
 800ff5e:	9203      	str	r2, [sp, #12]
 800ff60:	9500      	str	r5, [sp, #0]
 800ff62:	6842      	ldr	r2, [r0, #4]
 800ff64:	480d      	ldr	r0, [pc, #52]	@ (800ff9c <generate_type_name+0x50>)
 800ff66:	9001      	str	r0, [sp, #4]
 800ff68:	4608      	mov	r0, r1
 800ff6a:	490d      	ldr	r1, [pc, #52]	@ (800ffa0 <generate_type_name+0x54>)
 800ff6c:	9204      	str	r2, [sp, #16]
 800ff6e:	9105      	str	r1, [sp, #20]
 800ff70:	9102      	str	r1, [sp, #8]
 800ff72:	4a0c      	ldr	r2, [pc, #48]	@ (800ffa4 <generate_type_name+0x58>)
 800ff74:	4621      	mov	r1, r4
 800ff76:	f00c f977 	bl	801c268 <sniprintf>
 800ff7a:	2800      	cmp	r0, #0
 800ff7c:	db05      	blt.n	800ff8a <generate_type_name+0x3e>
 800ff7e:	4284      	cmp	r4, r0
 800ff80:	bfd4      	ite	le
 800ff82:	2000      	movle	r0, #0
 800ff84:	2001      	movgt	r0, #1
 800ff86:	b007      	add	sp, #28
 800ff88:	bd30      	pop	{r4, r5, pc}
 800ff8a:	2000      	movs	r0, #0
 800ff8c:	b007      	add	sp, #28
 800ff8e:	bd30      	pop	{r4, r5, pc}
 800ff90:	4b05      	ldr	r3, [pc, #20]	@ (800ffa8 <generate_type_name+0x5c>)
 800ff92:	4a01      	ldr	r2, [pc, #4]	@ (800ff98 <generate_type_name+0x4c>)
 800ff94:	461d      	mov	r5, r3
 800ff96:	e7e2      	b.n	800ff5e <generate_type_name+0x12>
 800ff98:	0801f05c 	.word	0x0801f05c
 800ff9c:	0801f074 	.word	0x0801f074
 800ffa0:	0801f070 	.word	0x0801f070
 800ffa4:	0801f060 	.word	0x0801f060
 800ffa8:	0801f674 	.word	0x0801f674

0800ffac <generate_topic_name>:
 800ffac:	b510      	push	{r4, lr}
 800ffae:	b082      	sub	sp, #8
 800ffb0:	4614      	mov	r4, r2
 800ffb2:	9000      	str	r0, [sp, #0]
 800ffb4:	4b08      	ldr	r3, [pc, #32]	@ (800ffd8 <generate_topic_name+0x2c>)
 800ffb6:	4a09      	ldr	r2, [pc, #36]	@ (800ffdc <generate_topic_name+0x30>)
 800ffb8:	4608      	mov	r0, r1
 800ffba:	4621      	mov	r1, r4
 800ffbc:	f00c f954 	bl	801c268 <sniprintf>
 800ffc0:	2800      	cmp	r0, #0
 800ffc2:	db05      	blt.n	800ffd0 <generate_topic_name+0x24>
 800ffc4:	4284      	cmp	r4, r0
 800ffc6:	bfd4      	ite	le
 800ffc8:	2000      	movle	r0, #0
 800ffca:	2001      	movgt	r0, #1
 800ffcc:	b002      	add	sp, #8
 800ffce:	bd10      	pop	{r4, pc}
 800ffd0:	2000      	movs	r0, #0
 800ffd2:	b002      	add	sp, #8
 800ffd4:	bd10      	pop	{r4, pc}
 800ffd6:	bf00      	nop
 800ffd8:	0801fad4 	.word	0x0801fad4
 800ffdc:	0801f078 	.word	0x0801f078

0800ffe0 <is_uxrce_rmw_identifier_valid>:
 800ffe0:	b510      	push	{r4, lr}
 800ffe2:	4604      	mov	r4, r0
 800ffe4:	b140      	cbz	r0, 800fff8 <is_uxrce_rmw_identifier_valid+0x18>
 800ffe6:	f007 fceb 	bl	80179c0 <rmw_get_implementation_identifier>
 800ffea:	4601      	mov	r1, r0
 800ffec:	4620      	mov	r0, r4
 800ffee:	f7f0 f8f7 	bl	80001e0 <strcmp>
 800fff2:	fab0 f080 	clz	r0, r0
 800fff6:	0940      	lsrs	r0, r0, #5
 800fff8:	bd10      	pop	{r4, pc}
 800fffa:	bf00      	nop

0800fffc <get_message_typesupport_handle>:
 800fffc:	6883      	ldr	r3, [r0, #8]
 800fffe:	4718      	bx	r3

08010000 <get_message_typesupport_handle_function>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4604      	mov	r4, r0
 8010004:	6800      	ldr	r0, [r0, #0]
 8010006:	f7f0 f8eb 	bl	80001e0 <strcmp>
 801000a:	2800      	cmp	r0, #0
 801000c:	bf0c      	ite	eq
 801000e:	4620      	moveq	r0, r4
 8010010:	2000      	movne	r0, #0
 8010012:	bd10      	pop	{r4, pc}

08010014 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8010014:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010018:	6805      	ldr	r5, [r0, #0]
 801001a:	4604      	mov	r4, r0
 801001c:	4628      	mov	r0, r5
 801001e:	460e      	mov	r6, r1
 8010020:	f7f0 f8de 	bl	80001e0 <strcmp>
 8010024:	b308      	cbz	r0, 801006a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 8010026:	4b12      	ldr	r3, [pc, #72]	@ (8010070 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 8010028:	4628      	mov	r0, r5
 801002a:	6819      	ldr	r1, [r3, #0]
 801002c:	f7f0 f8d8 	bl	80001e0 <strcmp>
 8010030:	4605      	mov	r5, r0
 8010032:	b980      	cbnz	r0, 8010056 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 8010034:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8010038:	f8d8 4000 	ldr.w	r4, [r8]
 801003c:	b1ac      	cbz	r4, 801006a <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 801003e:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8010042:	3f04      	subs	r7, #4
 8010044:	f857 0f04 	ldr.w	r0, [r7, #4]!
 8010048:	4631      	mov	r1, r6
 801004a:	f7f0 f8c9 	bl	80001e0 <strcmp>
 801004e:	b128      	cbz	r0, 801005c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 8010050:	3501      	adds	r5, #1
 8010052:	42a5      	cmp	r5, r4
 8010054:	d1f6      	bne.n	8010044 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 8010056:	2000      	movs	r0, #0
 8010058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801005c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010060:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010064:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010068:	4718      	bx	r3
 801006a:	4620      	mov	r0, r4
 801006c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010070:	20000404 	.word	0x20000404

08010074 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 8010074:	4b04      	ldr	r3, [pc, #16]	@ (8010088 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 8010076:	681a      	ldr	r2, [r3, #0]
 8010078:	b10a      	cbz	r2, 801007e <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0xa>
 801007a:	4803      	ldr	r0, [pc, #12]	@ (8010088 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 801007c:	4770      	bx	lr
 801007e:	4a03      	ldr	r2, [pc, #12]	@ (801008c <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x18>)
 8010080:	4801      	ldr	r0, [pc, #4]	@ (8010088 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x14>)
 8010082:	6812      	ldr	r2, [r2, #0]
 8010084:	601a      	str	r2, [r3, #0]
 8010086:	4770      	bx	lr
 8010088:	2000040c 	.word	0x2000040c
 801008c:	20000404 	.word	0x20000404

08010090 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 8010090:	4a02      	ldr	r2, [pc, #8]	@ (801009c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0xc>)
 8010092:	4b03      	ldr	r3, [pc, #12]	@ (80100a0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x10>)
 8010094:	6812      	ldr	r2, [r2, #0]
 8010096:	601a      	str	r2, [r3, #0]
 8010098:	4770      	bx	lr
 801009a:	bf00      	nop
 801009c:	20000404 	.word	0x20000404
 80100a0:	2000040c 	.word	0x2000040c

080100a4 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__orientation_covariance>:
 80100a4:	2009      	movs	r0, #9
 80100a6:	4770      	bx	lr

080100a8 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__orientation_covariance>:
 80100a8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100ac:	4770      	bx	lr
 80100ae:	bf00      	nop

080100b0 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__orientation_covariance>:
 80100b0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100b4:	e9d0 0100 	ldrd	r0, r1, [r0]
 80100b8:	e9c2 0100 	strd	r0, r1, [r2]
 80100bc:	4770      	bx	lr
 80100be:	bf00      	nop

080100c0 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__orientation_covariance>:
 80100c0:	e9d2 2300 	ldrd	r2, r3, [r2]
 80100c4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100c8:	e9c0 2300 	strd	r2, r3, [r0]
 80100cc:	4770      	bx	lr
 80100ce:	bf00      	nop

080100d0 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__Imu_init_function>:
 80100d0:	f008 be30 	b.w	8018d34 <sensor_msgs__msg__Imu__init>

080100d4 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__Imu_fini_function>:
 80100d4:	f008 be7a 	b.w	8018dcc <sensor_msgs__msg__Imu__fini>

080100d8 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__angular_velocity_covariance>:
 80100d8:	2009      	movs	r0, #9
 80100da:	4770      	bx	lr

080100dc <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__size_function__Imu__linear_acceleration_covariance>:
 80100dc:	2009      	movs	r0, #9
 80100de:	4770      	bx	lr

080100e0 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__orientation_covariance>:
 80100e0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100e4:	4770      	bx	lr
 80100e6:	bf00      	nop

080100e8 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__linear_acceleration_covariance>:
 80100e8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100ec:	4770      	bx	lr
 80100ee:	bf00      	nop

080100f0 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__linear_acceleration_covariance>:
 80100f0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100f4:	4770      	bx	lr
 80100f6:	bf00      	nop

080100f8 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_const_function__Imu__angular_velocity_covariance>:
 80100f8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80100fc:	4770      	bx	lr
 80100fe:	bf00      	nop

08010100 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__get_function__Imu__angular_velocity_covariance>:
 8010100:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010104:	4770      	bx	lr
 8010106:	bf00      	nop

08010108 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__linear_acceleration_covariance>:
 8010108:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801010c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010110:	e9c2 0100 	strd	r0, r1, [r2]
 8010114:	4770      	bx	lr
 8010116:	bf00      	nop

08010118 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__linear_acceleration_covariance>:
 8010118:	e9d2 2300 	ldrd	r2, r3, [r2]
 801011c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010120:	e9c0 2300 	strd	r2, r3, [r0]
 8010124:	4770      	bx	lr
 8010126:	bf00      	nop

08010128 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__fetch_function__Imu__angular_velocity_covariance>:
 8010128:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801012c:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010130:	e9c2 0100 	strd	r0, r1, [r2]
 8010134:	4770      	bx	lr
 8010136:	bf00      	nop

08010138 <sensor_msgs__msg__Imu__rosidl_typesupport_introspection_c__assign_function__Imu__angular_velocity_covariance>:
 8010138:	e9d2 2300 	ldrd	r2, r3, [r2]
 801013c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010140:	e9c0 2300 	strd	r2, r3, [r0]
 8010144:	4770      	bx	lr
 8010146:	bf00      	nop

08010148 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 8010148:	b510      	push	{r4, lr}
 801014a:	f000 f90b 	bl	8010364 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 801014e:	4c0b      	ldr	r4, [pc, #44]	@ (801017c <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x34>)
 8010150:	60e0      	str	r0, [r4, #12]
 8010152:	f000 fb0d 	bl	8010770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8010156:	64a0      	str	r0, [r4, #72]	@ 0x48
 8010158:	f7fc fba2 	bl	800c8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801015c:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 8010160:	f7fc fb9e 	bl	800c8a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8010164:	4b06      	ldr	r3, [pc, #24]	@ (8010180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 8010166:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 801016a:	681a      	ldr	r2, [r3, #0]
 801016c:	b10a      	cbz	r2, 8010172 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x2a>
 801016e:	4804      	ldr	r0, [pc, #16]	@ (8010180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 8010170:	bd10      	pop	{r4, pc}
 8010172:	4a04      	ldr	r2, [pc, #16]	@ (8010184 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x3c>)
 8010174:	4802      	ldr	r0, [pc, #8]	@ (8010180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x38>)
 8010176:	6812      	ldr	r2, [r2, #0]
 8010178:	601a      	str	r2, [r3, #0]
 801017a:	bd10      	pop	{r4, pc}
 801017c:	20000444 	.word	0x20000444
 8010180:	2000042c 	.word	0x2000042c
 8010184:	20000408 	.word	0x20000408

08010188 <get_serialized_size_sensor_msgs__msg__Imu.part.0>:
 8010188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801018a:	4607      	mov	r7, r0
 801018c:	460e      	mov	r6, r1
 801018e:	f000 f90d 	bl	80103ac <get_serialized_size_std_msgs__msg__Header>
 8010192:	1834      	adds	r4, r6, r0
 8010194:	4621      	mov	r1, r4
 8010196:	f107 0018 	add.w	r0, r7, #24
 801019a:	f000 fb9b 	bl	80108d4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801019e:	4404      	add	r4, r0
 80101a0:	2108      	movs	r1, #8
 80101a2:	4620      	mov	r0, r4
 80101a4:	f7fd ff7c 	bl	800e0a0 <ucdr_alignment>
 80101a8:	f100 0548 	add.w	r5, r0, #72	@ 0x48
 80101ac:	4425      	add	r5, r4
 80101ae:	4629      	mov	r1, r5
 80101b0:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 80101b4:	f7fc fbf2 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 80101b8:	4405      	add	r5, r0
 80101ba:	2108      	movs	r1, #8
 80101bc:	4628      	mov	r0, r5
 80101be:	f7fd ff6f 	bl	800e0a0 <ucdr_alignment>
 80101c2:	f100 0448 	add.w	r4, r0, #72	@ 0x48
 80101c6:	442c      	add	r4, r5
 80101c8:	4621      	mov	r1, r4
 80101ca:	f107 00e0 	add.w	r0, r7, #224	@ 0xe0
 80101ce:	f7fc fbe5 	bl	800c99c <get_serialized_size_geometry_msgs__msg__Vector3>
 80101d2:	4404      	add	r4, r0
 80101d4:	2108      	movs	r1, #8
 80101d6:	4620      	mov	r0, r4
 80101d8:	f7fd ff62 	bl	800e0a0 <ucdr_alignment>
 80101dc:	f1c6 0648 	rsb	r6, r6, #72	@ 0x48
 80101e0:	4430      	add	r0, r6
 80101e2:	4420      	add	r0, r4
 80101e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101e6:	bf00      	nop

080101e8 <get_serialized_size_sensor_msgs__msg__Imu>:
 80101e8:	b108      	cbz	r0, 80101ee <get_serialized_size_sensor_msgs__msg__Imu+0x6>
 80101ea:	f7ff bfcd 	b.w	8010188 <get_serialized_size_sensor_msgs__msg__Imu.part.0>
 80101ee:	4770      	bx	lr

080101f0 <_Imu__get_serialized_size>:
 80101f0:	b110      	cbz	r0, 80101f8 <_Imu__get_serialized_size+0x8>
 80101f2:	2100      	movs	r1, #0
 80101f4:	f7ff bfc8 	b.w	8010188 <get_serialized_size_sensor_msgs__msg__Imu.part.0>
 80101f8:	4770      	bx	lr
 80101fa:	bf00      	nop

080101fc <_Imu__cdr_deserialize>:
 80101fc:	b538      	push	{r3, r4, r5, lr}
 80101fe:	460c      	mov	r4, r1
 8010200:	b399      	cbz	r1, 801026a <_Imu__cdr_deserialize+0x6e>
 8010202:	4605      	mov	r5, r0
 8010204:	f000 f954 	bl	80104b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010208:	6843      	ldr	r3, [r0, #4]
 801020a:	4621      	mov	r1, r4
 801020c:	68db      	ldr	r3, [r3, #12]
 801020e:	4628      	mov	r0, r5
 8010210:	4798      	blx	r3
 8010212:	f000 fc13 	bl	8010a3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8010216:	6843      	ldr	r3, [r0, #4]
 8010218:	f104 0118 	add.w	r1, r4, #24
 801021c:	68db      	ldr	r3, [r3, #12]
 801021e:	4628      	mov	r0, r5
 8010220:	4798      	blx	r3
 8010222:	2209      	movs	r2, #9
 8010224:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 8010228:	4628      	mov	r0, r5
 801022a:	f000 fdfb 	bl	8010e24 <ucdr_deserialize_array_double>
 801022e:	f7fc fc41 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8010232:	6843      	ldr	r3, [r0, #4]
 8010234:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	4628      	mov	r0, r5
 801023c:	4798      	blx	r3
 801023e:	2209      	movs	r2, #9
 8010240:	f104 0198 	add.w	r1, r4, #152	@ 0x98
 8010244:	4628      	mov	r0, r5
 8010246:	f000 fded 	bl	8010e24 <ucdr_deserialize_array_double>
 801024a:	f7fc fc33 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801024e:	6843      	ldr	r3, [r0, #4]
 8010250:	f104 01e0 	add.w	r1, r4, #224	@ 0xe0
 8010254:	68db      	ldr	r3, [r3, #12]
 8010256:	4628      	mov	r0, r5
 8010258:	4798      	blx	r3
 801025a:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 801025e:	4628      	mov	r0, r5
 8010260:	2209      	movs	r2, #9
 8010262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010266:	f000 bddd 	b.w	8010e24 <ucdr_deserialize_array_double>
 801026a:	4608      	mov	r0, r1
 801026c:	bd38      	pop	{r3, r4, r5, pc}
 801026e:	bf00      	nop

08010270 <_Imu__cdr_serialize>:
 8010270:	2800      	cmp	r0, #0
 8010272:	d035      	beq.n	80102e0 <_Imu__cdr_serialize+0x70>
 8010274:	b538      	push	{r3, r4, r5, lr}
 8010276:	4604      	mov	r4, r0
 8010278:	460d      	mov	r5, r1
 801027a:	f000 f919 	bl	80104b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 801027e:	6843      	ldr	r3, [r0, #4]
 8010280:	4629      	mov	r1, r5
 8010282:	689b      	ldr	r3, [r3, #8]
 8010284:	4620      	mov	r0, r4
 8010286:	4798      	blx	r3
 8010288:	f000 fbd8 	bl	8010a3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801028c:	6843      	ldr	r3, [r0, #4]
 801028e:	4629      	mov	r1, r5
 8010290:	689b      	ldr	r3, [r3, #8]
 8010292:	f104 0018 	add.w	r0, r4, #24
 8010296:	4798      	blx	r3
 8010298:	2209      	movs	r2, #9
 801029a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801029e:	4628      	mov	r0, r5
 80102a0:	f000 fd6c 	bl	8010d7c <ucdr_serialize_array_double>
 80102a4:	f7fc fc06 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80102a8:	6843      	ldr	r3, [r0, #4]
 80102aa:	4629      	mov	r1, r5
 80102ac:	689b      	ldr	r3, [r3, #8]
 80102ae:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 80102b2:	4798      	blx	r3
 80102b4:	2209      	movs	r2, #9
 80102b6:	f104 0198 	add.w	r1, r4, #152	@ 0x98
 80102ba:	4628      	mov	r0, r5
 80102bc:	f000 fd5e 	bl	8010d7c <ucdr_serialize_array_double>
 80102c0:	f7fc fbf8 	bl	800cab4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80102c4:	6843      	ldr	r3, [r0, #4]
 80102c6:	4629      	mov	r1, r5
 80102c8:	689b      	ldr	r3, [r3, #8]
 80102ca:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 80102ce:	4798      	blx	r3
 80102d0:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 80102d4:	4628      	mov	r0, r5
 80102d6:	2209      	movs	r2, #9
 80102d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102dc:	f000 bd4e 	b.w	8010d7c <ucdr_serialize_array_double>
 80102e0:	4770      	bx	lr
 80102e2:	bf00      	nop

080102e4 <max_serialized_size_sensor_msgs__msg__Imu>:
 80102e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102e6:	2301      	movs	r3, #1
 80102e8:	7003      	strb	r3, [r0, #0]
 80102ea:	4607      	mov	r7, r0
 80102ec:	460e      	mov	r6, r1
 80102ee:	f000 f8d5 	bl	801049c <max_serialized_size_std_msgs__msg__Header>
 80102f2:	1834      	adds	r4, r6, r0
 80102f4:	4621      	mov	r1, r4
 80102f6:	4638      	mov	r0, r7
 80102f8:	f000 fb7e 	bl	80109f8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80102fc:	4404      	add	r4, r0
 80102fe:	2108      	movs	r1, #8
 8010300:	4620      	mov	r0, r4
 8010302:	f7fd fecd 	bl	800e0a0 <ucdr_alignment>
 8010306:	f100 0548 	add.w	r5, r0, #72	@ 0x48
 801030a:	4425      	add	r5, r4
 801030c:	4629      	mov	r1, r5
 801030e:	4638      	mov	r0, r7
 8010310:	f7fc fbb6 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 8010314:	4405      	add	r5, r0
 8010316:	2108      	movs	r1, #8
 8010318:	4628      	mov	r0, r5
 801031a:	f7fd fec1 	bl	800e0a0 <ucdr_alignment>
 801031e:	f100 0448 	add.w	r4, r0, #72	@ 0x48
 8010322:	442c      	add	r4, r5
 8010324:	4621      	mov	r1, r4
 8010326:	4638      	mov	r0, r7
 8010328:	f7fc fbaa 	bl	800ca80 <max_serialized_size_geometry_msgs__msg__Vector3>
 801032c:	4404      	add	r4, r0
 801032e:	2108      	movs	r1, #8
 8010330:	4620      	mov	r0, r4
 8010332:	f7fd feb5 	bl	800e0a0 <ucdr_alignment>
 8010336:	f1c6 0648 	rsb	r6, r6, #72	@ 0x48
 801033a:	4430      	add	r0, r6
 801033c:	4420      	add	r0, r4
 801033e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010340 <_Imu__max_serialized_size>:
 8010340:	b500      	push	{lr}
 8010342:	b083      	sub	sp, #12
 8010344:	2100      	movs	r1, #0
 8010346:	f10d 0007 	add.w	r0, sp, #7
 801034a:	f7ff ffcb 	bl	80102e4 <max_serialized_size_sensor_msgs__msg__Imu>
 801034e:	b003      	add	sp, #12
 8010350:	f85d fb04 	ldr.w	pc, [sp], #4

08010354 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu>:
 8010354:	4800      	ldr	r0, [pc, #0]	@ (8010358 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__Imu+0x4>)
 8010356:	4770      	bx	lr
 8010358:	200005e8 	.word	0x200005e8

0801035c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 801035c:	f008 bd92 	b.w	8018e84 <std_msgs__msg__Header__init>

08010360 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 8010360:	f008 bdb0 	b.w	8018ec4 <std_msgs__msg__Header__fini>

08010364 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8010364:	b508      	push	{r3, lr}
 8010366:	f000 f8ab 	bl	80104c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 801036a:	4b06      	ldr	r3, [pc, #24]	@ (8010384 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801036c:	4906      	ldr	r1, [pc, #24]	@ (8010388 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 801036e:	681a      	ldr	r2, [r3, #0]
 8010370:	60c8      	str	r0, [r1, #12]
 8010372:	b10a      	cbz	r2, 8010378 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 8010374:	4803      	ldr	r0, [pc, #12]	@ (8010384 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 8010376:	bd08      	pop	{r3, pc}
 8010378:	4a04      	ldr	r2, [pc, #16]	@ (801038c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 801037a:	4802      	ldr	r0, [pc, #8]	@ (8010384 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 801037c:	6812      	ldr	r2, [r2, #0]
 801037e:	601a      	str	r2, [r3, #0]
 8010380:	bd08      	pop	{r3, pc}
 8010382:	bf00      	nop
 8010384:	2000061c 	.word	0x2000061c
 8010388:	20000634 	.word	0x20000634
 801038c:	20000408 	.word	0x20000408

08010390 <_Header__max_serialized_size>:
 8010390:	b500      	push	{lr}
 8010392:	b083      	sub	sp, #12
 8010394:	2301      	movs	r3, #1
 8010396:	2100      	movs	r1, #0
 8010398:	f10d 0007 	add.w	r0, sp, #7
 801039c:	f88d 3007 	strb.w	r3, [sp, #7]
 80103a0:	f000 f8ec 	bl	801057c <max_serialized_size_builtin_interfaces__msg__Time>
 80103a4:	b003      	add	sp, #12
 80103a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80103aa:	bf00      	nop

080103ac <get_serialized_size_std_msgs__msg__Header>:
 80103ac:	b570      	push	{r4, r5, r6, lr}
 80103ae:	4605      	mov	r5, r0
 80103b0:	b168      	cbz	r0, 80103ce <get_serialized_size_std_msgs__msg__Header+0x22>
 80103b2:	460c      	mov	r4, r1
 80103b4:	f000 f892 	bl	80104dc <get_serialized_size_builtin_interfaces__msg__Time>
 80103b8:	1826      	adds	r6, r4, r0
 80103ba:	2104      	movs	r1, #4
 80103bc:	4630      	mov	r0, r6
 80103be:	f7fd fe6f 	bl	800e0a0 <ucdr_alignment>
 80103c2:	68eb      	ldr	r3, [r5, #12]
 80103c4:	f1c4 0405 	rsb	r4, r4, #5
 80103c8:	441c      	add	r4, r3
 80103ca:	4404      	add	r4, r0
 80103cc:	19a0      	adds	r0, r4, r6
 80103ce:	bd70      	pop	{r4, r5, r6, pc}

080103d0 <_Header__cdr_deserialize>:
 80103d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103d2:	460c      	mov	r4, r1
 80103d4:	b083      	sub	sp, #12
 80103d6:	b1e1      	cbz	r1, 8010412 <_Header__cdr_deserialize+0x42>
 80103d8:	4606      	mov	r6, r0
 80103da:	f000 f8e3 	bl	80105a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 80103de:	6843      	ldr	r3, [r0, #4]
 80103e0:	4621      	mov	r1, r4
 80103e2:	68db      	ldr	r3, [r3, #12]
 80103e4:	4630      	mov	r0, r6
 80103e6:	4798      	blx	r3
 80103e8:	6927      	ldr	r7, [r4, #16]
 80103ea:	68a1      	ldr	r1, [r4, #8]
 80103ec:	ab01      	add	r3, sp, #4
 80103ee:	463a      	mov	r2, r7
 80103f0:	4630      	mov	r0, r6
 80103f2:	f000 fd7f 	bl	8010ef4 <ucdr_deserialize_sequence_char>
 80103f6:	9b01      	ldr	r3, [sp, #4]
 80103f8:	4605      	mov	r5, r0
 80103fa:	b920      	cbnz	r0, 8010406 <_Header__cdr_deserialize+0x36>
 80103fc:	429f      	cmp	r7, r3
 80103fe:	d30c      	bcc.n	801041a <_Header__cdr_deserialize+0x4a>
 8010400:	4628      	mov	r0, r5
 8010402:	b003      	add	sp, #12
 8010404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010406:	b103      	cbz	r3, 801040a <_Header__cdr_deserialize+0x3a>
 8010408:	3b01      	subs	r3, #1
 801040a:	4628      	mov	r0, r5
 801040c:	60e3      	str	r3, [r4, #12]
 801040e:	b003      	add	sp, #12
 8010410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010412:	460d      	mov	r5, r1
 8010414:	4628      	mov	r0, r5
 8010416:	b003      	add	sp, #12
 8010418:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801041a:	2101      	movs	r1, #1
 801041c:	75b0      	strb	r0, [r6, #22]
 801041e:	7571      	strb	r1, [r6, #21]
 8010420:	60e0      	str	r0, [r4, #12]
 8010422:	4630      	mov	r0, r6
 8010424:	f7fd fe52 	bl	800e0cc <ucdr_align_to>
 8010428:	4630      	mov	r0, r6
 801042a:	9901      	ldr	r1, [sp, #4]
 801042c:	f7fd fe84 	bl	800e138 <ucdr_advance_buffer>
 8010430:	4628      	mov	r0, r5
 8010432:	b003      	add	sp, #12
 8010434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010436:	bf00      	nop

08010438 <_Header__cdr_serialize>:
 8010438:	b1f8      	cbz	r0, 801047a <_Header__cdr_serialize+0x42>
 801043a:	b570      	push	{r4, r5, r6, lr}
 801043c:	4604      	mov	r4, r0
 801043e:	460d      	mov	r5, r1
 8010440:	f000 f8b0 	bl	80105a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010444:	6843      	ldr	r3, [r0, #4]
 8010446:	4629      	mov	r1, r5
 8010448:	689b      	ldr	r3, [r3, #8]
 801044a:	4620      	mov	r0, r4
 801044c:	4798      	blx	r3
 801044e:	68a6      	ldr	r6, [r4, #8]
 8010450:	b156      	cbz	r6, 8010468 <_Header__cdr_serialize+0x30>
 8010452:	4630      	mov	r0, r6
 8010454:	f7ef ff24 	bl	80002a0 <strlen>
 8010458:	4631      	mov	r1, r6
 801045a:	60e0      	str	r0, [r4, #12]
 801045c:	1c42      	adds	r2, r0, #1
 801045e:	4628      	mov	r0, r5
 8010460:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010464:	f000 bd34 	b.w	8010ed0 <ucdr_serialize_sequence_char>
 8010468:	4630      	mov	r0, r6
 801046a:	60e0      	str	r0, [r4, #12]
 801046c:	4632      	mov	r2, r6
 801046e:	4631      	mov	r1, r6
 8010470:	4628      	mov	r0, r5
 8010472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010476:	f000 bd2b 	b.w	8010ed0 <ucdr_serialize_sequence_char>
 801047a:	4770      	bx	lr

0801047c <_Header__get_serialized_size>:
 801047c:	b538      	push	{r3, r4, r5, lr}
 801047e:	4604      	mov	r4, r0
 8010480:	b150      	cbz	r0, 8010498 <_Header__get_serialized_size+0x1c>
 8010482:	2100      	movs	r1, #0
 8010484:	f000 f82a 	bl	80104dc <get_serialized_size_builtin_interfaces__msg__Time>
 8010488:	2104      	movs	r1, #4
 801048a:	4605      	mov	r5, r0
 801048c:	f7fd fe08 	bl	800e0a0 <ucdr_alignment>
 8010490:	68e4      	ldr	r4, [r4, #12]
 8010492:	3405      	adds	r4, #5
 8010494:	442c      	add	r4, r5
 8010496:	4420      	add	r0, r4
 8010498:	bd38      	pop	{r3, r4, r5, pc}
 801049a:	bf00      	nop

0801049c <max_serialized_size_std_msgs__msg__Header>:
 801049c:	b510      	push	{r4, lr}
 801049e:	2301      	movs	r3, #1
 80104a0:	4604      	mov	r4, r0
 80104a2:	7003      	strb	r3, [r0, #0]
 80104a4:	f000 f86a 	bl	801057c <max_serialized_size_builtin_interfaces__msg__Time>
 80104a8:	2300      	movs	r3, #0
 80104aa:	7023      	strb	r3, [r4, #0]
 80104ac:	bd10      	pop	{r4, pc}
 80104ae:	bf00      	nop

080104b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 80104b0:	4800      	ldr	r0, [pc, #0]	@ (80104b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 80104b2:	4770      	bx	lr
 80104b4:	200006ac 	.word	0x200006ac

080104b8 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 80104b8:	f008 bd40 	b.w	8018f3c <builtin_interfaces__msg__Time__init>

080104bc <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 80104bc:	f008 bd42 	b.w	8018f44 <builtin_interfaces__msg__Time__fini>

080104c0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80104c0:	4b04      	ldr	r3, [pc, #16]	@ (80104d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104c2:	681a      	ldr	r2, [r3, #0]
 80104c4:	b10a      	cbz	r2, 80104ca <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 80104c6:	4803      	ldr	r0, [pc, #12]	@ (80104d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104c8:	4770      	bx	lr
 80104ca:	4a03      	ldr	r2, [pc, #12]	@ (80104d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 80104cc:	4801      	ldr	r0, [pc, #4]	@ (80104d4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 80104ce:	6812      	ldr	r2, [r2, #0]
 80104d0:	601a      	str	r2, [r3, #0]
 80104d2:	4770      	bx	lr
 80104d4:	200006e0 	.word	0x200006e0
 80104d8:	20000408 	.word	0x20000408

080104dc <get_serialized_size_builtin_interfaces__msg__Time>:
 80104dc:	b180      	cbz	r0, 8010500 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 80104de:	b538      	push	{r3, r4, r5, lr}
 80104e0:	460d      	mov	r5, r1
 80104e2:	4628      	mov	r0, r5
 80104e4:	2104      	movs	r1, #4
 80104e6:	f7fd fddb 	bl	800e0a0 <ucdr_alignment>
 80104ea:	2104      	movs	r1, #4
 80104ec:	186c      	adds	r4, r5, r1
 80104ee:	4404      	add	r4, r0
 80104f0:	4620      	mov	r0, r4
 80104f2:	f7fd fdd5 	bl	800e0a0 <ucdr_alignment>
 80104f6:	f1c5 0504 	rsb	r5, r5, #4
 80104fa:	4405      	add	r5, r0
 80104fc:	1928      	adds	r0, r5, r4
 80104fe:	bd38      	pop	{r3, r4, r5, pc}
 8010500:	4770      	bx	lr
 8010502:	bf00      	nop

08010504 <_Time__cdr_deserialize>:
 8010504:	b538      	push	{r3, r4, r5, lr}
 8010506:	460c      	mov	r4, r1
 8010508:	b141      	cbz	r1, 801051c <_Time__cdr_deserialize+0x18>
 801050a:	4605      	mov	r5, r0
 801050c:	f7fd f9cc 	bl	800d8a8 <ucdr_deserialize_int32_t>
 8010510:	1d21      	adds	r1, r4, #4
 8010512:	4628      	mov	r0, r5
 8010514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010518:	f7fc be44 	b.w	800d1a4 <ucdr_deserialize_uint32_t>
 801051c:	4608      	mov	r0, r1
 801051e:	bd38      	pop	{r3, r4, r5, pc}

08010520 <_Time__cdr_serialize>:
 8010520:	b160      	cbz	r0, 801053c <_Time__cdr_serialize+0x1c>
 8010522:	b538      	push	{r3, r4, r5, lr}
 8010524:	460d      	mov	r5, r1
 8010526:	4604      	mov	r4, r0
 8010528:	6801      	ldr	r1, [r0, #0]
 801052a:	4628      	mov	r0, r5
 801052c:	f7fd f922 	bl	800d774 <ucdr_serialize_int32_t>
 8010530:	6861      	ldr	r1, [r4, #4]
 8010532:	4628      	mov	r0, r5
 8010534:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010538:	f7fc bd0a 	b.w	800cf50 <ucdr_serialize_uint32_t>
 801053c:	4770      	bx	lr
 801053e:	bf00      	nop

08010540 <_Time__get_serialized_size>:
 8010540:	b160      	cbz	r0, 801055c <_Time__get_serialized_size+0x1c>
 8010542:	b510      	push	{r4, lr}
 8010544:	2104      	movs	r1, #4
 8010546:	2000      	movs	r0, #0
 8010548:	f7fd fdaa 	bl	800e0a0 <ucdr_alignment>
 801054c:	1d04      	adds	r4, r0, #4
 801054e:	2104      	movs	r1, #4
 8010550:	4620      	mov	r0, r4
 8010552:	f7fd fda5 	bl	800e0a0 <ucdr_alignment>
 8010556:	3004      	adds	r0, #4
 8010558:	4420      	add	r0, r4
 801055a:	bd10      	pop	{r4, pc}
 801055c:	4770      	bx	lr
 801055e:	bf00      	nop

08010560 <_Time__max_serialized_size>:
 8010560:	b510      	push	{r4, lr}
 8010562:	2104      	movs	r1, #4
 8010564:	2000      	movs	r0, #0
 8010566:	f7fd fd9b 	bl	800e0a0 <ucdr_alignment>
 801056a:	1d04      	adds	r4, r0, #4
 801056c:	2104      	movs	r1, #4
 801056e:	4620      	mov	r0, r4
 8010570:	f7fd fd96 	bl	800e0a0 <ucdr_alignment>
 8010574:	3004      	adds	r0, #4
 8010576:	4420      	add	r0, r4
 8010578:	bd10      	pop	{r4, pc}
 801057a:	bf00      	nop

0801057c <max_serialized_size_builtin_interfaces__msg__Time>:
 801057c:	b538      	push	{r3, r4, r5, lr}
 801057e:	460c      	mov	r4, r1
 8010580:	2301      	movs	r3, #1
 8010582:	7003      	strb	r3, [r0, #0]
 8010584:	2104      	movs	r1, #4
 8010586:	4620      	mov	r0, r4
 8010588:	f7fd fd8a 	bl	800e0a0 <ucdr_alignment>
 801058c:	2104      	movs	r1, #4
 801058e:	1863      	adds	r3, r4, r1
 8010590:	18c5      	adds	r5, r0, r3
 8010592:	4628      	mov	r0, r5
 8010594:	f7fd fd84 	bl	800e0a0 <ucdr_alignment>
 8010598:	f1c4 0404 	rsb	r4, r4, #4
 801059c:	4420      	add	r0, r4
 801059e:	4428      	add	r0, r5
 80105a0:	bd38      	pop	{r3, r4, r5, pc}
 80105a2:	bf00      	nop

080105a4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80105a4:	4800      	ldr	r0, [pc, #0]	@ (80105a8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80105a6:	4770      	bx	lr
 80105a8:	20000770 	.word	0x20000770

080105ac <geometry_msgs__msg__Twist__get_type_hash>:
 80105ac:	4800      	ldr	r0, [pc, #0]	@ (80105b0 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 80105ae:	4770      	bx	lr
 80105b0:	200007a4 	.word	0x200007a4

080105b4 <geometry_msgs__msg__Twist__get_type_description>:
 80105b4:	b510      	push	{r4, lr}
 80105b6:	4c08      	ldr	r4, [pc, #32]	@ (80105d8 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 80105b8:	7820      	ldrb	r0, [r4, #0]
 80105ba:	b108      	cbz	r0, 80105c0 <geometry_msgs__msg__Twist__get_type_description+0xc>
 80105bc:	4807      	ldr	r0, [pc, #28]	@ (80105dc <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80105be:	bd10      	pop	{r4, pc}
 80105c0:	f000 f86c 	bl	801069c <geometry_msgs__msg__Vector3__get_type_description>
 80105c4:	300c      	adds	r0, #12
 80105c6:	c807      	ldmia	r0, {r0, r1, r2}
 80105c8:	4b05      	ldr	r3, [pc, #20]	@ (80105e0 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 80105ca:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80105ce:	2301      	movs	r3, #1
 80105d0:	4802      	ldr	r0, [pc, #8]	@ (80105dc <geometry_msgs__msg__Twist__get_type_description+0x28>)
 80105d2:	7023      	strb	r3, [r4, #0]
 80105d4:	bd10      	pop	{r4, pc}
 80105d6:	bf00      	nop
 80105d8:	20011019 	.word	0x20011019
 80105dc:	0801fb8c 	.word	0x0801fb8c
 80105e0:	2000084c 	.word	0x2000084c

080105e4 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 80105e4:	4800      	ldr	r0, [pc, #0]	@ (80105e8 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 80105e6:	4770      	bx	lr
 80105e8:	0801fb68 	.word	0x0801fb68

080105ec <geometry_msgs__msg__Twist__get_type_description_sources>:
 80105ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105ee:	4e0f      	ldr	r6, [pc, #60]	@ (801062c <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 80105f0:	7837      	ldrb	r7, [r6, #0]
 80105f2:	b10f      	cbz	r7, 80105f8 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 80105f4:	480e      	ldr	r0, [pc, #56]	@ (8010630 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 80105f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105f8:	4d0e      	ldr	r5, [pc, #56]	@ (8010634 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 80105fa:	4c0f      	ldr	r4, [pc, #60]	@ (8010638 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 80105fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80105fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010604:	682b      	ldr	r3, [r5, #0]
 8010606:	f844 3b04 	str.w	r3, [r4], #4
 801060a:	4638      	mov	r0, r7
 801060c:	f000 f852 	bl	80106b4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010610:	2301      	movs	r3, #1
 8010612:	4684      	mov	ip, r0
 8010614:	7033      	strb	r3, [r6, #0]
 8010616:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801061a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801061c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010620:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010622:	f8dc 3000 	ldr.w	r3, [ip]
 8010626:	4802      	ldr	r0, [pc, #8]	@ (8010630 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 8010628:	6023      	str	r3, [r4, #0]
 801062a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801062c:	20011018 	.word	0x20011018
 8010630:	0801fb5c 	.word	0x0801fb5c
 8010634:	0801fb68 	.word	0x0801fb68
 8010638:	20010fd0 	.word	0x20010fd0

0801063c <geometry_msgs__msg__Twist__init>:
 801063c:	b1d8      	cbz	r0, 8010676 <geometry_msgs__msg__Twist__init+0x3a>
 801063e:	b538      	push	{r3, r4, r5, lr}
 8010640:	4604      	mov	r4, r0
 8010642:	f000 f857 	bl	80106f4 <geometry_msgs__msg__Vector3__init>
 8010646:	b130      	cbz	r0, 8010656 <geometry_msgs__msg__Twist__init+0x1a>
 8010648:	f104 0518 	add.w	r5, r4, #24
 801064c:	4628      	mov	r0, r5
 801064e:	f000 f851 	bl	80106f4 <geometry_msgs__msg__Vector3__init>
 8010652:	b148      	cbz	r0, 8010668 <geometry_msgs__msg__Twist__init+0x2c>
 8010654:	bd38      	pop	{r3, r4, r5, pc}
 8010656:	4620      	mov	r0, r4
 8010658:	f000 f850 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 801065c:	f104 0018 	add.w	r0, r4, #24
 8010660:	f000 f84c 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8010664:	2000      	movs	r0, #0
 8010666:	bd38      	pop	{r3, r4, r5, pc}
 8010668:	4620      	mov	r0, r4
 801066a:	f000 f847 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 801066e:	4628      	mov	r0, r5
 8010670:	f000 f844 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8010674:	e7f6      	b.n	8010664 <geometry_msgs__msg__Twist__init+0x28>
 8010676:	2000      	movs	r0, #0
 8010678:	4770      	bx	lr
 801067a:	bf00      	nop

0801067c <geometry_msgs__msg__Twist__fini>:
 801067c:	b148      	cbz	r0, 8010692 <geometry_msgs__msg__Twist__fini+0x16>
 801067e:	b510      	push	{r4, lr}
 8010680:	4604      	mov	r4, r0
 8010682:	f000 f83b 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8010686:	f104 0018 	add.w	r0, r4, #24
 801068a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801068e:	f000 b835 	b.w	80106fc <geometry_msgs__msg__Vector3__fini>
 8010692:	4770      	bx	lr

08010694 <geometry_msgs__msg__Vector3__get_type_hash>:
 8010694:	4800      	ldr	r0, [pc, #0]	@ (8010698 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 8010696:	4770      	bx	lr
 8010698:	2000092c 	.word	0x2000092c

0801069c <geometry_msgs__msg__Vector3__get_type_description>:
 801069c:	4b03      	ldr	r3, [pc, #12]	@ (80106ac <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 801069e:	781a      	ldrb	r2, [r3, #0]
 80106a0:	b90a      	cbnz	r2, 80106a6 <geometry_msgs__msg__Vector3__get_type_description+0xa>
 80106a2:	2201      	movs	r2, #1
 80106a4:	701a      	strb	r2, [r3, #0]
 80106a6:	4802      	ldr	r0, [pc, #8]	@ (80106b0 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 80106a8:	4770      	bx	lr
 80106aa:	bf00      	nop
 80106ac:	20011041 	.word	0x20011041
 80106b0:	0801fbe0 	.word	0x0801fbe0

080106b4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 80106b4:	4800      	ldr	r0, [pc, #0]	@ (80106b8 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 80106b6:	4770      	bx	lr
 80106b8:	0801fbbc 	.word	0x0801fbbc

080106bc <geometry_msgs__msg__Vector3__get_type_description_sources>:
 80106bc:	4b09      	ldr	r3, [pc, #36]	@ (80106e4 <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 80106be:	781a      	ldrb	r2, [r3, #0]
 80106c0:	b96a      	cbnz	r2, 80106de <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 80106c2:	b430      	push	{r4, r5}
 80106c4:	4d08      	ldr	r5, [pc, #32]	@ (80106e8 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 80106c6:	4c09      	ldr	r4, [pc, #36]	@ (80106ec <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 80106c8:	2201      	movs	r2, #1
 80106ca:	701a      	strb	r2, [r3, #0]
 80106cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80106ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80106d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80106d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80106d4:	682b      	ldr	r3, [r5, #0]
 80106d6:	4806      	ldr	r0, [pc, #24]	@ (80106f0 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80106d8:	6023      	str	r3, [r4, #0]
 80106da:	bc30      	pop	{r4, r5}
 80106dc:	4770      	bx	lr
 80106de:	4804      	ldr	r0, [pc, #16]	@ (80106f0 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop
 80106e4:	20011040 	.word	0x20011040
 80106e8:	0801fbbc 	.word	0x0801fbbc
 80106ec:	2001101c 	.word	0x2001101c
 80106f0:	0801fbb0 	.word	0x0801fbb0

080106f4 <geometry_msgs__msg__Vector3__init>:
 80106f4:	3800      	subs	r0, #0
 80106f6:	bf18      	it	ne
 80106f8:	2001      	movne	r0, #1
 80106fa:	4770      	bx	lr

080106fc <geometry_msgs__msg__Vector3__fini>:
 80106fc:	4770      	bx	lr
 80106fe:	bf00      	nop

08010700 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 8010700:	2024      	movs	r0, #36	@ 0x24
 8010702:	4770      	bx	lr

08010704 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 8010704:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010708:	4770      	bx	lr
 801070a:	bf00      	nop

0801070c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 801070c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010710:	e9d0 0100 	ldrd	r0, r1, [r0]
 8010714:	e9c2 0100 	strd	r0, r1, [r2]
 8010718:	4770      	bx	lr
 801071a:	bf00      	nop

0801071c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 801071c:	e9d2 2300 	ldrd	r2, r3, [r2]
 8010720:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010724:	e9c0 2300 	strd	r2, r3, [r0]
 8010728:	4770      	bx	lr
 801072a:	bf00      	nop

0801072c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 801072c:	f008 bd14 	b.w	8019158 <geometry_msgs__msg__PoseWithCovariance__init>

08010730 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 8010730:	f008 bd20 	b.w	8019174 <geometry_msgs__msg__PoseWithCovariance__fini>

08010734 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 8010734:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010738:	4770      	bx	lr
 801073a:	bf00      	nop

0801073c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 801073c:	b508      	push	{r3, lr}
 801073e:	f008 fddb 	bl	80192f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010742:	4b06      	ldr	r3, [pc, #24]	@ (801075c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010744:	4906      	ldr	r1, [pc, #24]	@ (8010760 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 8010746:	681a      	ldr	r2, [r3, #0]
 8010748:	60c8      	str	r0, [r1, #12]
 801074a:	b10a      	cbz	r2, 8010750 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 801074c:	4803      	ldr	r0, [pc, #12]	@ (801075c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 801074e:	bd08      	pop	{r3, pc}
 8010750:	4a04      	ldr	r2, [pc, #16]	@ (8010764 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 8010752:	4802      	ldr	r0, [pc, #8]	@ (801075c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 8010754:	6812      	ldr	r2, [r2, #0]
 8010756:	601a      	str	r2, [r3, #0]
 8010758:	bd08      	pop	{r3, pc}
 801075a:	bf00      	nop
 801075c:	20000b50 	.word	0x20000b50
 8010760:	20000b68 	.word	0x20000b68
 8010764:	20000408 	.word	0x20000408

08010768 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8010768:	f008 bd3a 	b.w	80191e0 <geometry_msgs__msg__Quaternion__init>

0801076c <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 801076c:	f008 bd4c 	b.w	8019208 <geometry_msgs__msg__Quaternion__fini>

08010770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8010770:	4b04      	ldr	r3, [pc, #16]	@ (8010784 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8010772:	681a      	ldr	r2, [r3, #0]
 8010774:	b10a      	cbz	r2, 801077a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8010776:	4803      	ldr	r0, [pc, #12]	@ (8010784 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8010778:	4770      	bx	lr
 801077a:	4a03      	ldr	r2, [pc, #12]	@ (8010788 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 801077c:	4801      	ldr	r0, [pc, #4]	@ (8010784 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801077e:	6812      	ldr	r2, [r2, #0]
 8010780:	601a      	str	r2, [r3, #0]
 8010782:	4770      	bx	lr
 8010784:	20000be0 	.word	0x20000be0
 8010788:	20000408 	.word	0x20000408

0801078c <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 801078c:	2024      	movs	r0, #36	@ 0x24
 801078e:	4770      	bx	lr

08010790 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 8010790:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8010794:	4770      	bx	lr
 8010796:	bf00      	nop

08010798 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 8010798:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 801079c:	e9d0 0100 	ldrd	r0, r1, [r0]
 80107a0:	e9c2 0100 	strd	r0, r1, [r2]
 80107a4:	4770      	bx	lr
 80107a6:	bf00      	nop

080107a8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 80107a8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80107ac:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80107b0:	e9c0 2300 	strd	r2, r3, [r0]
 80107b4:	4770      	bx	lr
 80107b6:	bf00      	nop

080107b8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 80107b8:	f008 bd88 	b.w	80192cc <geometry_msgs__msg__TwistWithCovariance__init>

080107bc <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 80107bc:	f008 bd94 	b.w	80192e8 <geometry_msgs__msg__TwistWithCovariance__fini>

080107c0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 80107c0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 80107c4:	4770      	bx	lr
 80107c6:	bf00      	nop

080107c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 80107c8:	b508      	push	{r3, lr}
 80107ca:	f7fc f84d 	bl	800c868 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 80107ce:	4b06      	ldr	r3, [pc, #24]	@ (80107e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80107d0:	4906      	ldr	r1, [pc, #24]	@ (80107ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 80107d2:	681a      	ldr	r2, [r3, #0]
 80107d4:	60c8      	str	r0, [r1, #12]
 80107d6:	b10a      	cbz	r2, 80107dc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 80107d8:	4803      	ldr	r0, [pc, #12]	@ (80107e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80107da:	bd08      	pop	{r3, pc}
 80107dc:	4a04      	ldr	r2, [pc, #16]	@ (80107f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 80107de:	4802      	ldr	r0, [pc, #8]	@ (80107e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 80107e0:	6812      	ldr	r2, [r2, #0]
 80107e2:	601a      	str	r2, [r3, #0]
 80107e4:	bd08      	pop	{r3, pc}
 80107e6:	bf00      	nop
 80107e8:	20000ce8 	.word	0x20000ce8
 80107ec:	20000d00 	.word	0x20000d00
 80107f0:	20000408 	.word	0x20000408

080107f4 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80107f4:	b538      	push	{r3, r4, r5, lr}
 80107f6:	b158      	cbz	r0, 8010810 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 80107f8:	460d      	mov	r5, r1
 80107fa:	f008 fd95 	bl	8019328 <get_serialized_size_geometry_msgs__msg__Pose>
 80107fe:	182c      	adds	r4, r5, r0
 8010800:	2108      	movs	r1, #8
 8010802:	4620      	mov	r0, r4
 8010804:	f7fd fc4c 	bl	800e0a0 <ucdr_alignment>
 8010808:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 801080c:	4405      	add	r5, r0
 801080e:	1928      	adds	r0, r5, r4
 8010810:	bd38      	pop	{r3, r4, r5, pc}
 8010812:	bf00      	nop

08010814 <_PoseWithCovariance__cdr_deserialize>:
 8010814:	b538      	push	{r3, r4, r5, lr}
 8010816:	460c      	mov	r4, r1
 8010818:	b179      	cbz	r1, 801083a <_PoseWithCovariance__cdr_deserialize+0x26>
 801081a:	4605      	mov	r5, r0
 801081c:	f008 fdf0 	bl	8019400 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 8010820:	6843      	ldr	r3, [r0, #4]
 8010822:	4621      	mov	r1, r4
 8010824:	68db      	ldr	r3, [r3, #12]
 8010826:	4628      	mov	r0, r5
 8010828:	4798      	blx	r3
 801082a:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801082e:	4628      	mov	r0, r5
 8010830:	2224      	movs	r2, #36	@ 0x24
 8010832:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010836:	f000 baf5 	b.w	8010e24 <ucdr_deserialize_array_double>
 801083a:	4608      	mov	r0, r1
 801083c:	bd38      	pop	{r3, r4, r5, pc}
 801083e:	bf00      	nop

08010840 <_PoseWithCovariance__cdr_serialize>:
 8010840:	b188      	cbz	r0, 8010866 <_PoseWithCovariance__cdr_serialize+0x26>
 8010842:	b538      	push	{r3, r4, r5, lr}
 8010844:	460d      	mov	r5, r1
 8010846:	4604      	mov	r4, r0
 8010848:	f008 fdda 	bl	8019400 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 801084c:	6843      	ldr	r3, [r0, #4]
 801084e:	4629      	mov	r1, r5
 8010850:	689b      	ldr	r3, [r3, #8]
 8010852:	4620      	mov	r0, r4
 8010854:	4798      	blx	r3
 8010856:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 801085a:	4628      	mov	r0, r5
 801085c:	2224      	movs	r2, #36	@ 0x24
 801085e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010862:	f000 ba8b 	b.w	8010d7c <ucdr_serialize_array_double>
 8010866:	4770      	bx	lr

08010868 <_PoseWithCovariance__get_serialized_size>:
 8010868:	b158      	cbz	r0, 8010882 <_PoseWithCovariance__get_serialized_size+0x1a>
 801086a:	b510      	push	{r4, lr}
 801086c:	2100      	movs	r1, #0
 801086e:	f008 fd5b 	bl	8019328 <get_serialized_size_geometry_msgs__msg__Pose>
 8010872:	2108      	movs	r1, #8
 8010874:	4604      	mov	r4, r0
 8010876:	f7fd fc13 	bl	800e0a0 <ucdr_alignment>
 801087a:	4420      	add	r0, r4
 801087c:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010880:	bd10      	pop	{r4, pc}
 8010882:	4770      	bx	lr

08010884 <_PoseWithCovariance__max_serialized_size>:
 8010884:	b510      	push	{r4, lr}
 8010886:	b082      	sub	sp, #8
 8010888:	2301      	movs	r3, #1
 801088a:	2100      	movs	r1, #0
 801088c:	f10d 0007 	add.w	r0, sp, #7
 8010890:	f88d 3007 	strb.w	r3, [sp, #7]
 8010894:	f008 fda6 	bl	80193e4 <max_serialized_size_geometry_msgs__msg__Pose>
 8010898:	2108      	movs	r1, #8
 801089a:	4604      	mov	r4, r0
 801089c:	f7fd fc00 	bl	800e0a0 <ucdr_alignment>
 80108a0:	4420      	add	r0, r4
 80108a2:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 80108a6:	b002      	add	sp, #8
 80108a8:	bd10      	pop	{r4, pc}
 80108aa:	bf00      	nop

080108ac <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 80108ac:	b538      	push	{r3, r4, r5, lr}
 80108ae:	2301      	movs	r3, #1
 80108b0:	7003      	strb	r3, [r0, #0]
 80108b2:	460c      	mov	r4, r1
 80108b4:	f008 fd96 	bl	80193e4 <max_serialized_size_geometry_msgs__msg__Pose>
 80108b8:	1825      	adds	r5, r4, r0
 80108ba:	2108      	movs	r1, #8
 80108bc:	4628      	mov	r0, r5
 80108be:	f7fd fbef 	bl	800e0a0 <ucdr_alignment>
 80108c2:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 80108c6:	4420      	add	r0, r4
 80108c8:	4428      	add	r0, r5
 80108ca:	bd38      	pop	{r3, r4, r5, pc}

080108cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 80108cc:	4800      	ldr	r0, [pc, #0]	@ (80108d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 80108ce:	4770      	bx	lr
 80108d0:	20000d78 	.word	0x20000d78

080108d4 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 80108d4:	b1f0      	cbz	r0, 8010914 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 80108d6:	b570      	push	{r4, r5, r6, lr}
 80108d8:	460d      	mov	r5, r1
 80108da:	4628      	mov	r0, r5
 80108dc:	2108      	movs	r1, #8
 80108de:	f7fd fbdf 	bl	800e0a0 <ucdr_alignment>
 80108e2:	2108      	movs	r1, #8
 80108e4:	186c      	adds	r4, r5, r1
 80108e6:	4404      	add	r4, r0
 80108e8:	4620      	mov	r0, r4
 80108ea:	f7fd fbd9 	bl	800e0a0 <ucdr_alignment>
 80108ee:	f100 0608 	add.w	r6, r0, #8
 80108f2:	4426      	add	r6, r4
 80108f4:	2108      	movs	r1, #8
 80108f6:	4630      	mov	r0, r6
 80108f8:	f7fd fbd2 	bl	800e0a0 <ucdr_alignment>
 80108fc:	f100 0408 	add.w	r4, r0, #8
 8010900:	4434      	add	r4, r6
 8010902:	2108      	movs	r1, #8
 8010904:	4620      	mov	r0, r4
 8010906:	f7fd fbcb 	bl	800e0a0 <ucdr_alignment>
 801090a:	f1c5 0508 	rsb	r5, r5, #8
 801090e:	4405      	add	r5, r0
 8010910:	1928      	adds	r0, r5, r4
 8010912:	bd70      	pop	{r4, r5, r6, pc}
 8010914:	4770      	bx	lr
 8010916:	bf00      	nop

08010918 <_Quaternion__cdr_deserialize>:
 8010918:	b538      	push	{r3, r4, r5, lr}
 801091a:	460c      	mov	r4, r1
 801091c:	b199      	cbz	r1, 8010946 <_Quaternion__cdr_deserialize+0x2e>
 801091e:	4605      	mov	r5, r0
 8010920:	f7fd f9e0 	bl	800dce4 <ucdr_deserialize_double>
 8010924:	f104 0108 	add.w	r1, r4, #8
 8010928:	4628      	mov	r0, r5
 801092a:	f7fd f9db 	bl	800dce4 <ucdr_deserialize_double>
 801092e:	f104 0110 	add.w	r1, r4, #16
 8010932:	4628      	mov	r0, r5
 8010934:	f7fd f9d6 	bl	800dce4 <ucdr_deserialize_double>
 8010938:	f104 0118 	add.w	r1, r4, #24
 801093c:	4628      	mov	r0, r5
 801093e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010942:	f7fd b9cf 	b.w	800dce4 <ucdr_deserialize_double>
 8010946:	4608      	mov	r0, r1
 8010948:	bd38      	pop	{r3, r4, r5, pc}
 801094a:	bf00      	nop

0801094c <_Quaternion__cdr_serialize>:
 801094c:	b1c0      	cbz	r0, 8010980 <_Quaternion__cdr_serialize+0x34>
 801094e:	b538      	push	{r3, r4, r5, lr}
 8010950:	ed90 0b00 	vldr	d0, [r0]
 8010954:	460d      	mov	r5, r1
 8010956:	4604      	mov	r4, r0
 8010958:	4608      	mov	r0, r1
 801095a:	f7fd f833 	bl	800d9c4 <ucdr_serialize_double>
 801095e:	ed94 0b02 	vldr	d0, [r4, #8]
 8010962:	4628      	mov	r0, r5
 8010964:	f7fd f82e 	bl	800d9c4 <ucdr_serialize_double>
 8010968:	ed94 0b04 	vldr	d0, [r4, #16]
 801096c:	4628      	mov	r0, r5
 801096e:	f7fd f829 	bl	800d9c4 <ucdr_serialize_double>
 8010972:	ed94 0b06 	vldr	d0, [r4, #24]
 8010976:	4628      	mov	r0, r5
 8010978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801097c:	f7fd b822 	b.w	800d9c4 <ucdr_serialize_double>
 8010980:	4770      	bx	lr
 8010982:	bf00      	nop

08010984 <_Quaternion__get_serialized_size>:
 8010984:	b1d8      	cbz	r0, 80109be <_Quaternion__get_serialized_size+0x3a>
 8010986:	b538      	push	{r3, r4, r5, lr}
 8010988:	2108      	movs	r1, #8
 801098a:	2000      	movs	r0, #0
 801098c:	f7fd fb88 	bl	800e0a0 <ucdr_alignment>
 8010990:	f100 0408 	add.w	r4, r0, #8
 8010994:	2108      	movs	r1, #8
 8010996:	4620      	mov	r0, r4
 8010998:	f7fd fb82 	bl	800e0a0 <ucdr_alignment>
 801099c:	f100 0508 	add.w	r5, r0, #8
 80109a0:	4425      	add	r5, r4
 80109a2:	2108      	movs	r1, #8
 80109a4:	4628      	mov	r0, r5
 80109a6:	f7fd fb7b 	bl	800e0a0 <ucdr_alignment>
 80109aa:	f100 0408 	add.w	r4, r0, #8
 80109ae:	442c      	add	r4, r5
 80109b0:	2108      	movs	r1, #8
 80109b2:	4620      	mov	r0, r4
 80109b4:	f7fd fb74 	bl	800e0a0 <ucdr_alignment>
 80109b8:	3008      	adds	r0, #8
 80109ba:	4420      	add	r0, r4
 80109bc:	bd38      	pop	{r3, r4, r5, pc}
 80109be:	4770      	bx	lr

080109c0 <_Quaternion__max_serialized_size>:
 80109c0:	b538      	push	{r3, r4, r5, lr}
 80109c2:	2108      	movs	r1, #8
 80109c4:	2000      	movs	r0, #0
 80109c6:	f7fd fb6b 	bl	800e0a0 <ucdr_alignment>
 80109ca:	f100 0408 	add.w	r4, r0, #8
 80109ce:	2108      	movs	r1, #8
 80109d0:	4620      	mov	r0, r4
 80109d2:	f7fd fb65 	bl	800e0a0 <ucdr_alignment>
 80109d6:	f100 0508 	add.w	r5, r0, #8
 80109da:	4425      	add	r5, r4
 80109dc:	2108      	movs	r1, #8
 80109de:	4628      	mov	r0, r5
 80109e0:	f7fd fb5e 	bl	800e0a0 <ucdr_alignment>
 80109e4:	f100 0408 	add.w	r4, r0, #8
 80109e8:	442c      	add	r4, r5
 80109ea:	2108      	movs	r1, #8
 80109ec:	4620      	mov	r0, r4
 80109ee:	f7fd fb57 	bl	800e0a0 <ucdr_alignment>
 80109f2:	3008      	adds	r0, #8
 80109f4:	4420      	add	r0, r4
 80109f6:	bd38      	pop	{r3, r4, r5, pc}

080109f8 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80109f8:	b570      	push	{r4, r5, r6, lr}
 80109fa:	2301      	movs	r3, #1
 80109fc:	460c      	mov	r4, r1
 80109fe:	7003      	strb	r3, [r0, #0]
 8010a00:	2108      	movs	r1, #8
 8010a02:	4620      	mov	r0, r4
 8010a04:	f7fd fb4c 	bl	800e0a0 <ucdr_alignment>
 8010a08:	2108      	movs	r1, #8
 8010a0a:	1863      	adds	r3, r4, r1
 8010a0c:	18c5      	adds	r5, r0, r3
 8010a0e:	4628      	mov	r0, r5
 8010a10:	f7fd fb46 	bl	800e0a0 <ucdr_alignment>
 8010a14:	f100 0608 	add.w	r6, r0, #8
 8010a18:	442e      	add	r6, r5
 8010a1a:	2108      	movs	r1, #8
 8010a1c:	4630      	mov	r0, r6
 8010a1e:	f7fd fb3f 	bl	800e0a0 <ucdr_alignment>
 8010a22:	f100 0508 	add.w	r5, r0, #8
 8010a26:	4435      	add	r5, r6
 8010a28:	2108      	movs	r1, #8
 8010a2a:	4628      	mov	r0, r5
 8010a2c:	f7fd fb38 	bl	800e0a0 <ucdr_alignment>
 8010a30:	f1c4 0408 	rsb	r4, r4, #8
 8010a34:	4420      	add	r0, r4
 8010a36:	4428      	add	r0, r5
 8010a38:	bd70      	pop	{r4, r5, r6, pc}
 8010a3a:	bf00      	nop

08010a3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8010a3c:	4800      	ldr	r0, [pc, #0]	@ (8010a40 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 8010a3e:	4770      	bx	lr
 8010a40:	20000dac 	.word	0x20000dac

08010a44 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010a44:	b538      	push	{r3, r4, r5, lr}
 8010a46:	b158      	cbz	r0, 8010a60 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 8010a48:	460d      	mov	r5, r1
 8010a4a:	f7fb ff37 	bl	800c8bc <get_serialized_size_geometry_msgs__msg__Twist>
 8010a4e:	182c      	adds	r4, r5, r0
 8010a50:	2108      	movs	r1, #8
 8010a52:	4620      	mov	r0, r4
 8010a54:	f7fd fb24 	bl	800e0a0 <ucdr_alignment>
 8010a58:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 8010a5c:	4405      	add	r5, r0
 8010a5e:	1928      	adds	r0, r5, r4
 8010a60:	bd38      	pop	{r3, r4, r5, pc}
 8010a62:	bf00      	nop

08010a64 <_TwistWithCovariance__cdr_deserialize>:
 8010a64:	b538      	push	{r3, r4, r5, lr}
 8010a66:	460c      	mov	r4, r1
 8010a68:	b179      	cbz	r1, 8010a8a <_TwistWithCovariance__cdr_deserialize+0x26>
 8010a6a:	4605      	mov	r5, r0
 8010a6c:	f7fb ff92 	bl	800c994 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010a70:	6843      	ldr	r3, [r0, #4]
 8010a72:	4621      	mov	r1, r4
 8010a74:	68db      	ldr	r3, [r3, #12]
 8010a76:	4628      	mov	r0, r5
 8010a78:	4798      	blx	r3
 8010a7a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010a7e:	4628      	mov	r0, r5
 8010a80:	2224      	movs	r2, #36	@ 0x24
 8010a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a86:	f000 b9cd 	b.w	8010e24 <ucdr_deserialize_array_double>
 8010a8a:	4608      	mov	r0, r1
 8010a8c:	bd38      	pop	{r3, r4, r5, pc}
 8010a8e:	bf00      	nop

08010a90 <_TwistWithCovariance__cdr_serialize>:
 8010a90:	b188      	cbz	r0, 8010ab6 <_TwistWithCovariance__cdr_serialize+0x26>
 8010a92:	b538      	push	{r3, r4, r5, lr}
 8010a94:	460d      	mov	r5, r1
 8010a96:	4604      	mov	r4, r0
 8010a98:	f7fb ff7c 	bl	800c994 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 8010a9c:	6843      	ldr	r3, [r0, #4]
 8010a9e:	4629      	mov	r1, r5
 8010aa0:	689b      	ldr	r3, [r3, #8]
 8010aa2:	4620      	mov	r0, r4
 8010aa4:	4798      	blx	r3
 8010aa6:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010aaa:	4628      	mov	r0, r5
 8010aac:	2224      	movs	r2, #36	@ 0x24
 8010aae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ab2:	f000 b963 	b.w	8010d7c <ucdr_serialize_array_double>
 8010ab6:	4770      	bx	lr

08010ab8 <_TwistWithCovariance__get_serialized_size>:
 8010ab8:	b158      	cbz	r0, 8010ad2 <_TwistWithCovariance__get_serialized_size+0x1a>
 8010aba:	b510      	push	{r4, lr}
 8010abc:	2100      	movs	r1, #0
 8010abe:	f7fb fefd 	bl	800c8bc <get_serialized_size_geometry_msgs__msg__Twist>
 8010ac2:	2108      	movs	r1, #8
 8010ac4:	4604      	mov	r4, r0
 8010ac6:	f7fd faeb 	bl	800e0a0 <ucdr_alignment>
 8010aca:	4420      	add	r0, r4
 8010acc:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010ad0:	bd10      	pop	{r4, pc}
 8010ad2:	4770      	bx	lr

08010ad4 <_TwistWithCovariance__max_serialized_size>:
 8010ad4:	b510      	push	{r4, lr}
 8010ad6:	b082      	sub	sp, #8
 8010ad8:	2301      	movs	r3, #1
 8010ada:	2100      	movs	r1, #0
 8010adc:	f10d 0007 	add.w	r0, sp, #7
 8010ae0:	f88d 3007 	strb.w	r3, [sp, #7]
 8010ae4:	f7fb ff48 	bl	800c978 <max_serialized_size_geometry_msgs__msg__Twist>
 8010ae8:	2108      	movs	r1, #8
 8010aea:	4604      	mov	r4, r0
 8010aec:	f7fd fad8 	bl	800e0a0 <ucdr_alignment>
 8010af0:	4420      	add	r0, r4
 8010af2:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 8010af6:	b002      	add	sp, #8
 8010af8:	bd10      	pop	{r4, pc}
 8010afa:	bf00      	nop

08010afc <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 8010afc:	b538      	push	{r3, r4, r5, lr}
 8010afe:	2301      	movs	r3, #1
 8010b00:	7003      	strb	r3, [r0, #0]
 8010b02:	460c      	mov	r4, r1
 8010b04:	f7fb ff38 	bl	800c978 <max_serialized_size_geometry_msgs__msg__Twist>
 8010b08:	1825      	adds	r5, r4, r0
 8010b0a:	2108      	movs	r1, #8
 8010b0c:	4628      	mov	r0, r5
 8010b0e:	f7fd fac7 	bl	800e0a0 <ucdr_alignment>
 8010b12:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 8010b16:	4420      	add	r0, r4
 8010b18:	4428      	add	r0, r5
 8010b1a:	bd38      	pop	{r3, r4, r5, pc}

08010b1c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 8010b1c:	4800      	ldr	r0, [pc, #0]	@ (8010b20 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 8010b1e:	4770      	bx	lr
 8010b20:	20000de0 	.word	0x20000de0

08010b24 <ucdr_serialize_endian_array_char>:
 8010b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b28:	4619      	mov	r1, r3
 8010b2a:	461f      	mov	r7, r3
 8010b2c:	4605      	mov	r5, r0
 8010b2e:	4690      	mov	r8, r2
 8010b30:	f7fd fa5e 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010b34:	b9e0      	cbnz	r0, 8010b70 <ucdr_serialize_endian_array_char+0x4c>
 8010b36:	463e      	mov	r6, r7
 8010b38:	e009      	b.n	8010b4e <ucdr_serialize_endian_array_char+0x2a>
 8010b3a:	68a8      	ldr	r0, [r5, #8]
 8010b3c:	f00b fe41 	bl	801c7c2 <memcpy>
 8010b40:	68ab      	ldr	r3, [r5, #8]
 8010b42:	6928      	ldr	r0, [r5, #16]
 8010b44:	4423      	add	r3, r4
 8010b46:	4420      	add	r0, r4
 8010b48:	1b36      	subs	r6, r6, r4
 8010b4a:	60ab      	str	r3, [r5, #8]
 8010b4c:	6128      	str	r0, [r5, #16]
 8010b4e:	2201      	movs	r2, #1
 8010b50:	4631      	mov	r1, r6
 8010b52:	4628      	mov	r0, r5
 8010b54:	f7fd fad4 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010b58:	1bb9      	subs	r1, r7, r6
 8010b5a:	4604      	mov	r4, r0
 8010b5c:	4602      	mov	r2, r0
 8010b5e:	4441      	add	r1, r8
 8010b60:	2800      	cmp	r0, #0
 8010b62:	d1ea      	bne.n	8010b3a <ucdr_serialize_endian_array_char+0x16>
 8010b64:	2301      	movs	r3, #1
 8010b66:	7da8      	ldrb	r0, [r5, #22]
 8010b68:	756b      	strb	r3, [r5, #21]
 8010b6a:	4058      	eors	r0, r3
 8010b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b70:	463a      	mov	r2, r7
 8010b72:	68a8      	ldr	r0, [r5, #8]
 8010b74:	4641      	mov	r1, r8
 8010b76:	f00b fe24 	bl	801c7c2 <memcpy>
 8010b7a:	68aa      	ldr	r2, [r5, #8]
 8010b7c:	692b      	ldr	r3, [r5, #16]
 8010b7e:	443a      	add	r2, r7
 8010b80:	443b      	add	r3, r7
 8010b82:	60aa      	str	r2, [r5, #8]
 8010b84:	612b      	str	r3, [r5, #16]
 8010b86:	e7ed      	b.n	8010b64 <ucdr_serialize_endian_array_char+0x40>

08010b88 <ucdr_deserialize_endian_array_char>:
 8010b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b8c:	4619      	mov	r1, r3
 8010b8e:	461f      	mov	r7, r3
 8010b90:	4605      	mov	r5, r0
 8010b92:	4690      	mov	r8, r2
 8010b94:	f7fd fa2c 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010b98:	b9e0      	cbnz	r0, 8010bd4 <ucdr_deserialize_endian_array_char+0x4c>
 8010b9a:	463e      	mov	r6, r7
 8010b9c:	e009      	b.n	8010bb2 <ucdr_deserialize_endian_array_char+0x2a>
 8010b9e:	68a9      	ldr	r1, [r5, #8]
 8010ba0:	f00b fe0f 	bl	801c7c2 <memcpy>
 8010ba4:	68aa      	ldr	r2, [r5, #8]
 8010ba6:	692b      	ldr	r3, [r5, #16]
 8010ba8:	4422      	add	r2, r4
 8010baa:	4423      	add	r3, r4
 8010bac:	1b36      	subs	r6, r6, r4
 8010bae:	60aa      	str	r2, [r5, #8]
 8010bb0:	612b      	str	r3, [r5, #16]
 8010bb2:	2201      	movs	r2, #1
 8010bb4:	4631      	mov	r1, r6
 8010bb6:	4628      	mov	r0, r5
 8010bb8:	f7fd faa2 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010bbc:	4604      	mov	r4, r0
 8010bbe:	1bb8      	subs	r0, r7, r6
 8010bc0:	4622      	mov	r2, r4
 8010bc2:	4440      	add	r0, r8
 8010bc4:	2c00      	cmp	r4, #0
 8010bc6:	d1ea      	bne.n	8010b9e <ucdr_deserialize_endian_array_char+0x16>
 8010bc8:	2301      	movs	r3, #1
 8010bca:	7da8      	ldrb	r0, [r5, #22]
 8010bcc:	756b      	strb	r3, [r5, #21]
 8010bce:	4058      	eors	r0, r3
 8010bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010bd4:	463a      	mov	r2, r7
 8010bd6:	68a9      	ldr	r1, [r5, #8]
 8010bd8:	4640      	mov	r0, r8
 8010bda:	f00b fdf2 	bl	801c7c2 <memcpy>
 8010bde:	68aa      	ldr	r2, [r5, #8]
 8010be0:	692b      	ldr	r3, [r5, #16]
 8010be2:	443a      	add	r2, r7
 8010be4:	443b      	add	r3, r7
 8010be6:	60aa      	str	r2, [r5, #8]
 8010be8:	612b      	str	r3, [r5, #16]
 8010bea:	e7ed      	b.n	8010bc8 <ucdr_deserialize_endian_array_char+0x40>

08010bec <ucdr_serialize_array_uint8_t>:
 8010bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bf0:	4688      	mov	r8, r1
 8010bf2:	4611      	mov	r1, r2
 8010bf4:	4617      	mov	r7, r2
 8010bf6:	4605      	mov	r5, r0
 8010bf8:	f7fd f9fa 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010bfc:	b9e0      	cbnz	r0, 8010c38 <ucdr_serialize_array_uint8_t+0x4c>
 8010bfe:	463e      	mov	r6, r7
 8010c00:	e009      	b.n	8010c16 <ucdr_serialize_array_uint8_t+0x2a>
 8010c02:	68a8      	ldr	r0, [r5, #8]
 8010c04:	f00b fddd 	bl	801c7c2 <memcpy>
 8010c08:	68aa      	ldr	r2, [r5, #8]
 8010c0a:	692b      	ldr	r3, [r5, #16]
 8010c0c:	4422      	add	r2, r4
 8010c0e:	4423      	add	r3, r4
 8010c10:	1b36      	subs	r6, r6, r4
 8010c12:	60aa      	str	r2, [r5, #8]
 8010c14:	612b      	str	r3, [r5, #16]
 8010c16:	2201      	movs	r2, #1
 8010c18:	4631      	mov	r1, r6
 8010c1a:	4628      	mov	r0, r5
 8010c1c:	f7fd fa70 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010c20:	1bb9      	subs	r1, r7, r6
 8010c22:	4604      	mov	r4, r0
 8010c24:	4602      	mov	r2, r0
 8010c26:	4441      	add	r1, r8
 8010c28:	2800      	cmp	r0, #0
 8010c2a:	d1ea      	bne.n	8010c02 <ucdr_serialize_array_uint8_t+0x16>
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	7da8      	ldrb	r0, [r5, #22]
 8010c30:	756b      	strb	r3, [r5, #21]
 8010c32:	4058      	eors	r0, r3
 8010c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c38:	463a      	mov	r2, r7
 8010c3a:	68a8      	ldr	r0, [r5, #8]
 8010c3c:	4641      	mov	r1, r8
 8010c3e:	f00b fdc0 	bl	801c7c2 <memcpy>
 8010c42:	68aa      	ldr	r2, [r5, #8]
 8010c44:	692b      	ldr	r3, [r5, #16]
 8010c46:	443a      	add	r2, r7
 8010c48:	443b      	add	r3, r7
 8010c4a:	60aa      	str	r2, [r5, #8]
 8010c4c:	612b      	str	r3, [r5, #16]
 8010c4e:	e7ed      	b.n	8010c2c <ucdr_serialize_array_uint8_t+0x40>

08010c50 <ucdr_serialize_endian_array_uint8_t>:
 8010c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c54:	4619      	mov	r1, r3
 8010c56:	461f      	mov	r7, r3
 8010c58:	4605      	mov	r5, r0
 8010c5a:	4690      	mov	r8, r2
 8010c5c:	f7fd f9c8 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010c60:	b9e0      	cbnz	r0, 8010c9c <ucdr_serialize_endian_array_uint8_t+0x4c>
 8010c62:	463e      	mov	r6, r7
 8010c64:	e009      	b.n	8010c7a <ucdr_serialize_endian_array_uint8_t+0x2a>
 8010c66:	68a8      	ldr	r0, [r5, #8]
 8010c68:	f00b fdab 	bl	801c7c2 <memcpy>
 8010c6c:	68ab      	ldr	r3, [r5, #8]
 8010c6e:	6928      	ldr	r0, [r5, #16]
 8010c70:	4423      	add	r3, r4
 8010c72:	4420      	add	r0, r4
 8010c74:	1b36      	subs	r6, r6, r4
 8010c76:	60ab      	str	r3, [r5, #8]
 8010c78:	6128      	str	r0, [r5, #16]
 8010c7a:	2201      	movs	r2, #1
 8010c7c:	4631      	mov	r1, r6
 8010c7e:	4628      	mov	r0, r5
 8010c80:	f7fd fa3e 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010c84:	1bb9      	subs	r1, r7, r6
 8010c86:	4604      	mov	r4, r0
 8010c88:	4602      	mov	r2, r0
 8010c8a:	4441      	add	r1, r8
 8010c8c:	2800      	cmp	r0, #0
 8010c8e:	d1ea      	bne.n	8010c66 <ucdr_serialize_endian_array_uint8_t+0x16>
 8010c90:	2301      	movs	r3, #1
 8010c92:	7da8      	ldrb	r0, [r5, #22]
 8010c94:	756b      	strb	r3, [r5, #21]
 8010c96:	4058      	eors	r0, r3
 8010c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010c9c:	463a      	mov	r2, r7
 8010c9e:	68a8      	ldr	r0, [r5, #8]
 8010ca0:	4641      	mov	r1, r8
 8010ca2:	f00b fd8e 	bl	801c7c2 <memcpy>
 8010ca6:	68aa      	ldr	r2, [r5, #8]
 8010ca8:	692b      	ldr	r3, [r5, #16]
 8010caa:	443a      	add	r2, r7
 8010cac:	443b      	add	r3, r7
 8010cae:	60aa      	str	r2, [r5, #8]
 8010cb0:	612b      	str	r3, [r5, #16]
 8010cb2:	e7ed      	b.n	8010c90 <ucdr_serialize_endian_array_uint8_t+0x40>

08010cb4 <ucdr_deserialize_array_uint8_t>:
 8010cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010cb8:	4688      	mov	r8, r1
 8010cba:	4611      	mov	r1, r2
 8010cbc:	4617      	mov	r7, r2
 8010cbe:	4605      	mov	r5, r0
 8010cc0:	f7fd f996 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010cc4:	b9e0      	cbnz	r0, 8010d00 <ucdr_deserialize_array_uint8_t+0x4c>
 8010cc6:	463e      	mov	r6, r7
 8010cc8:	e009      	b.n	8010cde <ucdr_deserialize_array_uint8_t+0x2a>
 8010cca:	68a9      	ldr	r1, [r5, #8]
 8010ccc:	f00b fd79 	bl	801c7c2 <memcpy>
 8010cd0:	68aa      	ldr	r2, [r5, #8]
 8010cd2:	692b      	ldr	r3, [r5, #16]
 8010cd4:	4422      	add	r2, r4
 8010cd6:	4423      	add	r3, r4
 8010cd8:	1b36      	subs	r6, r6, r4
 8010cda:	60aa      	str	r2, [r5, #8]
 8010cdc:	612b      	str	r3, [r5, #16]
 8010cde:	2201      	movs	r2, #1
 8010ce0:	4631      	mov	r1, r6
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	f7fd fa0c 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010ce8:	4604      	mov	r4, r0
 8010cea:	1bb8      	subs	r0, r7, r6
 8010cec:	4622      	mov	r2, r4
 8010cee:	4440      	add	r0, r8
 8010cf0:	2c00      	cmp	r4, #0
 8010cf2:	d1ea      	bne.n	8010cca <ucdr_deserialize_array_uint8_t+0x16>
 8010cf4:	2301      	movs	r3, #1
 8010cf6:	7da8      	ldrb	r0, [r5, #22]
 8010cf8:	756b      	strb	r3, [r5, #21]
 8010cfa:	4058      	eors	r0, r3
 8010cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d00:	463a      	mov	r2, r7
 8010d02:	68a9      	ldr	r1, [r5, #8]
 8010d04:	4640      	mov	r0, r8
 8010d06:	f00b fd5c 	bl	801c7c2 <memcpy>
 8010d0a:	68aa      	ldr	r2, [r5, #8]
 8010d0c:	692b      	ldr	r3, [r5, #16]
 8010d0e:	443a      	add	r2, r7
 8010d10:	443b      	add	r3, r7
 8010d12:	60aa      	str	r2, [r5, #8]
 8010d14:	612b      	str	r3, [r5, #16]
 8010d16:	e7ed      	b.n	8010cf4 <ucdr_deserialize_array_uint8_t+0x40>

08010d18 <ucdr_deserialize_endian_array_uint8_t>:
 8010d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d1c:	4619      	mov	r1, r3
 8010d1e:	461f      	mov	r7, r3
 8010d20:	4605      	mov	r5, r0
 8010d22:	4690      	mov	r8, r2
 8010d24:	f7fd f964 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010d28:	b9e0      	cbnz	r0, 8010d64 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 8010d2a:	463e      	mov	r6, r7
 8010d2c:	e009      	b.n	8010d42 <ucdr_deserialize_endian_array_uint8_t+0x2a>
 8010d2e:	68a9      	ldr	r1, [r5, #8]
 8010d30:	f00b fd47 	bl	801c7c2 <memcpy>
 8010d34:	68aa      	ldr	r2, [r5, #8]
 8010d36:	692b      	ldr	r3, [r5, #16]
 8010d38:	4422      	add	r2, r4
 8010d3a:	4423      	add	r3, r4
 8010d3c:	1b36      	subs	r6, r6, r4
 8010d3e:	60aa      	str	r2, [r5, #8]
 8010d40:	612b      	str	r3, [r5, #16]
 8010d42:	2201      	movs	r2, #1
 8010d44:	4631      	mov	r1, r6
 8010d46:	4628      	mov	r0, r5
 8010d48:	f7fd f9da 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010d4c:	4604      	mov	r4, r0
 8010d4e:	1bb8      	subs	r0, r7, r6
 8010d50:	4622      	mov	r2, r4
 8010d52:	4440      	add	r0, r8
 8010d54:	2c00      	cmp	r4, #0
 8010d56:	d1ea      	bne.n	8010d2e <ucdr_deserialize_endian_array_uint8_t+0x16>
 8010d58:	2301      	movs	r3, #1
 8010d5a:	7da8      	ldrb	r0, [r5, #22]
 8010d5c:	756b      	strb	r3, [r5, #21]
 8010d5e:	4058      	eors	r0, r3
 8010d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d64:	463a      	mov	r2, r7
 8010d66:	68a9      	ldr	r1, [r5, #8]
 8010d68:	4640      	mov	r0, r8
 8010d6a:	f00b fd2a 	bl	801c7c2 <memcpy>
 8010d6e:	68aa      	ldr	r2, [r5, #8]
 8010d70:	692b      	ldr	r3, [r5, #16]
 8010d72:	443a      	add	r2, r7
 8010d74:	443b      	add	r3, r7
 8010d76:	60aa      	str	r2, [r5, #8]
 8010d78:	612b      	str	r3, [r5, #16]
 8010d7a:	e7ed      	b.n	8010d58 <ucdr_deserialize_endian_array_uint8_t+0x40>

08010d7c <ucdr_serialize_array_double>:
 8010d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d80:	460e      	mov	r6, r1
 8010d82:	2108      	movs	r1, #8
 8010d84:	4604      	mov	r4, r0
 8010d86:	4617      	mov	r7, r2
 8010d88:	f7fd f992 	bl	800e0b0 <ucdr_buffer_alignment>
 8010d8c:	4601      	mov	r1, r0
 8010d8e:	4620      	mov	r0, r4
 8010d90:	7d65      	ldrb	r5, [r4, #21]
 8010d92:	f7fd f9d1 	bl	800e138 <ucdr_advance_buffer>
 8010d96:	7d21      	ldrb	r1, [r4, #20]
 8010d98:	7565      	strb	r5, [r4, #21]
 8010d9a:	2901      	cmp	r1, #1
 8010d9c:	d010      	beq.n	8010dc0 <ucdr_serialize_array_double+0x44>
 8010d9e:	b157      	cbz	r7, 8010db6 <ucdr_serialize_array_double+0x3a>
 8010da0:	2500      	movs	r5, #0
 8010da2:	e000      	b.n	8010da6 <ucdr_serialize_array_double+0x2a>
 8010da4:	7d21      	ldrb	r1, [r4, #20]
 8010da6:	ecb6 0b02 	vldmia	r6!, {d0}
 8010daa:	4620      	mov	r0, r4
 8010dac:	3501      	adds	r5, #1
 8010dae:	f7fc fed1 	bl	800db54 <ucdr_serialize_endian_double>
 8010db2:	42af      	cmp	r7, r5
 8010db4:	d1f6      	bne.n	8010da4 <ucdr_serialize_array_double+0x28>
 8010db6:	7da0      	ldrb	r0, [r4, #22]
 8010db8:	f080 0001 	eor.w	r0, r0, #1
 8010dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dc0:	00ff      	lsls	r7, r7, #3
 8010dc2:	4639      	mov	r1, r7
 8010dc4:	4620      	mov	r0, r4
 8010dc6:	f7fd f913 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010dca:	b9f8      	cbnz	r0, 8010e0c <ucdr_serialize_array_double+0x90>
 8010dcc:	46b8      	mov	r8, r7
 8010dce:	e00a      	b.n	8010de6 <ucdr_serialize_array_double+0x6a>
 8010dd0:	68a0      	ldr	r0, [r4, #8]
 8010dd2:	f00b fcf6 	bl	801c7c2 <memcpy>
 8010dd6:	68a2      	ldr	r2, [r4, #8]
 8010dd8:	6923      	ldr	r3, [r4, #16]
 8010dda:	442a      	add	r2, r5
 8010ddc:	442b      	add	r3, r5
 8010dde:	eba8 0805 	sub.w	r8, r8, r5
 8010de2:	60a2      	str	r2, [r4, #8]
 8010de4:	6123      	str	r3, [r4, #16]
 8010de6:	2208      	movs	r2, #8
 8010de8:	4641      	mov	r1, r8
 8010dea:	4620      	mov	r0, r4
 8010dec:	f7fd f988 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010df0:	eba7 0108 	sub.w	r1, r7, r8
 8010df4:	4605      	mov	r5, r0
 8010df6:	4602      	mov	r2, r0
 8010df8:	4431      	add	r1, r6
 8010dfa:	2800      	cmp	r0, #0
 8010dfc:	d1e8      	bne.n	8010dd0 <ucdr_serialize_array_double+0x54>
 8010dfe:	7da0      	ldrb	r0, [r4, #22]
 8010e00:	2308      	movs	r3, #8
 8010e02:	7563      	strb	r3, [r4, #21]
 8010e04:	f080 0001 	eor.w	r0, r0, #1
 8010e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e0c:	463a      	mov	r2, r7
 8010e0e:	68a0      	ldr	r0, [r4, #8]
 8010e10:	4631      	mov	r1, r6
 8010e12:	f00b fcd6 	bl	801c7c2 <memcpy>
 8010e16:	68a2      	ldr	r2, [r4, #8]
 8010e18:	6923      	ldr	r3, [r4, #16]
 8010e1a:	443a      	add	r2, r7
 8010e1c:	443b      	add	r3, r7
 8010e1e:	60a2      	str	r2, [r4, #8]
 8010e20:	6123      	str	r3, [r4, #16]
 8010e22:	e7ec      	b.n	8010dfe <ucdr_serialize_array_double+0x82>

08010e24 <ucdr_deserialize_array_double>:
 8010e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e28:	460e      	mov	r6, r1
 8010e2a:	2108      	movs	r1, #8
 8010e2c:	4604      	mov	r4, r0
 8010e2e:	4617      	mov	r7, r2
 8010e30:	f7fd f93e 	bl	800e0b0 <ucdr_buffer_alignment>
 8010e34:	4601      	mov	r1, r0
 8010e36:	4620      	mov	r0, r4
 8010e38:	7d65      	ldrb	r5, [r4, #21]
 8010e3a:	f7fd f97d 	bl	800e138 <ucdr_advance_buffer>
 8010e3e:	7d21      	ldrb	r1, [r4, #20]
 8010e40:	7565      	strb	r5, [r4, #21]
 8010e42:	2901      	cmp	r1, #1
 8010e44:	d011      	beq.n	8010e6a <ucdr_deserialize_array_double+0x46>
 8010e46:	b15f      	cbz	r7, 8010e60 <ucdr_deserialize_array_double+0x3c>
 8010e48:	2500      	movs	r5, #0
 8010e4a:	e000      	b.n	8010e4e <ucdr_deserialize_array_double+0x2a>
 8010e4c:	7d21      	ldrb	r1, [r4, #20]
 8010e4e:	4632      	mov	r2, r6
 8010e50:	4620      	mov	r0, r4
 8010e52:	3501      	adds	r5, #1
 8010e54:	f7fd f804 	bl	800de60 <ucdr_deserialize_endian_double>
 8010e58:	42af      	cmp	r7, r5
 8010e5a:	f106 0608 	add.w	r6, r6, #8
 8010e5e:	d1f5      	bne.n	8010e4c <ucdr_deserialize_array_double+0x28>
 8010e60:	7da0      	ldrb	r0, [r4, #22]
 8010e62:	f080 0001 	eor.w	r0, r0, #1
 8010e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e6a:	00ff      	lsls	r7, r7, #3
 8010e6c:	4639      	mov	r1, r7
 8010e6e:	4620      	mov	r0, r4
 8010e70:	f7fd f8be 	bl	800dff0 <ucdr_check_buffer_available_for>
 8010e74:	b9f8      	cbnz	r0, 8010eb6 <ucdr_deserialize_array_double+0x92>
 8010e76:	46b8      	mov	r8, r7
 8010e78:	e00a      	b.n	8010e90 <ucdr_deserialize_array_double+0x6c>
 8010e7a:	68a1      	ldr	r1, [r4, #8]
 8010e7c:	f00b fca1 	bl	801c7c2 <memcpy>
 8010e80:	68a2      	ldr	r2, [r4, #8]
 8010e82:	6923      	ldr	r3, [r4, #16]
 8010e84:	442a      	add	r2, r5
 8010e86:	442b      	add	r3, r5
 8010e88:	eba8 0805 	sub.w	r8, r8, r5
 8010e8c:	60a2      	str	r2, [r4, #8]
 8010e8e:	6123      	str	r3, [r4, #16]
 8010e90:	2208      	movs	r2, #8
 8010e92:	4641      	mov	r1, r8
 8010e94:	4620      	mov	r0, r4
 8010e96:	f7fd f933 	bl	800e100 <ucdr_check_final_buffer_behavior_array>
 8010e9a:	4605      	mov	r5, r0
 8010e9c:	eba7 0008 	sub.w	r0, r7, r8
 8010ea0:	462a      	mov	r2, r5
 8010ea2:	4430      	add	r0, r6
 8010ea4:	2d00      	cmp	r5, #0
 8010ea6:	d1e8      	bne.n	8010e7a <ucdr_deserialize_array_double+0x56>
 8010ea8:	7da0      	ldrb	r0, [r4, #22]
 8010eaa:	2308      	movs	r3, #8
 8010eac:	7563      	strb	r3, [r4, #21]
 8010eae:	f080 0001 	eor.w	r0, r0, #1
 8010eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010eb6:	463a      	mov	r2, r7
 8010eb8:	68a1      	ldr	r1, [r4, #8]
 8010eba:	4630      	mov	r0, r6
 8010ebc:	f00b fc81 	bl	801c7c2 <memcpy>
 8010ec0:	68a2      	ldr	r2, [r4, #8]
 8010ec2:	6923      	ldr	r3, [r4, #16]
 8010ec4:	443a      	add	r2, r7
 8010ec6:	443b      	add	r3, r7
 8010ec8:	60a2      	str	r2, [r4, #8]
 8010eca:	6123      	str	r3, [r4, #16]
 8010ecc:	e7ec      	b.n	8010ea8 <ucdr_deserialize_array_double+0x84>
 8010ece:	bf00      	nop

08010ed0 <ucdr_serialize_sequence_char>:
 8010ed0:	b570      	push	{r4, r5, r6, lr}
 8010ed2:	460e      	mov	r6, r1
 8010ed4:	4615      	mov	r5, r2
 8010ed6:	7d01      	ldrb	r1, [r0, #20]
 8010ed8:	4604      	mov	r4, r0
 8010eda:	f7fc f8d3 	bl	800d084 <ucdr_serialize_endian_uint32_t>
 8010ede:	b90d      	cbnz	r5, 8010ee4 <ucdr_serialize_sequence_char+0x14>
 8010ee0:	2001      	movs	r0, #1
 8010ee2:	bd70      	pop	{r4, r5, r6, pc}
 8010ee4:	7d21      	ldrb	r1, [r4, #20]
 8010ee6:	462b      	mov	r3, r5
 8010ee8:	4632      	mov	r2, r6
 8010eea:	4620      	mov	r0, r4
 8010eec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010ef0:	f7ff be18 	b.w	8010b24 <ucdr_serialize_endian_array_char>

08010ef4 <ucdr_deserialize_sequence_char>:
 8010ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ef8:	461d      	mov	r5, r3
 8010efa:	4616      	mov	r6, r2
 8010efc:	460f      	mov	r7, r1
 8010efe:	461a      	mov	r2, r3
 8010f00:	7d01      	ldrb	r1, [r0, #20]
 8010f02:	4604      	mov	r4, r0
 8010f04:	f7fc f9dc 	bl	800d2c0 <ucdr_deserialize_endian_uint32_t>
 8010f08:	682b      	ldr	r3, [r5, #0]
 8010f0a:	429e      	cmp	r6, r3
 8010f0c:	d208      	bcs.n	8010f20 <ucdr_deserialize_sequence_char+0x2c>
 8010f0e:	2201      	movs	r2, #1
 8010f10:	75a2      	strb	r2, [r4, #22]
 8010f12:	7d21      	ldrb	r1, [r4, #20]
 8010f14:	463a      	mov	r2, r7
 8010f16:	4620      	mov	r0, r4
 8010f18:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010f1c:	f7ff be34 	b.w	8010b88 <ucdr_deserialize_endian_array_char>
 8010f20:	2b00      	cmp	r3, #0
 8010f22:	d1f6      	bne.n	8010f12 <ucdr_deserialize_sequence_char+0x1e>
 8010f24:	2001      	movs	r0, #1
 8010f26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f2a:	bf00      	nop

08010f2c <ucdr_serialize_sequence_uint8_t>:
 8010f2c:	b570      	push	{r4, r5, r6, lr}
 8010f2e:	460e      	mov	r6, r1
 8010f30:	4615      	mov	r5, r2
 8010f32:	7d01      	ldrb	r1, [r0, #20]
 8010f34:	4604      	mov	r4, r0
 8010f36:	f7fc f8a5 	bl	800d084 <ucdr_serialize_endian_uint32_t>
 8010f3a:	b90d      	cbnz	r5, 8010f40 <ucdr_serialize_sequence_uint8_t+0x14>
 8010f3c:	2001      	movs	r0, #1
 8010f3e:	bd70      	pop	{r4, r5, r6, pc}
 8010f40:	7d21      	ldrb	r1, [r4, #20]
 8010f42:	462b      	mov	r3, r5
 8010f44:	4632      	mov	r2, r6
 8010f46:	4620      	mov	r0, r4
 8010f48:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010f4c:	f7ff be80 	b.w	8010c50 <ucdr_serialize_endian_array_uint8_t>

08010f50 <ucdr_deserialize_sequence_uint8_t>:
 8010f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f54:	461d      	mov	r5, r3
 8010f56:	4616      	mov	r6, r2
 8010f58:	460f      	mov	r7, r1
 8010f5a:	461a      	mov	r2, r3
 8010f5c:	7d01      	ldrb	r1, [r0, #20]
 8010f5e:	4604      	mov	r4, r0
 8010f60:	f7fc f9ae 	bl	800d2c0 <ucdr_deserialize_endian_uint32_t>
 8010f64:	682b      	ldr	r3, [r5, #0]
 8010f66:	429e      	cmp	r6, r3
 8010f68:	d208      	bcs.n	8010f7c <ucdr_deserialize_sequence_uint8_t+0x2c>
 8010f6a:	2201      	movs	r2, #1
 8010f6c:	75a2      	strb	r2, [r4, #22]
 8010f6e:	7d21      	ldrb	r1, [r4, #20]
 8010f70:	463a      	mov	r2, r7
 8010f72:	4620      	mov	r0, r4
 8010f74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010f78:	f7ff bece 	b.w	8010d18 <ucdr_deserialize_endian_array_uint8_t>
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d1f6      	bne.n	8010f6e <ucdr_deserialize_sequence_uint8_t+0x1e>
 8010f80:	2001      	movs	r0, #1
 8010f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f86:	bf00      	nop

08010f88 <uxr_buffer_delete_entity>:
 8010f88:	b510      	push	{r4, lr}
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	b08e      	sub	sp, #56	@ 0x38
 8010f8e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8010f92:	2303      	movs	r3, #3
 8010f94:	9300      	str	r3, [sp, #0]
 8010f96:	2204      	movs	r2, #4
 8010f98:	ab06      	add	r3, sp, #24
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	f001 f93a 	bl	8012214 <uxr_prepare_stream_to_write_submessage>
 8010fa0:	b918      	cbnz	r0, 8010faa <uxr_buffer_delete_entity+0x22>
 8010fa2:	4604      	mov	r4, r0
 8010fa4:	4620      	mov	r0, r4
 8010fa6:	b00e      	add	sp, #56	@ 0x38
 8010fa8:	bd10      	pop	{r4, pc}
 8010faa:	9902      	ldr	r1, [sp, #8]
 8010fac:	aa05      	add	r2, sp, #20
 8010fae:	4620      	mov	r0, r4
 8010fb0:	f001 fa6a 	bl	8012488 <uxr_init_base_object_request>
 8010fb4:	a905      	add	r1, sp, #20
 8010fb6:	4604      	mov	r4, r0
 8010fb8:	a806      	add	r0, sp, #24
 8010fba:	f002 fc77 	bl	80138ac <uxr_serialize_DELETE_Payload>
 8010fbe:	4620      	mov	r0, r4
 8010fc0:	b00e      	add	sp, #56	@ 0x38
 8010fc2:	bd10      	pop	{r4, pc}

08010fc4 <uxr_common_create_entity>:
 8010fc4:	b510      	push	{r4, lr}
 8010fc6:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8010fca:	b08c      	sub	sp, #48	@ 0x30
 8010fcc:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8010fd0:	f1bc 0f01 	cmp.w	ip, #1
 8010fd4:	bf08      	it	eq
 8010fd6:	f003 0201 	andeq.w	r2, r3, #1
 8010fda:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 8010fde:	bf18      	it	ne
 8010fe0:	2200      	movne	r2, #0
 8010fe2:	330e      	adds	r3, #14
 8010fe4:	441a      	add	r2, r3
 8010fe6:	2301      	movs	r3, #1
 8010fe8:	e9cd 3100 	strd	r3, r1, [sp]
 8010fec:	b292      	uxth	r2, r2
 8010fee:	9903      	ldr	r1, [sp, #12]
 8010ff0:	ab04      	add	r3, sp, #16
 8010ff2:	4604      	mov	r4, r0
 8010ff4:	f001 f90e 	bl	8012214 <uxr_prepare_stream_to_write_submessage>
 8010ff8:	b918      	cbnz	r0, 8011002 <uxr_common_create_entity+0x3e>
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	4620      	mov	r0, r4
 8010ffe:	b00c      	add	sp, #48	@ 0x30
 8011000:	bd10      	pop	{r4, pc}
 8011002:	9902      	ldr	r1, [sp, #8]
 8011004:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011006:	4620      	mov	r0, r4
 8011008:	f001 fa3e 	bl	8012488 <uxr_init_base_object_request>
 801100c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801100e:	4604      	mov	r4, r0
 8011010:	a804      	add	r0, sp, #16
 8011012:	f002 fba9 	bl	8013768 <uxr_serialize_CREATE_Payload>
 8011016:	4620      	mov	r0, r4
 8011018:	b00c      	add	sp, #48	@ 0x30
 801101a:	bd10      	pop	{r4, pc}

0801101c <uxr_buffer_create_participant_bin>:
 801101c:	b570      	push	{r4, r5, r6, lr}
 801101e:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 8011022:	ac11      	add	r4, sp, #68	@ 0x44
 8011024:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 8011028:	2303      	movs	r3, #3
 801102a:	7223      	strb	r3, [r4, #8]
 801102c:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 801102e:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 8011032:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8011036:	2201      	movs	r2, #1
 8011038:	2100      	movs	r1, #0
 801103a:	4605      	mov	r5, r0
 801103c:	7122      	strb	r2, [r4, #4]
 801103e:	f88d 1014 	strb.w	r1, [sp, #20]
 8011042:	b1cb      	cbz	r3, 8011078 <uxr_buffer_create_participant_bin+0x5c>
 8011044:	f88d 201c 	strb.w	r2, [sp, #28]
 8011048:	9308      	str	r3, [sp, #32]
 801104a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801104e:	a915      	add	r1, sp, #84	@ 0x54
 8011050:	a809      	add	r0, sp, #36	@ 0x24
 8011052:	f7fd f821 	bl	800e098 <ucdr_init_buffer>
 8011056:	a905      	add	r1, sp, #20
 8011058:	a809      	add	r0, sp, #36	@ 0x24
 801105a:	f001 ff8d 	bl	8012f78 <uxr_serialize_OBJK_DomainParticipant_Binary>
 801105e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011060:	9600      	str	r6, [sp, #0]
 8011062:	9401      	str	r4, [sp, #4]
 8011064:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8011068:	60e3      	str	r3, [r4, #12]
 801106a:	4628      	mov	r0, r5
 801106c:	b29b      	uxth	r3, r3
 801106e:	f7ff ffa9 	bl	8010fc4 <uxr_common_create_entity>
 8011072:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 8011076:	bd70      	pop	{r4, r5, r6, pc}
 8011078:	f88d 301c 	strb.w	r3, [sp, #28]
 801107c:	e7e5      	b.n	801104a <uxr_buffer_create_participant_bin+0x2e>
 801107e:	bf00      	nop

08011080 <uxr_buffer_create_topic_bin>:
 8011080:	b570      	push	{r4, r5, r6, lr}
 8011082:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 8011086:	4605      	mov	r5, r0
 8011088:	9105      	str	r1, [sp, #20]
 801108a:	4618      	mov	r0, r3
 801108c:	a997      	add	r1, sp, #604	@ 0x25c
 801108e:	2302      	movs	r3, #2
 8011090:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 8011094:	9204      	str	r2, [sp, #16]
 8011096:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 801109a:	f000 f96f 	bl	801137c <uxr_object_id_to_raw>
 801109e:	2303      	movs	r3, #3
 80110a0:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 80110a4:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 80110a6:	9306      	str	r3, [sp, #24]
 80110a8:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 80110aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80110ac:	2301      	movs	r3, #1
 80110ae:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 80110b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80110b6:	2300      	movs	r3, #0
 80110b8:	a917      	add	r1, sp, #92	@ 0x5c
 80110ba:	a80b      	add	r0, sp, #44	@ 0x2c
 80110bc:	f88d 301c 	strb.w	r3, [sp, #28]
 80110c0:	f7fc ffea 	bl	800e098 <ucdr_init_buffer>
 80110c4:	a906      	add	r1, sp, #24
 80110c6:	a80b      	add	r0, sp, #44	@ 0x2c
 80110c8:	f001 ff78 	bl	8012fbc <uxr_serialize_OBJK_Topic_Binary>
 80110cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80110ce:	9316      	str	r3, [sp, #88]	@ 0x58
 80110d0:	ac13      	add	r4, sp, #76	@ 0x4c
 80110d2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80110d6:	9600      	str	r6, [sp, #0]
 80110d8:	9401      	str	r4, [sp, #4]
 80110da:	b29b      	uxth	r3, r3
 80110dc:	4628      	mov	r0, r5
 80110de:	f7ff ff71 	bl	8010fc4 <uxr_common_create_entity>
 80110e2:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 80110e6:	bd70      	pop	{r4, r5, r6, pc}

080110e8 <uxr_buffer_create_publisher_bin>:
 80110e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110ea:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 80110ee:	4605      	mov	r5, r0
 80110f0:	9105      	str	r1, [sp, #20]
 80110f2:	4618      	mov	r0, r3
 80110f4:	2603      	movs	r6, #3
 80110f6:	a992      	add	r1, sp, #584	@ 0x248
 80110f8:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 80110fc:	9204      	str	r2, [sp, #16]
 80110fe:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 8011102:	f000 f93b 	bl	801137c <uxr_object_id_to_raw>
 8011106:	2300      	movs	r3, #0
 8011108:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801110c:	a912      	add	r1, sp, #72	@ 0x48
 801110e:	a806      	add	r0, sp, #24
 8011110:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011114:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 8011118:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 801111c:	f7fc ffbc 	bl	800e098 <ucdr_init_buffer>
 8011120:	a993      	add	r1, sp, #588	@ 0x24c
 8011122:	a806      	add	r0, sp, #24
 8011124:	f002 f800 	bl	8013128 <uxr_serialize_OBJK_Publisher_Binary>
 8011128:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801112a:	9311      	str	r3, [sp, #68]	@ 0x44
 801112c:	ac0e      	add	r4, sp, #56	@ 0x38
 801112e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011132:	9700      	str	r7, [sp, #0]
 8011134:	9401      	str	r4, [sp, #4]
 8011136:	b29b      	uxth	r3, r3
 8011138:	4628      	mov	r0, r5
 801113a:	f7ff ff43 	bl	8010fc4 <uxr_common_create_entity>
 801113e:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 8011142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011144 <uxr_buffer_create_subscriber_bin>:
 8011144:	b570      	push	{r4, r5, r6, lr}
 8011146:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 801114a:	4605      	mov	r5, r0
 801114c:	9105      	str	r1, [sp, #20]
 801114e:	4618      	mov	r0, r3
 8011150:	a992      	add	r1, sp, #584	@ 0x248
 8011152:	2304      	movs	r3, #4
 8011154:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 8011158:	9204      	str	r2, [sp, #16]
 801115a:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 801115e:	f000 f90d 	bl	801137c <uxr_object_id_to_raw>
 8011162:	2203      	movs	r2, #3
 8011164:	2300      	movs	r3, #0
 8011166:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 801116a:	a912      	add	r1, sp, #72	@ 0x48
 801116c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011170:	a806      	add	r0, sp, #24
 8011172:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 8011176:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 801117a:	f7fc ff8d 	bl	800e098 <ucdr_init_buffer>
 801117e:	a993      	add	r1, sp, #588	@ 0x24c
 8011180:	a806      	add	r0, sp, #24
 8011182:	f002 f883 	bl	801328c <uxr_serialize_OBJK_Subscriber_Binary>
 8011186:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011188:	9311      	str	r3, [sp, #68]	@ 0x44
 801118a:	ac0e      	add	r4, sp, #56	@ 0x38
 801118c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011190:	9600      	str	r6, [sp, #0]
 8011192:	9401      	str	r4, [sp, #4]
 8011194:	b29b      	uxth	r3, r3
 8011196:	4628      	mov	r0, r5
 8011198:	f7ff ff14 	bl	8010fc4 <uxr_common_create_entity>
 801119c:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 80111a0:	bd70      	pop	{r4, r5, r6, pc}
 80111a2:	bf00      	nop

080111a4 <uxr_buffer_create_datawriter_bin>:
 80111a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80111a6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80111aa:	ac1d      	add	r4, sp, #116	@ 0x74
 80111ac:	9105      	str	r1, [sp, #20]
 80111ae:	4605      	mov	r5, r0
 80111b0:	a9a1      	add	r1, sp, #644	@ 0x284
 80111b2:	4618      	mov	r0, r3
 80111b4:	2305      	movs	r3, #5
 80111b6:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 80111ba:	9204      	str	r2, [sp, #16]
 80111bc:	7123      	strb	r3, [r4, #4]
 80111be:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 80111c2:	f000 f8db 	bl	801137c <uxr_object_id_to_raw>
 80111c6:	2303      	movs	r3, #3
 80111c8:	a90e      	add	r1, sp, #56	@ 0x38
 80111ca:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 80111cc:	7223      	strb	r3, [r4, #8]
 80111ce:	f000 f8d5 	bl	801137c <uxr_object_id_to_raw>
 80111d2:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 80111d6:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80111da:	2200      	movs	r2, #0
 80111dc:	3f00      	subs	r7, #0
 80111de:	fab3 f383 	clz	r3, r3
 80111e2:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 80111e6:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 80111ea:	bf18      	it	ne
 80111ec:	2701      	movne	r7, #1
 80111ee:	095b      	lsrs	r3, r3, #5
 80111f0:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 80111f4:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 80111f8:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 80111fc:	2201      	movs	r2, #1
 80111fe:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 8011202:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011206:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 801120a:	b919      	cbnz	r1, 8011214 <uxr_buffer_create_datawriter_bin+0x70>
 801120c:	f043 0302 	orr.w	r3, r3, #2
 8011210:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011214:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 8011218:	2a01      	cmp	r2, #1
 801121a:	d022      	beq.n	8011262 <uxr_buffer_create_datawriter_bin+0xbe>
 801121c:	2a03      	cmp	r2, #3
 801121e:	d01b      	beq.n	8011258 <uxr_buffer_create_datawriter_bin+0xb4>
 8011220:	b91a      	cbnz	r2, 801122a <uxr_buffer_create_datawriter_bin+0x86>
 8011222:	f043 0308 	orr.w	r3, r3, #8
 8011226:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801122a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801122e:	a921      	add	r1, sp, #132	@ 0x84
 8011230:	a806      	add	r0, sp, #24
 8011232:	f7fc ff31 	bl	800e098 <ucdr_init_buffer>
 8011236:	a90e      	add	r1, sp, #56	@ 0x38
 8011238:	a806      	add	r0, sp, #24
 801123a:	f002 f8c9 	bl	80133d0 <uxr_serialize_OBJK_DataWriter_Binary>
 801123e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011240:	9600      	str	r6, [sp, #0]
 8011242:	9401      	str	r4, [sp, #4]
 8011244:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011248:	60e3      	str	r3, [r4, #12]
 801124a:	4628      	mov	r0, r5
 801124c:	b29b      	uxth	r3, r3
 801124e:	f7ff feb9 	bl	8010fc4 <uxr_common_create_entity>
 8011252:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8011256:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011258:	f043 0320 	orr.w	r3, r3, #32
 801125c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011260:	e7e3      	b.n	801122a <uxr_buffer_create_datawriter_bin+0x86>
 8011262:	f043 0310 	orr.w	r3, r3, #16
 8011266:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801126a:	e7de      	b.n	801122a <uxr_buffer_create_datawriter_bin+0x86>

0801126c <uxr_buffer_create_datareader_bin>:
 801126c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801126e:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 8011272:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011274:	9105      	str	r1, [sp, #20]
 8011276:	4605      	mov	r5, r0
 8011278:	a9a3      	add	r1, sp, #652	@ 0x28c
 801127a:	4618      	mov	r0, r3
 801127c:	2306      	movs	r3, #6
 801127e:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 8011282:	9204      	str	r2, [sp, #16]
 8011284:	7123      	strb	r3, [r4, #4]
 8011286:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 801128a:	f000 f877 	bl	801137c <uxr_object_id_to_raw>
 801128e:	2303      	movs	r3, #3
 8011290:	a90e      	add	r1, sp, #56	@ 0x38
 8011292:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 8011294:	7223      	strb	r3, [r4, #8]
 8011296:	f000 f871 	bl	801137c <uxr_object_id_to_raw>
 801129a:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 801129e:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 80112a2:	2200      	movs	r2, #0
 80112a4:	3f00      	subs	r7, #0
 80112a6:	fab3 f383 	clz	r3, r3
 80112aa:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 80112ae:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 80112b2:	bf18      	it	ne
 80112b4:	2701      	movne	r7, #1
 80112b6:	095b      	lsrs	r3, r3, #5
 80112b8:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 80112bc:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 80112c0:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 80112c4:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 80112c8:	2201      	movs	r2, #1
 80112ca:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 80112ce:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80112d2:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 80112d6:	b919      	cbnz	r1, 80112e0 <uxr_buffer_create_datareader_bin+0x74>
 80112d8:	f043 0302 	orr.w	r3, r3, #2
 80112dc:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80112e0:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 80112e4:	2a01      	cmp	r2, #1
 80112e6:	d022      	beq.n	801132e <uxr_buffer_create_datareader_bin+0xc2>
 80112e8:	2a03      	cmp	r2, #3
 80112ea:	d01b      	beq.n	8011324 <uxr_buffer_create_datareader_bin+0xb8>
 80112ec:	b91a      	cbnz	r2, 80112f6 <uxr_buffer_create_datareader_bin+0x8a>
 80112ee:	f043 0308 	orr.w	r3, r3, #8
 80112f2:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 80112f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80112fa:	a923      	add	r1, sp, #140	@ 0x8c
 80112fc:	a806      	add	r0, sp, #24
 80112fe:	f7fc fecb 	bl	800e098 <ucdr_init_buffer>
 8011302:	a90e      	add	r1, sp, #56	@ 0x38
 8011304:	a806      	add	r0, sp, #24
 8011306:	f002 f827 	bl	8013358 <uxr_serialize_OBJK_DataReader_Binary>
 801130a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801130c:	9600      	str	r6, [sp, #0]
 801130e:	9401      	str	r4, [sp, #4]
 8011310:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8011314:	60e3      	str	r3, [r4, #12]
 8011316:	4628      	mov	r0, r5
 8011318:	b29b      	uxth	r3, r3
 801131a:	f7ff fe53 	bl	8010fc4 <uxr_common_create_entity>
 801131e:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 8011322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011324:	f043 0320 	orr.w	r3, r3, #32
 8011328:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 801132c:	e7e3      	b.n	80112f6 <uxr_buffer_create_datareader_bin+0x8a>
 801132e:	f043 0310 	orr.w	r3, r3, #16
 8011332:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011336:	e7de      	b.n	80112f6 <uxr_buffer_create_datareader_bin+0x8a>

08011338 <uxr_object_id>:
 8011338:	b082      	sub	sp, #8
 801133a:	2300      	movs	r3, #0
 801133c:	f88d 1006 	strb.w	r1, [sp, #6]
 8011340:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011344:	f360 030f 	bfi	r3, r0, #0, #16
 8011348:	f362 431f 	bfi	r3, r2, #16, #16
 801134c:	4618      	mov	r0, r3
 801134e:	b002      	add	sp, #8
 8011350:	4770      	bx	lr
 8011352:	bf00      	nop

08011354 <uxr_object_id_from_raw>:
 8011354:	7843      	ldrb	r3, [r0, #1]
 8011356:	7801      	ldrb	r1, [r0, #0]
 8011358:	b082      	sub	sp, #8
 801135a:	f003 020f 	and.w	r2, r3, #15
 801135e:	f88d 2006 	strb.w	r2, [sp, #6]
 8011362:	091b      	lsrs	r3, r3, #4
 8011364:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011368:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 801136c:	2000      	movs	r0, #0
 801136e:	f363 000f 	bfi	r0, r3, #0, #16
 8011372:	f362 401f 	bfi	r0, r2, #16, #16
 8011376:	b002      	add	sp, #8
 8011378:	4770      	bx	lr
 801137a:	bf00      	nop

0801137c <uxr_object_id_to_raw>:
 801137c:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8011380:	b082      	sub	sp, #8
 8011382:	f3c0 120b 	ubfx	r2, r0, #4, #12
 8011386:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 801138a:	700a      	strb	r2, [r1, #0]
 801138c:	704b      	strb	r3, [r1, #1]
 801138e:	b002      	add	sp, #8
 8011390:	4770      	bx	lr
 8011392:	bf00      	nop

08011394 <on_get_fragmentation_info>:
 8011394:	b500      	push	{lr}
 8011396:	b08b      	sub	sp, #44	@ 0x2c
 8011398:	4601      	mov	r1, r0
 801139a:	2204      	movs	r2, #4
 801139c:	a802      	add	r0, sp, #8
 801139e:	f7fc fe7b 	bl	800e098 <ucdr_init_buffer>
 80113a2:	f10d 0305 	add.w	r3, sp, #5
 80113a6:	f10d 0206 	add.w	r2, sp, #6
 80113aa:	a901      	add	r1, sp, #4
 80113ac:	a802      	add	r0, sp, #8
 80113ae:	f001 f9cf 	bl	8012750 <uxr_read_submessage_header>
 80113b2:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80113b6:	2b0d      	cmp	r3, #13
 80113b8:	d003      	beq.n	80113c2 <on_get_fragmentation_info+0x2e>
 80113ba:	2000      	movs	r0, #0
 80113bc:	b00b      	add	sp, #44	@ 0x2c
 80113be:	f85d fb04 	ldr.w	pc, [sp], #4
 80113c2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80113c6:	f013 0f02 	tst.w	r3, #2
 80113ca:	bf0c      	ite	eq
 80113cc:	2001      	moveq	r0, #1
 80113ce:	2002      	movne	r0, #2
 80113d0:	b00b      	add	sp, #44	@ 0x2c
 80113d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80113d6:	bf00      	nop

080113d8 <read_submessage_get_info>:
 80113d8:	b570      	push	{r4, r5, r6, lr}
 80113da:	2500      	movs	r5, #0
 80113dc:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80113e0:	4604      	mov	r4, r0
 80113e2:	f44f 7224 	mov.w	r2, #656	@ 0x290
 80113e6:	460e      	mov	r6, r1
 80113e8:	a810      	add	r0, sp, #64	@ 0x40
 80113ea:	4629      	mov	r1, r5
 80113ec:	e9cd 5503 	strd	r5, r5, [sp, #12]
 80113f0:	f00b f8ae 	bl	801c550 <memset>
 80113f4:	a903      	add	r1, sp, #12
 80113f6:	4630      	mov	r0, r6
 80113f8:	f002 fa44 	bl	8013884 <uxr_deserialize_GET_INFO_Payload>
 80113fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8011400:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 8011404:	4620      	mov	r0, r4
 8011406:	f001 f837 	bl	8012478 <uxr_session_header_offset>
 801140a:	462b      	mov	r3, r5
 801140c:	9000      	str	r0, [sp, #0]
 801140e:	220c      	movs	r2, #12
 8011410:	a905      	add	r1, sp, #20
 8011412:	a808      	add	r0, sp, #32
 8011414:	f7fc fe2e 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8011418:	a910      	add	r1, sp, #64	@ 0x40
 801141a:	a808      	add	r0, sp, #32
 801141c:	f002 faa4 	bl	8013968 <uxr_serialize_INFO_Payload>
 8011420:	9b08      	ldr	r3, [sp, #32]
 8011422:	462a      	mov	r2, r5
 8011424:	4629      	mov	r1, r5
 8011426:	4620      	mov	r0, r4
 8011428:	f000 ffd2 	bl	80123d0 <uxr_stamp_session_header>
 801142c:	a808      	add	r0, sp, #32
 801142e:	f7fc fe5f 	bl	800e0f0 <ucdr_buffer_length>
 8011432:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011434:	4602      	mov	r2, r0
 8011436:	a905      	add	r1, sp, #20
 8011438:	e9d3 0400 	ldrd	r0, r4, [r3]
 801143c:	47a0      	blx	r4
 801143e:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 8011442:	bd70      	pop	{r4, r5, r6, pc}

08011444 <write_submessage_acknack.isra.0>:
 8011444:	b570      	push	{r4, r5, r6, lr}
 8011446:	b092      	sub	sp, #72	@ 0x48
 8011448:	4605      	mov	r5, r0
 801144a:	460e      	mov	r6, r1
 801144c:	4614      	mov	r4, r2
 801144e:	f001 f813 	bl	8012478 <uxr_session_header_offset>
 8011452:	a905      	add	r1, sp, #20
 8011454:	9000      	str	r0, [sp, #0]
 8011456:	2300      	movs	r3, #0
 8011458:	a80a      	add	r0, sp, #40	@ 0x28
 801145a:	2211      	movs	r2, #17
 801145c:	f7fc fe0a 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8011460:	2318      	movs	r3, #24
 8011462:	fb03 5404 	mla	r4, r3, r4, r5
 8011466:	2205      	movs	r2, #5
 8011468:	2300      	movs	r3, #0
 801146a:	3450      	adds	r4, #80	@ 0x50
 801146c:	210a      	movs	r1, #10
 801146e:	a80a      	add	r0, sp, #40	@ 0x28
 8011470:	f001 f954 	bl	801271c <uxr_buffer_submessage_header>
 8011474:	a903      	add	r1, sp, #12
 8011476:	4620      	mov	r0, r4
 8011478:	f008 fa34 	bl	80198e4 <uxr_compute_acknack>
 801147c:	ba40      	rev16	r0, r0
 801147e:	f8ad 000e 	strh.w	r0, [sp, #14]
 8011482:	a903      	add	r1, sp, #12
 8011484:	a80a      	add	r0, sp, #40	@ 0x28
 8011486:	f88d 6010 	strb.w	r6, [sp, #16]
 801148a:	f002 fadd 	bl	8013a48 <uxr_serialize_ACKNACK_Payload>
 801148e:	2200      	movs	r2, #0
 8011490:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011492:	4611      	mov	r1, r2
 8011494:	4628      	mov	r0, r5
 8011496:	f000 ff9b 	bl	80123d0 <uxr_stamp_session_header>
 801149a:	a80a      	add	r0, sp, #40	@ 0x28
 801149c:	f7fc fe28 	bl	800e0f0 <ucdr_buffer_length>
 80114a0:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 80114a2:	4602      	mov	r2, r0
 80114a4:	a905      	add	r1, sp, #20
 80114a6:	e9d3 0400 	ldrd	r0, r4, [r3]
 80114aa:	47a0      	blx	r4
 80114ac:	b012      	add	sp, #72	@ 0x48
 80114ae:	bd70      	pop	{r4, r5, r6, pc}

080114b0 <uxr_init_session>:
 80114b0:	b510      	push	{r4, lr}
 80114b2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 80114e8 <uxr_init_session+0x38>
 80114b6:	2300      	movs	r3, #0
 80114b8:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 80114bc:	4604      	mov	r4, r0
 80114be:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 80114c2:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 80114c6:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 80114ca:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 80114ce:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 80114d2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 80114d6:	2181      	movs	r1, #129	@ 0x81
 80114d8:	f000 fede 	bl	8012298 <uxr_init_session_info>
 80114dc:	f104 0008 	add.w	r0, r4, #8
 80114e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80114e4:	f001 b836 	b.w	8012554 <uxr_init_stream_storage>
	...

080114f0 <uxr_set_status_callback>:
 80114f0:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 80114f4:	4770      	bx	lr
 80114f6:	bf00      	nop

080114f8 <uxr_set_topic_callback>:
 80114f8:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 80114fc:	4770      	bx	lr
 80114fe:	bf00      	nop

08011500 <uxr_set_request_callback>:
 8011500:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 8011504:	4770      	bx	lr
 8011506:	bf00      	nop

08011508 <uxr_set_reply_callback>:
 8011508:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 801150c:	4770      	bx	lr
 801150e:	bf00      	nop

08011510 <uxr_create_output_best_effort_stream>:
 8011510:	b570      	push	{r4, r5, r6, lr}
 8011512:	b082      	sub	sp, #8
 8011514:	4604      	mov	r4, r0
 8011516:	460d      	mov	r5, r1
 8011518:	4616      	mov	r6, r2
 801151a:	f000 ffad 	bl	8012478 <uxr_session_header_offset>
 801151e:	4632      	mov	r2, r6
 8011520:	4603      	mov	r3, r0
 8011522:	4629      	mov	r1, r5
 8011524:	f104 0008 	add.w	r0, r4, #8
 8011528:	b002      	add	sp, #8
 801152a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801152e:	f001 b85b 	b.w	80125e8 <uxr_add_output_best_effort_buffer>
 8011532:	bf00      	nop

08011534 <uxr_create_output_reliable_stream>:
 8011534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011536:	b085      	sub	sp, #20
 8011538:	4604      	mov	r4, r0
 801153a:	460d      	mov	r5, r1
 801153c:	4616      	mov	r6, r2
 801153e:	461f      	mov	r7, r3
 8011540:	f000 ff9a 	bl	8012478 <uxr_session_header_offset>
 8011544:	463b      	mov	r3, r7
 8011546:	9000      	str	r0, [sp, #0]
 8011548:	4632      	mov	r2, r6
 801154a:	4629      	mov	r1, r5
 801154c:	f104 0008 	add.w	r0, r4, #8
 8011550:	f001 f85e 	bl	8012610 <uxr_add_output_reliable_buffer>
 8011554:	b005      	add	sp, #20
 8011556:	bdf0      	pop	{r4, r5, r6, r7, pc}

08011558 <uxr_create_input_best_effort_stream>:
 8011558:	b082      	sub	sp, #8
 801155a:	3008      	adds	r0, #8
 801155c:	b002      	add	sp, #8
 801155e:	f001 b871 	b.w	8012644 <uxr_add_input_best_effort_buffer>
 8011562:	bf00      	nop

08011564 <uxr_create_input_reliable_stream>:
 8011564:	b510      	push	{r4, lr}
 8011566:	b084      	sub	sp, #16
 8011568:	4c03      	ldr	r4, [pc, #12]	@ (8011578 <uxr_create_input_reliable_stream+0x14>)
 801156a:	9400      	str	r4, [sp, #0]
 801156c:	3008      	adds	r0, #8
 801156e:	f001 f87f 	bl	8012670 <uxr_add_input_reliable_buffer>
 8011572:	b004      	add	sp, #16
 8011574:	bd10      	pop	{r4, pc}
 8011576:	bf00      	nop
 8011578:	08011395 	.word	0x08011395

0801157c <uxr_epoch_nanos>:
 801157c:	b510      	push	{r4, lr}
 801157e:	4604      	mov	r4, r0
 8011580:	f001 f92c 	bl	80127dc <uxr_nanos>
 8011584:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 8011588:	1ac0      	subs	r0, r0, r3
 801158a:	eb61 0102 	sbc.w	r1, r1, r2
 801158e:	bd10      	pop	{r4, pc}

08011590 <uxr_flash_output_streams>:
 8011590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011594:	7e03      	ldrb	r3, [r0, #24]
 8011596:	b084      	sub	sp, #16
 8011598:	4604      	mov	r4, r0
 801159a:	b373      	cbz	r3, 80115fa <uxr_flash_output_streams+0x6a>
 801159c:	2500      	movs	r5, #0
 801159e:	f100 0908 	add.w	r9, r0, #8
 80115a2:	f10d 0802 	add.w	r8, sp, #2
 80115a6:	4628      	mov	r0, r5
 80115a8:	af03      	add	r7, sp, #12
 80115aa:	ae02      	add	r6, sp, #8
 80115ac:	e006      	b.n	80115bc <uxr_flash_output_streams+0x2c>
 80115ae:	7e23      	ldrb	r3, [r4, #24]
 80115b0:	3501      	adds	r5, #1
 80115b2:	b2e8      	uxtb	r0, r5
 80115b4:	4283      	cmp	r3, r0
 80115b6:	f109 0910 	add.w	r9, r9, #16
 80115ba:	d91e      	bls.n	80115fa <uxr_flash_output_streams+0x6a>
 80115bc:	2201      	movs	r2, #1
 80115be:	4611      	mov	r1, r2
 80115c0:	f000 ff90 	bl	80124e4 <uxr_stream_id>
 80115c4:	4643      	mov	r3, r8
 80115c6:	4684      	mov	ip, r0
 80115c8:	463a      	mov	r2, r7
 80115ca:	4631      	mov	r1, r6
 80115cc:	4648      	mov	r0, r9
 80115ce:	f8cd c004 	str.w	ip, [sp, #4]
 80115d2:	f008 fa0b 	bl	80199ec <uxr_prepare_best_effort_buffer_to_send>
 80115d6:	2800      	cmp	r0, #0
 80115d8:	d0e9      	beq.n	80115ae <uxr_flash_output_streams+0x1e>
 80115da:	9b02      	ldr	r3, [sp, #8]
 80115dc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80115e0:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80115e4:	4620      	mov	r0, r4
 80115e6:	f000 fef3 	bl	80123d0 <uxr_stamp_session_header>
 80115ea:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 80115ec:	9a03      	ldr	r2, [sp, #12]
 80115ee:	f8d3 a004 	ldr.w	sl, [r3, #4]
 80115f2:	9902      	ldr	r1, [sp, #8]
 80115f4:	6818      	ldr	r0, [r3, #0]
 80115f6:	47d0      	blx	sl
 80115f8:	e7d9      	b.n	80115ae <uxr_flash_output_streams+0x1e>
 80115fa:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 80115fe:	b37b      	cbz	r3, 8011660 <uxr_flash_output_streams+0xd0>
 8011600:	f04f 0900 	mov.w	r9, #0
 8011604:	f104 0520 	add.w	r5, r4, #32
 8011608:	f10d 0802 	add.w	r8, sp, #2
 801160c:	af03      	add	r7, sp, #12
 801160e:	ae02      	add	r6, sp, #8
 8011610:	4648      	mov	r0, r9
 8011612:	2201      	movs	r2, #1
 8011614:	2102      	movs	r1, #2
 8011616:	f000 ff65 	bl	80124e4 <uxr_stream_id>
 801161a:	9001      	str	r0, [sp, #4]
 801161c:	e00e      	b.n	801163c <uxr_flash_output_streams+0xac>
 801161e:	9b02      	ldr	r3, [sp, #8]
 8011620:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8011624:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8011628:	4620      	mov	r0, r4
 801162a:	f000 fed1 	bl	80123d0 <uxr_stamp_session_header>
 801162e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011630:	9a03      	ldr	r2, [sp, #12]
 8011632:	f8d3 a004 	ldr.w	sl, [r3, #4]
 8011636:	9902      	ldr	r1, [sp, #8]
 8011638:	6818      	ldr	r0, [r3, #0]
 801163a:	47d0      	blx	sl
 801163c:	4643      	mov	r3, r8
 801163e:	463a      	mov	r2, r7
 8011640:	4631      	mov	r1, r6
 8011642:	4628      	mov	r0, r5
 8011644:	f008 fbe6 	bl	8019e14 <uxr_prepare_next_reliable_buffer_to_send>
 8011648:	2800      	cmp	r0, #0
 801164a:	d1e8      	bne.n	801161e <uxr_flash_output_streams+0x8e>
 801164c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 8011650:	f109 0901 	add.w	r9, r9, #1
 8011654:	fa5f f089 	uxtb.w	r0, r9
 8011658:	4283      	cmp	r3, r0
 801165a:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 801165e:	d8d8      	bhi.n	8011612 <uxr_flash_output_streams+0x82>
 8011660:	b004      	add	sp, #16
 8011662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011666:	bf00      	nop

08011668 <read_submessage_info>:
 8011668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801166c:	460d      	mov	r5, r1
 801166e:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 8011672:	4669      	mov	r1, sp
 8011674:	4607      	mov	r7, r0
 8011676:	4628      	mov	r0, r5
 8011678:	f002 f814 	bl	80136a4 <uxr_deserialize_BaseObjectReply>
 801167c:	a902      	add	r1, sp, #8
 801167e:	4604      	mov	r4, r0
 8011680:	4628      	mov	r0, r5
 8011682:	f89d 8005 	ldrb.w	r8, [sp, #5]
 8011686:	f7fb fa2f 	bl	800cae8 <ucdr_deserialize_bool>
 801168a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 801168e:	4004      	ands	r4, r0
 8011690:	b2e4      	uxtb	r4, r4
 8011692:	b95b      	cbnz	r3, 80116ac <read_submessage_info+0x44>
 8011694:	a987      	add	r1, sp, #540	@ 0x21c
 8011696:	4628      	mov	r0, r5
 8011698:	f7fb fa26 	bl	800cae8 <ucdr_deserialize_bool>
 801169c:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 80116a0:	4606      	mov	r6, r0
 80116a2:	b94b      	cbnz	r3, 80116b8 <read_submessage_info+0x50>
 80116a4:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 80116a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116ac:	a903      	add	r1, sp, #12
 80116ae:	4628      	mov	r0, r5
 80116b0:	f001 feba 	bl	8013428 <uxr_deserialize_ObjectVariant>
 80116b4:	4004      	ands	r4, r0
 80116b6:	e7ed      	b.n	8011694 <read_submessage_info+0x2c>
 80116b8:	a988      	add	r1, sp, #544	@ 0x220
 80116ba:	4628      	mov	r0, r5
 80116bc:	f7fb fa42 	bl	800cb44 <ucdr_deserialize_uint8_t>
 80116c0:	4234      	tst	r4, r6
 80116c2:	d0ef      	beq.n	80116a4 <read_submessage_info+0x3c>
 80116c4:	2800      	cmp	r0, #0
 80116c6:	d0ed      	beq.n	80116a4 <read_submessage_info+0x3c>
 80116c8:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 80116cc:	2b0d      	cmp	r3, #13
 80116ce:	d1e9      	bne.n	80116a4 <read_submessage_info+0x3c>
 80116d0:	a98a      	add	r1, sp, #552	@ 0x228
 80116d2:	4628      	mov	r0, r5
 80116d4:	f7fb ffd2 	bl	800d67c <ucdr_deserialize_int16_t>
 80116d8:	b140      	cbz	r0, 80116ec <read_submessage_info+0x84>
 80116da:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 80116de:	2b00      	cmp	r3, #0
 80116e0:	dd07      	ble.n	80116f2 <read_submessage_info+0x8a>
 80116e2:	f1b8 0f00 	cmp.w	r8, #0
 80116e6:	bf0c      	ite	eq
 80116e8:	2002      	moveq	r0, #2
 80116ea:	2001      	movne	r0, #1
 80116ec:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 80116f0:	e7d8      	b.n	80116a4 <read_submessage_info+0x3c>
 80116f2:	2000      	movs	r0, #0
 80116f4:	e7fa      	b.n	80116ec <read_submessage_info+0x84>
 80116f6:	bf00      	nop

080116f8 <read_submessage_list>:
 80116f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80116fc:	b097      	sub	sp, #92	@ 0x5c
 80116fe:	4604      	mov	r4, r0
 8011700:	460d      	mov	r5, r1
 8011702:	9209      	str	r2, [sp, #36]	@ 0x24
 8011704:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 8011708:	aa0c      	add	r2, sp, #48	@ 0x30
 801170a:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 801170e:	4628      	mov	r0, r5
 8011710:	f001 f81e 	bl	8012750 <uxr_read_submessage_header>
 8011714:	2800      	cmp	r0, #0
 8011716:	f000 812c 	beq.w	8011972 <read_submessage_list+0x27a>
 801171a:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 801171e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011720:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 8011724:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 8011728:	3902      	subs	r1, #2
 801172a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 801172e:	290d      	cmp	r1, #13
 8011730:	d8e8      	bhi.n	8011704 <read_submessage_list+0xc>
 8011732:	a201      	add	r2, pc, #4	@ (adr r2, 8011738 <read_submessage_list+0x40>)
 8011734:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8011738:	08011969 	.word	0x08011969
 801173c:	08011705 	.word	0x08011705
 8011740:	08011959 	.word	0x08011959
 8011744:	080118fb 	.word	0x080118fb
 8011748:	080118f1 	.word	0x080118f1
 801174c:	08011705 	.word	0x08011705
 8011750:	08011705 	.word	0x08011705
 8011754:	08011875 	.word	0x08011875
 8011758:	0801180d 	.word	0x0801180d
 801175c:	080117cd 	.word	0x080117cd
 8011760:	08011705 	.word	0x08011705
 8011764:	08011705 	.word	0x08011705
 8011768:	08011705 	.word	0x08011705
 801176c:	08011771 	.word	0x08011771
 8011770:	a910      	add	r1, sp, #64	@ 0x40
 8011772:	4628      	mov	r0, r5
 8011774:	f002 f9c6 	bl	8013b04 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8011778:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 801177c:	2e00      	cmp	r6, #0
 801177e:	f000 8100 	beq.w	8011982 <read_submessage_list+0x28a>
 8011782:	f001 f82b 	bl	80127dc <uxr_nanos>
 8011786:	f04f 0800 	mov.w	r8, #0
 801178a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 801178c:	4602      	mov	r2, r0
 801178e:	460b      	mov	r3, r1
 8011790:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8011792:	4990      	ldr	r1, [pc, #576]	@ (80119d4 <read_submessage_list+0x2dc>)
 8011794:	46c4      	mov	ip, r8
 8011796:	fbc0 7c01 	smlal	r7, ip, r0, r1
 801179a:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 801179e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80117a0:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 80117a2:	46c6      	mov	lr, r8
 80117a4:	fbc0 7e01 	smlal	r7, lr, r0, r1
 80117a8:	46bc      	mov	ip, r7
 80117aa:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 80117ae:	fbc0 7801 	smlal	r7, r8, r0, r1
 80117b2:	e9cd ce02 	strd	ip, lr, [sp, #8]
 80117b6:	e9cd 7800 	strd	r7, r8, [sp]
 80117ba:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 80117be:	9106      	str	r1, [sp, #24]
 80117c0:	4620      	mov	r0, r4
 80117c2:	47b0      	blx	r6
 80117c4:	2301      	movs	r3, #1
 80117c6:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 80117ca:	e79b      	b.n	8011704 <read_submessage_list+0xc>
 80117cc:	a910      	add	r1, sp, #64	@ 0x40
 80117ce:	4628      	mov	r0, r5
 80117d0:	f002 f978 	bl	8013ac4 <uxr_deserialize_HEARTBEAT_Payload>
 80117d4:	2100      	movs	r1, #0
 80117d6:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 80117da:	f000 fe9f 	bl	801251c <uxr_stream_id_from_raw>
 80117de:	f3c0 2607 	ubfx	r6, r0, #8, #8
 80117e2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80117e4:	4631      	mov	r1, r6
 80117e6:	f104 0008 	add.w	r0, r4, #8
 80117ea:	f000 ff77 	bl	80126dc <uxr_get_input_reliable_stream>
 80117ee:	2800      	cmp	r0, #0
 80117f0:	d088      	beq.n	8011704 <read_submessage_list+0xc>
 80117f2:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 80117f6:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 80117fa:	f008 f867 	bl	80198cc <uxr_process_heartbeat>
 80117fe:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 8011802:	4632      	mov	r2, r6
 8011804:	4620      	mov	r0, r4
 8011806:	f7ff fe1d 	bl	8011444 <write_submessage_acknack.isra.0>
 801180a:	e77b      	b.n	8011704 <read_submessage_list+0xc>
 801180c:	a910      	add	r1, sp, #64	@ 0x40
 801180e:	4628      	mov	r0, r5
 8011810:	f002 f930 	bl	8013a74 <uxr_deserialize_ACKNACK_Payload>
 8011814:	2100      	movs	r1, #0
 8011816:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 801181a:	f000 fe7f 	bl	801251c <uxr_stream_id_from_raw>
 801181e:	900d      	str	r0, [sp, #52]	@ 0x34
 8011820:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8011824:	f104 0008 	add.w	r0, r4, #8
 8011828:	f000 ff44 	bl	80126b4 <uxr_get_output_reliable_stream>
 801182c:	4606      	mov	r6, r0
 801182e:	2800      	cmp	r0, #0
 8011830:	f43f af68 	beq.w	8011704 <read_submessage_list+0xc>
 8011834:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 8011838:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 801183c:	ba49      	rev16	r1, r1
 801183e:	b289      	uxth	r1, r1
 8011840:	f008 fb92 	bl	8019f68 <uxr_process_acknack>
 8011844:	4630      	mov	r0, r6
 8011846:	f008 fb53 	bl	8019ef0 <uxr_begin_output_nack_buffer_it>
 801184a:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 801184e:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 8011852:	e005      	b.n	8011860 <read_submessage_list+0x168>
 8011854:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011856:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011858:	685f      	ldr	r7, [r3, #4]
 801185a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801185c:	6818      	ldr	r0, [r3, #0]
 801185e:	47b8      	blx	r7
 8011860:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 8011864:	aa0f      	add	r2, sp, #60	@ 0x3c
 8011866:	4641      	mov	r1, r8
 8011868:	4630      	mov	r0, r6
 801186a:	f008 fb43 	bl	8019ef4 <uxr_next_reliable_nack_buffer_to_send>
 801186e:	2800      	cmp	r0, #0
 8011870:	d1f0      	bne.n	8011854 <read_submessage_list+0x15c>
 8011872:	e747      	b.n	8011704 <read_submessage_list+0xc>
 8011874:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 8011878:	4641      	mov	r1, r8
 801187a:	900d      	str	r0, [sp, #52]	@ 0x34
 801187c:	4628      	mov	r0, r5
 801187e:	f001 fe73 	bl	8013568 <uxr_deserialize_BaseObjectRequest>
 8011882:	3e04      	subs	r6, #4
 8011884:	4640      	mov	r0, r8
 8011886:	a90f      	add	r1, sp, #60	@ 0x3c
 8011888:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 801188c:	f000 fe1a 	bl	80124c4 <uxr_parse_base_object_request>
 8011890:	fa1f f886 	uxth.w	r8, r6
 8011894:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011898:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801189a:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 801189e:	9110      	str	r1, [sp, #64]	@ 0x40
 80118a0:	f007 070e 	and.w	r7, r7, #14
 80118a4:	b136      	cbz	r6, 80118b4 <read_submessage_list+0x1bc>
 80118a6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 80118aa:	9300      	str	r3, [sp, #0]
 80118ac:	464a      	mov	r2, r9
 80118ae:	2300      	movs	r3, #0
 80118b0:	4620      	mov	r0, r4
 80118b2:	47b0      	blx	r6
 80118b4:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 80118b6:	b16b      	cbz	r3, 80118d4 <read_submessage_list+0x1dc>
 80118b8:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80118ba:	2100      	movs	r1, #0
 80118bc:	3802      	subs	r0, #2
 80118be:	e002      	b.n	80118c6 <read_submessage_list+0x1ce>
 80118c0:	3101      	adds	r1, #1
 80118c2:	428b      	cmp	r3, r1
 80118c4:	d006      	beq.n	80118d4 <read_submessage_list+0x1dc>
 80118c6:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 80118ca:	454e      	cmp	r6, r9
 80118cc:	d1f8      	bne.n	80118c0 <read_submessage_list+0x1c8>
 80118ce:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 80118d0:	2200      	movs	r2, #0
 80118d2:	545a      	strb	r2, [r3, r1]
 80118d4:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 80118d8:	9102      	str	r1, [sp, #8]
 80118da:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80118dc:	9101      	str	r1, [sp, #4]
 80118de:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80118e0:	9100      	str	r1, [sp, #0]
 80118e2:	463b      	mov	r3, r7
 80118e4:	4642      	mov	r2, r8
 80118e6:	4629      	mov	r1, r5
 80118e8:	4620      	mov	r0, r4
 80118ea:	f008 fbf5 	bl	801a0d8 <read_submessage_format>
 80118ee:	e709      	b.n	8011704 <read_submessage_list+0xc>
 80118f0:	4629      	mov	r1, r5
 80118f2:	4620      	mov	r0, r4
 80118f4:	f7ff feb8 	bl	8011668 <read_submessage_info>
 80118f8:	e704      	b.n	8011704 <read_submessage_list+0xc>
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d03c      	beq.n	8011978 <read_submessage_list+0x280>
 80118fe:	a910      	add	r1, sp, #64	@ 0x40
 8011900:	4628      	mov	r0, r5
 8011902:	f002 f813 	bl	801392c <uxr_deserialize_STATUS_Payload>
 8011906:	a90e      	add	r1, sp, #56	@ 0x38
 8011908:	a810      	add	r0, sp, #64	@ 0x40
 801190a:	aa0d      	add	r2, sp, #52	@ 0x34
 801190c:	f000 fdda 	bl	80124c4 <uxr_parse_base_object_request>
 8011910:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 8011914:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8011916:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 801191a:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 801191e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8011920:	b136      	cbz	r6, 8011930 <read_submessage_list+0x238>
 8011922:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8011926:	9300      	str	r3, [sp, #0]
 8011928:	463a      	mov	r2, r7
 801192a:	4643      	mov	r3, r8
 801192c:	4620      	mov	r0, r4
 801192e:	47b0      	blx	r6
 8011930:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8011932:	2a00      	cmp	r2, #0
 8011934:	f43f aee6 	beq.w	8011704 <read_submessage_list+0xc>
 8011938:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 801193a:	2100      	movs	r1, #0
 801193c:	3802      	subs	r0, #2
 801193e:	e003      	b.n	8011948 <read_submessage_list+0x250>
 8011940:	3101      	adds	r1, #1
 8011942:	4291      	cmp	r1, r2
 8011944:	f43f aede 	beq.w	8011704 <read_submessage_list+0xc>
 8011948:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 801194c:	42be      	cmp	r6, r7
 801194e:	d1f7      	bne.n	8011940 <read_submessage_list+0x248>
 8011950:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8011952:	f803 8001 	strb.w	r8, [r3, r1]
 8011956:	e6d5      	b.n	8011704 <read_submessage_list+0xc>
 8011958:	2b00      	cmp	r3, #0
 801195a:	f47f aed3 	bne.w	8011704 <read_submessage_list+0xc>
 801195e:	4629      	mov	r1, r5
 8011960:	4620      	mov	r0, r4
 8011962:	f000 fcf7 	bl	8012354 <uxr_read_create_session_status>
 8011966:	e6cd      	b.n	8011704 <read_submessage_list+0xc>
 8011968:	4629      	mov	r1, r5
 801196a:	4620      	mov	r0, r4
 801196c:	f7ff fd34 	bl	80113d8 <read_submessage_get_info>
 8011970:	e6c8      	b.n	8011704 <read_submessage_list+0xc>
 8011972:	b017      	add	sp, #92	@ 0x5c
 8011974:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011978:	4629      	mov	r1, r5
 801197a:	4620      	mov	r0, r4
 801197c:	f000 fcf8 	bl	8012370 <uxr_read_delete_session_status>
 8011980:	e6c0      	b.n	8011704 <read_submessage_list+0xc>
 8011982:	f000 ff2b 	bl	80127dc <uxr_nanos>
 8011986:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 801198a:	f8df c048 	ldr.w	ip, [pc, #72]	@ 80119d4 <read_submessage_list+0x2dc>
 801198e:	4633      	mov	r3, r6
 8011990:	fbc7 230c 	smlal	r2, r3, r7, ip
 8011994:	1810      	adds	r0, r2, r0
 8011996:	eb43 0301 	adc.w	r3, r3, r1
 801199a:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 801199e:	46b6      	mov	lr, r6
 80119a0:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 80119a4:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 80119a8:	fbc1 760c 	smlal	r7, r6, r1, ip
 80119ac:	19d2      	adds	r2, r2, r7
 80119ae:	eb4e 0106 	adc.w	r1, lr, r6
 80119b2:	1a80      	subs	r0, r0, r2
 80119b4:	eb63 0301 	sbc.w	r3, r3, r1
 80119b8:	0fda      	lsrs	r2, r3, #31
 80119ba:	1812      	adds	r2, r2, r0
 80119bc:	f143 0300 	adc.w	r3, r3, #0
 80119c0:	0852      	lsrs	r2, r2, #1
 80119c2:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 80119c6:	105b      	asrs	r3, r3, #1
 80119c8:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 80119cc:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 80119d0:	e6f8      	b.n	80117c4 <read_submessage_list+0xcc>
 80119d2:	bf00      	nop
 80119d4:	3b9aca00 	.word	0x3b9aca00

080119d8 <listen_message_reliably>:
 80119d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119dc:	f1b1 0b00 	subs.w	fp, r1, #0
 80119e0:	b09f      	sub	sp, #124	@ 0x7c
 80119e2:	4606      	mov	r6, r0
 80119e4:	bfb8      	it	lt
 80119e6:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 80119ea:	f000 fedd 	bl	80127a8 <uxr_millis>
 80119ee:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 80119f2:	9003      	str	r0, [sp, #12]
 80119f4:	9104      	str	r1, [sp, #16]
 80119f6:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80119fa:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	f000 80a4 	beq.w	8011b4c <listen_message_reliably+0x174>
 8011a04:	2500      	movs	r5, #0
 8011a06:	e9cd b806 	strd	fp, r8, [sp, #24]
 8011a0a:	f106 0420 	add.w	r4, r6, #32
 8011a0e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011a12:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 8011a16:	4628      	mov	r0, r5
 8011a18:	e011      	b.n	8011a3e <listen_message_reliably+0x66>
 8011a1a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8011a1e:	42ba      	cmp	r2, r7
 8011a20:	eb73 0109 	sbcs.w	r1, r3, r9
 8011a24:	bfb8      	it	lt
 8011a26:	4699      	movlt	r9, r3
 8011a28:	f105 0501 	add.w	r5, r5, #1
 8011a2c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011a30:	b2e8      	uxtb	r0, r5
 8011a32:	bfb8      	it	lt
 8011a34:	4617      	movlt	r7, r2
 8011a36:	4283      	cmp	r3, r0
 8011a38:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 8011a3c:	d94a      	bls.n	8011ad4 <listen_message_reliably+0xfc>
 8011a3e:	2201      	movs	r2, #1
 8011a40:	2102      	movs	r1, #2
 8011a42:	f000 fd4f 	bl	80124e4 <uxr_stream_id>
 8011a46:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 8011a4a:	4601      	mov	r1, r0
 8011a4c:	4620      	mov	r0, r4
 8011a4e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8011a50:	f008 fa1e 	bl	8019e90 <uxr_update_output_stream_heartbeat_timestamp>
 8011a54:	2800      	cmp	r0, #0
 8011a56:	d0e0      	beq.n	8011a1a <listen_message_reliably+0x42>
 8011a58:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 8011a5c:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 8011a60:	9305      	str	r3, [sp, #20]
 8011a62:	4630      	mov	r0, r6
 8011a64:	f000 fd08 	bl	8012478 <uxr_session_header_offset>
 8011a68:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 8011a6c:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 8011a70:	9000      	str	r0, [sp, #0]
 8011a72:	a90e      	add	r1, sp, #56	@ 0x38
 8011a74:	4640      	mov	r0, r8
 8011a76:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 8011a7a:	2300      	movs	r3, #0
 8011a7c:	2211      	movs	r2, #17
 8011a7e:	f7fc faf9 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8011a82:	2300      	movs	r3, #0
 8011a84:	2205      	movs	r2, #5
 8011a86:	210b      	movs	r1, #11
 8011a88:	4640      	mov	r0, r8
 8011a8a:	f000 fe47 	bl	801271c <uxr_buffer_submessage_header>
 8011a8e:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 8011a92:	2101      	movs	r1, #1
 8011a94:	f008 fbf4 	bl	801a280 <uxr_seq_num_add>
 8011a98:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 8011a9c:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 8011aa0:	4602      	mov	r2, r0
 8011aa2:	9b05      	ldr	r3, [sp, #20]
 8011aa4:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 8011aa8:	a90c      	add	r1, sp, #48	@ 0x30
 8011aaa:	4640      	mov	r0, r8
 8011aac:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 8011ab0:	f001 fff4 	bl	8013a9c <uxr_serialize_HEARTBEAT_Payload>
 8011ab4:	2200      	movs	r2, #0
 8011ab6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8011ab8:	4611      	mov	r1, r2
 8011aba:	4630      	mov	r0, r6
 8011abc:	f000 fc88 	bl	80123d0 <uxr_stamp_session_header>
 8011ac0:	4640      	mov	r0, r8
 8011ac2:	f7fc fb15 	bl	800e0f0 <ucdr_buffer_length>
 8011ac6:	4602      	mov	r2, r0
 8011ac8:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 8011aca:	a90e      	add	r1, sp, #56	@ 0x38
 8011acc:	e9d0 0300 	ldrd	r0, r3, [r0]
 8011ad0:	4798      	blx	r3
 8011ad2:	e7a2      	b.n	8011a1a <listen_message_reliably+0x42>
 8011ad4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8011ad8:	4599      	cmp	r9, r3
 8011ada:	bf08      	it	eq
 8011adc:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 8011ae0:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 8011ae4:	d032      	beq.n	8011b4c <listen_message_reliably+0x174>
 8011ae6:	9b03      	ldr	r3, [sp, #12]
 8011ae8:	1aff      	subs	r7, r7, r3
 8011aea:	2f00      	cmp	r7, #0
 8011aec:	bf08      	it	eq
 8011aee:	2701      	moveq	r7, #1
 8011af0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8011af2:	455f      	cmp	r7, fp
 8011af4:	bfa8      	it	ge
 8011af6:	465f      	movge	r7, fp
 8011af8:	689c      	ldr	r4, [r3, #8]
 8011afa:	6818      	ldr	r0, [r3, #0]
 8011afc:	4642      	mov	r2, r8
 8011afe:	463b      	mov	r3, r7
 8011b00:	4651      	mov	r1, sl
 8011b02:	47a0      	blx	r4
 8011b04:	ebab 0b07 	sub.w	fp, fp, r7
 8011b08:	b958      	cbnz	r0, 8011b22 <listen_message_reliably+0x14a>
 8011b0a:	f1bb 0f00 	cmp.w	fp, #0
 8011b0e:	dd44      	ble.n	8011b9a <listen_message_reliably+0x1c2>
 8011b10:	f000 fe4a 	bl	80127a8 <uxr_millis>
 8011b14:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d03c      	beq.n	8011b96 <listen_message_reliably+0x1be>
 8011b1c:	e9cd 0103 	strd	r0, r1, [sp, #12]
 8011b20:	e770      	b.n	8011a04 <listen_message_reliably+0x2c>
 8011b22:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 8011b26:	4604      	mov	r4, r0
 8011b28:	a80e      	add	r0, sp, #56	@ 0x38
 8011b2a:	f7fc fab5 	bl	800e098 <ucdr_init_buffer>
 8011b2e:	2500      	movs	r5, #0
 8011b30:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 8011b34:	aa08      	add	r2, sp, #32
 8011b36:	a90e      	add	r1, sp, #56	@ 0x38
 8011b38:	4630      	mov	r0, r6
 8011b3a:	f88d 5020 	strb.w	r5, [sp, #32]
 8011b3e:	f000 fc5d 	bl	80123fc <uxr_read_session_header>
 8011b42:	b928      	cbnz	r0, 8011b50 <listen_message_reliably+0x178>
 8011b44:	4620      	mov	r0, r4
 8011b46:	b01f      	add	sp, #124	@ 0x7c
 8011b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b4c:	465f      	mov	r7, fp
 8011b4e:	e7cc      	b.n	8011aea <listen_message_reliably+0x112>
 8011b50:	4629      	mov	r1, r5
 8011b52:	f89d 0020 	ldrb.w	r0, [sp, #32]
 8011b56:	f000 fce1 	bl	801251c <uxr_stream_id_from_raw>
 8011b5a:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8011b5e:	2f01      	cmp	r7, #1
 8011b60:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 8011b64:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 8011b68:	fa5f f880 	uxtb.w	r8, r0
 8011b6c:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8011b70:	d050      	beq.n	8011c14 <listen_message_reliably+0x23c>
 8011b72:	2f02      	cmp	r7, #2
 8011b74:	d016      	beq.n	8011ba4 <listen_message_reliably+0x1cc>
 8011b76:	2f00      	cmp	r7, #0
 8011b78:	d1e4      	bne.n	8011b44 <listen_message_reliably+0x16c>
 8011b7a:	4639      	mov	r1, r7
 8011b7c:	4638      	mov	r0, r7
 8011b7e:	f000 fccd 	bl	801251c <uxr_stream_id_from_raw>
 8011b82:	a90e      	add	r1, sp, #56	@ 0x38
 8011b84:	4602      	mov	r2, r0
 8011b86:	4630      	mov	r0, r6
 8011b88:	920c      	str	r2, [sp, #48]	@ 0x30
 8011b8a:	f7ff fdb5 	bl	80116f8 <read_submessage_list>
 8011b8e:	4620      	mov	r0, r4
 8011b90:	b01f      	add	sp, #124	@ 0x7c
 8011b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b96:	465f      	mov	r7, fp
 8011b98:	e7aa      	b.n	8011af0 <listen_message_reliably+0x118>
 8011b9a:	4604      	mov	r4, r0
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	b01f      	add	sp, #124	@ 0x7c
 8011ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ba4:	4629      	mov	r1, r5
 8011ba6:	f106 0008 	add.w	r0, r6, #8
 8011baa:	f000 fd97 	bl	80126dc <uxr_get_input_reliable_stream>
 8011bae:	4681      	mov	r9, r0
 8011bb0:	b338      	cbz	r0, 8011c02 <listen_message_reliably+0x22a>
 8011bb2:	a80e      	add	r0, sp, #56	@ 0x38
 8011bb4:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 8011bb8:	f7fc fa9e 	bl	800e0f8 <ucdr_buffer_remaining>
 8011bbc:	4603      	mov	r3, r0
 8011bbe:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 8011bc2:	9000      	str	r0, [sp, #0]
 8011bc4:	465a      	mov	r2, fp
 8011bc6:	4651      	mov	r1, sl
 8011bc8:	4648      	mov	r0, r9
 8011bca:	f007 fd8d 	bl	80196e8 <uxr_receive_reliable_message>
 8011bce:	b1c0      	cbz	r0, 8011c02 <listen_message_reliably+0x22a>
 8011bd0:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8011bd4:	b393      	cbz	r3, 8011c3c <listen_message_reliably+0x264>
 8011bd6:	af16      	add	r7, sp, #88	@ 0x58
 8011bd8:	f04f 0a02 	mov.w	sl, #2
 8011bdc:	e00a      	b.n	8011bf4 <listen_message_reliably+0x21c>
 8011bde:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 8011be2:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 8011be6:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 8011bea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011bec:	4639      	mov	r1, r7
 8011bee:	4630      	mov	r0, r6
 8011bf0:	f7ff fd82 	bl	80116f8 <read_submessage_list>
 8011bf4:	2204      	movs	r2, #4
 8011bf6:	4639      	mov	r1, r7
 8011bf8:	4648      	mov	r0, r9
 8011bfa:	f007 fdef 	bl	80197dc <uxr_next_input_reliable_buffer_available>
 8011bfe:	2800      	cmp	r0, #0
 8011c00:	d1ed      	bne.n	8011bde <listen_message_reliably+0x206>
 8011c02:	4630      	mov	r0, r6
 8011c04:	462a      	mov	r2, r5
 8011c06:	4641      	mov	r1, r8
 8011c08:	f7ff fc1c 	bl	8011444 <write_submessage_acknack.isra.0>
 8011c0c:	4620      	mov	r0, r4
 8011c0e:	b01f      	add	sp, #124	@ 0x7c
 8011c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c14:	4629      	mov	r1, r5
 8011c16:	f106 0008 	add.w	r0, r6, #8
 8011c1a:	f000 fd55 	bl	80126c8 <uxr_get_input_best_effort_stream>
 8011c1e:	2800      	cmp	r0, #0
 8011c20:	d090      	beq.n	8011b44 <listen_message_reliably+0x16c>
 8011c22:	4651      	mov	r1, sl
 8011c24:	f007 fcd0 	bl	80195c8 <uxr_receive_best_effort_message>
 8011c28:	2800      	cmp	r0, #0
 8011c2a:	d08b      	beq.n	8011b44 <listen_message_reliably+0x16c>
 8011c2c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011c30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011c32:	a90e      	add	r1, sp, #56	@ 0x38
 8011c34:	4630      	mov	r0, r6
 8011c36:	f7ff fd5f 	bl	80116f8 <read_submessage_list>
 8011c3a:	e783      	b.n	8011b44 <listen_message_reliably+0x16c>
 8011c3c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 8011c40:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8011c42:	a90e      	add	r1, sp, #56	@ 0x38
 8011c44:	4630      	mov	r0, r6
 8011c46:	f7ff fd57 	bl	80116f8 <read_submessage_list>
 8011c4a:	e7c4      	b.n	8011bd6 <listen_message_reliably+0x1fe>

08011c4c <uxr_run_session_timeout>:
 8011c4c:	b570      	push	{r4, r5, r6, lr}
 8011c4e:	4604      	mov	r4, r0
 8011c50:	460d      	mov	r5, r1
 8011c52:	f000 fda9 	bl	80127a8 <uxr_millis>
 8011c56:	4606      	mov	r6, r0
 8011c58:	4620      	mov	r0, r4
 8011c5a:	f7ff fc99 	bl	8011590 <uxr_flash_output_streams>
 8011c5e:	4629      	mov	r1, r5
 8011c60:	4620      	mov	r0, r4
 8011c62:	f7ff feb9 	bl	80119d8 <listen_message_reliably>
 8011c66:	f000 fd9f 	bl	80127a8 <uxr_millis>
 8011c6a:	1b81      	subs	r1, r0, r6
 8011c6c:	1a69      	subs	r1, r5, r1
 8011c6e:	2900      	cmp	r1, #0
 8011c70:	dcf6      	bgt.n	8011c60 <uxr_run_session_timeout+0x14>
 8011c72:	f104 0008 	add.w	r0, r4, #8
 8011c76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011c7a:	f000 bd39 	b.w	80126f0 <uxr_output_streams_confirmed>
 8011c7e:	bf00      	nop

08011c80 <uxr_run_session_until_data>:
 8011c80:	b570      	push	{r4, r5, r6, lr}
 8011c82:	4604      	mov	r4, r0
 8011c84:	460d      	mov	r5, r1
 8011c86:	f000 fd8f 	bl	80127a8 <uxr_millis>
 8011c8a:	4606      	mov	r6, r0
 8011c8c:	4620      	mov	r0, r4
 8011c8e:	f7ff fc7f 	bl	8011590 <uxr_flash_output_streams>
 8011c92:	2300      	movs	r3, #0
 8011c94:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 8011c98:	4629      	mov	r1, r5
 8011c9a:	e005      	b.n	8011ca8 <uxr_run_session_until_data+0x28>
 8011c9c:	f000 fd84 	bl	80127a8 <uxr_millis>
 8011ca0:	1b81      	subs	r1, r0, r6
 8011ca2:	1a69      	subs	r1, r5, r1
 8011ca4:	2900      	cmp	r1, #0
 8011ca6:	dd07      	ble.n	8011cb8 <uxr_run_session_until_data+0x38>
 8011ca8:	4620      	mov	r0, r4
 8011caa:	f7ff fe95 	bl	80119d8 <listen_message_reliably>
 8011cae:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011cb2:	2800      	cmp	r0, #0
 8011cb4:	d0f2      	beq.n	8011c9c <uxr_run_session_until_data+0x1c>
 8011cb6:	bd70      	pop	{r4, r5, r6, pc}
 8011cb8:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 8011cbc:	bd70      	pop	{r4, r5, r6, pc}
 8011cbe:	bf00      	nop

08011cc0 <uxr_run_session_until_confirm_delivery>:
 8011cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011cc4:	4606      	mov	r6, r0
 8011cc6:	460d      	mov	r5, r1
 8011cc8:	f000 fd6e 	bl	80127a8 <uxr_millis>
 8011ccc:	4607      	mov	r7, r0
 8011cce:	4630      	mov	r0, r6
 8011cd0:	f7ff fc5e 	bl	8011590 <uxr_flash_output_streams>
 8011cd4:	2d00      	cmp	r5, #0
 8011cd6:	db16      	blt.n	8011d06 <uxr_run_session_until_confirm_delivery+0x46>
 8011cd8:	462c      	mov	r4, r5
 8011cda:	f106 0808 	add.w	r8, r6, #8
 8011cde:	e008      	b.n	8011cf2 <uxr_run_session_until_confirm_delivery+0x32>
 8011ce0:	4621      	mov	r1, r4
 8011ce2:	4630      	mov	r0, r6
 8011ce4:	f7ff fe78 	bl	80119d8 <listen_message_reliably>
 8011ce8:	f000 fd5e 	bl	80127a8 <uxr_millis>
 8011cec:	1bc1      	subs	r1, r0, r7
 8011cee:	1a6c      	subs	r4, r5, r1
 8011cf0:	d404      	bmi.n	8011cfc <uxr_run_session_until_confirm_delivery+0x3c>
 8011cf2:	4640      	mov	r0, r8
 8011cf4:	f000 fcfc 	bl	80126f0 <uxr_output_streams_confirmed>
 8011cf8:	2800      	cmp	r0, #0
 8011cfa:	d0f1      	beq.n	8011ce0 <uxr_run_session_until_confirm_delivery+0x20>
 8011cfc:	4640      	mov	r0, r8
 8011cfe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011d02:	f000 bcf5 	b.w	80126f0 <uxr_output_streams_confirmed>
 8011d06:	f106 0808 	add.w	r8, r6, #8
 8011d0a:	e7f7      	b.n	8011cfc <uxr_run_session_until_confirm_delivery+0x3c>

08011d0c <uxr_run_session_until_all_status>:
 8011d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d10:	9c08      	ldr	r4, [sp, #32]
 8011d12:	4605      	mov	r5, r0
 8011d14:	460f      	mov	r7, r1
 8011d16:	4690      	mov	r8, r2
 8011d18:	461e      	mov	r6, r3
 8011d1a:	f7ff fc39 	bl	8011590 <uxr_flash_output_streams>
 8011d1e:	b124      	cbz	r4, 8011d2a <uxr_run_session_until_all_status+0x1e>
 8011d20:	4622      	mov	r2, r4
 8011d22:	21ff      	movs	r1, #255	@ 0xff
 8011d24:	4630      	mov	r0, r6
 8011d26:	f00a fc13 	bl	801c550 <memset>
 8011d2a:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 8011d2e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011d30:	f000 fd3a 	bl	80127a8 <uxr_millis>
 8011d34:	4639      	mov	r1, r7
 8011d36:	4681      	mov	r9, r0
 8011d38:	4628      	mov	r0, r5
 8011d3a:	f7ff fe4d 	bl	80119d8 <listen_message_reliably>
 8011d3e:	f000 fd33 	bl	80127a8 <uxr_millis>
 8011d42:	eba0 0109 	sub.w	r1, r0, r9
 8011d46:	1a79      	subs	r1, r7, r1
 8011d48:	b36c      	cbz	r4, 8011da6 <uxr_run_session_until_all_status+0x9a>
 8011d4a:	1e70      	subs	r0, r6, #1
 8011d4c:	46c6      	mov	lr, r8
 8011d4e:	1902      	adds	r2, r0, r4
 8011d50:	4684      	mov	ip, r0
 8011d52:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011d56:	2bff      	cmp	r3, #255	@ 0xff
 8011d58:	d007      	beq.n	8011d6a <uxr_run_session_until_all_status+0x5e>
 8011d5a:	4594      	cmp	ip, r2
 8011d5c:	d00f      	beq.n	8011d7e <uxr_run_session_until_all_status+0x72>
 8011d5e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8011d62:	2bff      	cmp	r3, #255	@ 0xff
 8011d64:	f10e 0e02 	add.w	lr, lr, #2
 8011d68:	d1f7      	bne.n	8011d5a <uxr_run_session_until_all_status+0x4e>
 8011d6a:	4594      	cmp	ip, r2
 8011d6c:	f8be 3000 	ldrh.w	r3, [lr]
 8011d70:	d014      	beq.n	8011d9c <uxr_run_session_until_all_status+0x90>
 8011d72:	f10e 0e02 	add.w	lr, lr, #2
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d0eb      	beq.n	8011d52 <uxr_run_session_until_all_status+0x46>
 8011d7a:	2900      	cmp	r1, #0
 8011d7c:	dcdc      	bgt.n	8011d38 <uxr_run_session_until_all_status+0x2c>
 8011d7e:	2300      	movs	r3, #0
 8011d80:	67eb      	str	r3, [r5, #124]	@ 0x7c
 8011d82:	e001      	b.n	8011d88 <uxr_run_session_until_all_status+0x7c>
 8011d84:	2b01      	cmp	r3, #1
 8011d86:	d812      	bhi.n	8011dae <uxr_run_session_until_all_status+0xa2>
 8011d88:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8011d8c:	4290      	cmp	r0, r2
 8011d8e:	d1f9      	bne.n	8011d84 <uxr_run_session_until_all_status+0x78>
 8011d90:	2b01      	cmp	r3, #1
 8011d92:	bf8c      	ite	hi
 8011d94:	2000      	movhi	r0, #0
 8011d96:	2001      	movls	r0, #1
 8011d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	ddee      	ble.n	8011d7e <uxr_run_session_until_all_status+0x72>
 8011da0:	2b00      	cmp	r3, #0
 8011da2:	d1c9      	bne.n	8011d38 <uxr_run_session_until_all_status+0x2c>
 8011da4:	e7eb      	b.n	8011d7e <uxr_run_session_until_all_status+0x72>
 8011da6:	67ec      	str	r4, [r5, #124]	@ 0x7c
 8011da8:	2001      	movs	r0, #1
 8011daa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011dae:	2000      	movs	r0, #0
 8011db0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011db4:	0000      	movs	r0, r0
	...

08011db8 <uxr_sync_session>:
 8011db8:	b570      	push	{r4, r5, r6, lr}
 8011dba:	b092      	sub	sp, #72	@ 0x48
 8011dbc:	4604      	mov	r4, r0
 8011dbe:	460d      	mov	r5, r1
 8011dc0:	f000 fb5a 	bl	8012478 <uxr_session_header_offset>
 8011dc4:	2214      	movs	r2, #20
 8011dc6:	eb0d 0102 	add.w	r1, sp, r2
 8011dca:	9000      	str	r0, [sp, #0]
 8011dcc:	2300      	movs	r3, #0
 8011dce:	a80a      	add	r0, sp, #40	@ 0x28
 8011dd0:	f7fc f950 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8011dd4:	2300      	movs	r3, #0
 8011dd6:	2208      	movs	r2, #8
 8011dd8:	210e      	movs	r1, #14
 8011dda:	a80a      	add	r0, sp, #40	@ 0x28
 8011ddc:	f000 fc9e 	bl	801271c <uxr_buffer_submessage_header>
 8011de0:	f000 fcfc 	bl	80127dc <uxr_nanos>
 8011de4:	a318      	add	r3, pc, #96	@ (adr r3, 8011e48 <uxr_sync_session+0x90>)
 8011de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dea:	f7ee ff65 	bl	8000cb8 <__aeabi_ldivmod>
 8011dee:	a903      	add	r1, sp, #12
 8011df0:	e9cd 0203 	strd	r0, r2, [sp, #12]
 8011df4:	a80a      	add	r0, sp, #40	@ 0x28
 8011df6:	f001 fe77 	bl	8013ae8 <uxr_serialize_TIMESTAMP_Payload>
 8011dfa:	2200      	movs	r2, #0
 8011dfc:	4611      	mov	r1, r2
 8011dfe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e00:	4620      	mov	r0, r4
 8011e02:	f000 fae5 	bl	80123d0 <uxr_stamp_session_header>
 8011e06:	a80a      	add	r0, sp, #40	@ 0x28
 8011e08:	f7fc f972 	bl	800e0f0 <ucdr_buffer_length>
 8011e0c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011e0e:	4602      	mov	r2, r0
 8011e10:	a905      	add	r1, sp, #20
 8011e12:	e9d3 0600 	ldrd	r0, r6, [r3]
 8011e16:	47b0      	blx	r6
 8011e18:	f000 fcc6 	bl	80127a8 <uxr_millis>
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	4606      	mov	r6, r0
 8011e20:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 8011e24:	4629      	mov	r1, r5
 8011e26:	e000      	b.n	8011e2a <uxr_sync_session+0x72>
 8011e28:	b950      	cbnz	r0, 8011e40 <uxr_sync_session+0x88>
 8011e2a:	4620      	mov	r0, r4
 8011e2c:	f7ff fdd4 	bl	80119d8 <listen_message_reliably>
 8011e30:	f000 fcba 	bl	80127a8 <uxr_millis>
 8011e34:	1b81      	subs	r1, r0, r6
 8011e36:	1a69      	subs	r1, r5, r1
 8011e38:	2900      	cmp	r1, #0
 8011e3a:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 8011e3e:	dcf3      	bgt.n	8011e28 <uxr_sync_session+0x70>
 8011e40:	b012      	add	sp, #72	@ 0x48
 8011e42:	bd70      	pop	{r4, r5, r6, pc}
 8011e44:	f3af 8000 	nop.w
 8011e48:	3b9aca00 	.word	0x3b9aca00
 8011e4c:	00000000 	.word	0x00000000

08011e50 <wait_session_status>:
 8011e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e54:	4604      	mov	r4, r0
 8011e56:	20ff      	movs	r0, #255	@ 0xff
 8011e58:	b09f      	sub	sp, #124	@ 0x7c
 8011e5a:	7160      	strb	r0, [r4, #5]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	f000 80bb 	beq.w	8011fd8 <wait_session_status+0x188>
 8011e62:	4692      	mov	sl, r2
 8011e64:	469b      	mov	fp, r3
 8011e66:	f04f 0800 	mov.w	r8, #0
 8011e6a:	9105      	str	r1, [sp, #20]
 8011e6c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011e6e:	9905      	ldr	r1, [sp, #20]
 8011e70:	e9d3 0500 	ldrd	r0, r5, [r3]
 8011e74:	4652      	mov	r2, sl
 8011e76:	47a8      	blx	r5
 8011e78:	f000 fc96 	bl	80127a8 <uxr_millis>
 8011e7c:	2700      	movs	r7, #0
 8011e7e:	4605      	mov	r5, r0
 8011e80:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011e84:	e009      	b.n	8011e9a <wait_session_status+0x4a>
 8011e86:	f000 fc8f 	bl	80127a8 <uxr_millis>
 8011e8a:	1b43      	subs	r3, r0, r5
 8011e8c:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	7962      	ldrb	r2, [r4, #5]
 8011e94:	dd3d      	ble.n	8011f12 <wait_session_status+0xc2>
 8011e96:	2aff      	cmp	r2, #255	@ 0xff
 8011e98:	d13b      	bne.n	8011f12 <wait_session_status+0xc2>
 8011e9a:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 8011e9c:	a90a      	add	r1, sp, #40	@ 0x28
 8011e9e:	6896      	ldr	r6, [r2, #8]
 8011ea0:	6810      	ldr	r0, [r2, #0]
 8011ea2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011ea4:	47b0      	blx	r6
 8011ea6:	2800      	cmp	r0, #0
 8011ea8:	d0ed      	beq.n	8011e86 <wait_session_status+0x36>
 8011eaa:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 8011eae:	a80e      	add	r0, sp, #56	@ 0x38
 8011eb0:	f7fc f8f2 	bl	800e098 <ucdr_init_buffer>
 8011eb4:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 8011eb8:	aa09      	add	r2, sp, #36	@ 0x24
 8011eba:	a90e      	add	r1, sp, #56	@ 0x38
 8011ebc:	4620      	mov	r0, r4
 8011ebe:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 8011ec2:	f000 fa9b 	bl	80123fc <uxr_read_session_header>
 8011ec6:	2800      	cmp	r0, #0
 8011ec8:	d0dd      	beq.n	8011e86 <wait_session_status+0x36>
 8011eca:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 8011ece:	2100      	movs	r1, #0
 8011ed0:	f000 fb24 	bl	801251c <uxr_stream_id_from_raw>
 8011ed4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8011ed8:	9304      	str	r3, [sp, #16]
 8011eda:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8011ede:	b2c3      	uxtb	r3, r0
 8011ee0:	f1b9 0f01 	cmp.w	r9, #1
 8011ee4:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8011ee8:	9303      	str	r3, [sp, #12]
 8011eea:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8011eee:	d05d      	beq.n	8011fac <wait_session_status+0x15c>
 8011ef0:	f1b9 0f02 	cmp.w	r9, #2
 8011ef4:	d01a      	beq.n	8011f2c <wait_session_status+0xdc>
 8011ef6:	f1b9 0f00 	cmp.w	r9, #0
 8011efa:	d1c4      	bne.n	8011e86 <wait_session_status+0x36>
 8011efc:	4649      	mov	r1, r9
 8011efe:	4648      	mov	r0, r9
 8011f00:	f000 fb0c 	bl	801251c <uxr_stream_id_from_raw>
 8011f04:	a90e      	add	r1, sp, #56	@ 0x38
 8011f06:	4602      	mov	r2, r0
 8011f08:	900d      	str	r0, [sp, #52]	@ 0x34
 8011f0a:	4620      	mov	r0, r4
 8011f0c:	f7ff fbf4 	bl	80116f8 <read_submessage_list>
 8011f10:	e7b9      	b.n	8011e86 <wait_session_status+0x36>
 8011f12:	f108 0801 	add.w	r8, r8, #1
 8011f16:	45c3      	cmp	fp, r8
 8011f18:	d001      	beq.n	8011f1e <wait_session_status+0xce>
 8011f1a:	2aff      	cmp	r2, #255	@ 0xff
 8011f1c:	d0a6      	beq.n	8011e6c <wait_session_status+0x1c>
 8011f1e:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 8011f22:	bf18      	it	ne
 8011f24:	2001      	movne	r0, #1
 8011f26:	b01f      	add	sp, #124	@ 0x7c
 8011f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f2c:	4631      	mov	r1, r6
 8011f2e:	f104 0008 	add.w	r0, r4, #8
 8011f32:	f000 fbd3 	bl	80126dc <uxr_get_input_reliable_stream>
 8011f36:	9006      	str	r0, [sp, #24]
 8011f38:	2800      	cmp	r0, #0
 8011f3a:	d031      	beq.n	8011fa0 <wait_session_status+0x150>
 8011f3c:	aa0e      	add	r2, sp, #56	@ 0x38
 8011f3e:	4610      	mov	r0, r2
 8011f40:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8011f42:	9207      	str	r2, [sp, #28]
 8011f44:	f7fc f8d8 	bl	800e0f8 <ucdr_buffer_remaining>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 8011f4e:	9000      	str	r0, [sp, #0]
 8011f50:	9a07      	ldr	r2, [sp, #28]
 8011f52:	9904      	ldr	r1, [sp, #16]
 8011f54:	9806      	ldr	r0, [sp, #24]
 8011f56:	f007 fbc7 	bl	80196e8 <uxr_receive_reliable_message>
 8011f5a:	b308      	cbz	r0, 8011fa0 <wait_session_status+0x150>
 8011f5c:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d041      	beq.n	8011fe8 <wait_session_status+0x198>
 8011f64:	f8cd 8010 	str.w	r8, [sp, #16]
 8011f68:	9507      	str	r5, [sp, #28]
 8011f6a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8011f6e:	9d06      	ldr	r5, [sp, #24]
 8011f70:	f04f 0902 	mov.w	r9, #2
 8011f74:	e00a      	b.n	8011f8c <wait_session_status+0x13c>
 8011f76:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 8011f7a:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 8011f7e:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8011f82:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011f84:	a916      	add	r1, sp, #88	@ 0x58
 8011f86:	4620      	mov	r0, r4
 8011f88:	f7ff fbb6 	bl	80116f8 <read_submessage_list>
 8011f8c:	2204      	movs	r2, #4
 8011f8e:	a916      	add	r1, sp, #88	@ 0x58
 8011f90:	4628      	mov	r0, r5
 8011f92:	f007 fc23 	bl	80197dc <uxr_next_input_reliable_buffer_available>
 8011f96:	2800      	cmp	r0, #0
 8011f98:	d1ed      	bne.n	8011f76 <wait_session_status+0x126>
 8011f9a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8011f9e:	9d07      	ldr	r5, [sp, #28]
 8011fa0:	9903      	ldr	r1, [sp, #12]
 8011fa2:	4632      	mov	r2, r6
 8011fa4:	4620      	mov	r0, r4
 8011fa6:	f7ff fa4d 	bl	8011444 <write_submessage_acknack.isra.0>
 8011faa:	e76c      	b.n	8011e86 <wait_session_status+0x36>
 8011fac:	4631      	mov	r1, r6
 8011fae:	f104 0008 	add.w	r0, r4, #8
 8011fb2:	f000 fb89 	bl	80126c8 <uxr_get_input_best_effort_stream>
 8011fb6:	2800      	cmp	r0, #0
 8011fb8:	f43f af65 	beq.w	8011e86 <wait_session_status+0x36>
 8011fbc:	9904      	ldr	r1, [sp, #16]
 8011fbe:	f007 fb03 	bl	80195c8 <uxr_receive_best_effort_message>
 8011fc2:	2800      	cmp	r0, #0
 8011fc4:	f43f af5f 	beq.w	8011e86 <wait_session_status+0x36>
 8011fc8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8011fcc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011fce:	a90e      	add	r1, sp, #56	@ 0x38
 8011fd0:	4620      	mov	r0, r4
 8011fd2:	f7ff fb91 	bl	80116f8 <read_submessage_list>
 8011fd6:	e756      	b.n	8011e86 <wait_session_status+0x36>
 8011fd8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8011fda:	e9d3 0400 	ldrd	r0, r4, [r3]
 8011fde:	47a0      	blx	r4
 8011fe0:	2001      	movs	r0, #1
 8011fe2:	b01f      	add	sp, #124	@ 0x7c
 8011fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fe8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 8011fec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011fee:	a90e      	add	r1, sp, #56	@ 0x38
 8011ff0:	4620      	mov	r0, r4
 8011ff2:	f7ff fb81 	bl	80116f8 <read_submessage_list>
 8011ff6:	e7b5      	b.n	8011f64 <wait_session_status+0x114>

08011ff8 <uxr_delete_session_retries>:
 8011ff8:	b530      	push	{r4, r5, lr}
 8011ffa:	b08f      	sub	sp, #60	@ 0x3c
 8011ffc:	4604      	mov	r4, r0
 8011ffe:	460d      	mov	r5, r1
 8012000:	f000 fa3a 	bl	8012478 <uxr_session_header_offset>
 8012004:	2300      	movs	r3, #0
 8012006:	2210      	movs	r2, #16
 8012008:	9000      	str	r0, [sp, #0]
 801200a:	a902      	add	r1, sp, #8
 801200c:	a806      	add	r0, sp, #24
 801200e:	f7fc f831 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8012012:	a906      	add	r1, sp, #24
 8012014:	4620      	mov	r0, r4
 8012016:	f000 f981 	bl	801231c <uxr_buffer_delete_session>
 801201a:	2200      	movs	r2, #0
 801201c:	4611      	mov	r1, r2
 801201e:	9b06      	ldr	r3, [sp, #24]
 8012020:	4620      	mov	r0, r4
 8012022:	f000 f9d5 	bl	80123d0 <uxr_stamp_session_header>
 8012026:	a806      	add	r0, sp, #24
 8012028:	f7fc f862 	bl	800e0f0 <ucdr_buffer_length>
 801202c:	462b      	mov	r3, r5
 801202e:	4602      	mov	r2, r0
 8012030:	a902      	add	r1, sp, #8
 8012032:	4620      	mov	r0, r4
 8012034:	f7ff ff0c 	bl	8011e50 <wait_session_status>
 8012038:	b118      	cbz	r0, 8012042 <uxr_delete_session_retries+0x4a>
 801203a:	7960      	ldrb	r0, [r4, #5]
 801203c:	fab0 f080 	clz	r0, r0
 8012040:	0940      	lsrs	r0, r0, #5
 8012042:	b00f      	add	sp, #60	@ 0x3c
 8012044:	bd30      	pop	{r4, r5, pc}
 8012046:	bf00      	nop

08012048 <uxr_create_session>:
 8012048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801204c:	f100 0308 	add.w	r3, r0, #8
 8012050:	b0ab      	sub	sp, #172	@ 0xac
 8012052:	4604      	mov	r4, r0
 8012054:	4618      	mov	r0, r3
 8012056:	9303      	str	r3, [sp, #12]
 8012058:	f000 fa86 	bl	8012568 <uxr_reset_stream_storage>
 801205c:	4620      	mov	r0, r4
 801205e:	f000 fa0b 	bl	8012478 <uxr_session_header_offset>
 8012062:	2300      	movs	r3, #0
 8012064:	9000      	str	r0, [sp, #0]
 8012066:	221c      	movs	r2, #28
 8012068:	a90b      	add	r1, sp, #44	@ 0x2c
 801206a:	a812      	add	r0, sp, #72	@ 0x48
 801206c:	f7fc f802 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8012070:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8012072:	8a1a      	ldrh	r2, [r3, #16]
 8012074:	3a04      	subs	r2, #4
 8012076:	b292      	uxth	r2, r2
 8012078:	a912      	add	r1, sp, #72	@ 0x48
 801207a:	4620      	mov	r0, r4
 801207c:	f000 f924 	bl	80122c8 <uxr_buffer_create_session>
 8012080:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8012082:	4620      	mov	r0, r4
 8012084:	f000 f990 	bl	80123a8 <uxr_stamp_create_session_header>
 8012088:	a812      	add	r0, sp, #72	@ 0x48
 801208a:	f7fc f831 	bl	800e0f0 <ucdr_buffer_length>
 801208e:	23ff      	movs	r3, #255	@ 0xff
 8012090:	4683      	mov	fp, r0
 8012092:	7163      	strb	r3, [r4, #5]
 8012094:	f04f 080a 	mov.w	r8, #10
 8012098:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 801209a:	465a      	mov	r2, fp
 801209c:	e9d3 0500 	ldrd	r0, r5, [r3]
 80120a0:	a90b      	add	r1, sp, #44	@ 0x2c
 80120a2:	47a8      	blx	r5
 80120a4:	f000 fb80 	bl	80127a8 <uxr_millis>
 80120a8:	2700      	movs	r7, #0
 80120aa:	4605      	mov	r5, r0
 80120ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80120b0:	e009      	b.n	80120c6 <uxr_create_session+0x7e>
 80120b2:	f000 fb79 	bl	80127a8 <uxr_millis>
 80120b6:	1b43      	subs	r3, r0, r5
 80120b8:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 80120bc:	2b00      	cmp	r3, #0
 80120be:	7962      	ldrb	r2, [r4, #5]
 80120c0:	dd3d      	ble.n	801213e <uxr_create_session+0xf6>
 80120c2:	2aff      	cmp	r2, #255	@ 0xff
 80120c4:	d13b      	bne.n	801213e <uxr_create_session+0xf6>
 80120c6:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 80120c8:	a907      	add	r1, sp, #28
 80120ca:	6896      	ldr	r6, [r2, #8]
 80120cc:	6810      	ldr	r0, [r2, #0]
 80120ce:	aa08      	add	r2, sp, #32
 80120d0:	47b0      	blx	r6
 80120d2:	2800      	cmp	r0, #0
 80120d4:	d0ed      	beq.n	80120b2 <uxr_create_session+0x6a>
 80120d6:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 80120da:	a81a      	add	r0, sp, #104	@ 0x68
 80120dc:	f7fb ffdc 	bl	800e098 <ucdr_init_buffer>
 80120e0:	f10d 031a 	add.w	r3, sp, #26
 80120e4:	aa06      	add	r2, sp, #24
 80120e6:	a91a      	add	r1, sp, #104	@ 0x68
 80120e8:	4620      	mov	r0, r4
 80120ea:	f88d 7018 	strb.w	r7, [sp, #24]
 80120ee:	f000 f985 	bl	80123fc <uxr_read_session_header>
 80120f2:	2800      	cmp	r0, #0
 80120f4:	d0dd      	beq.n	80120b2 <uxr_create_session+0x6a>
 80120f6:	f89d 0018 	ldrb.w	r0, [sp, #24]
 80120fa:	2100      	movs	r1, #0
 80120fc:	f000 fa0e 	bl	801251c <uxr_stream_id_from_raw>
 8012100:	f3c0 4907 	ubfx	r9, r0, #16, #8
 8012104:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 8012108:	9302      	str	r3, [sp, #8]
 801210a:	f1b9 0f01 	cmp.w	r9, #1
 801210e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8012112:	fa5f fa80 	uxtb.w	sl, r0
 8012116:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801211a:	d056      	beq.n	80121ca <uxr_create_session+0x182>
 801211c:	f1b9 0f02 	cmp.w	r9, #2
 8012120:	d018      	beq.n	8012154 <uxr_create_session+0x10c>
 8012122:	f1b9 0f00 	cmp.w	r9, #0
 8012126:	d1c4      	bne.n	80120b2 <uxr_create_session+0x6a>
 8012128:	4649      	mov	r1, r9
 801212a:	4648      	mov	r0, r9
 801212c:	f000 f9f6 	bl	801251c <uxr_stream_id_from_raw>
 8012130:	a91a      	add	r1, sp, #104	@ 0x68
 8012132:	4602      	mov	r2, r0
 8012134:	900a      	str	r0, [sp, #40]	@ 0x28
 8012136:	4620      	mov	r0, r4
 8012138:	f7ff fade 	bl	80116f8 <read_submessage_list>
 801213c:	e7b9      	b.n	80120b2 <uxr_create_session+0x6a>
 801213e:	f1b8 0801 	subs.w	r8, r8, #1
 8012142:	d001      	beq.n	8012148 <uxr_create_session+0x100>
 8012144:	2aff      	cmp	r2, #255	@ 0xff
 8012146:	d0a7      	beq.n	8012098 <uxr_create_session+0x50>
 8012148:	2a00      	cmp	r2, #0
 801214a:	d05b      	beq.n	8012204 <uxr_create_session+0x1bc>
 801214c:	2000      	movs	r0, #0
 801214e:	b02b      	add	sp, #172	@ 0xac
 8012150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012154:	9803      	ldr	r0, [sp, #12]
 8012156:	4631      	mov	r1, r6
 8012158:	f000 fac0 	bl	80126dc <uxr_get_input_reliable_stream>
 801215c:	9004      	str	r0, [sp, #16]
 801215e:	b370      	cbz	r0, 80121be <uxr_create_session+0x176>
 8012160:	aa1a      	add	r2, sp, #104	@ 0x68
 8012162:	4610      	mov	r0, r2
 8012164:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012166:	9205      	str	r2, [sp, #20]
 8012168:	f7fb ffc6 	bl	800e0f8 <ucdr_buffer_remaining>
 801216c:	4603      	mov	r3, r0
 801216e:	f10d 0019 	add.w	r0, sp, #25
 8012172:	9000      	str	r0, [sp, #0]
 8012174:	9a05      	ldr	r2, [sp, #20]
 8012176:	9902      	ldr	r1, [sp, #8]
 8012178:	9804      	ldr	r0, [sp, #16]
 801217a:	f007 fab5 	bl	80196e8 <uxr_receive_reliable_message>
 801217e:	b1f0      	cbz	r0, 80121be <uxr_create_session+0x176>
 8012180:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8012184:	2b00      	cmp	r3, #0
 8012186:	d035      	beq.n	80121f4 <uxr_create_session+0x1ac>
 8012188:	f8cd b008 	str.w	fp, [sp, #8]
 801218c:	f04f 0902 	mov.w	r9, #2
 8012190:	f8dd b010 	ldr.w	fp, [sp, #16]
 8012194:	e00a      	b.n	80121ac <uxr_create_session+0x164>
 8012196:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 801219a:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 801219e:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80121a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121a4:	a922      	add	r1, sp, #136	@ 0x88
 80121a6:	4620      	mov	r0, r4
 80121a8:	f7ff faa6 	bl	80116f8 <read_submessage_list>
 80121ac:	2204      	movs	r2, #4
 80121ae:	a922      	add	r1, sp, #136	@ 0x88
 80121b0:	4658      	mov	r0, fp
 80121b2:	f007 fb13 	bl	80197dc <uxr_next_input_reliable_buffer_available>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	d1ed      	bne.n	8012196 <uxr_create_session+0x14e>
 80121ba:	f8dd b008 	ldr.w	fp, [sp, #8]
 80121be:	4632      	mov	r2, r6
 80121c0:	4651      	mov	r1, sl
 80121c2:	4620      	mov	r0, r4
 80121c4:	f7ff f93e 	bl	8011444 <write_submessage_acknack.isra.0>
 80121c8:	e773      	b.n	80120b2 <uxr_create_session+0x6a>
 80121ca:	9803      	ldr	r0, [sp, #12]
 80121cc:	4631      	mov	r1, r6
 80121ce:	f000 fa7b 	bl	80126c8 <uxr_get_input_best_effort_stream>
 80121d2:	2800      	cmp	r0, #0
 80121d4:	f43f af6d 	beq.w	80120b2 <uxr_create_session+0x6a>
 80121d8:	9902      	ldr	r1, [sp, #8]
 80121da:	f007 f9f5 	bl	80195c8 <uxr_receive_best_effort_message>
 80121de:	2800      	cmp	r0, #0
 80121e0:	f43f af67 	beq.w	80120b2 <uxr_create_session+0x6a>
 80121e4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80121e8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121ea:	a91a      	add	r1, sp, #104	@ 0x68
 80121ec:	4620      	mov	r0, r4
 80121ee:	f7ff fa83 	bl	80116f8 <read_submessage_list>
 80121f2:	e75e      	b.n	80120b2 <uxr_create_session+0x6a>
 80121f4:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 80121f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80121fa:	a91a      	add	r1, sp, #104	@ 0x68
 80121fc:	4620      	mov	r0, r4
 80121fe:	f7ff fa7b 	bl	80116f8 <read_submessage_list>
 8012202:	e7c1      	b.n	8012188 <uxr_create_session+0x140>
 8012204:	9803      	ldr	r0, [sp, #12]
 8012206:	f000 f9af 	bl	8012568 <uxr_reset_stream_storage>
 801220a:	2001      	movs	r0, #1
 801220c:	b02b      	add	sp, #172	@ 0xac
 801220e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012212:	bf00      	nop

08012214 <uxr_prepare_stream_to_write_submessage>:
 8012214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012218:	b082      	sub	sp, #8
 801221a:	4606      	mov	r6, r0
 801221c:	4610      	mov	r0, r2
 801221e:	4614      	mov	r4, r2
 8012220:	9101      	str	r1, [sp, #4]
 8012222:	461f      	mov	r7, r3
 8012224:	f3c1 2507 	ubfx	r5, r1, #8, #8
 8012228:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 801222c:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8012230:	f000 fab4 	bl	801279c <uxr_submessage_padding>
 8012234:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012238:	1d21      	adds	r1, r4, #4
 801223a:	2b01      	cmp	r3, #1
 801223c:	eb01 0a00 	add.w	sl, r1, r0
 8012240:	d012      	beq.n	8012268 <uxr_prepare_stream_to_write_submessage+0x54>
 8012242:	2b02      	cmp	r3, #2
 8012244:	d003      	beq.n	801224e <uxr_prepare_stream_to_write_submessage+0x3a>
 8012246:	2000      	movs	r0, #0
 8012248:	b002      	add	sp, #8
 801224a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801224e:	4629      	mov	r1, r5
 8012250:	f106 0008 	add.w	r0, r6, #8
 8012254:	f000 fa2e 	bl	80126b4 <uxr_get_output_reliable_stream>
 8012258:	2800      	cmp	r0, #0
 801225a:	d0f4      	beq.n	8012246 <uxr_prepare_stream_to_write_submessage+0x32>
 801225c:	4651      	mov	r1, sl
 801225e:	463a      	mov	r2, r7
 8012260:	f007 fc72 	bl	8019b48 <uxr_prepare_reliable_buffer_to_write>
 8012264:	b968      	cbnz	r0, 8012282 <uxr_prepare_stream_to_write_submessage+0x6e>
 8012266:	e7ee      	b.n	8012246 <uxr_prepare_stream_to_write_submessage+0x32>
 8012268:	4629      	mov	r1, r5
 801226a:	f106 0008 	add.w	r0, r6, #8
 801226e:	f000 fa19 	bl	80126a4 <uxr_get_output_best_effort_stream>
 8012272:	2800      	cmp	r0, #0
 8012274:	d0e7      	beq.n	8012246 <uxr_prepare_stream_to_write_submessage+0x32>
 8012276:	4651      	mov	r1, sl
 8012278:	463a      	mov	r2, r7
 801227a:	f007 fb97 	bl	80199ac <uxr_prepare_best_effort_buffer_to_write>
 801227e:	2800      	cmp	r0, #0
 8012280:	d0e1      	beq.n	8012246 <uxr_prepare_stream_to_write_submessage+0x32>
 8012282:	464b      	mov	r3, r9
 8012284:	b2a2      	uxth	r2, r4
 8012286:	4641      	mov	r1, r8
 8012288:	4638      	mov	r0, r7
 801228a:	f000 fa47 	bl	801271c <uxr_buffer_submessage_header>
 801228e:	2001      	movs	r0, #1
 8012290:	b002      	add	sp, #8
 8012292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012296:	bf00      	nop

08012298 <uxr_init_session_info>:
 8012298:	2300      	movs	r3, #0
 801229a:	f361 0307 	bfi	r3, r1, #0, #8
 801229e:	0e11      	lsrs	r1, r2, #24
 80122a0:	f361 230f 	bfi	r3, r1, #8, #8
 80122a4:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80122a8:	f361 4317 	bfi	r3, r1, #16, #8
 80122ac:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80122b0:	f361 631f 	bfi	r3, r1, #24, #8
 80122b4:	f04f 0c09 	mov.w	ip, #9
 80122b8:	21ff      	movs	r1, #255	@ 0xff
 80122ba:	6003      	str	r3, [r0, #0]
 80122bc:	7102      	strb	r2, [r0, #4]
 80122be:	f8a0 c006 	strh.w	ip, [r0, #6]
 80122c2:	7141      	strb	r1, [r0, #5]
 80122c4:	4770      	bx	lr
 80122c6:	bf00      	nop

080122c8 <uxr_buffer_create_session>:
 80122c8:	b530      	push	{r4, r5, lr}
 80122ca:	4d13      	ldr	r5, [pc, #76]	@ (8012318 <uxr_buffer_create_session+0x50>)
 80122cc:	b089      	sub	sp, #36	@ 0x24
 80122ce:	2300      	movs	r3, #0
 80122d0:	9307      	str	r3, [sp, #28]
 80122d2:	f8ad 201c 	strh.w	r2, [sp, #28]
 80122d6:	682a      	ldr	r2, [r5, #0]
 80122d8:	9200      	str	r2, [sp, #0]
 80122da:	460c      	mov	r4, r1
 80122dc:	2201      	movs	r2, #1
 80122de:	88a9      	ldrh	r1, [r5, #4]
 80122e0:	9301      	str	r3, [sp, #4]
 80122e2:	80c2      	strh	r2, [r0, #6]
 80122e4:	f8ad 1006 	strh.w	r1, [sp, #6]
 80122e8:	f8d0 1001 	ldr.w	r1, [r0, #1]
 80122ec:	7800      	ldrb	r0, [r0, #0]
 80122ee:	9303      	str	r3, [sp, #12]
 80122f0:	f88d 2004 	strb.w	r2, [sp, #4]
 80122f4:	9102      	str	r1, [sp, #8]
 80122f6:	2210      	movs	r2, #16
 80122f8:	4619      	mov	r1, r3
 80122fa:	f88d 000c 	strb.w	r0, [sp, #12]
 80122fe:	4620      	mov	r0, r4
 8012300:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8012304:	9306      	str	r3, [sp, #24]
 8012306:	f000 fa09 	bl	801271c <uxr_buffer_submessage_header>
 801230a:	4669      	mov	r1, sp
 801230c:	4620      	mov	r0, r4
 801230e:	f001 fa29 	bl	8013764 <uxr_serialize_CREATE_CLIENT_Payload>
 8012312:	b009      	add	sp, #36	@ 0x24
 8012314:	bd30      	pop	{r4, r5, pc}
 8012316:	bf00      	nop
 8012318:	0801ed38 	.word	0x0801ed38

0801231c <uxr_buffer_delete_session>:
 801231c:	b510      	push	{r4, lr}
 801231e:	4a0c      	ldr	r2, [pc, #48]	@ (8012350 <uxr_buffer_delete_session+0x34>)
 8012320:	b082      	sub	sp, #8
 8012322:	460c      	mov	r4, r1
 8012324:	2302      	movs	r3, #2
 8012326:	8911      	ldrh	r1, [r2, #8]
 8012328:	80c3      	strh	r3, [r0, #6]
 801232a:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 801232e:	2300      	movs	r3, #0
 8012330:	2204      	movs	r2, #4
 8012332:	f8ad 1006 	strh.w	r1, [sp, #6]
 8012336:	4620      	mov	r0, r4
 8012338:	2103      	movs	r1, #3
 801233a:	f8ad c004 	strh.w	ip, [sp, #4]
 801233e:	f000 f9ed 	bl	801271c <uxr_buffer_submessage_header>
 8012342:	a901      	add	r1, sp, #4
 8012344:	4620      	mov	r0, r4
 8012346:	f001 fab1 	bl	80138ac <uxr_serialize_DELETE_Payload>
 801234a:	b002      	add	sp, #8
 801234c:	bd10      	pop	{r4, pc}
 801234e:	bf00      	nop
 8012350:	0801ed38 	.word	0x0801ed38

08012354 <uxr_read_create_session_status>:
 8012354:	b510      	push	{r4, lr}
 8012356:	460b      	mov	r3, r1
 8012358:	b088      	sub	sp, #32
 801235a:	4604      	mov	r4, r0
 801235c:	a901      	add	r1, sp, #4
 801235e:	4618      	mov	r0, r3
 8012360:	f001 fab4 	bl	80138cc <uxr_deserialize_STATUS_AGENT_Payload>
 8012364:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012368:	7163      	strb	r3, [r4, #5]
 801236a:	b008      	add	sp, #32
 801236c:	bd10      	pop	{r4, pc}
 801236e:	bf00      	nop

08012370 <uxr_read_delete_session_status>:
 8012370:	b510      	push	{r4, lr}
 8012372:	460b      	mov	r3, r1
 8012374:	b082      	sub	sp, #8
 8012376:	4604      	mov	r4, r0
 8012378:	4669      	mov	r1, sp
 801237a:	4618      	mov	r0, r3
 801237c:	f001 fad6 	bl	801392c <uxr_deserialize_STATUS_Payload>
 8012380:	88e3      	ldrh	r3, [r4, #6]
 8012382:	2b02      	cmp	r3, #2
 8012384:	d001      	beq.n	801238a <uxr_read_delete_session_status+0x1a>
 8012386:	b002      	add	sp, #8
 8012388:	bd10      	pop	{r4, pc}
 801238a:	f10d 0002 	add.w	r0, sp, #2
 801238e:	f7fe ffe1 	bl	8011354 <uxr_object_id_from_raw>
 8012392:	f8bd 3000 	ldrh.w	r3, [sp]
 8012396:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801239a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801239e:	bf08      	it	eq
 80123a0:	7162      	strbeq	r2, [r4, #5]
 80123a2:	b002      	add	sp, #8
 80123a4:	bd10      	pop	{r4, pc}
 80123a6:	bf00      	nop

080123a8 <uxr_stamp_create_session_header>:
 80123a8:	b510      	push	{r4, lr}
 80123aa:	2208      	movs	r2, #8
 80123ac:	b08a      	sub	sp, #40	@ 0x28
 80123ae:	4604      	mov	r4, r0
 80123b0:	eb0d 0002 	add.w	r0, sp, r2
 80123b4:	f7fb fe70 	bl	800e098 <ucdr_init_buffer>
 80123b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123bc:	9400      	str	r4, [sp, #0]
 80123be:	2300      	movs	r3, #0
 80123c0:	461a      	mov	r2, r3
 80123c2:	a802      	add	r0, sp, #8
 80123c4:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80123c8:	f000 fba6 	bl	8012b18 <uxr_serialize_message_header>
 80123cc:	b00a      	add	sp, #40	@ 0x28
 80123ce:	bd10      	pop	{r4, pc}

080123d0 <uxr_stamp_session_header>:
 80123d0:	b570      	push	{r4, r5, r6, lr}
 80123d2:	4604      	mov	r4, r0
 80123d4:	b08a      	sub	sp, #40	@ 0x28
 80123d6:	4616      	mov	r6, r2
 80123d8:	2208      	movs	r2, #8
 80123da:	eb0d 0002 	add.w	r0, sp, r2
 80123de:	460d      	mov	r5, r1
 80123e0:	4619      	mov	r1, r3
 80123e2:	f7fb fe59 	bl	800e098 <ucdr_init_buffer>
 80123e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80123ea:	9400      	str	r4, [sp, #0]
 80123ec:	4633      	mov	r3, r6
 80123ee:	462a      	mov	r2, r5
 80123f0:	a802      	add	r0, sp, #8
 80123f2:	f000 fb91 	bl	8012b18 <uxr_serialize_message_header>
 80123f6:	b00a      	add	sp, #40	@ 0x28
 80123f8:	bd70      	pop	{r4, r5, r6, pc}
 80123fa:	bf00      	nop

080123fc <uxr_read_session_header>:
 80123fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80123fe:	4607      	mov	r7, r0
 8012400:	b085      	sub	sp, #20
 8012402:	4608      	mov	r0, r1
 8012404:	460c      	mov	r4, r1
 8012406:	4615      	mov	r5, r2
 8012408:	461e      	mov	r6, r3
 801240a:	f7fb fe75 	bl	800e0f8 <ucdr_buffer_remaining>
 801240e:	2808      	cmp	r0, #8
 8012410:	d802      	bhi.n	8012418 <uxr_read_session_header+0x1c>
 8012412:	2000      	movs	r0, #0
 8012414:	b005      	add	sp, #20
 8012416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012418:	ab03      	add	r3, sp, #12
 801241a:	9300      	str	r3, [sp, #0]
 801241c:	462a      	mov	r2, r5
 801241e:	4633      	mov	r3, r6
 8012420:	f10d 010b 	add.w	r1, sp, #11
 8012424:	4620      	mov	r0, r4
 8012426:	f000 fb95 	bl	8012b54 <uxr_deserialize_message_header>
 801242a:	783a      	ldrb	r2, [r7, #0]
 801242c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8012430:	4293      	cmp	r3, r2
 8012432:	d1ee      	bne.n	8012412 <uxr_read_session_header+0x16>
 8012434:	061b      	lsls	r3, r3, #24
 8012436:	d41c      	bmi.n	8012472 <uxr_read_session_header+0x76>
 8012438:	f89d 200c 	ldrb.w	r2, [sp, #12]
 801243c:	787b      	ldrb	r3, [r7, #1]
 801243e:	429a      	cmp	r2, r3
 8012440:	d003      	beq.n	801244a <uxr_read_session_header+0x4e>
 8012442:	2001      	movs	r0, #1
 8012444:	f080 0001 	eor.w	r0, r0, #1
 8012448:	e7e4      	b.n	8012414 <uxr_read_session_header+0x18>
 801244a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 801244e:	78bb      	ldrb	r3, [r7, #2]
 8012450:	429a      	cmp	r2, r3
 8012452:	f107 0102 	add.w	r1, r7, #2
 8012456:	d1f4      	bne.n	8012442 <uxr_read_session_header+0x46>
 8012458:	f89d 200e 	ldrb.w	r2, [sp, #14]
 801245c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012460:	429a      	cmp	r2, r3
 8012462:	d1ee      	bne.n	8012442 <uxr_read_session_header+0x46>
 8012464:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8012468:	784b      	ldrb	r3, [r1, #1]
 801246a:	429a      	cmp	r2, r3
 801246c:	d1e9      	bne.n	8012442 <uxr_read_session_header+0x46>
 801246e:	2000      	movs	r0, #0
 8012470:	e7e8      	b.n	8012444 <uxr_read_session_header+0x48>
 8012472:	2001      	movs	r0, #1
 8012474:	e7ce      	b.n	8012414 <uxr_read_session_header+0x18>
 8012476:	bf00      	nop

08012478 <uxr_session_header_offset>:
 8012478:	f990 3000 	ldrsb.w	r3, [r0]
 801247c:	2b00      	cmp	r3, #0
 801247e:	bfb4      	ite	lt
 8012480:	2004      	movlt	r0, #4
 8012482:	2008      	movge	r0, #8
 8012484:	4770      	bx	lr
 8012486:	bf00      	nop

08012488 <uxr_init_base_object_request>:
 8012488:	b510      	push	{r4, lr}
 801248a:	88c3      	ldrh	r3, [r0, #6]
 801248c:	b082      	sub	sp, #8
 801248e:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 8012492:	9101      	str	r1, [sp, #4]
 8012494:	f1a3 010a 	sub.w	r1, r3, #10
 8012498:	b289      	uxth	r1, r1
 801249a:	42a1      	cmp	r1, r4
 801249c:	d80e      	bhi.n	80124bc <uxr_init_base_object_request+0x34>
 801249e:	3301      	adds	r3, #1
 80124a0:	b29c      	uxth	r4, r3
 80124a2:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80124a6:	b2db      	uxtb	r3, r3
 80124a8:	80c4      	strh	r4, [r0, #6]
 80124aa:	9801      	ldr	r0, [sp, #4]
 80124ac:	7011      	strb	r1, [r2, #0]
 80124ae:	7053      	strb	r3, [r2, #1]
 80124b0:	1c91      	adds	r1, r2, #2
 80124b2:	f7fe ff63 	bl	801137c <uxr_object_id_to_raw>
 80124b6:	4620      	mov	r0, r4
 80124b8:	b002      	add	sp, #8
 80124ba:	bd10      	pop	{r4, pc}
 80124bc:	230a      	movs	r3, #10
 80124be:	2100      	movs	r1, #0
 80124c0:	461c      	mov	r4, r3
 80124c2:	e7f1      	b.n	80124a8 <uxr_init_base_object_request+0x20>

080124c4 <uxr_parse_base_object_request>:
 80124c4:	b570      	push	{r4, r5, r6, lr}
 80124c6:	4604      	mov	r4, r0
 80124c8:	3002      	adds	r0, #2
 80124ca:	460d      	mov	r5, r1
 80124cc:	4616      	mov	r6, r2
 80124ce:	f7fe ff41 	bl	8011354 <uxr_object_id_from_raw>
 80124d2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80124d6:	8028      	strh	r0, [r5, #0]
 80124d8:	806b      	strh	r3, [r5, #2]
 80124da:	8823      	ldrh	r3, [r4, #0]
 80124dc:	ba5b      	rev16	r3, r3
 80124de:	8033      	strh	r3, [r6, #0]
 80124e0:	bd70      	pop	{r4, r5, r6, pc}
 80124e2:	bf00      	nop

080124e4 <uxr_stream_id>:
 80124e4:	2901      	cmp	r1, #1
 80124e6:	b082      	sub	sp, #8
 80124e8:	4603      	mov	r3, r0
 80124ea:	d011      	beq.n	8012510 <uxr_stream_id+0x2c>
 80124ec:	2902      	cmp	r1, #2
 80124ee:	f04f 0c00 	mov.w	ip, #0
 80124f2:	d00a      	beq.n	801250a <uxr_stream_id+0x26>
 80124f4:	2000      	movs	r0, #0
 80124f6:	f36c 0007 	bfi	r0, ip, #0, #8
 80124fa:	f363 200f 	bfi	r0, r3, #8, #8
 80124fe:	f361 4017 	bfi	r0, r1, #16, #8
 8012502:	f362 601f 	bfi	r0, r2, #24, #8
 8012506:	b002      	add	sp, #8
 8012508:	4770      	bx	lr
 801250a:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 801250e:	e7f1      	b.n	80124f4 <uxr_stream_id+0x10>
 8012510:	f100 0c01 	add.w	ip, r0, #1
 8012514:	fa5f fc8c 	uxtb.w	ip, ip
 8012518:	e7ec      	b.n	80124f4 <uxr_stream_id+0x10>
 801251a:	bf00      	nop

0801251c <uxr_stream_id_from_raw>:
 801251c:	b082      	sub	sp, #8
 801251e:	4603      	mov	r3, r0
 8012520:	b130      	cbz	r0, 8012530 <uxr_stream_id_from_raw+0x14>
 8012522:	0602      	lsls	r2, r0, #24
 8012524:	d411      	bmi.n	801254a <uxr_stream_id_from_raw+0x2e>
 8012526:	1e42      	subs	r2, r0, #1
 8012528:	b2d2      	uxtb	r2, r2
 801252a:	f04f 0c01 	mov.w	ip, #1
 801252e:	e001      	b.n	8012534 <uxr_stream_id_from_raw+0x18>
 8012530:	4684      	mov	ip, r0
 8012532:	4602      	mov	r2, r0
 8012534:	2000      	movs	r0, #0
 8012536:	f363 0007 	bfi	r0, r3, #0, #8
 801253a:	f362 200f 	bfi	r0, r2, #8, #8
 801253e:	f36c 4017 	bfi	r0, ip, #16, #8
 8012542:	f361 601f 	bfi	r0, r1, #24, #8
 8012546:	b002      	add	sp, #8
 8012548:	4770      	bx	lr
 801254a:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 801254e:	f04f 0c02 	mov.w	ip, #2
 8012552:	e7ef      	b.n	8012534 <uxr_stream_id_from_raw+0x18>

08012554 <uxr_init_stream_storage>:
 8012554:	2300      	movs	r3, #0
 8012556:	7403      	strb	r3, [r0, #16]
 8012558:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 801255c:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 8012560:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 8012564:	4770      	bx	lr
 8012566:	bf00      	nop

08012568 <uxr_reset_stream_storage>:
 8012568:	b570      	push	{r4, r5, r6, lr}
 801256a:	7c03      	ldrb	r3, [r0, #16]
 801256c:	4604      	mov	r4, r0
 801256e:	b153      	cbz	r3, 8012586 <uxr_reset_stream_storage+0x1e>
 8012570:	4606      	mov	r6, r0
 8012572:	2500      	movs	r5, #0
 8012574:	4630      	mov	r0, r6
 8012576:	f007 fa13 	bl	80199a0 <uxr_reset_output_best_effort_stream>
 801257a:	7c23      	ldrb	r3, [r4, #16]
 801257c:	3501      	adds	r5, #1
 801257e:	42ab      	cmp	r3, r5
 8012580:	f106 0610 	add.w	r6, r6, #16
 8012584:	d8f6      	bhi.n	8012574 <uxr_reset_stream_storage+0xc>
 8012586:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801258a:	b163      	cbz	r3, 80125a6 <uxr_reset_stream_storage+0x3e>
 801258c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012590:	2500      	movs	r5, #0
 8012592:	4630      	mov	r0, r6
 8012594:	f007 f814 	bl	80195c0 <uxr_reset_input_best_effort_stream>
 8012598:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801259c:	3501      	adds	r5, #1
 801259e:	42ab      	cmp	r3, r5
 80125a0:	f106 0602 	add.w	r6, r6, #2
 80125a4:	d8f5      	bhi.n	8012592 <uxr_reset_stream_storage+0x2a>
 80125a6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80125aa:	b163      	cbz	r3, 80125c6 <uxr_reset_stream_storage+0x5e>
 80125ac:	f104 0618 	add.w	r6, r4, #24
 80125b0:	2500      	movs	r5, #0
 80125b2:	4630      	mov	r0, r6
 80125b4:	f007 fa9e 	bl	8019af4 <uxr_reset_output_reliable_stream>
 80125b8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80125bc:	3501      	adds	r5, #1
 80125be:	42ab      	cmp	r3, r5
 80125c0:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 80125c4:	d8f5      	bhi.n	80125b2 <uxr_reset_stream_storage+0x4a>
 80125c6:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80125ca:	b163      	cbz	r3, 80125e6 <uxr_reset_stream_storage+0x7e>
 80125cc:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 80125d0:	2500      	movs	r5, #0
 80125d2:	4630      	mov	r0, r6
 80125d4:	f007 f864 	bl	80196a0 <uxr_reset_input_reliable_stream>
 80125d8:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 80125dc:	3501      	adds	r5, #1
 80125de:	42ab      	cmp	r3, r5
 80125e0:	f106 0618 	add.w	r6, r6, #24
 80125e4:	d8f5      	bhi.n	80125d2 <uxr_reset_stream_storage+0x6a>
 80125e6:	bd70      	pop	{r4, r5, r6, pc}

080125e8 <uxr_add_output_best_effort_buffer>:
 80125e8:	b510      	push	{r4, lr}
 80125ea:	7c04      	ldrb	r4, [r0, #16]
 80125ec:	f104 0c01 	add.w	ip, r4, #1
 80125f0:	b082      	sub	sp, #8
 80125f2:	f880 c010 	strb.w	ip, [r0, #16]
 80125f6:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 80125fa:	f007 f9c7 	bl	801998c <uxr_init_output_best_effort_stream>
 80125fe:	2201      	movs	r2, #1
 8012600:	4611      	mov	r1, r2
 8012602:	4620      	mov	r0, r4
 8012604:	b002      	add	sp, #8
 8012606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801260a:	f7ff bf6b 	b.w	80124e4 <uxr_stream_id>
 801260e:	bf00      	nop

08012610 <uxr_add_output_reliable_buffer>:
 8012610:	b510      	push	{r4, lr}
 8012612:	b084      	sub	sp, #16
 8012614:	4684      	mov	ip, r0
 8012616:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801261a:	9000      	str	r0, [sp, #0]
 801261c:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 8012620:	2028      	movs	r0, #40	@ 0x28
 8012622:	fb00 c004 	mla	r0, r0, r4, ip
 8012626:	f104 0e01 	add.w	lr, r4, #1
 801262a:	3018      	adds	r0, #24
 801262c:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 8012630:	f007 fa28 	bl	8019a84 <uxr_init_output_reliable_stream>
 8012634:	2201      	movs	r2, #1
 8012636:	2102      	movs	r1, #2
 8012638:	4620      	mov	r0, r4
 801263a:	b004      	add	sp, #16
 801263c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012640:	f7ff bf50 	b.w	80124e4 <uxr_stream_id>

08012644 <uxr_add_input_best_effort_buffer>:
 8012644:	b510      	push	{r4, lr}
 8012646:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 801264a:	1c62      	adds	r2, r4, #1
 801264c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 8012650:	b082      	sub	sp, #8
 8012652:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 8012656:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 801265a:	f006 ffad 	bl	80195b8 <uxr_init_input_best_effort_stream>
 801265e:	2200      	movs	r2, #0
 8012660:	2101      	movs	r1, #1
 8012662:	4620      	mov	r0, r4
 8012664:	b002      	add	sp, #8
 8012666:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801266a:	f7ff bf3b 	b.w	80124e4 <uxr_stream_id>
 801266e:	bf00      	nop

08012670 <uxr_add_input_reliable_buffer>:
 8012670:	b510      	push	{r4, lr}
 8012672:	b084      	sub	sp, #16
 8012674:	4684      	mov	ip, r0
 8012676:	9806      	ldr	r0, [sp, #24]
 8012678:	9000      	str	r0, [sp, #0]
 801267a:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 801267e:	2018      	movs	r0, #24
 8012680:	fb00 c004 	mla	r0, r0, r4, ip
 8012684:	f104 0e01 	add.w	lr, r4, #1
 8012688:	3048      	adds	r0, #72	@ 0x48
 801268a:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 801268e:	f006 ffdb 	bl	8019648 <uxr_init_input_reliable_stream>
 8012692:	2200      	movs	r2, #0
 8012694:	2102      	movs	r1, #2
 8012696:	4620      	mov	r0, r4
 8012698:	b004      	add	sp, #16
 801269a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801269e:	f7ff bf21 	b.w	80124e4 <uxr_stream_id>
 80126a2:	bf00      	nop

080126a4 <uxr_get_output_best_effort_stream>:
 80126a4:	7c03      	ldrb	r3, [r0, #16]
 80126a6:	428b      	cmp	r3, r1
 80126a8:	bf8c      	ite	hi
 80126aa:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80126ae:	2000      	movls	r0, #0
 80126b0:	4770      	bx	lr
 80126b2:	bf00      	nop

080126b4 <uxr_get_output_reliable_stream>:
 80126b4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80126b8:	428b      	cmp	r3, r1
 80126ba:	bf83      	ittte	hi
 80126bc:	2328      	movhi	r3, #40	@ 0x28
 80126be:	fb03 0001 	mlahi	r0, r3, r1, r0
 80126c2:	3018      	addhi	r0, #24
 80126c4:	2000      	movls	r0, #0
 80126c6:	4770      	bx	lr

080126c8 <uxr_get_input_best_effort_stream>:
 80126c8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 80126cc:	428b      	cmp	r3, r1
 80126ce:	bf86      	itte	hi
 80126d0:	3121      	addhi	r1, #33	@ 0x21
 80126d2:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 80126d6:	2000      	movls	r0, #0
 80126d8:	4770      	bx	lr
 80126da:	bf00      	nop

080126dc <uxr_get_input_reliable_stream>:
 80126dc:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 80126e0:	428b      	cmp	r3, r1
 80126e2:	bf83      	ittte	hi
 80126e4:	2318      	movhi	r3, #24
 80126e6:	fb03 0001 	mlahi	r0, r3, r1, r0
 80126ea:	3048      	addhi	r0, #72	@ 0x48
 80126ec:	2000      	movls	r0, #0
 80126ee:	4770      	bx	lr

080126f0 <uxr_output_streams_confirmed>:
 80126f0:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 80126f4:	b183      	cbz	r3, 8012718 <uxr_output_streams_confirmed+0x28>
 80126f6:	b570      	push	{r4, r5, r6, lr}
 80126f8:	4606      	mov	r6, r0
 80126fa:	f100 0518 	add.w	r5, r0, #24
 80126fe:	2400      	movs	r4, #0
 8012700:	e001      	b.n	8012706 <uxr_output_streams_confirmed+0x16>
 8012702:	3528      	adds	r5, #40	@ 0x28
 8012704:	b138      	cbz	r0, 8012716 <uxr_output_streams_confirmed+0x26>
 8012706:	4628      	mov	r0, r5
 8012708:	f007 fc5c 	bl	8019fc4 <uxr_is_output_up_to_date>
 801270c:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 8012710:	3401      	adds	r4, #1
 8012712:	42a3      	cmp	r3, r4
 8012714:	d8f5      	bhi.n	8012702 <uxr_output_streams_confirmed+0x12>
 8012716:	bd70      	pop	{r4, r5, r6, pc}
 8012718:	2001      	movs	r0, #1
 801271a:	4770      	bx	lr

0801271c <uxr_buffer_submessage_header>:
 801271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801271e:	4604      	mov	r4, r0
 8012720:	460e      	mov	r6, r1
 8012722:	2104      	movs	r1, #4
 8012724:	4615      	mov	r5, r2
 8012726:	461f      	mov	r7, r3
 8012728:	f7fb fcd0 	bl	800e0cc <ucdr_align_to>
 801272c:	2301      	movs	r3, #1
 801272e:	7523      	strb	r3, [r4, #20]
 8012730:	f047 0201 	orr.w	r2, r7, #1
 8012734:	462b      	mov	r3, r5
 8012736:	4631      	mov	r1, r6
 8012738:	4620      	mov	r0, r4
 801273a:	f000 fa2b 	bl	8012b94 <uxr_serialize_submessage_header>
 801273e:	4620      	mov	r0, r4
 8012740:	f7fb fcda 	bl	800e0f8 <ucdr_buffer_remaining>
 8012744:	42a8      	cmp	r0, r5
 8012746:	bf34      	ite	cc
 8012748:	2000      	movcc	r0, #0
 801274a:	2001      	movcs	r0, #1
 801274c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801274e:	bf00      	nop

08012750 <uxr_read_submessage_header>:
 8012750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012754:	4604      	mov	r4, r0
 8012756:	460d      	mov	r5, r1
 8012758:	2104      	movs	r1, #4
 801275a:	4616      	mov	r6, r2
 801275c:	4698      	mov	r8, r3
 801275e:	f7fb fcb5 	bl	800e0cc <ucdr_align_to>
 8012762:	4620      	mov	r0, r4
 8012764:	f7fb fcc8 	bl	800e0f8 <ucdr_buffer_remaining>
 8012768:	2803      	cmp	r0, #3
 801276a:	bf8c      	ite	hi
 801276c:	2701      	movhi	r7, #1
 801276e:	2700      	movls	r7, #0
 8012770:	d802      	bhi.n	8012778 <uxr_read_submessage_header+0x28>
 8012772:	4638      	mov	r0, r7
 8012774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012778:	4633      	mov	r3, r6
 801277a:	4642      	mov	r2, r8
 801277c:	4620      	mov	r0, r4
 801277e:	4629      	mov	r1, r5
 8012780:	f000 fa1a 	bl	8012bb8 <uxr_deserialize_submessage_header>
 8012784:	f898 3000 	ldrb.w	r3, [r8]
 8012788:	f003 0201 	and.w	r2, r3, #1
 801278c:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8012790:	f888 3000 	strb.w	r3, [r8]
 8012794:	7522      	strb	r2, [r4, #20]
 8012796:	4638      	mov	r0, r7
 8012798:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801279c <uxr_submessage_padding>:
 801279c:	f010 0003 	ands.w	r0, r0, #3
 80127a0:	bf18      	it	ne
 80127a2:	f1c0 0004 	rsbne	r0, r0, #4
 80127a6:	4770      	bx	lr

080127a8 <uxr_millis>:
 80127a8:	b510      	push	{r4, lr}
 80127aa:	b084      	sub	sp, #16
 80127ac:	4669      	mov	r1, sp
 80127ae:	2001      	movs	r0, #1
 80127b0:	f7ef fc4a 	bl	8002048 <clock_gettime>
 80127b4:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 80127b8:	4b06      	ldr	r3, [pc, #24]	@ (80127d4 <uxr_millis+0x2c>)
 80127ba:	fba0 0103 	umull	r0, r1, r0, r3
 80127be:	1900      	adds	r0, r0, r4
 80127c0:	fb03 1102 	mla	r1, r3, r2, r1
 80127c4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 80127c8:	4a03      	ldr	r2, [pc, #12]	@ (80127d8 <uxr_millis+0x30>)
 80127ca:	2300      	movs	r3, #0
 80127cc:	f7ee fa74 	bl	8000cb8 <__aeabi_ldivmod>
 80127d0:	b004      	add	sp, #16
 80127d2:	bd10      	pop	{r4, pc}
 80127d4:	3b9aca00 	.word	0x3b9aca00
 80127d8:	000f4240 	.word	0x000f4240

080127dc <uxr_nanos>:
 80127dc:	b510      	push	{r4, lr}
 80127de:	b084      	sub	sp, #16
 80127e0:	4669      	mov	r1, sp
 80127e2:	2001      	movs	r0, #1
 80127e4:	f7ef fc30 	bl	8002048 <clock_gettime>
 80127e8:	4a06      	ldr	r2, [pc, #24]	@ (8012804 <uxr_nanos+0x28>)
 80127ea:	9800      	ldr	r0, [sp, #0]
 80127ec:	9902      	ldr	r1, [sp, #8]
 80127ee:	9c01      	ldr	r4, [sp, #4]
 80127f0:	fba0 0302 	umull	r0, r3, r0, r2
 80127f4:	1840      	adds	r0, r0, r1
 80127f6:	fb02 3304 	mla	r3, r2, r4, r3
 80127fa:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 80127fe:	b004      	add	sp, #16
 8012800:	bd10      	pop	{r4, pc}
 8012802:	bf00      	nop
 8012804:	3b9aca00 	.word	0x3b9aca00

08012808 <on_full_output_buffer_fragmented>:
 8012808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801280c:	460c      	mov	r4, r1
 801280e:	b08a      	sub	sp, #40	@ 0x28
 8012810:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 8012814:	4606      	mov	r6, r0
 8012816:	f104 0008 	add.w	r0, r4, #8
 801281a:	f7ff ff4b 	bl	80126b4 <uxr_get_output_reliable_stream>
 801281e:	4605      	mov	r5, r0
 8012820:	f007 fbda 	bl	8019fd8 <get_available_free_slots>
 8012824:	b968      	cbnz	r0, 8012842 <on_full_output_buffer_fragmented+0x3a>
 8012826:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 801282a:	4620      	mov	r0, r4
 801282c:	4798      	blx	r3
 801282e:	b918      	cbnz	r0, 8012838 <on_full_output_buffer_fragmented+0x30>
 8012830:	2001      	movs	r0, #1
 8012832:	b00a      	add	sp, #40	@ 0x28
 8012834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012838:	4628      	mov	r0, r5
 801283a:	f007 fbcd 	bl	8019fd8 <get_available_free_slots>
 801283e:	2800      	cmp	r0, #0
 8012840:	d0f6      	beq.n	8012830 <on_full_output_buffer_fragmented+0x28>
 8012842:	892a      	ldrh	r2, [r5, #8]
 8012844:	686b      	ldr	r3, [r5, #4]
 8012846:	fbb3 f8f2 	udiv	r8, r3, r2
 801284a:	89eb      	ldrh	r3, [r5, #14]
 801284c:	7b29      	ldrb	r1, [r5, #12]
 801284e:	fbb3 f0f2 	udiv	r0, r3, r2
 8012852:	fb02 3310 	mls	r3, r2, r0, r3
 8012856:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 801285a:	b29b      	uxth	r3, r3
 801285c:	fb08 f303 	mul.w	r3, r8, r3
 8012860:	31fc      	adds	r1, #252	@ 0xfc
 8012862:	f1a8 0804 	sub.w	r8, r8, #4
 8012866:	4441      	add	r1, r8
 8012868:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801286c:	b28f      	uxth	r7, r1
 801286e:	6829      	ldr	r1, [r5, #0]
 8012870:	3304      	adds	r3, #4
 8012872:	1bd2      	subs	r2, r2, r7
 8012874:	4419      	add	r1, r3
 8012876:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 801287a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801287e:	9300      	str	r3, [sp, #0]
 8012880:	4642      	mov	r2, r8
 8012882:	2300      	movs	r3, #0
 8012884:	a802      	add	r0, sp, #8
 8012886:	f7fb fbf5 	bl	800e074 <ucdr_init_buffer_origin_offset>
 801288a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 801288e:	f102 0308 	add.w	r3, r2, #8
 8012892:	4543      	cmp	r3, r8
 8012894:	d928      	bls.n	80128e8 <on_full_output_buffer_fragmented+0xe0>
 8012896:	463a      	mov	r2, r7
 8012898:	2300      	movs	r3, #0
 801289a:	210d      	movs	r1, #13
 801289c:	a802      	add	r0, sp, #8
 801289e:	f7ff ff3d 	bl	801271c <uxr_buffer_submessage_header>
 80128a2:	8929      	ldrh	r1, [r5, #8]
 80128a4:	89eb      	ldrh	r3, [r5, #14]
 80128a6:	fbb3 f2f1 	udiv	r2, r3, r1
 80128aa:	fb01 3312 	mls	r3, r1, r2, r3
 80128ae:	b29b      	uxth	r3, r3
 80128b0:	686a      	ldr	r2, [r5, #4]
 80128b2:	fbb2 f2f1 	udiv	r2, r2, r1
 80128b6:	fb02 f303 	mul.w	r3, r2, r3
 80128ba:	682a      	ldr	r2, [r5, #0]
 80128bc:	f842 8003 	str.w	r8, [r2, r3]
 80128c0:	89e8      	ldrh	r0, [r5, #14]
 80128c2:	2101      	movs	r1, #1
 80128c4:	f007 fcdc 	bl	801a280 <uxr_seq_num_add>
 80128c8:	9904      	ldr	r1, [sp, #16]
 80128ca:	9a03      	ldr	r2, [sp, #12]
 80128cc:	81e8      	strh	r0, [r5, #14]
 80128ce:	1a52      	subs	r2, r2, r1
 80128d0:	4630      	mov	r0, r6
 80128d2:	f7fb fbe1 	bl	800e098 <ucdr_init_buffer>
 80128d6:	4630      	mov	r0, r6
 80128d8:	4910      	ldr	r1, [pc, #64]	@ (801291c <on_full_output_buffer_fragmented+0x114>)
 80128da:	4622      	mov	r2, r4
 80128dc:	f7fb fbb0 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 80128e0:	2000      	movs	r0, #0
 80128e2:	b00a      	add	sp, #40	@ 0x28
 80128e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80128e8:	b292      	uxth	r2, r2
 80128ea:	2302      	movs	r3, #2
 80128ec:	210d      	movs	r1, #13
 80128ee:	a802      	add	r0, sp, #8
 80128f0:	f7ff ff14 	bl	801271c <uxr_buffer_submessage_header>
 80128f4:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 80128f8:	8928      	ldrh	r0, [r5, #8]
 80128fa:	f103 0208 	add.w	r2, r3, #8
 80128fe:	89eb      	ldrh	r3, [r5, #14]
 8012900:	fbb3 f1f0 	udiv	r1, r3, r0
 8012904:	fb00 3311 	mls	r3, r0, r1, r3
 8012908:	b29b      	uxth	r3, r3
 801290a:	6869      	ldr	r1, [r5, #4]
 801290c:	fbb1 f1f0 	udiv	r1, r1, r0
 8012910:	fb01 f303 	mul.w	r3, r1, r3
 8012914:	6829      	ldr	r1, [r5, #0]
 8012916:	50ca      	str	r2, [r1, r3]
 8012918:	e7d2      	b.n	80128c0 <on_full_output_buffer_fragmented+0xb8>
 801291a:	bf00      	nop
 801291c:	08012809 	.word	0x08012809

08012920 <uxr_prepare_output_stream>:
 8012920:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012922:	b087      	sub	sp, #28
 8012924:	2707      	movs	r7, #7
 8012926:	9202      	str	r2, [sp, #8]
 8012928:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801292a:	2500      	movs	r5, #0
 801292c:	3204      	adds	r2, #4
 801292e:	e9cd 7500 	strd	r7, r5, [sp]
 8012932:	461c      	mov	r4, r3
 8012934:	4606      	mov	r6, r0
 8012936:	f7ff fc6d 	bl	8012214 <uxr_prepare_stream_to_write_submessage>
 801293a:	f080 0201 	eor.w	r2, r0, #1
 801293e:	b2d2      	uxtb	r2, r2
 8012940:	75a2      	strb	r2, [r4, #22]
 8012942:	b112      	cbz	r2, 801294a <uxr_prepare_output_stream+0x2a>
 8012944:	4628      	mov	r0, r5
 8012946:	b007      	add	sp, #28
 8012948:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801294a:	aa05      	add	r2, sp, #20
 801294c:	9902      	ldr	r1, [sp, #8]
 801294e:	4630      	mov	r0, r6
 8012950:	f7ff fd9a 	bl	8012488 <uxr_init_base_object_request>
 8012954:	a905      	add	r1, sp, #20
 8012956:	4605      	mov	r5, r0
 8012958:	4620      	mov	r0, r4
 801295a:	f001 f865 	bl	8013a28 <uxr_serialize_WRITE_DATA_Payload_Data>
 801295e:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8012962:	69a6      	ldr	r6, [r4, #24]
 8012964:	69e7      	ldr	r7, [r4, #28]
 8012966:	1a52      	subs	r2, r2, r1
 8012968:	4620      	mov	r0, r4
 801296a:	f7fb fb95 	bl	800e098 <ucdr_init_buffer>
 801296e:	4620      	mov	r0, r4
 8012970:	463a      	mov	r2, r7
 8012972:	4631      	mov	r1, r6
 8012974:	f7fb fb64 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 8012978:	4628      	mov	r0, r5
 801297a:	b007      	add	sp, #28
 801297c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801297e:	bf00      	nop

08012980 <uxr_prepare_output_stream_fragmented>:
 8012980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012984:	b093      	sub	sp, #76	@ 0x4c
 8012986:	4605      	mov	r5, r0
 8012988:	9107      	str	r1, [sp, #28]
 801298a:	3008      	adds	r0, #8
 801298c:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8012990:	9303      	str	r3, [sp, #12]
 8012992:	9206      	str	r2, [sp, #24]
 8012994:	f7ff fe8e 	bl	80126b4 <uxr_get_output_reliable_stream>
 8012998:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801299c:	2b01      	cmp	r3, #1
 801299e:	f000 8095 	beq.w	8012acc <uxr_prepare_output_stream_fragmented+0x14c>
 80129a2:	4604      	mov	r4, r0
 80129a4:	2800      	cmp	r0, #0
 80129a6:	f000 8091 	beq.w	8012acc <uxr_prepare_output_stream_fragmented+0x14c>
 80129aa:	f007 fb15 	bl	8019fd8 <get_available_free_slots>
 80129ae:	2800      	cmp	r0, #0
 80129b0:	f000 8087 	beq.w	8012ac2 <uxr_prepare_output_stream_fragmented+0x142>
 80129b4:	8922      	ldrh	r2, [r4, #8]
 80129b6:	89e7      	ldrh	r7, [r4, #14]
 80129b8:	fbb7 f3f2 	udiv	r3, r7, r2
 80129bc:	fb02 7313 	mls	r3, r2, r3, r7
 80129c0:	b29b      	uxth	r3, r3
 80129c2:	6861      	ldr	r1, [r4, #4]
 80129c4:	fbb1 f1f2 	udiv	r1, r1, r2
 80129c8:	6822      	ldr	r2, [r4, #0]
 80129ca:	9105      	str	r1, [sp, #20]
 80129cc:	fb01 f303 	mul.w	r3, r1, r3
 80129d0:	3304      	adds	r3, #4
 80129d2:	eb02 0903 	add.w	r9, r2, r3
 80129d6:	7b23      	ldrb	r3, [r4, #12]
 80129d8:	f859 8c04 	ldr.w	r8, [r9, #-4]
 80129dc:	4543      	cmp	r3, r8
 80129de:	f1a1 0b04 	sub.w	fp, r1, #4
 80129e2:	d37f      	bcc.n	8012ae4 <uxr_prepare_output_stream_fragmented+0x164>
 80129e4:	f1ab 0a04 	sub.w	sl, fp, #4
 80129e8:	ebaa 0a03 	sub.w	sl, sl, r3
 80129ec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80129ee:	f8cd 8000 	str.w	r8, [sp]
 80129f2:	fa1f f38a 	uxth.w	r3, sl
 80129f6:	9304      	str	r3, [sp, #16]
 80129f8:	465a      	mov	r2, fp
 80129fa:	2300      	movs	r3, #0
 80129fc:	4649      	mov	r1, r9
 80129fe:	a80a      	add	r0, sp, #40	@ 0x28
 8012a00:	f7fb fb38 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8012a04:	f106 0a08 	add.w	sl, r6, #8
 8012a08:	45da      	cmp	sl, fp
 8012a0a:	bf2c      	ite	cs
 8012a0c:	2300      	movcs	r3, #0
 8012a0e:	2301      	movcc	r3, #1
 8012a10:	9a04      	ldr	r2, [sp, #16]
 8012a12:	005b      	lsls	r3, r3, #1
 8012a14:	210d      	movs	r1, #13
 8012a16:	a80a      	add	r0, sp, #40	@ 0x28
 8012a18:	f7ff fe80 	bl	801271c <uxr_buffer_submessage_header>
 8012a1c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8012a20:	fbb7 f2fc 	udiv	r2, r7, ip
 8012a24:	fb0c 7212 	mls	r2, ip, r2, r7
 8012a28:	b292      	uxth	r2, r2
 8012a2a:	6863      	ldr	r3, [r4, #4]
 8012a2c:	fbb3 f3fc 	udiv	r3, r3, ip
 8012a30:	fb02 f303 	mul.w	r3, r2, r3
 8012a34:	6822      	ldr	r2, [r4, #0]
 8012a36:	2101      	movs	r1, #1
 8012a38:	f842 b003 	str.w	fp, [r2, r3]
 8012a3c:	4638      	mov	r0, r7
 8012a3e:	f007 fc1f 	bl	801a280 <uxr_seq_num_add>
 8012a42:	9b05      	ldr	r3, [sp, #20]
 8012a44:	9e03      	ldr	r6, [sp, #12]
 8012a46:	f1a3 0208 	sub.w	r2, r3, #8
 8012a4a:	f108 0104 	add.w	r1, r8, #4
 8012a4e:	4607      	mov	r7, r0
 8012a50:	eba2 0208 	sub.w	r2, r2, r8
 8012a54:	4449      	add	r1, r9
 8012a56:	4630      	mov	r0, r6
 8012a58:	f7fb fb1e 	bl	800e098 <ucdr_init_buffer>
 8012a5c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8012a5e:	81e7      	strh	r7, [r4, #14]
 8012a60:	1d1a      	adds	r2, r3, #4
 8012a62:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8012a66:	bf28      	it	cs
 8012a68:	2200      	movcs	r2, #0
 8012a6a:	2300      	movs	r3, #0
 8012a6c:	b292      	uxth	r2, r2
 8012a6e:	2107      	movs	r1, #7
 8012a70:	4630      	mov	r0, r6
 8012a72:	f7ff fe53 	bl	801271c <uxr_buffer_submessage_header>
 8012a76:	9906      	ldr	r1, [sp, #24]
 8012a78:	aa09      	add	r2, sp, #36	@ 0x24
 8012a7a:	4628      	mov	r0, r5
 8012a7c:	f7ff fd04 	bl	8012488 <uxr_init_base_object_request>
 8012a80:	4604      	mov	r4, r0
 8012a82:	b320      	cbz	r0, 8012ace <uxr_prepare_output_stream_fragmented+0x14e>
 8012a84:	9e03      	ldr	r6, [sp, #12]
 8012a86:	a909      	add	r1, sp, #36	@ 0x24
 8012a88:	4630      	mov	r0, r6
 8012a8a:	f000 ffcd 	bl	8013a28 <uxr_serialize_WRITE_DATA_Payload_Data>
 8012a8e:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8012a92:	4630      	mov	r0, r6
 8012a94:	1a52      	subs	r2, r2, r1
 8012a96:	f7fb faff 	bl	800e098 <ucdr_init_buffer>
 8012a9a:	9b07      	ldr	r3, [sp, #28]
 8012a9c:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 8012aa0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012aa2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 8012aa6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8012aa8:	491a      	ldr	r1, [pc, #104]	@ (8012b14 <uxr_prepare_output_stream_fragmented+0x194>)
 8012aaa:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 8012aae:	4630      	mov	r0, r6
 8012ab0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 8012ab4:	462a      	mov	r2, r5
 8012ab6:	f7fb fac3 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 8012aba:	4620      	mov	r0, r4
 8012abc:	b013      	add	sp, #76	@ 0x4c
 8012abe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ac2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8012ac4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012ac6:	4628      	mov	r0, r5
 8012ac8:	4798      	blx	r3
 8012aca:	b920      	cbnz	r0, 8012ad6 <uxr_prepare_output_stream_fragmented+0x156>
 8012acc:	2400      	movs	r4, #0
 8012ace:	4620      	mov	r0, r4
 8012ad0:	b013      	add	sp, #76	@ 0x4c
 8012ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ad6:	4620      	mov	r0, r4
 8012ad8:	f007 fa7e 	bl	8019fd8 <get_available_free_slots>
 8012adc:	2800      	cmp	r0, #0
 8012ade:	f47f af69 	bne.w	80129b4 <uxr_prepare_output_stream_fragmented+0x34>
 8012ae2:	e7f3      	b.n	8012acc <uxr_prepare_output_stream_fragmented+0x14c>
 8012ae4:	4638      	mov	r0, r7
 8012ae6:	2101      	movs	r1, #1
 8012ae8:	f007 fbca 	bl	801a280 <uxr_seq_num_add>
 8012aec:	8921      	ldrh	r1, [r4, #8]
 8012aee:	fbb0 f2f1 	udiv	r2, r0, r1
 8012af2:	fb01 0212 	mls	r2, r1, r2, r0
 8012af6:	b292      	uxth	r2, r2
 8012af8:	6863      	ldr	r3, [r4, #4]
 8012afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8012afe:	fb02 f303 	mul.w	r3, r2, r3
 8012b02:	6822      	ldr	r2, [r4, #0]
 8012b04:	3304      	adds	r3, #4
 8012b06:	eb02 0903 	add.w	r9, r2, r3
 8012b0a:	4607      	mov	r7, r0
 8012b0c:	7b23      	ldrb	r3, [r4, #12]
 8012b0e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8012b12:	e767      	b.n	80129e4 <uxr_prepare_output_stream_fragmented+0x64>
 8012b14:	08012809 	.word	0x08012809

08012b18 <uxr_serialize_message_header>:
 8012b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b1c:	4617      	mov	r7, r2
 8012b1e:	4604      	mov	r4, r0
 8012b20:	461e      	mov	r6, r3
 8012b22:	460d      	mov	r5, r1
 8012b24:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012b28:	f7f9 fff6 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012b2c:	4639      	mov	r1, r7
 8012b2e:	4620      	mov	r0, r4
 8012b30:	f7f9 fff2 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012b34:	4632      	mov	r2, r6
 8012b36:	2101      	movs	r1, #1
 8012b38:	4620      	mov	r0, r4
 8012b3a:	f7fa f8a3 	bl	800cc84 <ucdr_serialize_endian_uint16_t>
 8012b3e:	062b      	lsls	r3, r5, #24
 8012b40:	d501      	bpl.n	8012b46 <uxr_serialize_message_header+0x2e>
 8012b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b46:	4641      	mov	r1, r8
 8012b48:	4620      	mov	r0, r4
 8012b4a:	2204      	movs	r2, #4
 8012b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b50:	f7fe b84c 	b.w	8010bec <ucdr_serialize_array_uint8_t>

08012b54 <uxr_deserialize_message_header>:
 8012b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012b58:	4617      	mov	r7, r2
 8012b5a:	4604      	mov	r4, r0
 8012b5c:	461e      	mov	r6, r3
 8012b5e:	460d      	mov	r5, r1
 8012b60:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8012b64:	f7f9 ffee 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012b68:	4639      	mov	r1, r7
 8012b6a:	4620      	mov	r0, r4
 8012b6c:	f7f9 ffea 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012b70:	4632      	mov	r2, r6
 8012b72:	2101      	movs	r1, #1
 8012b74:	4620      	mov	r0, r4
 8012b76:	f7fa f97b 	bl	800ce70 <ucdr_deserialize_endian_uint16_t>
 8012b7a:	f995 3000 	ldrsb.w	r3, [r5]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	da01      	bge.n	8012b86 <uxr_deserialize_message_header+0x32>
 8012b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012b86:	4641      	mov	r1, r8
 8012b88:	4620      	mov	r0, r4
 8012b8a:	2204      	movs	r2, #4
 8012b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012b90:	f7fe b890 	b.w	8010cb4 <ucdr_deserialize_array_uint8_t>

08012b94 <uxr_serialize_submessage_header>:
 8012b94:	b570      	push	{r4, r5, r6, lr}
 8012b96:	4616      	mov	r6, r2
 8012b98:	4604      	mov	r4, r0
 8012b9a:	461d      	mov	r5, r3
 8012b9c:	f7f9 ffbc 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012ba0:	4631      	mov	r1, r6
 8012ba2:	4620      	mov	r0, r4
 8012ba4:	f7f9 ffb8 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012ba8:	462a      	mov	r2, r5
 8012baa:	4620      	mov	r0, r4
 8012bac:	2101      	movs	r1, #1
 8012bae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012bb2:	f7fa b867 	b.w	800cc84 <ucdr_serialize_endian_uint16_t>
 8012bb6:	bf00      	nop

08012bb8 <uxr_deserialize_submessage_header>:
 8012bb8:	b570      	push	{r4, r5, r6, lr}
 8012bba:	4616      	mov	r6, r2
 8012bbc:	4604      	mov	r4, r0
 8012bbe:	461d      	mov	r5, r3
 8012bc0:	f7f9 ffc0 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012bc4:	4631      	mov	r1, r6
 8012bc6:	4620      	mov	r0, r4
 8012bc8:	f7f9 ffbc 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012bcc:	462a      	mov	r2, r5
 8012bce:	4620      	mov	r0, r4
 8012bd0:	2101      	movs	r1, #1
 8012bd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012bd6:	f7fa b94b 	b.w	800ce70 <ucdr_deserialize_endian_uint16_t>
 8012bda:	bf00      	nop

08012bdc <uxr_serialize_CLIENT_Representation>:
 8012bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012be0:	2204      	movs	r2, #4
 8012be2:	460e      	mov	r6, r1
 8012be4:	4605      	mov	r5, r0
 8012be6:	f7fe f801 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012bea:	2202      	movs	r2, #2
 8012bec:	1d31      	adds	r1, r6, #4
 8012bee:	4604      	mov	r4, r0
 8012bf0:	4628      	mov	r0, r5
 8012bf2:	f7fd fffb 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012bf6:	2202      	movs	r2, #2
 8012bf8:	4004      	ands	r4, r0
 8012bfa:	1db1      	adds	r1, r6, #6
 8012bfc:	4628      	mov	r0, r5
 8012bfe:	f7fd fff5 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012c02:	b2e4      	uxtb	r4, r4
 8012c04:	2204      	movs	r2, #4
 8012c06:	4004      	ands	r4, r0
 8012c08:	f106 0108 	add.w	r1, r6, #8
 8012c0c:	4628      	mov	r0, r5
 8012c0e:	f7fd ffed 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012c12:	7b31      	ldrb	r1, [r6, #12]
 8012c14:	ea00 0804 	and.w	r8, r0, r4
 8012c18:	4628      	mov	r0, r5
 8012c1a:	f7f9 ff7d 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012c1e:	7b71      	ldrb	r1, [r6, #13]
 8012c20:	ea08 0800 	and.w	r8, r8, r0
 8012c24:	4628      	mov	r0, r5
 8012c26:	f7f9 ff49 	bl	800cabc <ucdr_serialize_bool>
 8012c2a:	7b73      	ldrb	r3, [r6, #13]
 8012c2c:	ea08 0800 	and.w	r8, r8, r0
 8012c30:	b93b      	cbnz	r3, 8012c42 <uxr_serialize_CLIENT_Representation+0x66>
 8012c32:	8bb1      	ldrh	r1, [r6, #28]
 8012c34:	4628      	mov	r0, r5
 8012c36:	f7f9 ff9b 	bl	800cb70 <ucdr_serialize_uint16_t>
 8012c3a:	ea08 0000 	and.w	r0, r8, r0
 8012c3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c42:	6931      	ldr	r1, [r6, #16]
 8012c44:	4628      	mov	r0, r5
 8012c46:	f7fa f983 	bl	800cf50 <ucdr_serialize_uint32_t>
 8012c4a:	6933      	ldr	r3, [r6, #16]
 8012c4c:	b1e3      	cbz	r3, 8012c88 <uxr_serialize_CLIENT_Representation+0xac>
 8012c4e:	b1c0      	cbz	r0, 8012c82 <uxr_serialize_CLIENT_Representation+0xa6>
 8012c50:	4637      	mov	r7, r6
 8012c52:	f04f 0900 	mov.w	r9, #0
 8012c56:	e001      	b.n	8012c5c <uxr_serialize_CLIENT_Representation+0x80>
 8012c58:	3708      	adds	r7, #8
 8012c5a:	b194      	cbz	r4, 8012c82 <uxr_serialize_CLIENT_Representation+0xa6>
 8012c5c:	6979      	ldr	r1, [r7, #20]
 8012c5e:	4628      	mov	r0, r5
 8012c60:	f006 fbd2 	bl	8019408 <ucdr_serialize_string>
 8012c64:	69b9      	ldr	r1, [r7, #24]
 8012c66:	4604      	mov	r4, r0
 8012c68:	4628      	mov	r0, r5
 8012c6a:	f006 fbcd 	bl	8019408 <ucdr_serialize_string>
 8012c6e:	6933      	ldr	r3, [r6, #16]
 8012c70:	f109 0901 	add.w	r9, r9, #1
 8012c74:	4004      	ands	r4, r0
 8012c76:	4599      	cmp	r9, r3
 8012c78:	b2e4      	uxtb	r4, r4
 8012c7a:	d3ed      	bcc.n	8012c58 <uxr_serialize_CLIENT_Representation+0x7c>
 8012c7c:	ea08 0804 	and.w	r8, r8, r4
 8012c80:	e7d7      	b.n	8012c32 <uxr_serialize_CLIENT_Representation+0x56>
 8012c82:	f04f 0800 	mov.w	r8, #0
 8012c86:	e7d4      	b.n	8012c32 <uxr_serialize_CLIENT_Representation+0x56>
 8012c88:	ea08 0800 	and.w	r8, r8, r0
 8012c8c:	e7d1      	b.n	8012c32 <uxr_serialize_CLIENT_Representation+0x56>
 8012c8e:	bf00      	nop

08012c90 <uxr_deserialize_CLIENT_Representation>:
 8012c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c94:	2204      	movs	r2, #4
 8012c96:	460c      	mov	r4, r1
 8012c98:	4605      	mov	r5, r0
 8012c9a:	f7fe f80b 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8012c9e:	2202      	movs	r2, #2
 8012ca0:	1d21      	adds	r1, r4, #4
 8012ca2:	4606      	mov	r6, r0
 8012ca4:	4628      	mov	r0, r5
 8012ca6:	f7fe f805 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8012caa:	2202      	movs	r2, #2
 8012cac:	4006      	ands	r6, r0
 8012cae:	1da1      	adds	r1, r4, #6
 8012cb0:	4628      	mov	r0, r5
 8012cb2:	f7fd ffff 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8012cb6:	b2f6      	uxtb	r6, r6
 8012cb8:	2204      	movs	r2, #4
 8012cba:	4006      	ands	r6, r0
 8012cbc:	f104 0108 	add.w	r1, r4, #8
 8012cc0:	4628      	mov	r0, r5
 8012cc2:	f7fd fff7 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8012cc6:	f104 010c 	add.w	r1, r4, #12
 8012cca:	ea00 0706 	and.w	r7, r0, r6
 8012cce:	4628      	mov	r0, r5
 8012cd0:	f7f9 ff38 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012cd4:	f104 010d 	add.w	r1, r4, #13
 8012cd8:	4007      	ands	r7, r0
 8012cda:	4628      	mov	r0, r5
 8012cdc:	f7f9 ff04 	bl	800cae8 <ucdr_deserialize_bool>
 8012ce0:	7b63      	ldrb	r3, [r4, #13]
 8012ce2:	4007      	ands	r7, r0
 8012ce4:	b93b      	cbnz	r3, 8012cf6 <uxr_deserialize_CLIENT_Representation+0x66>
 8012ce6:	f104 011c 	add.w	r1, r4, #28
 8012cea:	4628      	mov	r0, r5
 8012cec:	f7fa f844 	bl	800cd78 <ucdr_deserialize_uint16_t>
 8012cf0:	4038      	ands	r0, r7
 8012cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012cf6:	f104 0110 	add.w	r1, r4, #16
 8012cfa:	4628      	mov	r0, r5
 8012cfc:	f7fa fa52 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 8012d00:	6923      	ldr	r3, [r4, #16]
 8012d02:	2b01      	cmp	r3, #1
 8012d04:	d903      	bls.n	8012d0e <uxr_deserialize_CLIENT_Representation+0x7e>
 8012d06:	2301      	movs	r3, #1
 8012d08:	75ab      	strb	r3, [r5, #22]
 8012d0a:	2700      	movs	r7, #0
 8012d0c:	e7eb      	b.n	8012ce6 <uxr_deserialize_CLIENT_Representation+0x56>
 8012d0e:	b30b      	cbz	r3, 8012d54 <uxr_deserialize_CLIENT_Representation+0xc4>
 8012d10:	2800      	cmp	r0, #0
 8012d12:	d0fa      	beq.n	8012d0a <uxr_deserialize_CLIENT_Representation+0x7a>
 8012d14:	46a0      	mov	r8, r4
 8012d16:	f04f 0900 	mov.w	r9, #0
 8012d1a:	e003      	b.n	8012d24 <uxr_deserialize_CLIENT_Representation+0x94>
 8012d1c:	f108 0808 	add.w	r8, r8, #8
 8012d20:	2e00      	cmp	r6, #0
 8012d22:	d0f2      	beq.n	8012d0a <uxr_deserialize_CLIENT_Representation+0x7a>
 8012d24:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8012d28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012d2c:	4628      	mov	r0, r5
 8012d2e:	f006 fb79 	bl	8019424 <ucdr_deserialize_string>
 8012d32:	f8d8 1018 	ldr.w	r1, [r8, #24]
 8012d36:	4606      	mov	r6, r0
 8012d38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012d3c:	4628      	mov	r0, r5
 8012d3e:	f006 fb71 	bl	8019424 <ucdr_deserialize_string>
 8012d42:	6923      	ldr	r3, [r4, #16]
 8012d44:	f109 0901 	add.w	r9, r9, #1
 8012d48:	4006      	ands	r6, r0
 8012d4a:	4599      	cmp	r9, r3
 8012d4c:	b2f6      	uxtb	r6, r6
 8012d4e:	d3e5      	bcc.n	8012d1c <uxr_deserialize_CLIENT_Representation+0x8c>
 8012d50:	4037      	ands	r7, r6
 8012d52:	e7c8      	b.n	8012ce6 <uxr_deserialize_CLIENT_Representation+0x56>
 8012d54:	4007      	ands	r7, r0
 8012d56:	e7c6      	b.n	8012ce6 <uxr_deserialize_CLIENT_Representation+0x56>

08012d58 <uxr_serialize_AGENT_Representation>:
 8012d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d5c:	2204      	movs	r2, #4
 8012d5e:	460f      	mov	r7, r1
 8012d60:	4605      	mov	r5, r0
 8012d62:	f7fd ff43 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012d66:	2202      	movs	r2, #2
 8012d68:	4604      	mov	r4, r0
 8012d6a:	1d39      	adds	r1, r7, #4
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	f7fd ff3d 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012d72:	4020      	ands	r0, r4
 8012d74:	2202      	movs	r2, #2
 8012d76:	b2c4      	uxtb	r4, r0
 8012d78:	1db9      	adds	r1, r7, #6
 8012d7a:	4628      	mov	r0, r5
 8012d7c:	f7fd ff36 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012d80:	7a39      	ldrb	r1, [r7, #8]
 8012d82:	4004      	ands	r4, r0
 8012d84:	4628      	mov	r0, r5
 8012d86:	f7f9 fe99 	bl	800cabc <ucdr_serialize_bool>
 8012d8a:	7a3b      	ldrb	r3, [r7, #8]
 8012d8c:	ea00 0804 	and.w	r8, r0, r4
 8012d90:	b913      	cbnz	r3, 8012d98 <uxr_serialize_AGENT_Representation+0x40>
 8012d92:	4640      	mov	r0, r8
 8012d94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d98:	68f9      	ldr	r1, [r7, #12]
 8012d9a:	4628      	mov	r0, r5
 8012d9c:	f7fa f8d8 	bl	800cf50 <ucdr_serialize_uint32_t>
 8012da0:	68fb      	ldr	r3, [r7, #12]
 8012da2:	b303      	cbz	r3, 8012de6 <uxr_serialize_AGENT_Representation+0x8e>
 8012da4:	b1d0      	cbz	r0, 8012ddc <uxr_serialize_AGENT_Representation+0x84>
 8012da6:	463e      	mov	r6, r7
 8012da8:	f04f 0900 	mov.w	r9, #0
 8012dac:	e001      	b.n	8012db2 <uxr_serialize_AGENT_Representation+0x5a>
 8012dae:	3608      	adds	r6, #8
 8012db0:	b1a4      	cbz	r4, 8012ddc <uxr_serialize_AGENT_Representation+0x84>
 8012db2:	6931      	ldr	r1, [r6, #16]
 8012db4:	4628      	mov	r0, r5
 8012db6:	f006 fb27 	bl	8019408 <ucdr_serialize_string>
 8012dba:	6971      	ldr	r1, [r6, #20]
 8012dbc:	4604      	mov	r4, r0
 8012dbe:	4628      	mov	r0, r5
 8012dc0:	f006 fb22 	bl	8019408 <ucdr_serialize_string>
 8012dc4:	68fb      	ldr	r3, [r7, #12]
 8012dc6:	f109 0901 	add.w	r9, r9, #1
 8012dca:	4004      	ands	r4, r0
 8012dcc:	4599      	cmp	r9, r3
 8012dce:	b2e4      	uxtb	r4, r4
 8012dd0:	d3ed      	bcc.n	8012dae <uxr_serialize_AGENT_Representation+0x56>
 8012dd2:	ea08 0804 	and.w	r8, r8, r4
 8012dd6:	4640      	mov	r0, r8
 8012dd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ddc:	f04f 0800 	mov.w	r8, #0
 8012de0:	4640      	mov	r0, r8
 8012de2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012de6:	ea08 0800 	and.w	r8, r8, r0
 8012dea:	e7d2      	b.n	8012d92 <uxr_serialize_AGENT_Representation+0x3a>

08012dec <uxr_serialize_DATAWRITER_Representation>:
 8012dec:	b570      	push	{r4, r5, r6, lr}
 8012dee:	460d      	mov	r5, r1
 8012df0:	7809      	ldrb	r1, [r1, #0]
 8012df2:	4606      	mov	r6, r0
 8012df4:	f7f9 fe90 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012df8:	4604      	mov	r4, r0
 8012dfa:	b130      	cbz	r0, 8012e0a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012dfc:	782b      	ldrb	r3, [r5, #0]
 8012dfe:	2b02      	cmp	r3, #2
 8012e00:	d00c      	beq.n	8012e1c <uxr_serialize_DATAWRITER_Representation+0x30>
 8012e02:	2b03      	cmp	r3, #3
 8012e04:	d010      	beq.n	8012e28 <uxr_serialize_DATAWRITER_Representation+0x3c>
 8012e06:	2b01      	cmp	r3, #1
 8012e08:	d008      	beq.n	8012e1c <uxr_serialize_DATAWRITER_Representation+0x30>
 8012e0a:	2202      	movs	r2, #2
 8012e0c:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012e10:	4630      	mov	r0, r6
 8012e12:	f7fd feeb 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012e16:	4020      	ands	r0, r4
 8012e18:	b2c0      	uxtb	r0, r0
 8012e1a:	bd70      	pop	{r4, r5, r6, pc}
 8012e1c:	6869      	ldr	r1, [r5, #4]
 8012e1e:	4630      	mov	r0, r6
 8012e20:	f006 faf2 	bl	8019408 <ucdr_serialize_string>
 8012e24:	4604      	mov	r4, r0
 8012e26:	e7f0      	b.n	8012e0a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012e28:	4629      	mov	r1, r5
 8012e2a:	4630      	mov	r0, r6
 8012e2c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8012e30:	3104      	adds	r1, #4
 8012e32:	f7fe f87b 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8012e36:	4604      	mov	r4, r0
 8012e38:	e7e7      	b.n	8012e0a <uxr_serialize_DATAWRITER_Representation+0x1e>
 8012e3a:	bf00      	nop

08012e3c <uxr_serialize_ObjectVariant.part.0>:
 8012e3c:	b570      	push	{r4, r5, r6, lr}
 8012e3e:	780b      	ldrb	r3, [r1, #0]
 8012e40:	3b01      	subs	r3, #1
 8012e42:	460c      	mov	r4, r1
 8012e44:	4605      	mov	r5, r0
 8012e46:	2b0d      	cmp	r3, #13
 8012e48:	d816      	bhi.n	8012e78 <uxr_serialize_ObjectVariant.part.0+0x3c>
 8012e4a:	e8df f003 	tbb	[pc, r3]
 8012e4e:	0733      	.short	0x0733
 8012e50:	07071717 	.word	0x07071717
 8012e54:	0c150707 	.word	0x0c150707
 8012e58:	4c510c0c 	.word	0x4c510c0c
 8012e5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012e60:	3104      	adds	r1, #4
 8012e62:	f7ff bfc3 	b.w	8012dec <uxr_serialize_DATAWRITER_Representation>
 8012e66:	7909      	ldrb	r1, [r1, #4]
 8012e68:	f7f9 fe56 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012e6c:	b300      	cbz	r0, 8012eb0 <uxr_serialize_ObjectVariant.part.0+0x74>
 8012e6e:	7923      	ldrb	r3, [r4, #4]
 8012e70:	2b01      	cmp	r3, #1
 8012e72:	d042      	beq.n	8012efa <uxr_serialize_ObjectVariant.part.0+0xbe>
 8012e74:	2b02      	cmp	r3, #2
 8012e76:	d040      	beq.n	8012efa <uxr_serialize_ObjectVariant.part.0+0xbe>
 8012e78:	2001      	movs	r0, #1
 8012e7a:	bd70      	pop	{r4, r5, r6, pc}
 8012e7c:	7909      	ldrb	r1, [r1, #4]
 8012e7e:	f7f9 fe4b 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012e82:	4606      	mov	r6, r0
 8012e84:	b158      	cbz	r0, 8012e9e <uxr_serialize_ObjectVariant.part.0+0x62>
 8012e86:	7923      	ldrb	r3, [r4, #4]
 8012e88:	2b02      	cmp	r3, #2
 8012e8a:	d03c      	beq.n	8012f06 <uxr_serialize_ObjectVariant.part.0+0xca>
 8012e8c:	2b03      	cmp	r3, #3
 8012e8e:	d106      	bne.n	8012e9e <uxr_serialize_ObjectVariant.part.0+0x62>
 8012e90:	68a2      	ldr	r2, [r4, #8]
 8012e92:	f104 010c 	add.w	r1, r4, #12
 8012e96:	4628      	mov	r0, r5
 8012e98:	f7fe f848 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8012e9c:	4606      	mov	r6, r0
 8012e9e:	2202      	movs	r2, #2
 8012ea0:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 8012ea4:	4628      	mov	r0, r5
 8012ea6:	f7fd fea1 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8012eaa:	4030      	ands	r0, r6
 8012eac:	b2c0      	uxtb	r0, r0
 8012eae:	bd70      	pop	{r4, r5, r6, pc}
 8012eb0:	2000      	movs	r0, #0
 8012eb2:	bd70      	pop	{r4, r5, r6, pc}
 8012eb4:	7909      	ldrb	r1, [r1, #4]
 8012eb6:	f7f9 fe2f 	bl	800cb18 <ucdr_serialize_uint8_t>
 8012eba:	4606      	mov	r6, r0
 8012ebc:	b158      	cbz	r0, 8012ed6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012ebe:	7923      	ldrb	r3, [r4, #4]
 8012ec0:	2b02      	cmp	r3, #2
 8012ec2:	d003      	beq.n	8012ecc <uxr_serialize_ObjectVariant.part.0+0x90>
 8012ec4:	2b03      	cmp	r3, #3
 8012ec6:	d024      	beq.n	8012f12 <uxr_serialize_ObjectVariant.part.0+0xd6>
 8012ec8:	2b01      	cmp	r3, #1
 8012eca:	d104      	bne.n	8012ed6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012ecc:	68a1      	ldr	r1, [r4, #8]
 8012ece:	4628      	mov	r0, r5
 8012ed0:	f006 fa9a 	bl	8019408 <ucdr_serialize_string>
 8012ed4:	4606      	mov	r6, r0
 8012ed6:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 8012eda:	4628      	mov	r0, r5
 8012edc:	f7fa fb44 	bl	800d568 <ucdr_serialize_int16_t>
 8012ee0:	4030      	ands	r0, r6
 8012ee2:	b2c0      	uxtb	r0, r0
 8012ee4:	bd70      	pop	{r4, r5, r6, pc}
 8012ee6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012eea:	3104      	adds	r1, #4
 8012eec:	f7ff be76 	b.w	8012bdc <uxr_serialize_CLIENT_Representation>
 8012ef0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012ef4:	3104      	adds	r1, #4
 8012ef6:	f7ff bf2f 	b.w	8012d58 <uxr_serialize_AGENT_Representation>
 8012efa:	68a1      	ldr	r1, [r4, #8]
 8012efc:	4628      	mov	r0, r5
 8012efe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f02:	f006 ba81 	b.w	8019408 <ucdr_serialize_string>
 8012f06:	68a1      	ldr	r1, [r4, #8]
 8012f08:	4628      	mov	r0, r5
 8012f0a:	f006 fa7d 	bl	8019408 <ucdr_serialize_string>
 8012f0e:	4606      	mov	r6, r0
 8012f10:	e7c5      	b.n	8012e9e <uxr_serialize_ObjectVariant.part.0+0x62>
 8012f12:	68a2      	ldr	r2, [r4, #8]
 8012f14:	f104 010c 	add.w	r1, r4, #12
 8012f18:	4628      	mov	r0, r5
 8012f1a:	f7fe f807 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8012f1e:	4606      	mov	r6, r0
 8012f20:	e7d9      	b.n	8012ed6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 8012f22:	bf00      	nop

08012f24 <uxr_deserialize_DATAWRITER_Representation>:
 8012f24:	b570      	push	{r4, r5, r6, lr}
 8012f26:	4606      	mov	r6, r0
 8012f28:	460d      	mov	r5, r1
 8012f2a:	f7f9 fe0b 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8012f2e:	4604      	mov	r4, r0
 8012f30:	b130      	cbz	r0, 8012f40 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012f32:	782b      	ldrb	r3, [r5, #0]
 8012f34:	2b02      	cmp	r3, #2
 8012f36:	d00c      	beq.n	8012f52 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012f38:	2b03      	cmp	r3, #3
 8012f3a:	d012      	beq.n	8012f62 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 8012f3c:	2b01      	cmp	r3, #1
 8012f3e:	d008      	beq.n	8012f52 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 8012f40:	2202      	movs	r2, #2
 8012f42:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 8012f46:	4630      	mov	r0, r6
 8012f48:	f7fd feb4 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8012f4c:	4020      	ands	r0, r4
 8012f4e:	b2c0      	uxtb	r0, r0
 8012f50:	bd70      	pop	{r4, r5, r6, pc}
 8012f52:	6869      	ldr	r1, [r5, #4]
 8012f54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f58:	4630      	mov	r0, r6
 8012f5a:	f006 fa63 	bl	8019424 <ucdr_deserialize_string>
 8012f5e:	4604      	mov	r4, r0
 8012f60:	e7ee      	b.n	8012f40 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012f62:	1d2b      	adds	r3, r5, #4
 8012f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012f68:	f105 0108 	add.w	r1, r5, #8
 8012f6c:	4630      	mov	r0, r6
 8012f6e:	f7fd ffef 	bl	8010f50 <ucdr_deserialize_sequence_uint8_t>
 8012f72:	4604      	mov	r4, r0
 8012f74:	e7e4      	b.n	8012f40 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 8012f76:	bf00      	nop

08012f78 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 8012f78:	b570      	push	{r4, r5, r6, lr}
 8012f7a:	460d      	mov	r5, r1
 8012f7c:	7809      	ldrb	r1, [r1, #0]
 8012f7e:	4606      	mov	r6, r0
 8012f80:	f7f9 fd9c 	bl	800cabc <ucdr_serialize_bool>
 8012f84:	782b      	ldrb	r3, [r5, #0]
 8012f86:	4604      	mov	r4, r0
 8012f88:	b94b      	cbnz	r3, 8012f9e <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 8012f8a:	7a29      	ldrb	r1, [r5, #8]
 8012f8c:	4630      	mov	r0, r6
 8012f8e:	f7f9 fd95 	bl	800cabc <ucdr_serialize_bool>
 8012f92:	7a2b      	ldrb	r3, [r5, #8]
 8012f94:	4004      	ands	r4, r0
 8012f96:	b2e4      	uxtb	r4, r4
 8012f98:	b943      	cbnz	r3, 8012fac <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 8012f9a:	4620      	mov	r0, r4
 8012f9c:	bd70      	pop	{r4, r5, r6, pc}
 8012f9e:	6869      	ldr	r1, [r5, #4]
 8012fa0:	4630      	mov	r0, r6
 8012fa2:	f006 fa31 	bl	8019408 <ucdr_serialize_string>
 8012fa6:	4004      	ands	r4, r0
 8012fa8:	b2e4      	uxtb	r4, r4
 8012faa:	e7ee      	b.n	8012f8a <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 8012fac:	68e9      	ldr	r1, [r5, #12]
 8012fae:	4630      	mov	r0, r6
 8012fb0:	f006 fa2a 	bl	8019408 <ucdr_serialize_string>
 8012fb4:	4004      	ands	r4, r0
 8012fb6:	4620      	mov	r0, r4
 8012fb8:	bd70      	pop	{r4, r5, r6, pc}
 8012fba:	bf00      	nop

08012fbc <uxr_serialize_OBJK_Topic_Binary>:
 8012fbc:	b570      	push	{r4, r5, r6, lr}
 8012fbe:	460d      	mov	r5, r1
 8012fc0:	6809      	ldr	r1, [r1, #0]
 8012fc2:	4606      	mov	r6, r0
 8012fc4:	f006 fa20 	bl	8019408 <ucdr_serialize_string>
 8012fc8:	7929      	ldrb	r1, [r5, #4]
 8012fca:	4604      	mov	r4, r0
 8012fcc:	4630      	mov	r0, r6
 8012fce:	f7f9 fd75 	bl	800cabc <ucdr_serialize_bool>
 8012fd2:	792b      	ldrb	r3, [r5, #4]
 8012fd4:	4004      	ands	r4, r0
 8012fd6:	b2e4      	uxtb	r4, r4
 8012fd8:	b943      	cbnz	r3, 8012fec <uxr_serialize_OBJK_Topic_Binary+0x30>
 8012fda:	7b29      	ldrb	r1, [r5, #12]
 8012fdc:	4630      	mov	r0, r6
 8012fde:	f7f9 fd6d 	bl	800cabc <ucdr_serialize_bool>
 8012fe2:	7b2b      	ldrb	r3, [r5, #12]
 8012fe4:	4004      	ands	r4, r0
 8012fe6:	b93b      	cbnz	r3, 8012ff8 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8012fe8:	4620      	mov	r0, r4
 8012fea:	bd70      	pop	{r4, r5, r6, pc}
 8012fec:	68a9      	ldr	r1, [r5, #8]
 8012fee:	4630      	mov	r0, r6
 8012ff0:	f006 fa0a 	bl	8019408 <ucdr_serialize_string>
 8012ff4:	4004      	ands	r4, r0
 8012ff6:	e7f0      	b.n	8012fda <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8012ff8:	6929      	ldr	r1, [r5, #16]
 8012ffa:	4630      	mov	r0, r6
 8012ffc:	f006 fa04 	bl	8019408 <ucdr_serialize_string>
 8013000:	4004      	ands	r4, r0
 8013002:	b2e4      	uxtb	r4, r4
 8013004:	4620      	mov	r0, r4
 8013006:	bd70      	pop	{r4, r5, r6, pc}

08013008 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8013008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801300c:	460c      	mov	r4, r1
 801300e:	7809      	ldrb	r1, [r1, #0]
 8013010:	4606      	mov	r6, r0
 8013012:	f7f9 fd53 	bl	800cabc <ucdr_serialize_bool>
 8013016:	7823      	ldrb	r3, [r4, #0]
 8013018:	4605      	mov	r5, r0
 801301a:	b96b      	cbnz	r3, 8013038 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801301c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013020:	4630      	mov	r0, r6
 8013022:	f7f9 fd4b 	bl	800cabc <ucdr_serialize_bool>
 8013026:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801302a:	4005      	ands	r5, r0
 801302c:	b2ed      	uxtb	r5, r5
 801302e:	2b00      	cmp	r3, #0
 8013030:	d16a      	bne.n	8013108 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8013032:	4628      	mov	r0, r5
 8013034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013038:	6861      	ldr	r1, [r4, #4]
 801303a:	4630      	mov	r0, r6
 801303c:	f7f9 ff88 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013040:	6863      	ldr	r3, [r4, #4]
 8013042:	2b00      	cmp	r3, #0
 8013044:	d06c      	beq.n	8013120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8013046:	2800      	cmp	r0, #0
 8013048:	d068      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801304a:	68a1      	ldr	r1, [r4, #8]
 801304c:	4630      	mov	r0, r6
 801304e:	f006 f9db 	bl	8019408 <ucdr_serialize_string>
 8013052:	6862      	ldr	r2, [r4, #4]
 8013054:	2a01      	cmp	r2, #1
 8013056:	d953      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8013058:	2800      	cmp	r0, #0
 801305a:	d05f      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801305c:	68e1      	ldr	r1, [r4, #12]
 801305e:	4630      	mov	r0, r6
 8013060:	f006 f9d2 	bl	8019408 <ucdr_serialize_string>
 8013064:	6862      	ldr	r2, [r4, #4]
 8013066:	2a02      	cmp	r2, #2
 8013068:	d94a      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801306a:	2800      	cmp	r0, #0
 801306c:	d056      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801306e:	6921      	ldr	r1, [r4, #16]
 8013070:	4630      	mov	r0, r6
 8013072:	f006 f9c9 	bl	8019408 <ucdr_serialize_string>
 8013076:	6862      	ldr	r2, [r4, #4]
 8013078:	2a03      	cmp	r2, #3
 801307a:	d941      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801307c:	2800      	cmp	r0, #0
 801307e:	d04d      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013080:	6961      	ldr	r1, [r4, #20]
 8013082:	4630      	mov	r0, r6
 8013084:	f006 f9c0 	bl	8019408 <ucdr_serialize_string>
 8013088:	6862      	ldr	r2, [r4, #4]
 801308a:	2a04      	cmp	r2, #4
 801308c:	d938      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801308e:	2800      	cmp	r0, #0
 8013090:	d044      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8013092:	69a1      	ldr	r1, [r4, #24]
 8013094:	4630      	mov	r0, r6
 8013096:	f006 f9b7 	bl	8019408 <ucdr_serialize_string>
 801309a:	6862      	ldr	r2, [r4, #4]
 801309c:	2a05      	cmp	r2, #5
 801309e:	d92f      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80130a0:	2800      	cmp	r0, #0
 80130a2:	d03b      	beq.n	801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130a4:	69e1      	ldr	r1, [r4, #28]
 80130a6:	4630      	mov	r0, r6
 80130a8:	f006 f9ae 	bl	8019408 <ucdr_serialize_string>
 80130ac:	6862      	ldr	r2, [r4, #4]
 80130ae:	2a06      	cmp	r2, #6
 80130b0:	d926      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80130b2:	b398      	cbz	r0, 801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130b4:	6a21      	ldr	r1, [r4, #32]
 80130b6:	4630      	mov	r0, r6
 80130b8:	f006 f9a6 	bl	8019408 <ucdr_serialize_string>
 80130bc:	6862      	ldr	r2, [r4, #4]
 80130be:	2a07      	cmp	r2, #7
 80130c0:	d91e      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80130c2:	b358      	cbz	r0, 801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130c4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80130c6:	4630      	mov	r0, r6
 80130c8:	f006 f99e 	bl	8019408 <ucdr_serialize_string>
 80130cc:	6862      	ldr	r2, [r4, #4]
 80130ce:	2a08      	cmp	r2, #8
 80130d0:	d916      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80130d2:	b318      	cbz	r0, 801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80130d6:	4630      	mov	r0, r6
 80130d8:	f006 f996 	bl	8019408 <ucdr_serialize_string>
 80130dc:	6862      	ldr	r2, [r4, #4]
 80130de:	2a09      	cmp	r2, #9
 80130e0:	d90e      	bls.n	8013100 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80130e2:	b1d8      	cbz	r0, 801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130e4:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 80130e8:	2709      	movs	r7, #9
 80130ea:	e000      	b.n	80130ee <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 80130ec:	b1b0      	cbz	r0, 801311c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80130ee:	f858 1f04 	ldr.w	r1, [r8, #4]!
 80130f2:	4630      	mov	r0, r6
 80130f4:	f006 f988 	bl	8019408 <ucdr_serialize_string>
 80130f8:	6862      	ldr	r2, [r4, #4]
 80130fa:	3701      	adds	r7, #1
 80130fc:	4297      	cmp	r7, r2
 80130fe:	d3f5      	bcc.n	80130ec <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8013100:	ea05 0300 	and.w	r3, r5, r0
 8013104:	b2dd      	uxtb	r5, r3
 8013106:	e789      	b.n	801301c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013108:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801310a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801310e:	4630      	mov	r0, r6
 8013110:	f7fd ff0c 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8013114:	4005      	ands	r5, r0
 8013116:	4628      	mov	r0, r5
 8013118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801311c:	2500      	movs	r5, #0
 801311e:	e77d      	b.n	801301c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013120:	4028      	ands	r0, r5
 8013122:	b2c5      	uxtb	r5, r0
 8013124:	e77a      	b.n	801301c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8013126:	bf00      	nop

08013128 <uxr_serialize_OBJK_Publisher_Binary>:
 8013128:	b570      	push	{r4, r5, r6, lr}
 801312a:	460d      	mov	r5, r1
 801312c:	7809      	ldrb	r1, [r1, #0]
 801312e:	4606      	mov	r6, r0
 8013130:	f7f9 fcc4 	bl	800cabc <ucdr_serialize_bool>
 8013134:	782b      	ldrb	r3, [r5, #0]
 8013136:	4604      	mov	r4, r0
 8013138:	b94b      	cbnz	r3, 801314e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801313a:	7a29      	ldrb	r1, [r5, #8]
 801313c:	4630      	mov	r0, r6
 801313e:	f7f9 fcbd 	bl	800cabc <ucdr_serialize_bool>
 8013142:	7a2b      	ldrb	r3, [r5, #8]
 8013144:	4004      	ands	r4, r0
 8013146:	b2e4      	uxtb	r4, r4
 8013148:	b943      	cbnz	r3, 801315c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801314a:	4620      	mov	r0, r4
 801314c:	bd70      	pop	{r4, r5, r6, pc}
 801314e:	6869      	ldr	r1, [r5, #4]
 8013150:	4630      	mov	r0, r6
 8013152:	f006 f959 	bl	8019408 <ucdr_serialize_string>
 8013156:	4004      	ands	r4, r0
 8013158:	b2e4      	uxtb	r4, r4
 801315a:	e7ee      	b.n	801313a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801315c:	f105 010c 	add.w	r1, r5, #12
 8013160:	4630      	mov	r0, r6
 8013162:	f7ff ff51 	bl	8013008 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8013166:	4004      	ands	r4, r0
 8013168:	4620      	mov	r0, r4
 801316a:	bd70      	pop	{r4, r5, r6, pc}

0801316c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801316c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013170:	460c      	mov	r4, r1
 8013172:	7809      	ldrb	r1, [r1, #0]
 8013174:	4606      	mov	r6, r0
 8013176:	f7f9 fca1 	bl	800cabc <ucdr_serialize_bool>
 801317a:	7823      	ldrb	r3, [r4, #0]
 801317c:	4605      	mov	r5, r0
 801317e:	b96b      	cbnz	r3, 801319c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8013180:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8013184:	4630      	mov	r0, r6
 8013186:	f7f9 fc99 	bl	800cabc <ucdr_serialize_bool>
 801318a:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801318e:	4005      	ands	r5, r0
 8013190:	b2ed      	uxtb	r5, r5
 8013192:	2b00      	cmp	r3, #0
 8013194:	d16a      	bne.n	801326c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 8013196:	4628      	mov	r0, r5
 8013198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801319c:	6861      	ldr	r1, [r4, #4]
 801319e:	4630      	mov	r0, r6
 80131a0:	f7f9 fed6 	bl	800cf50 <ucdr_serialize_uint32_t>
 80131a4:	6863      	ldr	r3, [r4, #4]
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d06c      	beq.n	8013284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 80131aa:	2800      	cmp	r0, #0
 80131ac:	d068      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80131ae:	68a1      	ldr	r1, [r4, #8]
 80131b0:	4630      	mov	r0, r6
 80131b2:	f006 f929 	bl	8019408 <ucdr_serialize_string>
 80131b6:	6862      	ldr	r2, [r4, #4]
 80131b8:	2a01      	cmp	r2, #1
 80131ba:	d953      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80131bc:	2800      	cmp	r0, #0
 80131be:	d05f      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80131c0:	68e1      	ldr	r1, [r4, #12]
 80131c2:	4630      	mov	r0, r6
 80131c4:	f006 f920 	bl	8019408 <ucdr_serialize_string>
 80131c8:	6862      	ldr	r2, [r4, #4]
 80131ca:	2a02      	cmp	r2, #2
 80131cc:	d94a      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80131ce:	2800      	cmp	r0, #0
 80131d0:	d056      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80131d2:	6921      	ldr	r1, [r4, #16]
 80131d4:	4630      	mov	r0, r6
 80131d6:	f006 f917 	bl	8019408 <ucdr_serialize_string>
 80131da:	6862      	ldr	r2, [r4, #4]
 80131dc:	2a03      	cmp	r2, #3
 80131de:	d941      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80131e0:	2800      	cmp	r0, #0
 80131e2:	d04d      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80131e4:	6961      	ldr	r1, [r4, #20]
 80131e6:	4630      	mov	r0, r6
 80131e8:	f006 f90e 	bl	8019408 <ucdr_serialize_string>
 80131ec:	6862      	ldr	r2, [r4, #4]
 80131ee:	2a04      	cmp	r2, #4
 80131f0:	d938      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80131f2:	2800      	cmp	r0, #0
 80131f4:	d044      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80131f6:	69a1      	ldr	r1, [r4, #24]
 80131f8:	4630      	mov	r0, r6
 80131fa:	f006 f905 	bl	8019408 <ucdr_serialize_string>
 80131fe:	6862      	ldr	r2, [r4, #4]
 8013200:	2a05      	cmp	r2, #5
 8013202:	d92f      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013204:	2800      	cmp	r0, #0
 8013206:	d03b      	beq.n	8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013208:	69e1      	ldr	r1, [r4, #28]
 801320a:	4630      	mov	r0, r6
 801320c:	f006 f8fc 	bl	8019408 <ucdr_serialize_string>
 8013210:	6862      	ldr	r2, [r4, #4]
 8013212:	2a06      	cmp	r2, #6
 8013214:	d926      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013216:	b398      	cbz	r0, 8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013218:	6a21      	ldr	r1, [r4, #32]
 801321a:	4630      	mov	r0, r6
 801321c:	f006 f8f4 	bl	8019408 <ucdr_serialize_string>
 8013220:	6862      	ldr	r2, [r4, #4]
 8013222:	2a07      	cmp	r2, #7
 8013224:	d91e      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013226:	b358      	cbz	r0, 8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013228:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801322a:	4630      	mov	r0, r6
 801322c:	f006 f8ec 	bl	8019408 <ucdr_serialize_string>
 8013230:	6862      	ldr	r2, [r4, #4]
 8013232:	2a08      	cmp	r2, #8
 8013234:	d916      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013236:	b318      	cbz	r0, 8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013238:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801323a:	4630      	mov	r0, r6
 801323c:	f006 f8e4 	bl	8019408 <ucdr_serialize_string>
 8013240:	6862      	ldr	r2, [r4, #4]
 8013242:	2a09      	cmp	r2, #9
 8013244:	d90e      	bls.n	8013264 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8013246:	b1d8      	cbz	r0, 8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013248:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 801324c:	2709      	movs	r7, #9
 801324e:	e000      	b.n	8013252 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8013250:	b1b0      	cbz	r0, 8013280 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8013252:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8013256:	4630      	mov	r0, r6
 8013258:	f006 f8d6 	bl	8019408 <ucdr_serialize_string>
 801325c:	6862      	ldr	r2, [r4, #4]
 801325e:	3701      	adds	r7, #1
 8013260:	4297      	cmp	r7, r2
 8013262:	d3f5      	bcc.n	8013250 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8013264:	ea05 0300 	and.w	r3, r5, r0
 8013268:	b2dd      	uxtb	r5, r3
 801326a:	e789      	b.n	8013180 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801326c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801326e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8013272:	4630      	mov	r0, r6
 8013274:	f7fd fe5a 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8013278:	4005      	ands	r5, r0
 801327a:	4628      	mov	r0, r5
 801327c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013280:	2500      	movs	r5, #0
 8013282:	e77d      	b.n	8013180 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8013284:	4028      	ands	r0, r5
 8013286:	b2c5      	uxtb	r5, r0
 8013288:	e77a      	b.n	8013180 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801328a:	bf00      	nop

0801328c <uxr_serialize_OBJK_Subscriber_Binary>:
 801328c:	b570      	push	{r4, r5, r6, lr}
 801328e:	460d      	mov	r5, r1
 8013290:	7809      	ldrb	r1, [r1, #0]
 8013292:	4606      	mov	r6, r0
 8013294:	f7f9 fc12 	bl	800cabc <ucdr_serialize_bool>
 8013298:	782b      	ldrb	r3, [r5, #0]
 801329a:	4604      	mov	r4, r0
 801329c:	b94b      	cbnz	r3, 80132b2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801329e:	7a29      	ldrb	r1, [r5, #8]
 80132a0:	4630      	mov	r0, r6
 80132a2:	f7f9 fc0b 	bl	800cabc <ucdr_serialize_bool>
 80132a6:	7a2b      	ldrb	r3, [r5, #8]
 80132a8:	4004      	ands	r4, r0
 80132aa:	b2e4      	uxtb	r4, r4
 80132ac:	b943      	cbnz	r3, 80132c0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80132ae:	4620      	mov	r0, r4
 80132b0:	bd70      	pop	{r4, r5, r6, pc}
 80132b2:	6869      	ldr	r1, [r5, #4]
 80132b4:	4630      	mov	r0, r6
 80132b6:	f006 f8a7 	bl	8019408 <ucdr_serialize_string>
 80132ba:	4004      	ands	r4, r0
 80132bc:	b2e4      	uxtb	r4, r4
 80132be:	e7ee      	b.n	801329e <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80132c0:	f105 010c 	add.w	r1, r5, #12
 80132c4:	4630      	mov	r0, r6
 80132c6:	f7ff ff51 	bl	801316c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80132ca:	4004      	ands	r4, r0
 80132cc:	4620      	mov	r0, r4
 80132ce:	bd70      	pop	{r4, r5, r6, pc}

080132d0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80132d0:	b570      	push	{r4, r5, r6, lr}
 80132d2:	460d      	mov	r5, r1
 80132d4:	8809      	ldrh	r1, [r1, #0]
 80132d6:	4606      	mov	r6, r0
 80132d8:	f7f9 fc4a 	bl	800cb70 <ucdr_serialize_uint16_t>
 80132dc:	78a9      	ldrb	r1, [r5, #2]
 80132de:	4604      	mov	r4, r0
 80132e0:	4630      	mov	r0, r6
 80132e2:	f7f9 fbeb 	bl	800cabc <ucdr_serialize_bool>
 80132e6:	78ab      	ldrb	r3, [r5, #2]
 80132e8:	4004      	ands	r4, r0
 80132ea:	b2e4      	uxtb	r4, r4
 80132ec:	b9b3      	cbnz	r3, 801331c <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 80132ee:	79a9      	ldrb	r1, [r5, #6]
 80132f0:	4630      	mov	r0, r6
 80132f2:	f7f9 fbe3 	bl	800cabc <ucdr_serialize_bool>
 80132f6:	79ab      	ldrb	r3, [r5, #6]
 80132f8:	4004      	ands	r4, r0
 80132fa:	bb33      	cbnz	r3, 801334a <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 80132fc:	7b29      	ldrb	r1, [r5, #12]
 80132fe:	4630      	mov	r0, r6
 8013300:	f7f9 fbdc 	bl	800cabc <ucdr_serialize_bool>
 8013304:	7b2b      	ldrb	r3, [r5, #12]
 8013306:	4004      	ands	r4, r0
 8013308:	b9c3      	cbnz	r3, 801333c <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 801330a:	7d29      	ldrb	r1, [r5, #20]
 801330c:	4630      	mov	r0, r6
 801330e:	f7f9 fbd5 	bl	800cabc <ucdr_serialize_bool>
 8013312:	7d2b      	ldrb	r3, [r5, #20]
 8013314:	4004      	ands	r4, r0
 8013316:	b93b      	cbnz	r3, 8013328 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8013318:	4620      	mov	r0, r4
 801331a:	bd70      	pop	{r4, r5, r6, pc}
 801331c:	88a9      	ldrh	r1, [r5, #4]
 801331e:	4630      	mov	r0, r6
 8013320:	f7f9 fc26 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013324:	4004      	ands	r4, r0
 8013326:	e7e2      	b.n	80132ee <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8013328:	69aa      	ldr	r2, [r5, #24]
 801332a:	f105 011c 	add.w	r1, r5, #28
 801332e:	4630      	mov	r0, r6
 8013330:	f7fd fdfc 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8013334:	4004      	ands	r4, r0
 8013336:	b2e4      	uxtb	r4, r4
 8013338:	4620      	mov	r0, r4
 801333a:	bd70      	pop	{r4, r5, r6, pc}
 801333c:	6929      	ldr	r1, [r5, #16]
 801333e:	4630      	mov	r0, r6
 8013340:	f7f9 fe06 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013344:	4004      	ands	r4, r0
 8013346:	b2e4      	uxtb	r4, r4
 8013348:	e7df      	b.n	801330a <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 801334a:	68a9      	ldr	r1, [r5, #8]
 801334c:	4630      	mov	r0, r6
 801334e:	f7f9 fdff 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013352:	4004      	ands	r4, r0
 8013354:	b2e4      	uxtb	r4, r4
 8013356:	e7d1      	b.n	80132fc <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08013358 <uxr_serialize_OBJK_DataReader_Binary>:
 8013358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801335a:	2202      	movs	r2, #2
 801335c:	460c      	mov	r4, r1
 801335e:	4606      	mov	r6, r0
 8013360:	f7fd fc44 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013364:	78a1      	ldrb	r1, [r4, #2]
 8013366:	4605      	mov	r5, r0
 8013368:	4630      	mov	r0, r6
 801336a:	f7f9 fba7 	bl	800cabc <ucdr_serialize_bool>
 801336e:	78a3      	ldrb	r3, [r4, #2]
 8013370:	4005      	ands	r5, r0
 8013372:	b2ed      	uxtb	r5, r5
 8013374:	b90b      	cbnz	r3, 801337a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8013376:	4628      	mov	r0, r5
 8013378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801337a:	f104 0108 	add.w	r1, r4, #8
 801337e:	4630      	mov	r0, r6
 8013380:	f7ff ffa6 	bl	80132d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 8013384:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8013388:	4607      	mov	r7, r0
 801338a:	4630      	mov	r0, r6
 801338c:	f7f9 fb96 	bl	800cabc <ucdr_serialize_bool>
 8013390:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8013394:	4007      	ands	r7, r0
 8013396:	b2ff      	uxtb	r7, r7
 8013398:	b95b      	cbnz	r3, 80133b2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801339a:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 801339e:	4630      	mov	r0, r6
 80133a0:	f7f9 fb8c 	bl	800cabc <ucdr_serialize_bool>
 80133a4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80133a8:	4007      	ands	r7, r0
 80133aa:	b94b      	cbnz	r3, 80133c0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80133ac:	403d      	ands	r5, r7
 80133ae:	4628      	mov	r0, r5
 80133b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80133b2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80133b6:	4630      	mov	r0, r6
 80133b8:	f7fa f80e 	bl	800d3d8 <ucdr_serialize_uint64_t>
 80133bc:	4007      	ands	r7, r0
 80133be:	e7ec      	b.n	801339a <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80133c0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80133c2:	4630      	mov	r0, r6
 80133c4:	f006 f820 	bl	8019408 <ucdr_serialize_string>
 80133c8:	4007      	ands	r7, r0
 80133ca:	b2ff      	uxtb	r7, r7
 80133cc:	e7ee      	b.n	80133ac <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80133ce:	bf00      	nop

080133d0 <uxr_serialize_OBJK_DataWriter_Binary>:
 80133d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133d2:	2202      	movs	r2, #2
 80133d4:	460d      	mov	r5, r1
 80133d6:	4606      	mov	r6, r0
 80133d8:	f7fd fc08 	bl	8010bec <ucdr_serialize_array_uint8_t>
 80133dc:	78a9      	ldrb	r1, [r5, #2]
 80133de:	4604      	mov	r4, r0
 80133e0:	4630      	mov	r0, r6
 80133e2:	f7f9 fb6b 	bl	800cabc <ucdr_serialize_bool>
 80133e6:	78ab      	ldrb	r3, [r5, #2]
 80133e8:	4004      	ands	r4, r0
 80133ea:	b2e4      	uxtb	r4, r4
 80133ec:	b90b      	cbnz	r3, 80133f2 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 80133ee:	4620      	mov	r0, r4
 80133f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80133f2:	f105 0108 	add.w	r1, r5, #8
 80133f6:	4630      	mov	r0, r6
 80133f8:	f7ff ff6a 	bl	80132d0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80133fc:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8013400:	4607      	mov	r7, r0
 8013402:	4630      	mov	r0, r6
 8013404:	f7f9 fb5a 	bl	800cabc <ucdr_serialize_bool>
 8013408:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801340c:	4007      	ands	r7, r0
 801340e:	b2ff      	uxtb	r7, r7
 8013410:	b913      	cbnz	r3, 8013418 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8013412:	403c      	ands	r4, r7
 8013414:	4620      	mov	r0, r4
 8013416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013418:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801341c:	4630      	mov	r0, r6
 801341e:	f7f9 ffdb 	bl	800d3d8 <ucdr_serialize_uint64_t>
 8013422:	4007      	ands	r7, r0
 8013424:	e7f5      	b.n	8013412 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8013426:	bf00      	nop

08013428 <uxr_deserialize_ObjectVariant>:
 8013428:	b570      	push	{r4, r5, r6, lr}
 801342a:	4605      	mov	r5, r0
 801342c:	460e      	mov	r6, r1
 801342e:	f7f9 fb89 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013432:	b168      	cbz	r0, 8013450 <uxr_deserialize_ObjectVariant+0x28>
 8013434:	7833      	ldrb	r3, [r6, #0]
 8013436:	3b01      	subs	r3, #1
 8013438:	4604      	mov	r4, r0
 801343a:	2b0d      	cmp	r3, #13
 801343c:	d809      	bhi.n	8013452 <uxr_deserialize_ObjectVariant+0x2a>
 801343e:	e8df f003 	tbb	[pc, r3]
 8013442:	0a64      	.short	0x0a64
 8013444:	0a0a2323 	.word	0x0a0a2323
 8013448:	10080a0a 	.word	0x10080a0a
 801344c:	5e411010 	.word	0x5e411010
 8013450:	2400      	movs	r4, #0
 8013452:	4620      	mov	r0, r4
 8013454:	bd70      	pop	{r4, r5, r6, pc}
 8013456:	1d31      	adds	r1, r6, #4
 8013458:	4628      	mov	r0, r5
 801345a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801345e:	f7ff bd61 	b.w	8012f24 <uxr_deserialize_DATAWRITER_Representation>
 8013462:	1d31      	adds	r1, r6, #4
 8013464:	4628      	mov	r0, r5
 8013466:	f7f9 fb6d 	bl	800cb44 <ucdr_deserialize_uint8_t>
 801346a:	2800      	cmp	r0, #0
 801346c:	d0f0      	beq.n	8013450 <uxr_deserialize_ObjectVariant+0x28>
 801346e:	7933      	ldrb	r3, [r6, #4]
 8013470:	2b01      	cmp	r3, #1
 8013472:	d001      	beq.n	8013478 <uxr_deserialize_ObjectVariant+0x50>
 8013474:	2b02      	cmp	r3, #2
 8013476:	d1ec      	bne.n	8013452 <uxr_deserialize_ObjectVariant+0x2a>
 8013478:	68b1      	ldr	r1, [r6, #8]
 801347a:	4628      	mov	r0, r5
 801347c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013480:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013484:	f005 bfce 	b.w	8019424 <ucdr_deserialize_string>
 8013488:	1d31      	adds	r1, r6, #4
 801348a:	4628      	mov	r0, r5
 801348c:	f7f9 fb5a 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013490:	4604      	mov	r4, r0
 8013492:	b170      	cbz	r0, 80134b2 <uxr_deserialize_ObjectVariant+0x8a>
 8013494:	7933      	ldrb	r3, [r6, #4]
 8013496:	2b02      	cmp	r3, #2
 8013498:	d053      	beq.n	8013542 <uxr_deserialize_ObjectVariant+0x11a>
 801349a:	2b03      	cmp	r3, #3
 801349c:	d109      	bne.n	80134b2 <uxr_deserialize_ObjectVariant+0x8a>
 801349e:	f106 0308 	add.w	r3, r6, #8
 80134a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80134a6:	f106 010c 	add.w	r1, r6, #12
 80134aa:	4628      	mov	r0, r5
 80134ac:	f7fd fd50 	bl	8010f50 <ucdr_deserialize_sequence_uint8_t>
 80134b0:	4604      	mov	r4, r0
 80134b2:	2202      	movs	r2, #2
 80134b4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80134b8:	4628      	mov	r0, r5
 80134ba:	f7fd fbfb 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80134be:	4004      	ands	r4, r0
 80134c0:	b2e4      	uxtb	r4, r4
 80134c2:	e7c6      	b.n	8013452 <uxr_deserialize_ObjectVariant+0x2a>
 80134c4:	2204      	movs	r2, #4
 80134c6:	18b1      	adds	r1, r6, r2
 80134c8:	4628      	mov	r0, r5
 80134ca:	f7fd fbf3 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80134ce:	2202      	movs	r2, #2
 80134d0:	f106 0108 	add.w	r1, r6, #8
 80134d4:	4604      	mov	r4, r0
 80134d6:	4628      	mov	r0, r5
 80134d8:	f7fd fbec 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80134dc:	2202      	movs	r2, #2
 80134de:	4004      	ands	r4, r0
 80134e0:	f106 010a 	add.w	r1, r6, #10
 80134e4:	4628      	mov	r0, r5
 80134e6:	f7fd fbe5 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80134ea:	b2e4      	uxtb	r4, r4
 80134ec:	4603      	mov	r3, r0
 80134ee:	f106 010c 	add.w	r1, r6, #12
 80134f2:	4628      	mov	r0, r5
 80134f4:	401c      	ands	r4, r3
 80134f6:	f7f9 faf7 	bl	800cae8 <ucdr_deserialize_bool>
 80134fa:	4004      	ands	r4, r0
 80134fc:	e7a9      	b.n	8013452 <uxr_deserialize_ObjectVariant+0x2a>
 80134fe:	1d31      	adds	r1, r6, #4
 8013500:	4628      	mov	r0, r5
 8013502:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013506:	f7ff bbc3 	b.w	8012c90 <uxr_deserialize_CLIENT_Representation>
 801350a:	1d31      	adds	r1, r6, #4
 801350c:	4628      	mov	r0, r5
 801350e:	f7f9 fb19 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013512:	4604      	mov	r4, r0
 8013514:	b168      	cbz	r0, 8013532 <uxr_deserialize_ObjectVariant+0x10a>
 8013516:	7933      	ldrb	r3, [r6, #4]
 8013518:	2b02      	cmp	r3, #2
 801351a:	d003      	beq.n	8013524 <uxr_deserialize_ObjectVariant+0xfc>
 801351c:	2b03      	cmp	r3, #3
 801351e:	d018      	beq.n	8013552 <uxr_deserialize_ObjectVariant+0x12a>
 8013520:	2b01      	cmp	r3, #1
 8013522:	d106      	bne.n	8013532 <uxr_deserialize_ObjectVariant+0x10a>
 8013524:	68b1      	ldr	r1, [r6, #8]
 8013526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801352a:	4628      	mov	r0, r5
 801352c:	f005 ff7a 	bl	8019424 <ucdr_deserialize_string>
 8013530:	4604      	mov	r4, r0
 8013532:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8013536:	4628      	mov	r0, r5
 8013538:	f7fa f8a0 	bl	800d67c <ucdr_deserialize_int16_t>
 801353c:	4004      	ands	r4, r0
 801353e:	b2e4      	uxtb	r4, r4
 8013540:	e787      	b.n	8013452 <uxr_deserialize_ObjectVariant+0x2a>
 8013542:	68b1      	ldr	r1, [r6, #8]
 8013544:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013548:	4628      	mov	r0, r5
 801354a:	f005 ff6b 	bl	8019424 <ucdr_deserialize_string>
 801354e:	4604      	mov	r4, r0
 8013550:	e7af      	b.n	80134b2 <uxr_deserialize_ObjectVariant+0x8a>
 8013552:	f106 0308 	add.w	r3, r6, #8
 8013556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801355a:	f106 010c 	add.w	r1, r6, #12
 801355e:	4628      	mov	r0, r5
 8013560:	f7fd fcf6 	bl	8010f50 <ucdr_deserialize_sequence_uint8_t>
 8013564:	4604      	mov	r4, r0
 8013566:	e7e4      	b.n	8013532 <uxr_deserialize_ObjectVariant+0x10a>

08013568 <uxr_deserialize_BaseObjectRequest>:
 8013568:	b570      	push	{r4, r5, r6, lr}
 801356a:	2202      	movs	r2, #2
 801356c:	4605      	mov	r5, r0
 801356e:	460e      	mov	r6, r1
 8013570:	f7fd fba0 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013574:	2202      	movs	r2, #2
 8013576:	4604      	mov	r4, r0
 8013578:	18b1      	adds	r1, r6, r2
 801357a:	4628      	mov	r0, r5
 801357c:	f7fd fb9a 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013580:	4020      	ands	r0, r4
 8013582:	b2c0      	uxtb	r0, r0
 8013584:	bd70      	pop	{r4, r5, r6, pc}
 8013586:	bf00      	nop

08013588 <uxr_serialize_ActivityInfoVariant>:
 8013588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801358c:	460d      	mov	r5, r1
 801358e:	7809      	ldrb	r1, [r1, #0]
 8013590:	4606      	mov	r6, r0
 8013592:	f7f9 fac1 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013596:	b130      	cbz	r0, 80135a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 8013598:	782b      	ldrb	r3, [r5, #0]
 801359a:	2b06      	cmp	r3, #6
 801359c:	d014      	beq.n	80135c8 <uxr_serialize_ActivityInfoVariant+0x40>
 801359e:	2b0d      	cmp	r3, #13
 80135a0:	d019      	beq.n	80135d6 <uxr_serialize_ActivityInfoVariant+0x4e>
 80135a2:	2b05      	cmp	r3, #5
 80135a4:	d001      	beq.n	80135aa <uxr_serialize_ActivityInfoVariant+0x22>
 80135a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135aa:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80135ae:	4630      	mov	r0, r6
 80135b0:	f7f9 ffda 	bl	800d568 <ucdr_serialize_int16_t>
 80135b4:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80135b8:	4604      	mov	r4, r0
 80135ba:	4630      	mov	r0, r6
 80135bc:	f7f9 ff0c 	bl	800d3d8 <ucdr_serialize_uint64_t>
 80135c0:	4020      	ands	r0, r4
 80135c2:	b2c0      	uxtb	r0, r0
 80135c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80135c8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80135cc:	4630      	mov	r0, r6
 80135ce:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80135d2:	f7f9 bfc9 	b.w	800d568 <ucdr_serialize_int16_t>
 80135d6:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80135da:	4630      	mov	r0, r6
 80135dc:	f7f9 ffc4 	bl	800d568 <ucdr_serialize_int16_t>
 80135e0:	68e9      	ldr	r1, [r5, #12]
 80135e2:	4681      	mov	r9, r0
 80135e4:	4630      	mov	r0, r6
 80135e6:	f7f9 fcb3 	bl	800cf50 <ucdr_serialize_uint32_t>
 80135ea:	68eb      	ldr	r3, [r5, #12]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d051      	beq.n	8013694 <uxr_serialize_ActivityInfoVariant+0x10c>
 80135f0:	b1e8      	cbz	r0, 801362e <uxr_serialize_ActivityInfoVariant+0xa6>
 80135f2:	f105 0714 	add.w	r7, r5, #20
 80135f6:	f04f 0800 	mov.w	r8, #0
 80135fa:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 80135fe:	4630      	mov	r0, r6
 8013600:	f7f9 fa8a 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013604:	b198      	cbz	r0, 801362e <uxr_serialize_ActivityInfoVariant+0xa6>
 8013606:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 801360a:	2b03      	cmp	r3, #3
 801360c:	d839      	bhi.n	8013682 <uxr_serialize_ActivityInfoVariant+0xfa>
 801360e:	e8df f003 	tbb	[pc, r3]
 8013612:	1e2b      	.short	0x1e2b
 8013614:	0211      	.short	0x0211
 8013616:	6839      	ldr	r1, [r7, #0]
 8013618:	4630      	mov	r0, r6
 801361a:	f005 fef5 	bl	8019408 <ucdr_serialize_string>
 801361e:	68eb      	ldr	r3, [r5, #12]
 8013620:	f108 0801 	add.w	r8, r8, #1
 8013624:	4598      	cmp	r8, r3
 8013626:	d231      	bcs.n	801368c <uxr_serialize_ActivityInfoVariant+0x104>
 8013628:	3718      	adds	r7, #24
 801362a:	2800      	cmp	r0, #0
 801362c:	d1e5      	bne.n	80135fa <uxr_serialize_ActivityInfoVariant+0x72>
 801362e:	2000      	movs	r0, #0
 8013630:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013634:	2210      	movs	r2, #16
 8013636:	4639      	mov	r1, r7
 8013638:	4630      	mov	r0, r6
 801363a:	f7fd fad7 	bl	8010bec <ucdr_serialize_array_uint8_t>
 801363e:	6939      	ldr	r1, [r7, #16]
 8013640:	4604      	mov	r4, r0
 8013642:	4630      	mov	r0, r6
 8013644:	f7f9 fc84 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013648:	4020      	ands	r0, r4
 801364a:	b2c0      	uxtb	r0, r0
 801364c:	e7e7      	b.n	801361e <uxr_serialize_ActivityInfoVariant+0x96>
 801364e:	2204      	movs	r2, #4
 8013650:	4639      	mov	r1, r7
 8013652:	4630      	mov	r0, r6
 8013654:	f7fd faca 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013658:	88b9      	ldrh	r1, [r7, #4]
 801365a:	4604      	mov	r4, r0
 801365c:	4630      	mov	r0, r6
 801365e:	f7f9 fa87 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013662:	4020      	ands	r0, r4
 8013664:	b2c0      	uxtb	r0, r0
 8013666:	e7da      	b.n	801361e <uxr_serialize_ActivityInfoVariant+0x96>
 8013668:	2202      	movs	r2, #2
 801366a:	4639      	mov	r1, r7
 801366c:	4630      	mov	r0, r6
 801366e:	f7fd fabd 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013672:	78b9      	ldrb	r1, [r7, #2]
 8013674:	4604      	mov	r4, r0
 8013676:	4630      	mov	r0, r6
 8013678:	f7f9 fa4e 	bl	800cb18 <ucdr_serialize_uint8_t>
 801367c:	4020      	ands	r0, r4
 801367e:	b2c0      	uxtb	r0, r0
 8013680:	e7cd      	b.n	801361e <uxr_serialize_ActivityInfoVariant+0x96>
 8013682:	68eb      	ldr	r3, [r5, #12]
 8013684:	f108 0801 	add.w	r8, r8, #1
 8013688:	4598      	cmp	r8, r3
 801368a:	d308      	bcc.n	801369e <uxr_serialize_ActivityInfoVariant+0x116>
 801368c:	ea09 0000 	and.w	r0, r9, r0
 8013690:	b2c0      	uxtb	r0, r0
 8013692:	e788      	b.n	80135a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 8013694:	ea09 0900 	and.w	r9, r9, r0
 8013698:	fa5f f089 	uxtb.w	r0, r9
 801369c:	e783      	b.n	80135a6 <uxr_serialize_ActivityInfoVariant+0x1e>
 801369e:	3718      	adds	r7, #24
 80136a0:	e7ab      	b.n	80135fa <uxr_serialize_ActivityInfoVariant+0x72>
 80136a2:	bf00      	nop

080136a4 <uxr_deserialize_BaseObjectReply>:
 80136a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136a8:	2202      	movs	r2, #2
 80136aa:	4606      	mov	r6, r0
 80136ac:	460f      	mov	r7, r1
 80136ae:	f7fd fb01 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80136b2:	2202      	movs	r2, #2
 80136b4:	18b9      	adds	r1, r7, r2
 80136b6:	4605      	mov	r5, r0
 80136b8:	4630      	mov	r0, r6
 80136ba:	f7fd fafb 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80136be:	1d39      	adds	r1, r7, #4
 80136c0:	4680      	mov	r8, r0
 80136c2:	4630      	mov	r0, r6
 80136c4:	f7f9 fa3e 	bl	800cb44 <ucdr_deserialize_uint8_t>
 80136c8:	1d79      	adds	r1, r7, #5
 80136ca:	4604      	mov	r4, r0
 80136cc:	4630      	mov	r0, r6
 80136ce:	f7f9 fa39 	bl	800cb44 <ucdr_deserialize_uint8_t>
 80136d2:	ea05 0508 	and.w	r5, r5, r8
 80136d6:	402c      	ands	r4, r5
 80136d8:	4020      	ands	r0, r4
 80136da:	b2c0      	uxtb	r0, r0
 80136dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080136e0 <uxr_serialize_ReadSpecification>:
 80136e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136e4:	460d      	mov	r5, r1
 80136e6:	7809      	ldrb	r1, [r1, #0]
 80136e8:	4606      	mov	r6, r0
 80136ea:	f7f9 fa15 	bl	800cb18 <ucdr_serialize_uint8_t>
 80136ee:	7869      	ldrb	r1, [r5, #1]
 80136f0:	4604      	mov	r4, r0
 80136f2:	4630      	mov	r0, r6
 80136f4:	f7f9 fa10 	bl	800cb18 <ucdr_serialize_uint8_t>
 80136f8:	78a9      	ldrb	r1, [r5, #2]
 80136fa:	4004      	ands	r4, r0
 80136fc:	4630      	mov	r0, r6
 80136fe:	f7f9 f9dd 	bl	800cabc <ucdr_serialize_bool>
 8013702:	78ab      	ldrb	r3, [r5, #2]
 8013704:	b2e4      	uxtb	r4, r4
 8013706:	4004      	ands	r4, r0
 8013708:	b94b      	cbnz	r3, 801371e <uxr_serialize_ReadSpecification+0x3e>
 801370a:	7a29      	ldrb	r1, [r5, #8]
 801370c:	4630      	mov	r0, r6
 801370e:	f7f9 f9d5 	bl	800cabc <ucdr_serialize_bool>
 8013712:	7a2b      	ldrb	r3, [r5, #8]
 8013714:	4004      	ands	r4, r0
 8013716:	b943      	cbnz	r3, 801372a <uxr_serialize_ReadSpecification+0x4a>
 8013718:	4620      	mov	r0, r4
 801371a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801371e:	6869      	ldr	r1, [r5, #4]
 8013720:	4630      	mov	r0, r6
 8013722:	f005 fe71 	bl	8019408 <ucdr_serialize_string>
 8013726:	4004      	ands	r4, r0
 8013728:	e7ef      	b.n	801370a <uxr_serialize_ReadSpecification+0x2a>
 801372a:	8969      	ldrh	r1, [r5, #10]
 801372c:	4630      	mov	r0, r6
 801372e:	f7f9 fa1f 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013732:	89a9      	ldrh	r1, [r5, #12]
 8013734:	4607      	mov	r7, r0
 8013736:	4630      	mov	r0, r6
 8013738:	f7f9 fa1a 	bl	800cb70 <ucdr_serialize_uint16_t>
 801373c:	89e9      	ldrh	r1, [r5, #14]
 801373e:	4007      	ands	r7, r0
 8013740:	4630      	mov	r0, r6
 8013742:	f7f9 fa15 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013746:	8a29      	ldrh	r1, [r5, #16]
 8013748:	4680      	mov	r8, r0
 801374a:	4630      	mov	r0, r6
 801374c:	f7f9 fa10 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013750:	b2ff      	uxtb	r7, r7
 8013752:	ea04 0507 	and.w	r5, r4, r7
 8013756:	ea05 0508 	and.w	r5, r5, r8
 801375a:	ea00 0405 	and.w	r4, r0, r5
 801375e:	4620      	mov	r0, r4
 8013760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013764 <uxr_serialize_CREATE_CLIENT_Payload>:
 8013764:	f7ff ba3a 	b.w	8012bdc <uxr_serialize_CLIENT_Representation>

08013768 <uxr_serialize_CREATE_Payload>:
 8013768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801376a:	2202      	movs	r2, #2
 801376c:	4606      	mov	r6, r0
 801376e:	460d      	mov	r5, r1
 8013770:	f7fd fa3c 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013774:	2202      	movs	r2, #2
 8013776:	18a9      	adds	r1, r5, r2
 8013778:	4604      	mov	r4, r0
 801377a:	4630      	mov	r0, r6
 801377c:	f7fd fa36 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013780:	7929      	ldrb	r1, [r5, #4]
 8013782:	4607      	mov	r7, r0
 8013784:	4630      	mov	r0, r6
 8013786:	f7f9 f9c7 	bl	800cb18 <ucdr_serialize_uint8_t>
 801378a:	b170      	cbz	r0, 80137aa <uxr_serialize_CREATE_Payload+0x42>
 801378c:	792b      	ldrb	r3, [r5, #4]
 801378e:	403c      	ands	r4, r7
 8013790:	3b01      	subs	r3, #1
 8013792:	b2e4      	uxtb	r4, r4
 8013794:	2b0d      	cmp	r3, #13
 8013796:	d809      	bhi.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 8013798:	e8df f003 	tbb	[pc, r3]
 801379c:	23230a3e 	.word	0x23230a3e
 80137a0:	0a0a0a0a 	.word	0x0a0a0a0a
 80137a4:	12121208 	.word	0x12121208
 80137a8:	5f58      	.short	0x5f58
 80137aa:	2400      	movs	r4, #0
 80137ac:	4620      	mov	r0, r4
 80137ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137b0:	f105 0108 	add.w	r1, r5, #8
 80137b4:	4630      	mov	r0, r6
 80137b6:	f7ff fb19 	bl	8012dec <uxr_serialize_DATAWRITER_Representation>
 80137ba:	4004      	ands	r4, r0
 80137bc:	4620      	mov	r0, r4
 80137be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80137c0:	7a29      	ldrb	r1, [r5, #8]
 80137c2:	4630      	mov	r0, r6
 80137c4:	f7f9 f9a8 	bl	800cb18 <ucdr_serialize_uint8_t>
 80137c8:	2800      	cmp	r0, #0
 80137ca:	d0ee      	beq.n	80137aa <uxr_serialize_CREATE_Payload+0x42>
 80137cc:	7a2b      	ldrb	r3, [r5, #8]
 80137ce:	2b01      	cmp	r3, #1
 80137d0:	d001      	beq.n	80137d6 <uxr_serialize_CREATE_Payload+0x6e>
 80137d2:	2b02      	cmp	r3, #2
 80137d4:	d1ea      	bne.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 80137d6:	68e9      	ldr	r1, [r5, #12]
 80137d8:	4630      	mov	r0, r6
 80137da:	f005 fe15 	bl	8019408 <ucdr_serialize_string>
 80137de:	4004      	ands	r4, r0
 80137e0:	e7e4      	b.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 80137e2:	7a29      	ldrb	r1, [r5, #8]
 80137e4:	4630      	mov	r0, r6
 80137e6:	f7f9 f997 	bl	800cb18 <ucdr_serialize_uint8_t>
 80137ea:	4607      	mov	r7, r0
 80137ec:	b158      	cbz	r0, 8013806 <uxr_serialize_CREATE_Payload+0x9e>
 80137ee:	7a2b      	ldrb	r3, [r5, #8]
 80137f0:	2b02      	cmp	r3, #2
 80137f2:	d039      	beq.n	8013868 <uxr_serialize_CREATE_Payload+0x100>
 80137f4:	2b03      	cmp	r3, #3
 80137f6:	d106      	bne.n	8013806 <uxr_serialize_CREATE_Payload+0x9e>
 80137f8:	68ea      	ldr	r2, [r5, #12]
 80137fa:	f105 0110 	add.w	r1, r5, #16
 80137fe:	4630      	mov	r0, r6
 8013800:	f7fd fb94 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8013804:	4607      	mov	r7, r0
 8013806:	2202      	movs	r2, #2
 8013808:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 801380c:	4630      	mov	r0, r6
 801380e:	f7fd f9ed 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013812:	4038      	ands	r0, r7
 8013814:	4004      	ands	r4, r0
 8013816:	e7c9      	b.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 8013818:	7a29      	ldrb	r1, [r5, #8]
 801381a:	4630      	mov	r0, r6
 801381c:	f7f9 f97c 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013820:	4607      	mov	r7, r0
 8013822:	b158      	cbz	r0, 801383c <uxr_serialize_CREATE_Payload+0xd4>
 8013824:	7a2b      	ldrb	r3, [r5, #8]
 8013826:	2b02      	cmp	r3, #2
 8013828:	d003      	beq.n	8013832 <uxr_serialize_CREATE_Payload+0xca>
 801382a:	2b03      	cmp	r3, #3
 801382c:	d022      	beq.n	8013874 <uxr_serialize_CREATE_Payload+0x10c>
 801382e:	2b01      	cmp	r3, #1
 8013830:	d104      	bne.n	801383c <uxr_serialize_CREATE_Payload+0xd4>
 8013832:	68e9      	ldr	r1, [r5, #12]
 8013834:	4630      	mov	r0, r6
 8013836:	f005 fde7 	bl	8019408 <ucdr_serialize_string>
 801383a:	4607      	mov	r7, r0
 801383c:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8013840:	4630      	mov	r0, r6
 8013842:	f7f9 fe91 	bl	800d568 <ucdr_serialize_int16_t>
 8013846:	4038      	ands	r0, r7
 8013848:	4004      	ands	r4, r0
 801384a:	e7af      	b.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 801384c:	f105 0108 	add.w	r1, r5, #8
 8013850:	4630      	mov	r0, r6
 8013852:	f7ff fa81 	bl	8012d58 <uxr_serialize_AGENT_Representation>
 8013856:	4004      	ands	r4, r0
 8013858:	e7a8      	b.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 801385a:	f105 0108 	add.w	r1, r5, #8
 801385e:	4630      	mov	r0, r6
 8013860:	f7ff f9bc 	bl	8012bdc <uxr_serialize_CLIENT_Representation>
 8013864:	4004      	ands	r4, r0
 8013866:	e7a1      	b.n	80137ac <uxr_serialize_CREATE_Payload+0x44>
 8013868:	68e9      	ldr	r1, [r5, #12]
 801386a:	4630      	mov	r0, r6
 801386c:	f005 fdcc 	bl	8019408 <ucdr_serialize_string>
 8013870:	4607      	mov	r7, r0
 8013872:	e7c8      	b.n	8013806 <uxr_serialize_CREATE_Payload+0x9e>
 8013874:	68ea      	ldr	r2, [r5, #12]
 8013876:	f105 0110 	add.w	r1, r5, #16
 801387a:	4630      	mov	r0, r6
 801387c:	f7fd fb56 	bl	8010f2c <ucdr_serialize_sequence_uint8_t>
 8013880:	4607      	mov	r7, r0
 8013882:	e7db      	b.n	801383c <uxr_serialize_CREATE_Payload+0xd4>

08013884 <uxr_deserialize_GET_INFO_Payload>:
 8013884:	b570      	push	{r4, r5, r6, lr}
 8013886:	2202      	movs	r2, #2
 8013888:	4605      	mov	r5, r0
 801388a:	460e      	mov	r6, r1
 801388c:	f7fd fa12 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013890:	2202      	movs	r2, #2
 8013892:	18b1      	adds	r1, r6, r2
 8013894:	4604      	mov	r4, r0
 8013896:	4628      	mov	r0, r5
 8013898:	f7fd fa0c 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801389c:	1d31      	adds	r1, r6, #4
 801389e:	4004      	ands	r4, r0
 80138a0:	4628      	mov	r0, r5
 80138a2:	f7f9 fc7f 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 80138a6:	b2e4      	uxtb	r4, r4
 80138a8:	4020      	ands	r0, r4
 80138aa:	bd70      	pop	{r4, r5, r6, pc}

080138ac <uxr_serialize_DELETE_Payload>:
 80138ac:	b570      	push	{r4, r5, r6, lr}
 80138ae:	2202      	movs	r2, #2
 80138b0:	4605      	mov	r5, r0
 80138b2:	460e      	mov	r6, r1
 80138b4:	f7fd f99a 	bl	8010bec <ucdr_serialize_array_uint8_t>
 80138b8:	2202      	movs	r2, #2
 80138ba:	4604      	mov	r4, r0
 80138bc:	18b1      	adds	r1, r6, r2
 80138be:	4628      	mov	r0, r5
 80138c0:	f7fd f994 	bl	8010bec <ucdr_serialize_array_uint8_t>
 80138c4:	4020      	ands	r0, r4
 80138c6:	b2c0      	uxtb	r0, r0
 80138c8:	bd70      	pop	{r4, r5, r6, pc}
 80138ca:	bf00      	nop

080138cc <uxr_deserialize_STATUS_AGENT_Payload>:
 80138cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138d0:	4605      	mov	r5, r0
 80138d2:	460e      	mov	r6, r1
 80138d4:	f7f9 f936 	bl	800cb44 <ucdr_deserialize_uint8_t>
 80138d8:	1c71      	adds	r1, r6, #1
 80138da:	4604      	mov	r4, r0
 80138dc:	4628      	mov	r0, r5
 80138de:	f7f9 f931 	bl	800cb44 <ucdr_deserialize_uint8_t>
 80138e2:	2204      	movs	r2, #4
 80138e4:	18b1      	adds	r1, r6, r2
 80138e6:	4681      	mov	r9, r0
 80138e8:	4628      	mov	r0, r5
 80138ea:	f7fd f9e3 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80138ee:	f106 0108 	add.w	r1, r6, #8
 80138f2:	4680      	mov	r8, r0
 80138f4:	2202      	movs	r2, #2
 80138f6:	4628      	mov	r0, r5
 80138f8:	f7fd f9dc 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 80138fc:	2202      	movs	r2, #2
 80138fe:	f106 010a 	add.w	r1, r6, #10
 8013902:	4607      	mov	r7, r0
 8013904:	4628      	mov	r0, r5
 8013906:	f7fd f9d5 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801390a:	ea04 0409 	and.w	r4, r4, r9
 801390e:	4603      	mov	r3, r0
 8013910:	f106 010c 	add.w	r1, r6, #12
 8013914:	4628      	mov	r0, r5
 8013916:	b2e4      	uxtb	r4, r4
 8013918:	461d      	mov	r5, r3
 801391a:	ea04 0408 	and.w	r4, r4, r8
 801391e:	f7f9 f8e3 	bl	800cae8 <ucdr_deserialize_bool>
 8013922:	4027      	ands	r7, r4
 8013924:	403d      	ands	r5, r7
 8013926:	4028      	ands	r0, r5
 8013928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801392c <uxr_deserialize_STATUS_Payload>:
 801392c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013930:	2202      	movs	r2, #2
 8013932:	4606      	mov	r6, r0
 8013934:	460f      	mov	r7, r1
 8013936:	f7fd f9bd 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801393a:	2202      	movs	r2, #2
 801393c:	18b9      	adds	r1, r7, r2
 801393e:	4605      	mov	r5, r0
 8013940:	4630      	mov	r0, r6
 8013942:	f7fd f9b7 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013946:	1d39      	adds	r1, r7, #4
 8013948:	4680      	mov	r8, r0
 801394a:	4630      	mov	r0, r6
 801394c:	f7f9 f8fa 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013950:	1d79      	adds	r1, r7, #5
 8013952:	4604      	mov	r4, r0
 8013954:	4630      	mov	r0, r6
 8013956:	f7f9 f8f5 	bl	800cb44 <ucdr_deserialize_uint8_t>
 801395a:	ea05 0508 	and.w	r5, r5, r8
 801395e:	402c      	ands	r4, r5
 8013960:	4020      	ands	r0, r4
 8013962:	b2c0      	uxtb	r0, r0
 8013964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08013968 <uxr_serialize_INFO_Payload>:
 8013968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801396c:	2202      	movs	r2, #2
 801396e:	460c      	mov	r4, r1
 8013970:	4605      	mov	r5, r0
 8013972:	f7fd f93b 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013976:	2202      	movs	r2, #2
 8013978:	18a1      	adds	r1, r4, r2
 801397a:	4680      	mov	r8, r0
 801397c:	4628      	mov	r0, r5
 801397e:	f7fd f935 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013982:	7921      	ldrb	r1, [r4, #4]
 8013984:	4607      	mov	r7, r0
 8013986:	4628      	mov	r0, r5
 8013988:	f7f9 f8c6 	bl	800cb18 <ucdr_serialize_uint8_t>
 801398c:	7961      	ldrb	r1, [r4, #5]
 801398e:	4606      	mov	r6, r0
 8013990:	4628      	mov	r0, r5
 8013992:	f7f9 f8c1 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013996:	ea08 0807 	and.w	r8, r8, r7
 801399a:	ea06 0608 	and.w	r6, r6, r8
 801399e:	ea00 0706 	and.w	r7, r0, r6
 80139a2:	7a21      	ldrb	r1, [r4, #8]
 80139a4:	4628      	mov	r0, r5
 80139a6:	f7f9 f889 	bl	800cabc <ucdr_serialize_bool>
 80139aa:	7a23      	ldrb	r3, [r4, #8]
 80139ac:	b2ff      	uxtb	r7, r7
 80139ae:	4606      	mov	r6, r0
 80139b0:	b96b      	cbnz	r3, 80139ce <uxr_serialize_INFO_Payload+0x66>
 80139b2:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 80139b6:	4628      	mov	r0, r5
 80139b8:	f7f9 f880 	bl	800cabc <ucdr_serialize_bool>
 80139bc:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 80139c0:	4030      	ands	r0, r6
 80139c2:	b2c6      	uxtb	r6, r0
 80139c4:	b983      	cbnz	r3, 80139e8 <uxr_serialize_INFO_Payload+0x80>
 80139c6:	ea06 0007 	and.w	r0, r6, r7
 80139ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139ce:	7b21      	ldrb	r1, [r4, #12]
 80139d0:	4628      	mov	r0, r5
 80139d2:	f7f9 f8a1 	bl	800cb18 <ucdr_serialize_uint8_t>
 80139d6:	b188      	cbz	r0, 80139fc <uxr_serialize_INFO_Payload+0x94>
 80139d8:	f104 010c 	add.w	r1, r4, #12
 80139dc:	4628      	mov	r0, r5
 80139de:	f7ff fa2d 	bl	8012e3c <uxr_serialize_ObjectVariant.part.0>
 80139e2:	4030      	ands	r0, r6
 80139e4:	b2c6      	uxtb	r6, r0
 80139e6:	e7e4      	b.n	80139b2 <uxr_serialize_INFO_Payload+0x4a>
 80139e8:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 80139ec:	4628      	mov	r0, r5
 80139ee:	f7ff fdcb 	bl	8013588 <uxr_serialize_ActivityInfoVariant>
 80139f2:	4006      	ands	r6, r0
 80139f4:	ea06 0007 	and.w	r0, r6, r7
 80139f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80139fc:	4606      	mov	r6, r0
 80139fe:	e7d8      	b.n	80139b2 <uxr_serialize_INFO_Payload+0x4a>

08013a00 <uxr_serialize_READ_DATA_Payload>:
 8013a00:	b570      	push	{r4, r5, r6, lr}
 8013a02:	2202      	movs	r2, #2
 8013a04:	4605      	mov	r5, r0
 8013a06:	460e      	mov	r6, r1
 8013a08:	f7fd f8f0 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013a0c:	2202      	movs	r2, #2
 8013a0e:	18b1      	adds	r1, r6, r2
 8013a10:	4604      	mov	r4, r0
 8013a12:	4628      	mov	r0, r5
 8013a14:	f7fd f8ea 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013a18:	1d31      	adds	r1, r6, #4
 8013a1a:	4004      	ands	r4, r0
 8013a1c:	4628      	mov	r0, r5
 8013a1e:	f7ff fe5f 	bl	80136e0 <uxr_serialize_ReadSpecification>
 8013a22:	b2e4      	uxtb	r4, r4
 8013a24:	4020      	ands	r0, r4
 8013a26:	bd70      	pop	{r4, r5, r6, pc}

08013a28 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8013a28:	b570      	push	{r4, r5, r6, lr}
 8013a2a:	2202      	movs	r2, #2
 8013a2c:	4605      	mov	r5, r0
 8013a2e:	460e      	mov	r6, r1
 8013a30:	f7fd f8dc 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013a34:	2202      	movs	r2, #2
 8013a36:	4604      	mov	r4, r0
 8013a38:	18b1      	adds	r1, r6, r2
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	f7fd f8d6 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013a40:	4020      	ands	r0, r4
 8013a42:	b2c0      	uxtb	r0, r0
 8013a44:	bd70      	pop	{r4, r5, r6, pc}
 8013a46:	bf00      	nop

08013a48 <uxr_serialize_ACKNACK_Payload>:
 8013a48:	b570      	push	{r4, r5, r6, lr}
 8013a4a:	460c      	mov	r4, r1
 8013a4c:	460e      	mov	r6, r1
 8013a4e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8013a52:	4605      	mov	r5, r0
 8013a54:	f7f9 f88c 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013a58:	2202      	movs	r2, #2
 8013a5a:	4621      	mov	r1, r4
 8013a5c:	4604      	mov	r4, r0
 8013a5e:	4628      	mov	r0, r5
 8013a60:	f7fd f8c4 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013a64:	7931      	ldrb	r1, [r6, #4]
 8013a66:	4004      	ands	r4, r0
 8013a68:	4628      	mov	r0, r5
 8013a6a:	f7f9 f855 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013a6e:	b2e4      	uxtb	r4, r4
 8013a70:	4020      	ands	r0, r4
 8013a72:	bd70      	pop	{r4, r5, r6, pc}

08013a74 <uxr_deserialize_ACKNACK_Payload>:
 8013a74:	b570      	push	{r4, r5, r6, lr}
 8013a76:	4605      	mov	r5, r0
 8013a78:	460e      	mov	r6, r1
 8013a7a:	f7f9 f97d 	bl	800cd78 <ucdr_deserialize_uint16_t>
 8013a7e:	2202      	movs	r2, #2
 8013a80:	18b1      	adds	r1, r6, r2
 8013a82:	4604      	mov	r4, r0
 8013a84:	4628      	mov	r0, r5
 8013a86:	f7fd f915 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013a8a:	1d31      	adds	r1, r6, #4
 8013a8c:	4004      	ands	r4, r0
 8013a8e:	4628      	mov	r0, r5
 8013a90:	f7f9 f858 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013a94:	b2e4      	uxtb	r4, r4
 8013a96:	4020      	ands	r0, r4
 8013a98:	bd70      	pop	{r4, r5, r6, pc}
 8013a9a:	bf00      	nop

08013a9c <uxr_serialize_HEARTBEAT_Payload>:
 8013a9c:	b570      	push	{r4, r5, r6, lr}
 8013a9e:	460d      	mov	r5, r1
 8013aa0:	8809      	ldrh	r1, [r1, #0]
 8013aa2:	4606      	mov	r6, r0
 8013aa4:	f7f9 f864 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013aa8:	8869      	ldrh	r1, [r5, #2]
 8013aaa:	4604      	mov	r4, r0
 8013aac:	4630      	mov	r0, r6
 8013aae:	f7f9 f85f 	bl	800cb70 <ucdr_serialize_uint16_t>
 8013ab2:	7929      	ldrb	r1, [r5, #4]
 8013ab4:	4004      	ands	r4, r0
 8013ab6:	4630      	mov	r0, r6
 8013ab8:	f7f9 f82e 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013abc:	b2e4      	uxtb	r4, r4
 8013abe:	4020      	ands	r0, r4
 8013ac0:	bd70      	pop	{r4, r5, r6, pc}
 8013ac2:	bf00      	nop

08013ac4 <uxr_deserialize_HEARTBEAT_Payload>:
 8013ac4:	b570      	push	{r4, r5, r6, lr}
 8013ac6:	4605      	mov	r5, r0
 8013ac8:	460e      	mov	r6, r1
 8013aca:	f7f9 f955 	bl	800cd78 <ucdr_deserialize_uint16_t>
 8013ace:	1cb1      	adds	r1, r6, #2
 8013ad0:	4604      	mov	r4, r0
 8013ad2:	4628      	mov	r0, r5
 8013ad4:	f7f9 f950 	bl	800cd78 <ucdr_deserialize_uint16_t>
 8013ad8:	1d31      	adds	r1, r6, #4
 8013ada:	4004      	ands	r4, r0
 8013adc:	4628      	mov	r0, r5
 8013ade:	f7f9 f831 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013ae2:	b2e4      	uxtb	r4, r4
 8013ae4:	4020      	ands	r0, r4
 8013ae6:	bd70      	pop	{r4, r5, r6, pc}

08013ae8 <uxr_serialize_TIMESTAMP_Payload>:
 8013ae8:	b570      	push	{r4, r5, r6, lr}
 8013aea:	460d      	mov	r5, r1
 8013aec:	6809      	ldr	r1, [r1, #0]
 8013aee:	4606      	mov	r6, r0
 8013af0:	f7f9 fe40 	bl	800d774 <ucdr_serialize_int32_t>
 8013af4:	6869      	ldr	r1, [r5, #4]
 8013af6:	4604      	mov	r4, r0
 8013af8:	4630      	mov	r0, r6
 8013afa:	f7f9 fa29 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013afe:	4020      	ands	r0, r4
 8013b00:	b2c0      	uxtb	r0, r0
 8013b02:	bd70      	pop	{r4, r5, r6, pc}

08013b04 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8013b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b08:	4605      	mov	r5, r0
 8013b0a:	460e      	mov	r6, r1
 8013b0c:	f7f9 fecc 	bl	800d8a8 <ucdr_deserialize_int32_t>
 8013b10:	1d31      	adds	r1, r6, #4
 8013b12:	4607      	mov	r7, r0
 8013b14:	4628      	mov	r0, r5
 8013b16:	f7f9 fb45 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 8013b1a:	f106 0108 	add.w	r1, r6, #8
 8013b1e:	4680      	mov	r8, r0
 8013b20:	4628      	mov	r0, r5
 8013b22:	f7f9 fec1 	bl	800d8a8 <ucdr_deserialize_int32_t>
 8013b26:	f106 010c 	add.w	r1, r6, #12
 8013b2a:	4604      	mov	r4, r0
 8013b2c:	4628      	mov	r0, r5
 8013b2e:	f7f9 fb39 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 8013b32:	ea07 0708 	and.w	r7, r7, r8
 8013b36:	403c      	ands	r4, r7
 8013b38:	f106 0110 	add.w	r1, r6, #16
 8013b3c:	4004      	ands	r4, r0
 8013b3e:	4628      	mov	r0, r5
 8013b40:	f7f9 feb2 	bl	800d8a8 <ucdr_deserialize_int32_t>
 8013b44:	f106 0114 	add.w	r1, r6, #20
 8013b48:	4607      	mov	r7, r0
 8013b4a:	4628      	mov	r0, r5
 8013b4c:	f7f9 fb2a 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 8013b50:	b2e4      	uxtb	r4, r4
 8013b52:	403c      	ands	r4, r7
 8013b54:	4020      	ands	r0, r4
 8013b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b5a:	bf00      	nop

08013b5c <uxr_serialize_SampleIdentity>:
 8013b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b60:	220c      	movs	r2, #12
 8013b62:	4604      	mov	r4, r0
 8013b64:	460d      	mov	r5, r1
 8013b66:	f7fd f841 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013b6a:	2203      	movs	r2, #3
 8013b6c:	f105 010c 	add.w	r1, r5, #12
 8013b70:	4680      	mov	r8, r0
 8013b72:	4620      	mov	r0, r4
 8013b74:	f7fd f83a 	bl	8010bec <ucdr_serialize_array_uint8_t>
 8013b78:	7be9      	ldrb	r1, [r5, #15]
 8013b7a:	4681      	mov	r9, r0
 8013b7c:	4620      	mov	r0, r4
 8013b7e:	f7f8 ffcb 	bl	800cb18 <ucdr_serialize_uint8_t>
 8013b82:	6929      	ldr	r1, [r5, #16]
 8013b84:	4607      	mov	r7, r0
 8013b86:	4620      	mov	r0, r4
 8013b88:	f7f9 fdf4 	bl	800d774 <ucdr_serialize_int32_t>
 8013b8c:	6969      	ldr	r1, [r5, #20]
 8013b8e:	4606      	mov	r6, r0
 8013b90:	4620      	mov	r0, r4
 8013b92:	f7f9 f9dd 	bl	800cf50 <ucdr_serialize_uint32_t>
 8013b96:	ea08 0809 	and.w	r8, r8, r9
 8013b9a:	ea07 0708 	and.w	r7, r7, r8
 8013b9e:	403e      	ands	r6, r7
 8013ba0:	4030      	ands	r0, r6
 8013ba2:	b2c0      	uxtb	r0, r0
 8013ba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08013ba8 <uxr_deserialize_SampleIdentity>:
 8013ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013bac:	220c      	movs	r2, #12
 8013bae:	4604      	mov	r4, r0
 8013bb0:	460d      	mov	r5, r1
 8013bb2:	f7fd f87f 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013bb6:	2203      	movs	r2, #3
 8013bb8:	f105 010c 	add.w	r1, r5, #12
 8013bbc:	4680      	mov	r8, r0
 8013bbe:	4620      	mov	r0, r4
 8013bc0:	f7fd f878 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 8013bc4:	f105 010f 	add.w	r1, r5, #15
 8013bc8:	4681      	mov	r9, r0
 8013bca:	4620      	mov	r0, r4
 8013bcc:	f7f8 ffba 	bl	800cb44 <ucdr_deserialize_uint8_t>
 8013bd0:	f105 0110 	add.w	r1, r5, #16
 8013bd4:	4607      	mov	r7, r0
 8013bd6:	4620      	mov	r0, r4
 8013bd8:	f7f9 fe66 	bl	800d8a8 <ucdr_deserialize_int32_t>
 8013bdc:	f105 0114 	add.w	r1, r5, #20
 8013be0:	4606      	mov	r6, r0
 8013be2:	4620      	mov	r0, r4
 8013be4:	f7f9 fade 	bl	800d1a4 <ucdr_deserialize_uint32_t>
 8013be8:	ea08 0809 	and.w	r8, r8, r9
 8013bec:	ea07 0708 	and.w	r7, r7, r8
 8013bf0:	403e      	ands	r6, r7
 8013bf2:	4030      	ands	r0, r6
 8013bf4:	b2c0      	uxtb	r0, r0
 8013bf6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013bfa:	bf00      	nop

08013bfc <nav_msgs__msg__Odometry__get_type_hash>:
 8013bfc:	4800      	ldr	r0, [pc, #0]	@ (8013c00 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8013bfe:	4770      	bx	lr
 8013c00:	20000e14 	.word	0x20000e14

08013c04 <nav_msgs__msg__Odometry__get_type_description>:
 8013c04:	b570      	push	{r4, r5, r6, lr}
 8013c06:	4e2c      	ldr	r6, [pc, #176]	@ (8013cb8 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8013c08:	7835      	ldrb	r5, [r6, #0]
 8013c0a:	b10d      	cbz	r5, 8013c10 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8013c0c:	482b      	ldr	r0, [pc, #172]	@ (8013cbc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013c0e:	bd70      	pop	{r4, r5, r6, pc}
 8013c10:	4628      	mov	r0, r5
 8013c12:	f005 f967 	bl	8018ee4 <builtin_interfaces__msg__Time__get_type_description>
 8013c16:	300c      	adds	r0, #12
 8013c18:	c807      	ldmia	r0, {r0, r1, r2}
 8013c1a:	4c29      	ldr	r4, [pc, #164]	@ (8013cc0 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8013c1c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013c20:	4628      	mov	r0, r5
 8013c22:	f005 f995 	bl	8018f50 <geometry_msgs__msg__Point__get_type_description>
 8013c26:	300c      	adds	r0, #12
 8013c28:	c807      	ldmia	r0, {r0, r1, r2}
 8013c2a:	f104 0318 	add.w	r3, r4, #24
 8013c2e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c32:	4628      	mov	r0, r5
 8013c34:	f005 f9bc 	bl	8018fb0 <geometry_msgs__msg__Pose__get_type_description>
 8013c38:	300c      	adds	r0, #12
 8013c3a:	c807      	ldmia	r0, {r0, r1, r2}
 8013c3c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8013c40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c44:	4628      	mov	r0, r5
 8013c46:	f005 fa13 	bl	8019070 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8013c4a:	300c      	adds	r0, #12
 8013c4c:	c807      	ldmia	r0, {r0, r1, r2}
 8013c4e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8013c52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c56:	4628      	mov	r0, r5
 8013c58:	f005 fa94 	bl	8019184 <geometry_msgs__msg__Quaternion__get_type_description>
 8013c5c:	300c      	adds	r0, #12
 8013c5e:	c807      	ldmia	r0, {r0, r1, r2}
 8013c60:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8013c64:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c68:	4628      	mov	r0, r5
 8013c6a:	f7fc fca3 	bl	80105b4 <geometry_msgs__msg__Twist__get_type_description>
 8013c6e:	300c      	adds	r0, #12
 8013c70:	c807      	ldmia	r0, {r0, r1, r2}
 8013c72:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8013c76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c7a:	4628      	mov	r0, r5
 8013c7c:	f005 faca 	bl	8019214 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8013c80:	300c      	adds	r0, #12
 8013c82:	c807      	ldmia	r0, {r0, r1, r2}
 8013c84:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8013c88:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c8c:	4628      	mov	r0, r5
 8013c8e:	f7fc fd05 	bl	801069c <geometry_msgs__msg__Vector3__get_type_description>
 8013c92:	300c      	adds	r0, #12
 8013c94:	c807      	ldmia	r0, {r0, r1, r2}
 8013c96:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8013c9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013c9e:	4628      	mov	r0, r5
 8013ca0:	f005 f8ac 	bl	8018dfc <std_msgs__msg__Header__get_type_description>
 8013ca4:	300c      	adds	r0, #12
 8013ca6:	c807      	ldmia	r0, {r0, r1, r2}
 8013ca8:	34c0      	adds	r4, #192	@ 0xc0
 8013caa:	2301      	movs	r3, #1
 8013cac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8013cb0:	7033      	strb	r3, [r6, #0]
 8013cb2:	4802      	ldr	r0, [pc, #8]	@ (8013cbc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8013cb4:	bd70      	pop	{r4, r5, r6, pc}
 8013cb6:	bf00      	nop
 8013cb8:	200111ad 	.word	0x200111ad
 8013cbc:	0801fc94 	.word	0x0801fc94
 8013cc0:	200010d0 	.word	0x200010d0

08013cc4 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8013cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013cc6:	4d4c      	ldr	r5, [pc, #304]	@ (8013df8 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8013cc8:	782e      	ldrb	r6, [r5, #0]
 8013cca:	b10e      	cbz	r6, 8013cd0 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8013ccc:	484b      	ldr	r0, [pc, #300]	@ (8013dfc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013cd0:	4f4b      	ldr	r7, [pc, #300]	@ (8013e00 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8013cd2:	4c4c      	ldr	r4, [pc, #304]	@ (8013e04 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8013cd4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013cd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013cd8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8013cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013cdc:	683b      	ldr	r3, [r7, #0]
 8013cde:	4627      	mov	r7, r4
 8013ce0:	4630      	mov	r0, r6
 8013ce2:	f847 3b04 	str.w	r3, [r7], #4
 8013ce6:	f005 f909 	bl	8018efc <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8013cea:	4684      	mov	ip, r0
 8013cec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013cf0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013cf2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013cf6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013cf8:	4630      	mov	r0, r6
 8013cfa:	f8dc 3000 	ldr.w	r3, [ip]
 8013cfe:	603b      	str	r3, [r7, #0]
 8013d00:	f005 f932 	bl	8018f68 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8013d04:	4684      	mov	ip, r0
 8013d06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d0a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8013d0e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d10:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d14:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d16:	4630      	mov	r0, r6
 8013d18:	f8dc 3000 	ldr.w	r3, [ip]
 8013d1c:	603b      	str	r3, [r7, #0]
 8013d1e:	f005 f967 	bl	8018ff0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8013d22:	4684      	mov	ip, r0
 8013d24:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d28:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8013d2c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d32:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d34:	4630      	mov	r0, r6
 8013d36:	f8dc 3000 	ldr.w	r3, [ip]
 8013d3a:	603b      	str	r3, [r7, #0]
 8013d3c:	f005 f9c2 	bl	80190c4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8013d40:	4684      	mov	ip, r0
 8013d42:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d46:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8013d4a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d50:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d52:	4630      	mov	r0, r6
 8013d54:	f8dc 3000 	ldr.w	r3, [ip]
 8013d58:	603b      	str	r3, [r7, #0]
 8013d5a:	f005 fa1f 	bl	801919c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8013d5e:	4684      	mov	ip, r0
 8013d60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d64:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8013d68:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d6a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d6e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d70:	4630      	mov	r0, r6
 8013d72:	f8dc 3000 	ldr.w	r3, [ip]
 8013d76:	603b      	str	r3, [r7, #0]
 8013d78:	f7fc fc34 	bl	80105e4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8013d7c:	4684      	mov	ip, r0
 8013d7e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d82:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8013d86:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d8c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013d8e:	4630      	mov	r0, r6
 8013d90:	f8dc 3000 	ldr.w	r3, [ip]
 8013d94:	603b      	str	r3, [r7, #0]
 8013d96:	f005 fa5d 	bl	8019254 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8013d9a:	4684      	mov	ip, r0
 8013d9c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013da0:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8013da4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013da6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013daa:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013dac:	4630      	mov	r0, r6
 8013dae:	f8dc 3000 	ldr.w	r3, [ip]
 8013db2:	603b      	str	r3, [r7, #0]
 8013db4:	f7fc fc7e 	bl	80106b4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8013db8:	4684      	mov	ip, r0
 8013dba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013dbe:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8013dc2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013dc4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013dc8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8013dca:	4630      	mov	r0, r6
 8013dcc:	f8dc 3000 	ldr.w	r3, [ip]
 8013dd0:	603b      	str	r3, [r7, #0]
 8013dd2:	f005 f82b 	bl	8018e2c <std_msgs__msg__Header__get_individual_type_description_source>
 8013dd6:	2301      	movs	r3, #1
 8013dd8:	4684      	mov	ip, r0
 8013dda:	702b      	strb	r3, [r5, #0]
 8013ddc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013de0:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8013de4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013de6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013dec:	f8dc 3000 	ldr.w	r3, [ip]
 8013df0:	4802      	ldr	r0, [pc, #8]	@ (8013dfc <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8013df2:	6023      	str	r3, [r4, #0]
 8013df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013df6:	bf00      	nop
 8013df8:	200111ac 	.word	0x200111ac
 8013dfc:	0801fc64 	.word	0x0801fc64
 8013e00:	0801fc70 	.word	0x0801fc70
 8013e04:	20011044 	.word	0x20011044

08013e08 <nav_msgs__msg__Odometry__init>:
 8013e08:	b3d8      	cbz	r0, 8013e82 <nav_msgs__msg__Odometry__init+0x7a>
 8013e0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013e0c:	4604      	mov	r4, r0
 8013e0e:	f005 f839 	bl	8018e84 <std_msgs__msg__Header__init>
 8013e12:	b190      	cbz	r0, 8013e3a <nav_msgs__msg__Odometry__init+0x32>
 8013e14:	f104 0514 	add.w	r5, r4, #20
 8013e18:	4628      	mov	r0, r5
 8013e1a:	f004 fe9d 	bl	8018b58 <rosidl_runtime_c__String__init>
 8013e1e:	b358      	cbz	r0, 8013e78 <nav_msgs__msg__Odometry__init+0x70>
 8013e20:	f104 0620 	add.w	r6, r4, #32
 8013e24:	4630      	mov	r0, r6
 8013e26:	f005 f997 	bl	8019158 <geometry_msgs__msg__PoseWithCovariance__init>
 8013e2a:	b1b8      	cbz	r0, 8013e5c <nav_msgs__msg__Odometry__init+0x54>
 8013e2c:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8013e30:	4638      	mov	r0, r7
 8013e32:	f005 fa4b 	bl	80192cc <geometry_msgs__msg__TwistWithCovariance__init>
 8013e36:	b330      	cbz	r0, 8013e86 <nav_msgs__msg__Odometry__init+0x7e>
 8013e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e3a:	4620      	mov	r0, r4
 8013e3c:	f005 f842 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8013e40:	f104 0014 	add.w	r0, r4, #20
 8013e44:	f004 fea2 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8013e48:	f104 0020 	add.w	r0, r4, #32
 8013e4c:	f005 f992 	bl	8019174 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013e50:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013e54:	f005 fa48 	bl	80192e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013e58:	2000      	movs	r0, #0
 8013e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013e5c:	4620      	mov	r0, r4
 8013e5e:	f005 f831 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8013e62:	4628      	mov	r0, r5
 8013e64:	f004 fe92 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8013e68:	4630      	mov	r0, r6
 8013e6a:	f005 f983 	bl	8019174 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013e6e:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013e72:	f005 fa39 	bl	80192e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013e76:	e7ef      	b.n	8013e58 <nav_msgs__msg__Odometry__init+0x50>
 8013e78:	4620      	mov	r0, r4
 8013e7a:	f005 f823 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8013e7e:	4628      	mov	r0, r5
 8013e80:	e7e0      	b.n	8013e44 <nav_msgs__msg__Odometry__init+0x3c>
 8013e82:	2000      	movs	r0, #0
 8013e84:	4770      	bx	lr
 8013e86:	4620      	mov	r0, r4
 8013e88:	f005 f81c 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8013e8c:	4628      	mov	r0, r5
 8013e8e:	f004 fe7d 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8013e92:	4630      	mov	r0, r6
 8013e94:	f005 f96e 	bl	8019174 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013e98:	4638      	mov	r0, r7
 8013e9a:	f005 fa25 	bl	80192e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013e9e:	e7db      	b.n	8013e58 <nav_msgs__msg__Odometry__init+0x50>

08013ea0 <nav_msgs__msg__Odometry__fini>:
 8013ea0:	b188      	cbz	r0, 8013ec6 <nav_msgs__msg__Odometry__fini+0x26>
 8013ea2:	b510      	push	{r4, lr}
 8013ea4:	4604      	mov	r4, r0
 8013ea6:	f005 f80d 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8013eaa:	f104 0014 	add.w	r0, r4, #20
 8013eae:	f004 fe6d 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8013eb2:	f104 0020 	add.w	r0, r4, #32
 8013eb6:	f005 f95d 	bl	8019174 <geometry_msgs__msg__PoseWithCovariance__fini>
 8013eba:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8013ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013ec2:	f005 ba11 	b.w	80192e8 <geometry_msgs__msg__TwistWithCovariance__fini>
 8013ec6:	4770      	bx	lr

08013ec8 <rcl_client_get_rmw_handle>:
 8013ec8:	b118      	cbz	r0, 8013ed2 <rcl_client_get_rmw_handle+0xa>
 8013eca:	6800      	ldr	r0, [r0, #0]
 8013ecc:	b108      	cbz	r0, 8013ed2 <rcl_client_get_rmw_handle+0xa>
 8013ece:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8013ed2:	4770      	bx	lr

08013ed4 <rcl_send_request>:
 8013ed4:	2800      	cmp	r0, #0
 8013ed6:	d048      	beq.n	8013f6a <rcl_send_request+0x96>
 8013ed8:	b570      	push	{r4, r5, r6, lr}
 8013eda:	4604      	mov	r4, r0
 8013edc:	6800      	ldr	r0, [r0, #0]
 8013ede:	b08a      	sub	sp, #40	@ 0x28
 8013ee0:	b1c0      	cbz	r0, 8013f14 <rcl_send_request+0x40>
 8013ee2:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8013ee6:	b1ab      	cbz	r3, 8013f14 <rcl_send_request+0x40>
 8013ee8:	460e      	mov	r6, r1
 8013eea:	b1b9      	cbz	r1, 8013f1c <rcl_send_request+0x48>
 8013eec:	4615      	mov	r5, r2
 8013eee:	b1aa      	cbz	r2, 8013f1c <rcl_send_request+0x48>
 8013ef0:	2105      	movs	r1, #5
 8013ef2:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013ef6:	f002 ff87 	bl	8016e08 <__atomic_load_8>
 8013efa:	6823      	ldr	r3, [r4, #0]
 8013efc:	e9c5 0100 	strd	r0, r1, [r5]
 8013f00:	462a      	mov	r2, r5
 8013f02:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013f06:	4631      	mov	r1, r6
 8013f08:	f004 f940 	bl	801818c <rmw_send_request>
 8013f0c:	b148      	cbz	r0, 8013f22 <rcl_send_request+0x4e>
 8013f0e:	2001      	movs	r0, #1
 8013f10:	b00a      	add	sp, #40	@ 0x28
 8013f12:	bd70      	pop	{r4, r5, r6, pc}
 8013f14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8013f18:	b00a      	add	sp, #40	@ 0x28
 8013f1a:	bd70      	pop	{r4, r5, r6, pc}
 8013f1c:	200b      	movs	r0, #11
 8013f1e:	b00a      	add	sp, #40	@ 0x28
 8013f20:	bd70      	pop	{r4, r5, r6, pc}
 8013f22:	6820      	ldr	r0, [r4, #0]
 8013f24:	2305      	movs	r3, #5
 8013f26:	9300      	str	r3, [sp, #0]
 8013f28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f2c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8013f30:	f002 ffd6 	bl	8016ee0 <__atomic_exchange_8>
 8013f34:	6823      	ldr	r3, [r4, #0]
 8013f36:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8013f3a:	b1a2      	cbz	r2, 8013f66 <rcl_send_request+0x92>
 8013f3c:	a905      	add	r1, sp, #20
 8013f3e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013f42:	f003 fd1f 	bl	8017984 <rmw_get_gid_for_client>
 8013f46:	4601      	mov	r1, r0
 8013f48:	b990      	cbnz	r0, 8013f70 <rcl_send_request+0x9c>
 8013f4a:	6822      	ldr	r2, [r4, #0]
 8013f4c:	ab06      	add	r3, sp, #24
 8013f4e:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 8013f52:	9302      	str	r3, [sp, #8]
 8013f54:	e9d5 4500 	ldrd	r4, r5, [r5]
 8013f58:	4632      	mov	r2, r6
 8013f5a:	e9cd 4500 	strd	r4, r5, [sp]
 8013f5e:	f000 fe13 	bl	8014b88 <rcl_send_service_event_message>
 8013f62:	2800      	cmp	r0, #0
 8013f64:	d1d4      	bne.n	8013f10 <rcl_send_request+0x3c>
 8013f66:	2000      	movs	r0, #0
 8013f68:	e7d2      	b.n	8013f10 <rcl_send_request+0x3c>
 8013f6a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8013f6e:	4770      	bx	lr
 8013f70:	f000 f878 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8013f74:	e7cc      	b.n	8013f10 <rcl_send_request+0x3c>
 8013f76:	bf00      	nop

08013f78 <rcl_take_response>:
 8013f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013f7a:	468e      	mov	lr, r1
 8013f7c:	460c      	mov	r4, r1
 8013f7e:	4617      	mov	r7, r2
 8013f80:	4605      	mov	r5, r0
 8013f82:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013f86:	b095      	sub	sp, #84	@ 0x54
 8013f88:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8013f8c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013f90:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013f94:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013f98:	2d00      	cmp	r5, #0
 8013f9a:	d044      	beq.n	8014026 <rcl_take_response+0xae>
 8013f9c:	682b      	ldr	r3, [r5, #0]
 8013f9e:	2b00      	cmp	r3, #0
 8013fa0:	d041      	beq.n	8014026 <rcl_take_response+0xae>
 8013fa2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013fa6:	2800      	cmp	r0, #0
 8013fa8:	d03d      	beq.n	8014026 <rcl_take_response+0xae>
 8013faa:	2f00      	cmp	r7, #0
 8013fac:	d03e      	beq.n	801402c <rcl_take_response+0xb4>
 8013fae:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8014048 <rcl_take_response+0xd0>
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	f88d 3013 	strb.w	r3, [sp, #19]
 8013fb8:	463a      	mov	r2, r7
 8013fba:	f10d 0313 	add.w	r3, sp, #19
 8013fbe:	a90a      	add	r1, sp, #40	@ 0x28
 8013fc0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013fc4:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8013fc8:	f004 f9e0 	bl	801838c <rmw_take_response>
 8013fcc:	4606      	mov	r6, r0
 8013fce:	bb78      	cbnz	r0, 8014030 <rcl_take_response+0xb8>
 8013fd0:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8013fd4:	b373      	cbz	r3, 8014034 <rcl_take_response+0xbc>
 8013fd6:	682b      	ldr	r3, [r5, #0]
 8013fd8:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8013fdc:	b1aa      	cbz	r2, 801400a <rcl_take_response+0x92>
 8013fde:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8013fe2:	a905      	add	r1, sp, #20
 8013fe4:	f003 fcce 	bl	8017984 <rmw_get_gid_for_client>
 8013fe8:	bb38      	cbnz	r0, 801403a <rcl_take_response+0xc2>
 8013fea:	682b      	ldr	r3, [r5, #0]
 8013fec:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8013ff0:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 8013ff4:	ab06      	add	r3, sp, #24
 8013ff6:	ed8d 7b00 	vstr	d7, [sp]
 8013ffa:	463a      	mov	r2, r7
 8013ffc:	9302      	str	r3, [sp, #8]
 8013ffe:	2103      	movs	r1, #3
 8014000:	f000 fdc2 	bl	8014b88 <rcl_send_service_event_message>
 8014004:	2800      	cmp	r0, #0
 8014006:	bf18      	it	ne
 8014008:	4606      	movne	r6, r0
 801400a:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 801400e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014012:	46a4      	mov	ip, r4
 8014014:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014018:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801401c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014020:	4630      	mov	r0, r6
 8014022:	b015      	add	sp, #84	@ 0x54
 8014024:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014026:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 801402a:	e7ee      	b.n	801400a <rcl_take_response+0x92>
 801402c:	260b      	movs	r6, #11
 801402e:	e7ec      	b.n	801400a <rcl_take_response+0x92>
 8014030:	2601      	movs	r6, #1
 8014032:	e7ea      	b.n	801400a <rcl_take_response+0x92>
 8014034:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8014038:	e7e7      	b.n	801400a <rcl_take_response+0x92>
 801403a:	f000 f813 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 801403e:	4606      	mov	r6, r0
 8014040:	e7e3      	b.n	801400a <rcl_take_response+0x92>
 8014042:	bf00      	nop
 8014044:	f3af 8000 	nop.w
	...

08014050 <rcl_client_is_valid>:
 8014050:	b130      	cbz	r0, 8014060 <rcl_client_is_valid+0x10>
 8014052:	6800      	ldr	r0, [r0, #0]
 8014054:	b120      	cbz	r0, 8014060 <rcl_client_is_valid+0x10>
 8014056:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801405a:	3800      	subs	r0, #0
 801405c:	bf18      	it	ne
 801405e:	2001      	movne	r0, #1
 8014060:	4770      	bx	lr
 8014062:	bf00      	nop

08014064 <rcl_convert_rmw_ret_to_rcl_ret>:
 8014064:	280b      	cmp	r0, #11
 8014066:	dc0d      	bgt.n	8014084 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8014068:	2800      	cmp	r0, #0
 801406a:	db09      	blt.n	8014080 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801406c:	280b      	cmp	r0, #11
 801406e:	d807      	bhi.n	8014080 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8014070:	e8df f000 	tbb	[pc, r0]
 8014074:	07060607 	.word	0x07060607
 8014078:	06060606 	.word	0x06060606
 801407c:	07070606 	.word	0x07070606
 8014080:	2001      	movs	r0, #1
 8014082:	4770      	bx	lr
 8014084:	28cb      	cmp	r0, #203	@ 0xcb
 8014086:	bf14      	ite	ne
 8014088:	2001      	movne	r0, #1
 801408a:	20cb      	moveq	r0, #203	@ 0xcb
 801408c:	4770      	bx	lr
 801408e:	bf00      	nop

08014090 <rcl_get_zero_initialized_context>:
 8014090:	2200      	movs	r2, #0
 8014092:	e9c0 2200 	strd	r2, r2, [r0]
 8014096:	4770      	bx	lr

08014098 <rcl_context_is_valid>:
 8014098:	b118      	cbz	r0, 80140a2 <rcl_context_is_valid+0xa>
 801409a:	6840      	ldr	r0, [r0, #4]
 801409c:	3800      	subs	r0, #0
 801409e:	bf18      	it	ne
 80140a0:	2001      	movne	r0, #1
 80140a2:	4770      	bx	lr

080140a4 <__cleanup_context>:
 80140a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80140a8:	4606      	mov	r6, r0
 80140aa:	6800      	ldr	r0, [r0, #0]
 80140ac:	2300      	movs	r3, #0
 80140ae:	6073      	str	r3, [r6, #4]
 80140b0:	2800      	cmp	r0, #0
 80140b2:	d042      	beq.n	801413a <__cleanup_context+0x96>
 80140b4:	6943      	ldr	r3, [r0, #20]
 80140b6:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80140ba:	6907      	ldr	r7, [r0, #16]
 80140bc:	b39b      	cbz	r3, 8014126 <__cleanup_context+0x82>
 80140be:	3014      	adds	r0, #20
 80140c0:	f000 f9b2 	bl	8014428 <rcl_init_options_fini>
 80140c4:	4680      	mov	r8, r0
 80140c6:	2800      	cmp	r0, #0
 80140c8:	d144      	bne.n	8014154 <__cleanup_context+0xb0>
 80140ca:	6830      	ldr	r0, [r6, #0]
 80140cc:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80140ce:	b123      	cbz	r3, 80140da <__cleanup_context+0x36>
 80140d0:	3028      	adds	r0, #40	@ 0x28
 80140d2:	f003 fe9f 	bl	8017e14 <rmw_context_fini>
 80140d6:	bbb8      	cbnz	r0, 8014148 <__cleanup_context+0xa4>
 80140d8:	6830      	ldr	r0, [r6, #0]
 80140da:	6a03      	ldr	r3, [r0, #32]
 80140dc:	b1db      	cbz	r3, 8014116 <__cleanup_context+0x72>
 80140de:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 80140e2:	2a01      	cmp	r2, #1
 80140e4:	f17c 0100 	sbcs.w	r1, ip, #0
 80140e8:	db11      	blt.n	801410e <__cleanup_context+0x6a>
 80140ea:	2400      	movs	r4, #0
 80140ec:	4625      	mov	r5, r4
 80140ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80140f2:	4639      	mov	r1, r7
 80140f4:	b1c8      	cbz	r0, 801412a <__cleanup_context+0x86>
 80140f6:	47c8      	blx	r9
 80140f8:	6833      	ldr	r3, [r6, #0]
 80140fa:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 80140fe:	3401      	adds	r4, #1
 8014100:	f145 0500 	adc.w	r5, r5, #0
 8014104:	4294      	cmp	r4, r2
 8014106:	eb75 010c 	sbcs.w	r1, r5, ip
 801410a:	6a1b      	ldr	r3, [r3, #32]
 801410c:	dbef      	blt.n	80140ee <__cleanup_context+0x4a>
 801410e:	4618      	mov	r0, r3
 8014110:	4639      	mov	r1, r7
 8014112:	47c8      	blx	r9
 8014114:	6830      	ldr	r0, [r6, #0]
 8014116:	4639      	mov	r1, r7
 8014118:	47c8      	blx	r9
 801411a:	2300      	movs	r3, #0
 801411c:	e9c6 3300 	strd	r3, r3, [r6]
 8014120:	4640      	mov	r0, r8
 8014122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014126:	4698      	mov	r8, r3
 8014128:	e7d0      	b.n	80140cc <__cleanup_context+0x28>
 801412a:	3401      	adds	r4, #1
 801412c:	f145 0500 	adc.w	r5, r5, #0
 8014130:	4294      	cmp	r4, r2
 8014132:	eb75 010c 	sbcs.w	r1, r5, ip
 8014136:	dbda      	blt.n	80140ee <__cleanup_context+0x4a>
 8014138:	e7e9      	b.n	801410e <__cleanup_context+0x6a>
 801413a:	4680      	mov	r8, r0
 801413c:	2300      	movs	r3, #0
 801413e:	e9c6 3300 	strd	r3, r3, [r6]
 8014142:	4640      	mov	r0, r8
 8014144:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014148:	f1b8 0f00 	cmp.w	r8, #0
 801414c:	d005      	beq.n	801415a <__cleanup_context+0xb6>
 801414e:	f7fb f997 	bl	800f480 <rcutils_reset_error>
 8014152:	e7c1      	b.n	80140d8 <__cleanup_context+0x34>
 8014154:	f7fb f994 	bl	800f480 <rcutils_reset_error>
 8014158:	e7b7      	b.n	80140ca <__cleanup_context+0x26>
 801415a:	f7ff ff83 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 801415e:	4680      	mov	r8, r0
 8014160:	e7f5      	b.n	801414e <__cleanup_context+0xaa>
 8014162:	bf00      	nop

08014164 <rcl_init>:
 8014164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014168:	1e04      	subs	r4, r0, #0
 801416a:	b0a5      	sub	sp, #148	@ 0x94
 801416c:	460d      	mov	r5, r1
 801416e:	4617      	mov	r7, r2
 8014170:	461e      	mov	r6, r3
 8014172:	dd13      	ble.n	801419c <rcl_init+0x38>
 8014174:	b161      	cbz	r1, 8014190 <rcl_init+0x2c>
 8014176:	f1a1 0e04 	sub.w	lr, r1, #4
 801417a:	f04f 0c00 	mov.w	ip, #0
 801417e:	e001      	b.n	8014184 <rcl_init+0x20>
 8014180:	4564      	cmp	r4, ip
 8014182:	d00d      	beq.n	80141a0 <rcl_init+0x3c>
 8014184:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 8014188:	f10c 0c01 	add.w	ip, ip, #1
 801418c:	2800      	cmp	r0, #0
 801418e:	d1f7      	bne.n	8014180 <rcl_init+0x1c>
 8014190:	f04f 080b 	mov.w	r8, #11
 8014194:	4640      	mov	r0, r8
 8014196:	b025      	add	sp, #148	@ 0x94
 8014198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801419c:	2900      	cmp	r1, #0
 801419e:	d1f7      	bne.n	8014190 <rcl_init+0x2c>
 80141a0:	2f00      	cmp	r7, #0
 80141a2:	d0f5      	beq.n	8014190 <rcl_init+0x2c>
 80141a4:	683b      	ldr	r3, [r7, #0]
 80141a6:	2b00      	cmp	r3, #0
 80141a8:	d0f2      	beq.n	8014190 <rcl_init+0x2c>
 80141aa:	469c      	mov	ip, r3
 80141ac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80141b0:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80141b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80141b8:	f8dc 3000 	ldr.w	r3, [ip]
 80141bc:	f8ce 3000 	str.w	r3, [lr]
 80141c0:	a81f      	add	r0, sp, #124	@ 0x7c
 80141c2:	f7fb f931 	bl	800f428 <rcutils_allocator_is_valid>
 80141c6:	2800      	cmp	r0, #0
 80141c8:	d0e2      	beq.n	8014190 <rcl_init+0x2c>
 80141ca:	2e00      	cmp	r6, #0
 80141cc:	d0e0      	beq.n	8014190 <rcl_init+0x2c>
 80141ce:	6833      	ldr	r3, [r6, #0]
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d173      	bne.n	80142bc <rcl_init+0x158>
 80141d4:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 80141d8:	2198      	movs	r1, #152	@ 0x98
 80141da:	2001      	movs	r0, #1
 80141dc:	4798      	blx	r3
 80141de:	4680      	mov	r8, r0
 80141e0:	6030      	str	r0, [r6, #0]
 80141e2:	2800      	cmp	r0, #0
 80141e4:	f000 80ac 	beq.w	8014340 <rcl_init+0x1dc>
 80141e8:	a802      	add	r0, sp, #8
 80141ea:	f003 f965 	bl	80174b8 <rmw_get_zero_initialized_context>
 80141ee:	a902      	add	r1, sp, #8
 80141f0:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 80141f4:	2270      	movs	r2, #112	@ 0x70
 80141f6:	f008 fae4 	bl	801c7c2 <memcpy>
 80141fa:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80141fe:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014202:	f8d6 8000 	ldr.w	r8, [r6]
 8014206:	46c4      	mov	ip, r8
 8014208:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801420c:	f8de 3000 	ldr.w	r3, [lr]
 8014210:	f8cc 3000 	str.w	r3, [ip]
 8014214:	f108 0114 	add.w	r1, r8, #20
 8014218:	4638      	mov	r0, r7
 801421a:	f000 f92f 	bl	801447c <rcl_init_options_copy>
 801421e:	4680      	mov	r8, r0
 8014220:	2800      	cmp	r0, #0
 8014222:	d147      	bne.n	80142b4 <rcl_init+0x150>
 8014224:	f8d6 9000 	ldr.w	r9, [r6]
 8014228:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 801422c:	f8c9 0020 	str.w	r0, [r9, #32]
 8014230:	f8c9 4018 	str.w	r4, [r9, #24]
 8014234:	f8c9 a01c 	str.w	sl, [r9, #28]
 8014238:	2c00      	cmp	r4, #0
 801423a:	d047      	beq.n	80142cc <rcl_init+0x168>
 801423c:	2d00      	cmp	r5, #0
 801423e:	d045      	beq.n	80142cc <rcl_init+0x168>
 8014240:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8014244:	2104      	movs	r1, #4
 8014246:	4620      	mov	r0, r4
 8014248:	4798      	blx	r3
 801424a:	f8c9 0020 	str.w	r0, [r9, #32]
 801424e:	f8d6 9000 	ldr.w	r9, [r6]
 8014252:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8014256:	f1bb 0f00 	cmp.w	fp, #0
 801425a:	d029      	beq.n	80142b0 <rcl_init+0x14c>
 801425c:	2c01      	cmp	r4, #1
 801425e:	f17a 0300 	sbcs.w	r3, sl, #0
 8014262:	db33      	blt.n	80142cc <rcl_init+0x168>
 8014264:	f04f 0800 	mov.w	r8, #0
 8014268:	3d04      	subs	r5, #4
 801426a:	46c1      	mov	r9, r8
 801426c:	e00d      	b.n	801428a <rcl_init+0x126>
 801426e:	6829      	ldr	r1, [r5, #0]
 8014270:	f008 faa7 	bl	801c7c2 <memcpy>
 8014274:	f118 0801 	adds.w	r8, r8, #1
 8014278:	f149 0900 	adc.w	r9, r9, #0
 801427c:	45ca      	cmp	sl, r9
 801427e:	bf08      	it	eq
 8014280:	4544      	cmpeq	r4, r8
 8014282:	d021      	beq.n	80142c8 <rcl_init+0x164>
 8014284:	6833      	ldr	r3, [r6, #0]
 8014286:	f8d3 b020 	ldr.w	fp, [r3, #32]
 801428a:	f855 0f04 	ldr.w	r0, [r5, #4]!
 801428e:	f7ec f807 	bl	80002a0 <strlen>
 8014292:	1c42      	adds	r2, r0, #1
 8014294:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8014296:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8014298:	9201      	str	r2, [sp, #4]
 801429a:	4610      	mov	r0, r2
 801429c:	4798      	blx	r3
 801429e:	6833      	ldr	r3, [r6, #0]
 80142a0:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80142a4:	6a1b      	ldr	r3, [r3, #32]
 80142a6:	9a01      	ldr	r2, [sp, #4]
 80142a8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80142ac:	2800      	cmp	r0, #0
 80142ae:	d1de      	bne.n	801426e <rcl_init+0x10a>
 80142b0:	f04f 080a 	mov.w	r8, #10
 80142b4:	4630      	mov	r0, r6
 80142b6:	f7ff fef5 	bl	80140a4 <__cleanup_context>
 80142ba:	e76b      	b.n	8014194 <rcl_init+0x30>
 80142bc:	f04f 0864 	mov.w	r8, #100	@ 0x64
 80142c0:	4640      	mov	r0, r8
 80142c2:	b025      	add	sp, #148	@ 0x94
 80142c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80142c8:	f8d6 9000 	ldr.w	r9, [r6]
 80142cc:	4a26      	ldr	r2, [pc, #152]	@ (8014368 <rcl_init+0x204>)
 80142ce:	6813      	ldr	r3, [r2, #0]
 80142d0:	3301      	adds	r3, #1
 80142d2:	d030      	beq.n	8014336 <rcl_init+0x1d2>
 80142d4:	461d      	mov	r5, r3
 80142d6:	2000      	movs	r0, #0
 80142d8:	4619      	mov	r1, r3
 80142da:	f8d9 4014 	ldr.w	r4, [r9, #20]
 80142de:	6073      	str	r3, [r6, #4]
 80142e0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80142e2:	6011      	str	r1, [r2, #0]
 80142e4:	3301      	adds	r3, #1
 80142e6:	e9c4 5006 	strd	r5, r0, [r4, #24]
 80142ea:	d033      	beq.n	8014354 <rcl_init+0x1f0>
 80142ec:	683b      	ldr	r3, [r7, #0]
 80142ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80142f2:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 80142f6:	b333      	cbz	r3, 8014346 <rcl_init+0x1e2>
 80142f8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80142fa:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 80142fe:	b953      	cbnz	r3, 8014316 <rcl_init+0x1b2>
 8014300:	2801      	cmp	r0, #1
 8014302:	d008      	beq.n	8014316 <rcl_init+0x1b2>
 8014304:	a91f      	add	r1, sp, #124	@ 0x7c
 8014306:	4628      	mov	r0, r5
 8014308:	f006 fc8a 	bl	801ac20 <rcl_get_discovery_static_peers>
 801430c:	4680      	mov	r8, r0
 801430e:	2800      	cmp	r0, #0
 8014310:	d1d0      	bne.n	80142b4 <rcl_init+0x150>
 8014312:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8014316:	f006 fc79 	bl	801ac0c <rcl_automatic_discovery_range_to_string>
 801431a:	6831      	ldr	r1, [r6, #0]
 801431c:	6948      	ldr	r0, [r1, #20]
 801431e:	3128      	adds	r1, #40	@ 0x28
 8014320:	3018      	adds	r0, #24
 8014322:	f003 fc43 	bl	8017bac <rmw_init>
 8014326:	4680      	mov	r8, r0
 8014328:	2800      	cmp	r0, #0
 801432a:	f43f af33 	beq.w	8014194 <rcl_init+0x30>
 801432e:	f7ff fe99 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014332:	4680      	mov	r8, r0
 8014334:	e7be      	b.n	80142b4 <rcl_init+0x150>
 8014336:	2101      	movs	r1, #1
 8014338:	4618      	mov	r0, r3
 801433a:	460d      	mov	r5, r1
 801433c:	460b      	mov	r3, r1
 801433e:	e7cc      	b.n	80142da <rcl_init+0x176>
 8014340:	f04f 080a 	mov.w	r8, #10
 8014344:	e726      	b.n	8014194 <rcl_init+0x30>
 8014346:	4628      	mov	r0, r5
 8014348:	f006 fc1e 	bl	801ab88 <rcl_get_automatic_discovery_range>
 801434c:	4680      	mov	r8, r0
 801434e:	2800      	cmp	r0, #0
 8014350:	d0d2      	beq.n	80142f8 <rcl_init+0x194>
 8014352:	e7af      	b.n	80142b4 <rcl_init+0x150>
 8014354:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8014358:	f006 fccc 	bl	801acf4 <rcl_get_default_domain_id>
 801435c:	4680      	mov	r8, r0
 801435e:	2800      	cmp	r0, #0
 8014360:	d1a8      	bne.n	80142b4 <rcl_init+0x150>
 8014362:	6833      	ldr	r3, [r6, #0]
 8014364:	695c      	ldr	r4, [r3, #20]
 8014366:	e7c1      	b.n	80142ec <rcl_init+0x188>
 8014368:	200111b0 	.word	0x200111b0

0801436c <rcl_get_zero_initialized_init_options>:
 801436c:	2000      	movs	r0, #0
 801436e:	4770      	bx	lr

08014370 <rcl_init_options_init>:
 8014370:	b084      	sub	sp, #16
 8014372:	b570      	push	{r4, r5, r6, lr}
 8014374:	b09e      	sub	sp, #120	@ 0x78
 8014376:	ad23      	add	r5, sp, #140	@ 0x8c
 8014378:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801437c:	2800      	cmp	r0, #0
 801437e:	d046      	beq.n	801440e <rcl_init_options_init+0x9e>
 8014380:	6803      	ldr	r3, [r0, #0]
 8014382:	4604      	mov	r4, r0
 8014384:	b133      	cbz	r3, 8014394 <rcl_init_options_init+0x24>
 8014386:	2564      	movs	r5, #100	@ 0x64
 8014388:	4628      	mov	r0, r5
 801438a:	b01e      	add	sp, #120	@ 0x78
 801438c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014390:	b004      	add	sp, #16
 8014392:	4770      	bx	lr
 8014394:	4628      	mov	r0, r5
 8014396:	f7fb f847 	bl	800f428 <rcutils_allocator_is_valid>
 801439a:	2800      	cmp	r0, #0
 801439c:	d037      	beq.n	801440e <rcl_init_options_init+0x9e>
 801439e:	46ae      	mov	lr, r5
 80143a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80143a4:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80143a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80143ac:	f8de 3000 	ldr.w	r3, [lr]
 80143b0:	f8cc 3000 	str.w	r3, [ip]
 80143b4:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80143b6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80143b8:	2070      	movs	r0, #112	@ 0x70
 80143ba:	4798      	blx	r3
 80143bc:	4606      	mov	r6, r0
 80143be:	6020      	str	r0, [r4, #0]
 80143c0:	b338      	cbz	r0, 8014412 <rcl_init_options_init+0xa2>
 80143c2:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80143c6:	4686      	mov	lr, r0
 80143c8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80143cc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80143d0:	f8dc 3000 	ldr.w	r3, [ip]
 80143d4:	f8ce 3000 	str.w	r3, [lr]
 80143d8:	a802      	add	r0, sp, #8
 80143da:	f003 f877 	bl	80174cc <rmw_get_zero_initialized_init_options>
 80143de:	2258      	movs	r2, #88	@ 0x58
 80143e0:	a902      	add	r1, sp, #8
 80143e2:	f106 0018 	add.w	r0, r6, #24
 80143e6:	f008 f9ec 	bl	801c7c2 <memcpy>
 80143ea:	ab26      	add	r3, sp, #152	@ 0x98
 80143ec:	e893 0003 	ldmia.w	r3, {r0, r1}
 80143f0:	6826      	ldr	r6, [r4, #0]
 80143f2:	e88d 0003 	stmia.w	sp, {r0, r1}
 80143f6:	f106 0018 	add.w	r0, r6, #24
 80143fa:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80143fe:	f003 fae5 	bl	80179cc <rmw_init_options_init>
 8014402:	4605      	mov	r5, r0
 8014404:	b938      	cbnz	r0, 8014416 <rcl_init_options_init+0xa6>
 8014406:	6823      	ldr	r3, [r4, #0]
 8014408:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 801440c:	e7bc      	b.n	8014388 <rcl_init_options_init+0x18>
 801440e:	250b      	movs	r5, #11
 8014410:	e7ba      	b.n	8014388 <rcl_init_options_init+0x18>
 8014412:	250a      	movs	r5, #10
 8014414:	e7b8      	b.n	8014388 <rcl_init_options_init+0x18>
 8014416:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8014418:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 801441a:	6820      	ldr	r0, [r4, #0]
 801441c:	4798      	blx	r3
 801441e:	4628      	mov	r0, r5
 8014420:	f7ff fe20 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014424:	4605      	mov	r5, r0
 8014426:	e7af      	b.n	8014388 <rcl_init_options_init+0x18>

08014428 <rcl_init_options_fini>:
 8014428:	b530      	push	{r4, r5, lr}
 801442a:	b087      	sub	sp, #28
 801442c:	b1f0      	cbz	r0, 801446c <rcl_init_options_fini+0x44>
 801442e:	6803      	ldr	r3, [r0, #0]
 8014430:	4604      	mov	r4, r0
 8014432:	b1db      	cbz	r3, 801446c <rcl_init_options_fini+0x44>
 8014434:	469c      	mov	ip, r3
 8014436:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801443a:	f10d 0e04 	add.w	lr, sp, #4
 801443e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014442:	f8dc 3000 	ldr.w	r3, [ip]
 8014446:	f8ce 3000 	str.w	r3, [lr]
 801444a:	a801      	add	r0, sp, #4
 801444c:	f7fa ffec 	bl	800f428 <rcutils_allocator_is_valid>
 8014450:	b160      	cbz	r0, 801446c <rcl_init_options_fini+0x44>
 8014452:	6820      	ldr	r0, [r4, #0]
 8014454:	3018      	adds	r0, #24
 8014456:	f003 fb6b 	bl	8017b30 <rmw_init_options_fini>
 801445a:	4605      	mov	r5, r0
 801445c:	b950      	cbnz	r0, 8014474 <rcl_init_options_fini+0x4c>
 801445e:	6820      	ldr	r0, [r4, #0]
 8014460:	9b02      	ldr	r3, [sp, #8]
 8014462:	9905      	ldr	r1, [sp, #20]
 8014464:	4798      	blx	r3
 8014466:	4628      	mov	r0, r5
 8014468:	b007      	add	sp, #28
 801446a:	bd30      	pop	{r4, r5, pc}
 801446c:	250b      	movs	r5, #11
 801446e:	4628      	mov	r0, r5
 8014470:	b007      	add	sp, #28
 8014472:	bd30      	pop	{r4, r5, pc}
 8014474:	f7ff fdf6 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014478:	4605      	mov	r5, r0
 801447a:	e7f8      	b.n	801446e <rcl_init_options_fini+0x46>

0801447c <rcl_init_options_copy>:
 801447c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801447e:	b09d      	sub	sp, #116	@ 0x74
 8014480:	2800      	cmp	r0, #0
 8014482:	d04a      	beq.n	801451a <rcl_init_options_copy+0x9e>
 8014484:	4604      	mov	r4, r0
 8014486:	6800      	ldr	r0, [r0, #0]
 8014488:	2800      	cmp	r0, #0
 801448a:	d046      	beq.n	801451a <rcl_init_options_copy+0x9e>
 801448c:	460d      	mov	r5, r1
 801448e:	f7fa ffcb 	bl	800f428 <rcutils_allocator_is_valid>
 8014492:	2800      	cmp	r0, #0
 8014494:	d041      	beq.n	801451a <rcl_init_options_copy+0x9e>
 8014496:	2d00      	cmp	r5, #0
 8014498:	d03f      	beq.n	801451a <rcl_init_options_copy+0x9e>
 801449a:	682b      	ldr	r3, [r5, #0]
 801449c:	b11b      	cbz	r3, 80144a6 <rcl_init_options_copy+0x2a>
 801449e:	2464      	movs	r4, #100	@ 0x64
 80144a0:	4620      	mov	r0, r4
 80144a2:	b01d      	add	sp, #116	@ 0x74
 80144a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80144a6:	6826      	ldr	r6, [r4, #0]
 80144a8:	46b6      	mov	lr, r6
 80144aa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80144ae:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80144b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80144b6:	f8de 3000 	ldr.w	r3, [lr]
 80144ba:	6837      	ldr	r7, [r6, #0]
 80144bc:	f8cc 3000 	str.w	r3, [ip]
 80144c0:	4619      	mov	r1, r3
 80144c2:	2070      	movs	r0, #112	@ 0x70
 80144c4:	47b8      	blx	r7
 80144c6:	4606      	mov	r6, r0
 80144c8:	6028      	str	r0, [r5, #0]
 80144ca:	b350      	cbz	r0, 8014522 <rcl_init_options_copy+0xa6>
 80144cc:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80144d0:	4686      	mov	lr, r0
 80144d2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144d6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144da:	f8dc 3000 	ldr.w	r3, [ip]
 80144de:	f8ce 3000 	str.w	r3, [lr]
 80144e2:	4668      	mov	r0, sp
 80144e4:	f002 fff2 	bl	80174cc <rmw_get_zero_initialized_init_options>
 80144e8:	2258      	movs	r2, #88	@ 0x58
 80144ea:	4669      	mov	r1, sp
 80144ec:	f106 0018 	add.w	r0, r6, #24
 80144f0:	f008 f967 	bl	801c7c2 <memcpy>
 80144f4:	6820      	ldr	r0, [r4, #0]
 80144f6:	6829      	ldr	r1, [r5, #0]
 80144f8:	3018      	adds	r0, #24
 80144fa:	3118      	adds	r1, #24
 80144fc:	f003 fac8 	bl	8017a90 <rmw_init_options_copy>
 8014500:	4604      	mov	r4, r0
 8014502:	2800      	cmp	r0, #0
 8014504:	d0cc      	beq.n	80144a0 <rcl_init_options_copy+0x24>
 8014506:	f7fa ffa3 	bl	800f450 <rcutils_get_error_string>
 801450a:	f7fa ffb9 	bl	800f480 <rcutils_reset_error>
 801450e:	4628      	mov	r0, r5
 8014510:	f7ff ff8a 	bl	8014428 <rcl_init_options_fini>
 8014514:	b138      	cbz	r0, 8014526 <rcl_init_options_copy+0xaa>
 8014516:	4604      	mov	r4, r0
 8014518:	e7c2      	b.n	80144a0 <rcl_init_options_copy+0x24>
 801451a:	240b      	movs	r4, #11
 801451c:	4620      	mov	r0, r4
 801451e:	b01d      	add	sp, #116	@ 0x74
 8014520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014522:	240a      	movs	r4, #10
 8014524:	e7bc      	b.n	80144a0 <rcl_init_options_copy+0x24>
 8014526:	4620      	mov	r0, r4
 8014528:	b01d      	add	sp, #116	@ 0x74
 801452a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801452e:	f7ff bd99 	b.w	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014532:	bf00      	nop

08014534 <rcl_get_zero_initialized_node>:
 8014534:	4a03      	ldr	r2, [pc, #12]	@ (8014544 <rcl_get_zero_initialized_node+0x10>)
 8014536:	4603      	mov	r3, r0
 8014538:	e892 0003 	ldmia.w	r2, {r0, r1}
 801453c:	e883 0003 	stmia.w	r3, {r0, r1}
 8014540:	4618      	mov	r0, r3
 8014542:	4770      	bx	lr
 8014544:	0801fcb8 	.word	0x0801fcb8

08014548 <rcl_node_init>:
 8014548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801454c:	b0ab      	sub	sp, #172	@ 0xac
 801454e:	4604      	mov	r4, r0
 8014550:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8014552:	a825      	add	r0, sp, #148	@ 0x94
 8014554:	4689      	mov	r9, r1
 8014556:	4690      	mov	r8, r2
 8014558:	461f      	mov	r7, r3
 801455a:	f006 fe3d 	bl	801b1d8 <rcl_guard_condition_get_default_options>
 801455e:	2d00      	cmp	r5, #0
 8014560:	f000 80d8 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014564:	4628      	mov	r0, r5
 8014566:	f7fa ff5f 	bl	800f428 <rcutils_allocator_is_valid>
 801456a:	2800      	cmp	r0, #0
 801456c:	f000 80d2 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014570:	f1b9 0f00 	cmp.w	r9, #0
 8014574:	f000 80ce 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014578:	f1b8 0f00 	cmp.w	r8, #0
 801457c:	f000 80ca 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014580:	2c00      	cmp	r4, #0
 8014582:	f000 80c7 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014586:	6866      	ldr	r6, [r4, #4]
 8014588:	2e00      	cmp	r6, #0
 801458a:	f040 80ca 	bne.w	8014722 <rcl_node_init+0x1da>
 801458e:	2f00      	cmp	r7, #0
 8014590:	f000 80c0 	beq.w	8014714 <rcl_node_init+0x1cc>
 8014594:	4638      	mov	r0, r7
 8014596:	f7ff fd7f 	bl	8014098 <rcl_context_is_valid>
 801459a:	2800      	cmp	r0, #0
 801459c:	f000 80bf 	beq.w	801471e <rcl_node_init+0x1d6>
 80145a0:	4632      	mov	r2, r6
 80145a2:	a924      	add	r1, sp, #144	@ 0x90
 80145a4:	4648      	mov	r0, r9
 80145a6:	9624      	str	r6, [sp, #144]	@ 0x90
 80145a8:	f003 f92c 	bl	8017804 <rmw_validate_node_name>
 80145ac:	4606      	mov	r6, r0
 80145ae:	2800      	cmp	r0, #0
 80145b0:	f040 80b1 	bne.w	8014716 <rcl_node_init+0x1ce>
 80145b4:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80145b6:	2800      	cmp	r0, #0
 80145b8:	f040 8104 	bne.w	80147c4 <rcl_node_init+0x27c>
 80145bc:	f898 3000 	ldrb.w	r3, [r8]
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	f000 80f0 	beq.w	80147a6 <rcl_node_init+0x25e>
 80145c6:	2b2f      	cmp	r3, #47	@ 0x2f
 80145c8:	f000 80b0 	beq.w	801472c <rcl_node_init+0x1e4>
 80145cc:	4b85      	ldr	r3, [pc, #532]	@ (80147e4 <rcl_node_init+0x29c>)
 80145ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80145d2:	9302      	str	r3, [sp, #8]
 80145d4:	692b      	ldr	r3, [r5, #16]
 80145d6:	9300      	str	r3, [sp, #0]
 80145d8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80145dc:	9301      	str	r3, [sp, #4]
 80145de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80145e2:	f002 fccf 	bl	8016f84 <rcutils_format_string_limit>
 80145e6:	4680      	mov	r8, r0
 80145e8:	f1b8 0f00 	cmp.w	r8, #0
 80145ec:	f000 80e8 	beq.w	80147c0 <rcl_node_init+0x278>
 80145f0:	2200      	movs	r2, #0
 80145f2:	a924      	add	r1, sp, #144	@ 0x90
 80145f4:	4640      	mov	r0, r8
 80145f6:	9224      	str	r2, [sp, #144]	@ 0x90
 80145f8:	f003 f8e6 	bl	80177c8 <rmw_validate_namespace>
 80145fc:	4606      	mov	r6, r0
 80145fe:	2800      	cmp	r0, #0
 8014600:	f040 80a4 	bne.w	801474c <rcl_node_init+0x204>
 8014604:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8014606:	2800      	cmp	r0, #0
 8014608:	f040 809d 	bne.w	8014746 <rcl_node_init+0x1fe>
 801460c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8014610:	2178      	movs	r1, #120	@ 0x78
 8014612:	2001      	movs	r0, #1
 8014614:	4798      	blx	r3
 8014616:	4606      	mov	r6, r0
 8014618:	6060      	str	r0, [r4, #4]
 801461a:	2800      	cmp	r0, #0
 801461c:	f000 80d6 	beq.w	80147cc <rcl_node_init+0x284>
 8014620:	a80a      	add	r0, sp, #40	@ 0x28
 8014622:	f000 f92f 	bl	8014884 <rcl_node_get_default_options>
 8014626:	a90a      	add	r1, sp, #40	@ 0x28
 8014628:	4630      	mov	r0, r6
 801462a:	2268      	movs	r2, #104	@ 0x68
 801462c:	f008 f8c9 	bl	801c7c2 <memcpy>
 8014630:	6861      	ldr	r1, [r4, #4]
 8014632:	6027      	str	r7, [r4, #0]
 8014634:	4628      	mov	r0, r5
 8014636:	f000 f933 	bl	80148a0 <rcl_node_options_copy>
 801463a:	4606      	mov	r6, r0
 801463c:	2800      	cmp	r0, #0
 801463e:	f040 8085 	bne.w	801474c <rcl_node_init+0x204>
 8014642:	4640      	mov	r0, r8
 8014644:	f7eb fe2c 	bl	80002a0 <strlen>
 8014648:	eb08 0300 	add.w	r3, r8, r0
 801464c:	6866      	ldr	r6, [r4, #4]
 801464e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014652:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8014656:	2b2f      	cmp	r3, #47	@ 0x2f
 8014658:	bf0c      	ite	eq
 801465a:	4b63      	ldreq	r3, [pc, #396]	@ (80147e8 <rcl_node_init+0x2a0>)
 801465c:	4b63      	ldrne	r3, [pc, #396]	@ (80147ec <rcl_node_init+0x2a4>)
 801465e:	9302      	str	r3, [sp, #8]
 8014660:	692b      	ldr	r3, [r5, #16]
 8014662:	9300      	str	r3, [sp, #0]
 8014664:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8014668:	9301      	str	r3, [sp, #4]
 801466a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801466e:	f002 fc89 	bl	8016f84 <rcutils_format_string_limit>
 8014672:	6863      	ldr	r3, [r4, #4]
 8014674:	6770      	str	r0, [r6, #116]	@ 0x74
 8014676:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8014678:	2a00      	cmp	r2, #0
 801467a:	f000 80a9 	beq.w	80147d0 <rcl_node_init+0x288>
 801467e:	6822      	ldr	r2, [r4, #0]
 8014680:	9307      	str	r3, [sp, #28]
 8014682:	6810      	ldr	r0, [r2, #0]
 8014684:	4649      	mov	r1, r9
 8014686:	3028      	adds	r0, #40	@ 0x28
 8014688:	4642      	mov	r2, r8
 801468a:	f003 fce7 	bl	801805c <rmw_create_node>
 801468e:	9b07      	ldr	r3, [sp, #28]
 8014690:	6698      	str	r0, [r3, #104]	@ 0x68
 8014692:	6863      	ldr	r3, [r4, #4]
 8014694:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014696:	2800      	cmp	r0, #0
 8014698:	f000 809d 	beq.w	80147d6 <rcl_node_init+0x28e>
 801469c:	f003 fd70 	bl	8018180 <rmw_node_get_graph_guard_condition>
 80146a0:	4681      	mov	r9, r0
 80146a2:	2800      	cmp	r0, #0
 80146a4:	f000 809c 	beq.w	80147e0 <rcl_node_init+0x298>
 80146a8:	682b      	ldr	r3, [r5, #0]
 80146aa:	6929      	ldr	r1, [r5, #16]
 80146ac:	6866      	ldr	r6, [r4, #4]
 80146ae:	2008      	movs	r0, #8
 80146b0:	4798      	blx	r3
 80146b2:	6863      	ldr	r3, [r4, #4]
 80146b4:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80146b6:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 80146ba:	f1ba 0f00 	cmp.w	sl, #0
 80146be:	f000 808d 	beq.w	80147dc <rcl_node_init+0x294>
 80146c2:	f10d 0b20 	add.w	fp, sp, #32
 80146c6:	4658      	mov	r0, fp
 80146c8:	f006 fcae 	bl	801b028 <rcl_get_zero_initialized_guard_condition>
 80146cc:	e89b 0003 	ldmia.w	fp, {r0, r1}
 80146d0:	6863      	ldr	r3, [r4, #4]
 80146d2:	46ac      	mov	ip, r5
 80146d4:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 80146d8:	e88a 0003 	stmia.w	sl, {r0, r1}
 80146dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80146e0:	ae25      	add	r6, sp, #148	@ 0x94
 80146e2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80146e4:	f8dc 3000 	ldr.w	r3, [ip]
 80146e8:	6033      	str	r3, [r6, #0]
 80146ea:	ab2a      	add	r3, sp, #168	@ 0xa8
 80146ec:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80146f0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80146f4:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80146f6:	463a      	mov	r2, r7
 80146f8:	4649      	mov	r1, r9
 80146fa:	4670      	mov	r0, lr
 80146fc:	f006 fcea 	bl	801b0d4 <rcl_guard_condition_init_from_rmw>
 8014700:	4606      	mov	r6, r0
 8014702:	bb18      	cbnz	r0, 801474c <rcl_node_init+0x204>
 8014704:	686b      	ldr	r3, [r5, #4]
 8014706:	6929      	ldr	r1, [r5, #16]
 8014708:	4798      	blx	r3
 801470a:	686b      	ldr	r3, [r5, #4]
 801470c:	6929      	ldr	r1, [r5, #16]
 801470e:	4640      	mov	r0, r8
 8014710:	4798      	blx	r3
 8014712:	e000      	b.n	8014716 <rcl_node_init+0x1ce>
 8014714:	260b      	movs	r6, #11
 8014716:	4630      	mov	r0, r6
 8014718:	b02b      	add	sp, #172	@ 0xac
 801471a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801471e:	2665      	movs	r6, #101	@ 0x65
 8014720:	e7f9      	b.n	8014716 <rcl_node_init+0x1ce>
 8014722:	2664      	movs	r6, #100	@ 0x64
 8014724:	4630      	mov	r0, r6
 8014726:	b02b      	add	sp, #172	@ 0xac
 8014728:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801472c:	f105 030c 	add.w	r3, r5, #12
 8014730:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014734:	e88d 0003 	stmia.w	sp, {r0, r1}
 8014738:	4640      	mov	r0, r8
 801473a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801473e:	f002 fd3f 	bl	80171c0 <rcutils_strdup>
 8014742:	4680      	mov	r8, r0
 8014744:	e750      	b.n	80145e8 <rcl_node_init+0xa0>
 8014746:	f003 f851 	bl	80177ec <rmw_namespace_validation_result_string>
 801474a:	26ca      	movs	r6, #202	@ 0xca
 801474c:	6863      	ldr	r3, [r4, #4]
 801474e:	b1f3      	cbz	r3, 801478e <rcl_node_init+0x246>
 8014750:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8014752:	b138      	cbz	r0, 8014764 <rcl_node_init+0x21c>
 8014754:	f006 fd1e 	bl	801b194 <rcl_guard_condition_fini>
 8014758:	6863      	ldr	r3, [r4, #4]
 801475a:	6929      	ldr	r1, [r5, #16]
 801475c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801475e:	686b      	ldr	r3, [r5, #4]
 8014760:	4798      	blx	r3
 8014762:	6863      	ldr	r3, [r4, #4]
 8014764:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8014766:	b110      	cbz	r0, 801476e <rcl_node_init+0x226>
 8014768:	f003 fc8e 	bl	8018088 <rmw_destroy_node>
 801476c:	6863      	ldr	r3, [r4, #4]
 801476e:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8014770:	6929      	ldr	r1, [r5, #16]
 8014772:	686b      	ldr	r3, [r5, #4]
 8014774:	4798      	blx	r3
 8014776:	6863      	ldr	r3, [r4, #4]
 8014778:	6929      	ldr	r1, [r5, #16]
 801477a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 801477c:	686b      	ldr	r3, [r5, #4]
 801477e:	4798      	blx	r3
 8014780:	6860      	ldr	r0, [r4, #4]
 8014782:	f000 f8ab 	bl	80148dc <rcl_node_options_fini>
 8014786:	686b      	ldr	r3, [r5, #4]
 8014788:	6929      	ldr	r1, [r5, #16]
 801478a:	6860      	ldr	r0, [r4, #4]
 801478c:	4798      	blx	r3
 801478e:	686b      	ldr	r3, [r5, #4]
 8014790:	6929      	ldr	r1, [r5, #16]
 8014792:	2000      	movs	r0, #0
 8014794:	4798      	blx	r3
 8014796:	686b      	ldr	r3, [r5, #4]
 8014798:	6929      	ldr	r1, [r5, #16]
 801479a:	4640      	mov	r0, r8
 801479c:	4798      	blx	r3
 801479e:	2300      	movs	r3, #0
 80147a0:	e9c4 3300 	strd	r3, r3, [r4]
 80147a4:	e7b7      	b.n	8014716 <rcl_node_init+0x1ce>
 80147a6:	f105 030c 	add.w	r3, r5, #12
 80147aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80147ae:	e88d 0003 	stmia.w	sp, {r0, r1}
 80147b2:	480f      	ldr	r0, [pc, #60]	@ (80147f0 <rcl_node_init+0x2a8>)
 80147b4:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80147b8:	f002 fd02 	bl	80171c0 <rcutils_strdup>
 80147bc:	4680      	mov	r8, r0
 80147be:	e713      	b.n	80145e8 <rcl_node_init+0xa0>
 80147c0:	260a      	movs	r6, #10
 80147c2:	e7a8      	b.n	8014716 <rcl_node_init+0x1ce>
 80147c4:	f003 f86a 	bl	801789c <rmw_node_name_validation_result_string>
 80147c8:	26c9      	movs	r6, #201	@ 0xc9
 80147ca:	e7a4      	b.n	8014716 <rcl_node_init+0x1ce>
 80147cc:	260a      	movs	r6, #10
 80147ce:	e7de      	b.n	801478e <rcl_node_init+0x246>
 80147d0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80147d2:	260a      	movs	r6, #10
 80147d4:	e7bd      	b.n	8014752 <rcl_node_init+0x20a>
 80147d6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80147d8:	2601      	movs	r6, #1
 80147da:	e7ba      	b.n	8014752 <rcl_node_init+0x20a>
 80147dc:	260a      	movs	r6, #10
 80147de:	e7c1      	b.n	8014764 <rcl_node_init+0x21c>
 80147e0:	2601      	movs	r6, #1
 80147e2:	e7b3      	b.n	801474c <rcl_node_init+0x204>
 80147e4:	0801f2cc 	.word	0x0801f2cc
 80147e8:	0801f078 	.word	0x0801f078
 80147ec:	0801f2d0 	.word	0x0801f2d0
 80147f0:	0801f2c8 	.word	0x0801f2c8

080147f4 <rcl_node_is_valid>:
 80147f4:	b130      	cbz	r0, 8014804 <rcl_node_is_valid+0x10>
 80147f6:	6843      	ldr	r3, [r0, #4]
 80147f8:	b123      	cbz	r3, 8014804 <rcl_node_is_valid+0x10>
 80147fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80147fc:	b113      	cbz	r3, 8014804 <rcl_node_is_valid+0x10>
 80147fe:	6800      	ldr	r0, [r0, #0]
 8014800:	f7ff bc4a 	b.w	8014098 <rcl_context_is_valid>
 8014804:	2000      	movs	r0, #0
 8014806:	4770      	bx	lr

08014808 <rcl_node_get_name>:
 8014808:	b120      	cbz	r0, 8014814 <rcl_node_get_name+0xc>
 801480a:	6840      	ldr	r0, [r0, #4]
 801480c:	b110      	cbz	r0, 8014814 <rcl_node_get_name+0xc>
 801480e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014810:	b100      	cbz	r0, 8014814 <rcl_node_get_name+0xc>
 8014812:	6880      	ldr	r0, [r0, #8]
 8014814:	4770      	bx	lr
 8014816:	bf00      	nop

08014818 <rcl_node_get_namespace>:
 8014818:	b120      	cbz	r0, 8014824 <rcl_node_get_namespace+0xc>
 801481a:	6840      	ldr	r0, [r0, #4]
 801481c:	b110      	cbz	r0, 8014824 <rcl_node_get_namespace+0xc>
 801481e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014820:	b100      	cbz	r0, 8014824 <rcl_node_get_namespace+0xc>
 8014822:	68c0      	ldr	r0, [r0, #12]
 8014824:	4770      	bx	lr
 8014826:	bf00      	nop

08014828 <rcl_node_get_options>:
 8014828:	b128      	cbz	r0, 8014836 <rcl_node_get_options+0xe>
 801482a:	6840      	ldr	r0, [r0, #4]
 801482c:	b118      	cbz	r0, 8014836 <rcl_node_get_options+0xe>
 801482e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8014830:	2b00      	cmp	r3, #0
 8014832:	bf08      	it	eq
 8014834:	2000      	moveq	r0, #0
 8014836:	4770      	bx	lr

08014838 <rcl_node_get_rmw_handle>:
 8014838:	b110      	cbz	r0, 8014840 <rcl_node_get_rmw_handle+0x8>
 801483a:	6840      	ldr	r0, [r0, #4]
 801483c:	b100      	cbz	r0, 8014840 <rcl_node_get_rmw_handle+0x8>
 801483e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8014840:	4770      	bx	lr
 8014842:	bf00      	nop

08014844 <rcl_get_disable_loaned_message>:
 8014844:	b510      	push	{r4, lr}
 8014846:	b082      	sub	sp, #8
 8014848:	2300      	movs	r3, #0
 801484a:	9301      	str	r3, [sp, #4]
 801484c:	b1a0      	cbz	r0, 8014878 <rcl_get_disable_loaned_message+0x34>
 801484e:	4604      	mov	r4, r0
 8014850:	a901      	add	r1, sp, #4
 8014852:	480b      	ldr	r0, [pc, #44]	@ (8014880 <rcl_get_disable_loaned_message+0x3c>)
 8014854:	f002 fb7e 	bl	8016f54 <rcutils_get_env>
 8014858:	b110      	cbz	r0, 8014860 <rcl_get_disable_loaned_message+0x1c>
 801485a:	2001      	movs	r0, #1
 801485c:	b002      	add	sp, #8
 801485e:	bd10      	pop	{r4, pc}
 8014860:	9a01      	ldr	r2, [sp, #4]
 8014862:	7813      	ldrb	r3, [r2, #0]
 8014864:	3b31      	subs	r3, #49	@ 0x31
 8014866:	bf08      	it	eq
 8014868:	7853      	ldrbeq	r3, [r2, #1]
 801486a:	fab3 f383 	clz	r3, r3
 801486e:	095b      	lsrs	r3, r3, #5
 8014870:	2000      	movs	r0, #0
 8014872:	7023      	strb	r3, [r4, #0]
 8014874:	b002      	add	sp, #8
 8014876:	bd10      	pop	{r4, pc}
 8014878:	200b      	movs	r0, #11
 801487a:	b002      	add	sp, #8
 801487c:	bd10      	pop	{r4, pc}
 801487e:	bf00      	nop
 8014880:	0801f2d8 	.word	0x0801f2d8

08014884 <rcl_node_get_default_options>:
 8014884:	b510      	push	{r4, lr}
 8014886:	2253      	movs	r2, #83	@ 0x53
 8014888:	4604      	mov	r4, r0
 801488a:	2100      	movs	r1, #0
 801488c:	3015      	adds	r0, #21
 801488e:	f007 fe5f 	bl	801c550 <memset>
 8014892:	4620      	mov	r0, r4
 8014894:	f7fa fd9c 	bl	800f3d0 <rcutils_get_default_allocator>
 8014898:	2301      	movs	r3, #1
 801489a:	7523      	strb	r3, [r4, #20]
 801489c:	4620      	mov	r0, r4
 801489e:	bd10      	pop	{r4, pc}

080148a0 <rcl_node_options_copy>:
 80148a0:	b1d0      	cbz	r0, 80148d8 <rcl_node_options_copy+0x38>
 80148a2:	b570      	push	{r4, r5, r6, lr}
 80148a4:	460c      	mov	r4, r1
 80148a6:	b1a9      	cbz	r1, 80148d4 <rcl_node_options_copy+0x34>
 80148a8:	4288      	cmp	r0, r1
 80148aa:	4684      	mov	ip, r0
 80148ac:	d012      	beq.n	80148d4 <rcl_node_options_copy+0x34>
 80148ae:	4605      	mov	r5, r0
 80148b0:	8a86      	ldrh	r6, [r0, #20]
 80148b2:	468e      	mov	lr, r1
 80148b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80148b6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80148ba:	682b      	ldr	r3, [r5, #0]
 80148bc:	f8ce 3000 	str.w	r3, [lr]
 80148c0:	f10c 0118 	add.w	r1, ip, #24
 80148c4:	2250      	movs	r2, #80	@ 0x50
 80148c6:	82a6      	strh	r6, [r4, #20]
 80148c8:	f104 0018 	add.w	r0, r4, #24
 80148cc:	f007 ff79 	bl	801c7c2 <memcpy>
 80148d0:	2000      	movs	r0, #0
 80148d2:	bd70      	pop	{r4, r5, r6, pc}
 80148d4:	200b      	movs	r0, #11
 80148d6:	bd70      	pop	{r4, r5, r6, pc}
 80148d8:	200b      	movs	r0, #11
 80148da:	4770      	bx	lr

080148dc <rcl_node_options_fini>:
 80148dc:	b1c0      	cbz	r0, 8014910 <rcl_node_options_fini+0x34>
 80148de:	b500      	push	{lr}
 80148e0:	4684      	mov	ip, r0
 80148e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80148e6:	b087      	sub	sp, #28
 80148e8:	f10d 0e04 	add.w	lr, sp, #4
 80148ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80148f0:	f8dc 3000 	ldr.w	r3, [ip]
 80148f4:	f8ce 3000 	str.w	r3, [lr]
 80148f8:	a801      	add	r0, sp, #4
 80148fa:	f7fa fd95 	bl	800f428 <rcutils_allocator_is_valid>
 80148fe:	b118      	cbz	r0, 8014908 <rcl_node_options_fini+0x2c>
 8014900:	2000      	movs	r0, #0
 8014902:	b007      	add	sp, #28
 8014904:	f85d fb04 	ldr.w	pc, [sp], #4
 8014908:	200b      	movs	r0, #11
 801490a:	b007      	add	sp, #28
 801490c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014910:	200b      	movs	r0, #11
 8014912:	4770      	bx	lr

08014914 <rcl_node_resolve_name>:
 8014914:	b082      	sub	sp, #8
 8014916:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801491a:	b091      	sub	sp, #68	@ 0x44
 801491c:	ac1a      	add	r4, sp, #104	@ 0x68
 801491e:	e884 000c 	stmia.w	r4, {r2, r3}
 8014922:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8014926:	2800      	cmp	r0, #0
 8014928:	d03a      	beq.n	80149a0 <rcl_node_resolve_name+0x8c>
 801492a:	460c      	mov	r4, r1
 801492c:	4605      	mov	r5, r0
 801492e:	f7ff ff7b 	bl	8014828 <rcl_node_get_options>
 8014932:	b370      	cbz	r0, 8014992 <rcl_node_resolve_name+0x7e>
 8014934:	4628      	mov	r0, r5
 8014936:	f7ff ff67 	bl	8014808 <rcl_node_get_name>
 801493a:	4681      	mov	r9, r0
 801493c:	4628      	mov	r0, r5
 801493e:	f7ff ff6b 	bl	8014818 <rcl_node_get_namespace>
 8014942:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8014946:	4607      	mov	r7, r0
 8014948:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801494c:	ad0b      	add	r5, sp, #44	@ 0x2c
 801494e:	46ac      	mov	ip, r5
 8014950:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014954:	f8de 3000 	ldr.w	r3, [lr]
 8014958:	f8cc 3000 	str.w	r3, [ip]
 801495c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801495e:	b1fb      	cbz	r3, 80149a0 <rcl_node_resolve_name+0x8c>
 8014960:	468a      	mov	sl, r1
 8014962:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8014966:	f002 fc8b 	bl	8017280 <rcutils_get_zero_initialized_string_map>
 801496a:	ab10      	add	r3, sp, #64	@ 0x40
 801496c:	9008      	str	r0, [sp, #32]
 801496e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8014972:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014976:	2100      	movs	r1, #0
 8014978:	e895 000c 	ldmia.w	r5, {r2, r3}
 801497c:	a808      	add	r0, sp, #32
 801497e:	f002 fcd9 	bl	8017334 <rcutils_string_map_init>
 8014982:	4606      	mov	r6, r0
 8014984:	b170      	cbz	r0, 80149a4 <rcl_node_resolve_name+0x90>
 8014986:	f7fa fd63 	bl	800f450 <rcutils_get_error_string>
 801498a:	f7fa fd79 	bl	800f480 <rcutils_reset_error>
 801498e:	2e0a      	cmp	r6, #10
 8014990:	d000      	beq.n	8014994 <rcl_node_resolve_name+0x80>
 8014992:	2601      	movs	r6, #1
 8014994:	4630      	mov	r0, r6
 8014996:	b011      	add	sp, #68	@ 0x44
 8014998:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801499c:	b002      	add	sp, #8
 801499e:	4770      	bx	lr
 80149a0:	260b      	movs	r6, #11
 80149a2:	e7f7      	b.n	8014994 <rcl_node_resolve_name+0x80>
 80149a4:	9009      	str	r0, [sp, #36]	@ 0x24
 80149a6:	9007      	str	r0, [sp, #28]
 80149a8:	a808      	add	r0, sp, #32
 80149aa:	f006 fb37 	bl	801b01c <rcl_get_default_topic_name_substitutions>
 80149ae:	4606      	mov	r6, r0
 80149b0:	b1b0      	cbz	r0, 80149e0 <rcl_node_resolve_name+0xcc>
 80149b2:	280a      	cmp	r0, #10
 80149b4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80149b8:	d000      	beq.n	80149bc <rcl_node_resolve_name+0xa8>
 80149ba:	2601      	movs	r6, #1
 80149bc:	a808      	add	r0, sp, #32
 80149be:	f002 fcf7 	bl	80173b0 <rcutils_string_map_fini>
 80149c2:	2800      	cmp	r0, #0
 80149c4:	d132      	bne.n	8014a2c <rcl_node_resolve_name+0x118>
 80149c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80149c8:	4659      	mov	r1, fp
 80149ca:	47d0      	blx	sl
 80149cc:	4659      	mov	r1, fp
 80149ce:	4648      	mov	r0, r9
 80149d0:	47d0      	blx	sl
 80149d2:	f1b8 0f00 	cmp.w	r8, #0
 80149d6:	d0dd      	beq.n	8014994 <rcl_node_resolve_name+0x80>
 80149d8:	2e67      	cmp	r6, #103	@ 0x67
 80149da:	bf08      	it	eq
 80149dc:	2668      	moveq	r6, #104	@ 0x68
 80149de:	e7d9      	b.n	8014994 <rcl_node_resolve_name+0x80>
 80149e0:	ab09      	add	r3, sp, #36	@ 0x24
 80149e2:	9305      	str	r3, [sp, #20]
 80149e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80149e6:	46ec      	mov	ip, sp
 80149e8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80149ec:	682b      	ldr	r3, [r5, #0]
 80149ee:	f8cc 3000 	str.w	r3, [ip]
 80149f2:	463a      	mov	r2, r7
 80149f4:	4649      	mov	r1, r9
 80149f6:	4620      	mov	r0, r4
 80149f8:	ab08      	add	r3, sp, #32
 80149fa:	f006 f9a9 	bl	801ad50 <rcl_expand_topic_name>
 80149fe:	4606      	mov	r6, r0
 8014a00:	b9c8      	cbnz	r0, 8014a36 <rcl_node_resolve_name+0x122>
 8014a02:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8014a06:	9009      	str	r0, [sp, #36]	@ 0x24
 8014a08:	4602      	mov	r2, r0
 8014a0a:	a90a      	add	r1, sp, #40	@ 0x28
 8014a0c:	4648      	mov	r0, r9
 8014a0e:	f002 fe23 	bl	8017658 <rmw_validate_full_topic_name>
 8014a12:	b998      	cbnz	r0, 8014a3c <rcl_node_resolve_name+0x128>
 8014a14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8014a16:	bb14      	cbnz	r4, 8014a5e <rcl_node_resolve_name+0x14a>
 8014a18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014a1a:	a808      	add	r0, sp, #32
 8014a1c:	f8c3 9000 	str.w	r9, [r3]
 8014a20:	f002 fcc6 	bl	80173b0 <rcutils_string_map_fini>
 8014a24:	4606      	mov	r6, r0
 8014a26:	b978      	cbnz	r0, 8014a48 <rcl_node_resolve_name+0x134>
 8014a28:	4681      	mov	r9, r0
 8014a2a:	e7cc      	b.n	80149c6 <rcl_node_resolve_name+0xb2>
 8014a2c:	f7fa fd10 	bl	800f450 <rcutils_get_error_string>
 8014a30:	f7fa fd26 	bl	800f480 <rcutils_reset_error>
 8014a34:	e7c7      	b.n	80149c6 <rcl_node_resolve_name+0xb2>
 8014a36:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8014a3a:	e7bf      	b.n	80149bc <rcl_node_resolve_name+0xa8>
 8014a3c:	f7fa fd08 	bl	800f450 <rcutils_get_error_string>
 8014a40:	2601      	movs	r6, #1
 8014a42:	f7fa fd1d 	bl	800f480 <rcutils_reset_error>
 8014a46:	e7b9      	b.n	80149bc <rcl_node_resolve_name+0xa8>
 8014a48:	f7fa fd02 	bl	800f450 <rcutils_get_error_string>
 8014a4c:	f7fa fd18 	bl	800f480 <rcutils_reset_error>
 8014a50:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014a52:	4659      	mov	r1, fp
 8014a54:	47d0      	blx	sl
 8014a56:	4659      	mov	r1, fp
 8014a58:	4620      	mov	r0, r4
 8014a5a:	47d0      	blx	sl
 8014a5c:	e799      	b.n	8014992 <rcl_node_resolve_name+0x7e>
 8014a5e:	2667      	movs	r6, #103	@ 0x67
 8014a60:	e7ac      	b.n	80149bc <rcl_node_resolve_name+0xa8>
 8014a62:	bf00      	nop

08014a64 <rcl_service_get_rmw_handle>:
 8014a64:	b118      	cbz	r0, 8014a6e <rcl_service_get_rmw_handle+0xa>
 8014a66:	6800      	ldr	r0, [r0, #0]
 8014a68:	b108      	cbz	r0, 8014a6e <rcl_service_get_rmw_handle+0xa>
 8014a6a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014a6e:	4770      	bx	lr

08014a70 <rcl_take_request>:
 8014a70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014a72:	468e      	mov	lr, r1
 8014a74:	460c      	mov	r4, r1
 8014a76:	4617      	mov	r7, r2
 8014a78:	4605      	mov	r5, r0
 8014a7a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014a7e:	b091      	sub	sp, #68	@ 0x44
 8014a80:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014a84:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a88:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8014a8c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8014a90:	b30d      	cbz	r5, 8014ad6 <rcl_take_request+0x66>
 8014a92:	682b      	ldr	r3, [r5, #0]
 8014a94:	b1fb      	cbz	r3, 8014ad6 <rcl_take_request+0x66>
 8014a96:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014a9a:	b1e0      	cbz	r0, 8014ad6 <rcl_take_request+0x66>
 8014a9c:	b397      	cbz	r7, 8014b04 <rcl_take_request+0x94>
 8014a9e:	2300      	movs	r3, #0
 8014aa0:	f88d 3017 	strb.w	r3, [sp, #23]
 8014aa4:	463a      	mov	r2, r7
 8014aa6:	f10d 0317 	add.w	r3, sp, #23
 8014aaa:	a906      	add	r1, sp, #24
 8014aac:	f003 fbb6 	bl	801821c <rmw_take_request>
 8014ab0:	4606      	mov	r6, r0
 8014ab2:	b198      	cbz	r0, 8014adc <rcl_take_request+0x6c>
 8014ab4:	280a      	cmp	r0, #10
 8014ab6:	bf18      	it	ne
 8014ab8:	2601      	movne	r6, #1
 8014aba:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8014abe:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014ac2:	46a6      	mov	lr, r4
 8014ac4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014ac8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014acc:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014ad0:	4630      	mov	r0, r6
 8014ad2:	b011      	add	sp, #68	@ 0x44
 8014ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ad6:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8014ada:	e7ee      	b.n	8014aba <rcl_take_request+0x4a>
 8014adc:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8014ae0:	b193      	cbz	r3, 8014b08 <rcl_take_request+0x98>
 8014ae2:	682b      	ldr	r3, [r5, #0]
 8014ae4:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8014ae8:	2800      	cmp	r0, #0
 8014aea:	d0e6      	beq.n	8014aba <rcl_take_request+0x4a>
 8014aec:	463a      	mov	r2, r7
 8014aee:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8014af2:	ab0a      	add	r3, sp, #40	@ 0x28
 8014af4:	e9cd 6700 	strd	r6, r7, [sp]
 8014af8:	9302      	str	r3, [sp, #8]
 8014afa:	2101      	movs	r1, #1
 8014afc:	f000 f844 	bl	8014b88 <rcl_send_service_event_message>
 8014b00:	4606      	mov	r6, r0
 8014b02:	e7da      	b.n	8014aba <rcl_take_request+0x4a>
 8014b04:	260b      	movs	r6, #11
 8014b06:	e7d8      	b.n	8014aba <rcl_take_request+0x4a>
 8014b08:	f240 2659 	movw	r6, #601	@ 0x259
 8014b0c:	e7d5      	b.n	8014aba <rcl_take_request+0x4a>
 8014b0e:	bf00      	nop

08014b10 <rcl_send_response>:
 8014b10:	b350      	cbz	r0, 8014b68 <rcl_send_response+0x58>
 8014b12:	b570      	push	{r4, r5, r6, lr}
 8014b14:	6803      	ldr	r3, [r0, #0]
 8014b16:	b084      	sub	sp, #16
 8014b18:	4604      	mov	r4, r0
 8014b1a:	b1cb      	cbz	r3, 8014b50 <rcl_send_response+0x40>
 8014b1c:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8014b20:	b1b0      	cbz	r0, 8014b50 <rcl_send_response+0x40>
 8014b22:	460e      	mov	r6, r1
 8014b24:	b1e9      	cbz	r1, 8014b62 <rcl_send_response+0x52>
 8014b26:	4615      	mov	r5, r2
 8014b28:	b1da      	cbz	r2, 8014b62 <rcl_send_response+0x52>
 8014b2a:	f003 fbd5 	bl	80182d8 <rmw_send_response>
 8014b2e:	b998      	cbnz	r0, 8014b58 <rcl_send_response+0x48>
 8014b30:	6823      	ldr	r3, [r4, #0]
 8014b32:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8014b36:	b16b      	cbz	r3, 8014b54 <rcl_send_response+0x44>
 8014b38:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8014b3c:	462a      	mov	r2, r5
 8014b3e:	e9cd 0100 	strd	r0, r1, [sp]
 8014b42:	9602      	str	r6, [sp, #8]
 8014b44:	2102      	movs	r1, #2
 8014b46:	4618      	mov	r0, r3
 8014b48:	f000 f81e 	bl	8014b88 <rcl_send_service_event_message>
 8014b4c:	b004      	add	sp, #16
 8014b4e:	bd70      	pop	{r4, r5, r6, pc}
 8014b50:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014b54:	b004      	add	sp, #16
 8014b56:	bd70      	pop	{r4, r5, r6, pc}
 8014b58:	2802      	cmp	r0, #2
 8014b5a:	bf18      	it	ne
 8014b5c:	2001      	movne	r0, #1
 8014b5e:	b004      	add	sp, #16
 8014b60:	bd70      	pop	{r4, r5, r6, pc}
 8014b62:	200b      	movs	r0, #11
 8014b64:	b004      	add	sp, #16
 8014b66:	bd70      	pop	{r4, r5, r6, pc}
 8014b68:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8014b6c:	4770      	bx	lr
 8014b6e:	bf00      	nop

08014b70 <rcl_service_is_valid>:
 8014b70:	b130      	cbz	r0, 8014b80 <rcl_service_is_valid+0x10>
 8014b72:	6800      	ldr	r0, [r0, #0]
 8014b74:	b120      	cbz	r0, 8014b80 <rcl_service_is_valid+0x10>
 8014b76:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8014b7a:	3800      	subs	r0, #0
 8014b7c:	bf18      	it	ne
 8014b7e:	2001      	movne	r0, #1
 8014b80:	4770      	bx	lr
 8014b82:	bf00      	nop
 8014b84:	0000      	movs	r0, r0
	...

08014b88 <rcl_send_service_event_message>:
 8014b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014b8a:	b093      	sub	sp, #76	@ 0x4c
 8014b8c:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8014b8e:	b17a      	cbz	r2, 8014bb0 <rcl_send_service_event_message+0x28>
 8014b90:	b176      	cbz	r6, 8014bb0 <rcl_send_service_event_message+0x28>
 8014b92:	4604      	mov	r4, r0
 8014b94:	b150      	cbz	r0, 8014bac <rcl_send_service_event_message+0x24>
 8014b96:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8014b9a:	b13b      	cbz	r3, 8014bac <rcl_send_service_event_message+0x24>
 8014b9c:	68c0      	ldr	r0, [r0, #12]
 8014b9e:	460f      	mov	r7, r1
 8014ba0:	4615      	mov	r5, r2
 8014ba2:	f000 f9bb 	bl	8014f1c <rcl_clock_valid>
 8014ba6:	b108      	cbz	r0, 8014bac <rcl_send_service_event_message+0x24>
 8014ba8:	7a23      	ldrb	r3, [r4, #8]
 8014baa:	b92b      	cbnz	r3, 8014bb8 <rcl_send_service_event_message+0x30>
 8014bac:	2501      	movs	r5, #1
 8014bae:	e000      	b.n	8014bb2 <rcl_send_service_event_message+0x2a>
 8014bb0:	250b      	movs	r5, #11
 8014bb2:	4628      	mov	r0, r5
 8014bb4:	b013      	add	sp, #76	@ 0x4c
 8014bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014bb8:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8014bbc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8014bc0:	f10d 0c0c 	add.w	ip, sp, #12
 8014bc4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014bc8:	f8de 3000 	ldr.w	r3, [lr]
 8014bcc:	f8cc 3000 	str.w	r3, [ip]
 8014bd0:	a803      	add	r0, sp, #12
 8014bd2:	f7fa fc29 	bl	800f428 <rcutils_allocator_is_valid>
 8014bd6:	2800      	cmp	r0, #0
 8014bd8:	d0ea      	beq.n	8014bb0 <rcl_send_service_event_message+0x28>
 8014bda:	6820      	ldr	r0, [r4, #0]
 8014bdc:	f7f9 fcb6 	bl	800e54c <rcl_publisher_is_valid>
 8014be0:	2800      	cmp	r0, #0
 8014be2:	d045      	beq.n	8014c70 <rcl_send_service_event_message+0xe8>
 8014be4:	4669      	mov	r1, sp
 8014be6:	68e0      	ldr	r0, [r4, #12]
 8014be8:	f000 fa10 	bl	801500c <rcl_clock_get_now>
 8014bec:	4601      	mov	r1, r0
 8014bee:	2800      	cmp	r0, #0
 8014bf0:	d13b      	bne.n	8014c6a <rcl_send_service_event_message+0xe2>
 8014bf2:	2220      	movs	r2, #32
 8014bf4:	eb0d 0002 	add.w	r0, sp, r2
 8014bf8:	f007 fcaa 	bl	801c550 <memset>
 8014bfc:	a324      	add	r3, pc, #144	@ (adr r3, 8014c90 <rcl_send_service_event_message+0x108>)
 8014bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014c06:	f88d 7020 	strb.w	r7, [sp, #32]
 8014c0a:	f7ec f855 	bl	8000cb8 <__aeabi_ldivmod>
 8014c0e:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8014c12:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8014c16:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014c1a:	7a23      	ldrb	r3, [r4, #8]
 8014c1c:	6830      	ldr	r0, [r6, #0]
 8014c1e:	6871      	ldr	r1, [r6, #4]
 8014c20:	68b2      	ldr	r2, [r6, #8]
 8014c22:	2b01      	cmp	r3, #1
 8014c24:	68f3      	ldr	r3, [r6, #12]
 8014c26:	bf08      	it	eq
 8014c28:	2500      	moveq	r5, #0
 8014c2a:	ae0b      	add	r6, sp, #44	@ 0x2c
 8014c2c:	2f01      	cmp	r7, #1
 8014c2e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014c30:	d821      	bhi.n	8014c76 <rcl_send_service_event_message+0xee>
 8014c32:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014c36:	462a      	mov	r2, r5
 8014c38:	a808      	add	r0, sp, #32
 8014c3a:	699d      	ldr	r5, [r3, #24]
 8014c3c:	a903      	add	r1, sp, #12
 8014c3e:	2300      	movs	r3, #0
 8014c40:	47a8      	blx	r5
 8014c42:	4606      	mov	r6, r0
 8014c44:	2e00      	cmp	r6, #0
 8014c46:	d0b1      	beq.n	8014bac <rcl_send_service_event_message+0x24>
 8014c48:	4631      	mov	r1, r6
 8014c4a:	6820      	ldr	r0, [r4, #0]
 8014c4c:	2200      	movs	r2, #0
 8014c4e:	f7f9 fc57 	bl	800e500 <rcl_publish>
 8014c52:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8014c56:	4605      	mov	r5, r0
 8014c58:	69db      	ldr	r3, [r3, #28]
 8014c5a:	a903      	add	r1, sp, #12
 8014c5c:	4630      	mov	r0, r6
 8014c5e:	4798      	blx	r3
 8014c60:	2d00      	cmp	r5, #0
 8014c62:	d0a6      	beq.n	8014bb2 <rcl_send_service_event_message+0x2a>
 8014c64:	f7fa fc0c 	bl	800f480 <rcutils_reset_error>
 8014c68:	e7a3      	b.n	8014bb2 <rcl_send_service_event_message+0x2a>
 8014c6a:	f7fa fc09 	bl	800f480 <rcutils_reset_error>
 8014c6e:	e79d      	b.n	8014bac <rcl_send_service_event_message+0x24>
 8014c70:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8014c74:	e79d      	b.n	8014bb2 <rcl_send_service_event_message+0x2a>
 8014c76:	1eb9      	subs	r1, r7, #2
 8014c78:	2901      	cmp	r1, #1
 8014c7a:	d8f6      	bhi.n	8014c6a <rcl_send_service_event_message+0xe2>
 8014c7c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8014c80:	462b      	mov	r3, r5
 8014c82:	a808      	add	r0, sp, #32
 8014c84:	6995      	ldr	r5, [r2, #24]
 8014c86:	a903      	add	r1, sp, #12
 8014c88:	2200      	movs	r2, #0
 8014c8a:	47a8      	blx	r5
 8014c8c:	4606      	mov	r6, r0
 8014c8e:	e7d9      	b.n	8014c44 <rcl_send_service_event_message+0xbc>
 8014c90:	3b9aca00 	.word	0x3b9aca00
 8014c94:	00000000 	.word	0x00000000

08014c98 <rcl_get_zero_initialized_subscription>:
 8014c98:	4b01      	ldr	r3, [pc, #4]	@ (8014ca0 <rcl_get_zero_initialized_subscription+0x8>)
 8014c9a:	6818      	ldr	r0, [r3, #0]
 8014c9c:	4770      	bx	lr
 8014c9e:	bf00      	nop
 8014ca0:	0801fcc0 	.word	0x0801fcc0

08014ca4 <rcl_subscription_init>:
 8014ca4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014ca8:	b089      	sub	sp, #36	@ 0x24
 8014caa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8014cac:	b1d6      	cbz	r6, 8014ce4 <rcl_subscription_init+0x40>
 8014cae:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8014cb2:	4604      	mov	r4, r0
 8014cb4:	4648      	mov	r0, r9
 8014cb6:	460d      	mov	r5, r1
 8014cb8:	4690      	mov	r8, r2
 8014cba:	461f      	mov	r7, r3
 8014cbc:	f7fa fbb4 	bl	800f428 <rcutils_allocator_is_valid>
 8014cc0:	b180      	cbz	r0, 8014ce4 <rcl_subscription_init+0x40>
 8014cc2:	b17c      	cbz	r4, 8014ce4 <rcl_subscription_init+0x40>
 8014cc4:	4628      	mov	r0, r5
 8014cc6:	f7ff fd95 	bl	80147f4 <rcl_node_is_valid>
 8014cca:	2800      	cmp	r0, #0
 8014ccc:	d054      	beq.n	8014d78 <rcl_subscription_init+0xd4>
 8014cce:	f1b8 0f00 	cmp.w	r8, #0
 8014cd2:	d007      	beq.n	8014ce4 <rcl_subscription_init+0x40>
 8014cd4:	b137      	cbz	r7, 8014ce4 <rcl_subscription_init+0x40>
 8014cd6:	6823      	ldr	r3, [r4, #0]
 8014cd8:	b14b      	cbz	r3, 8014cee <rcl_subscription_init+0x4a>
 8014cda:	2764      	movs	r7, #100	@ 0x64
 8014cdc:	4638      	mov	r0, r7
 8014cde:	b009      	add	sp, #36	@ 0x24
 8014ce0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ce4:	270b      	movs	r7, #11
 8014ce6:	4638      	mov	r0, r7
 8014ce8:	b009      	add	sp, #36	@ 0x24
 8014cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014cee:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8014cf2:	aa07      	add	r2, sp, #28
 8014cf4:	9205      	str	r2, [sp, #20]
 8014cf6:	9307      	str	r3, [sp, #28]
 8014cf8:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8014cfc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014d00:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8014d04:	4639      	mov	r1, r7
 8014d06:	e899 000c 	ldmia.w	r9, {r2, r3}
 8014d0a:	4628      	mov	r0, r5
 8014d0c:	f7ff fe02 	bl	8014914 <rcl_node_resolve_name>
 8014d10:	4607      	mov	r7, r0
 8014d12:	2800      	cmp	r0, #0
 8014d14:	d15f      	bne.n	8014dd6 <rcl_subscription_init+0x132>
 8014d16:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8014d1a:	21d0      	movs	r1, #208	@ 0xd0
 8014d1c:	2001      	movs	r0, #1
 8014d1e:	4798      	blx	r3
 8014d20:	6020      	str	r0, [r4, #0]
 8014d22:	2800      	cmp	r0, #0
 8014d24:	d05d      	beq.n	8014de2 <rcl_subscription_init+0x13e>
 8014d26:	2278      	movs	r2, #120	@ 0x78
 8014d28:	4631      	mov	r1, r6
 8014d2a:	f007 fd4a 	bl	801c7c2 <memcpy>
 8014d2e:	4628      	mov	r0, r5
 8014d30:	f7ff fd82 	bl	8014838 <rcl_node_get_rmw_handle>
 8014d34:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8014d38:	9300      	str	r3, [sp, #0]
 8014d3a:	9a07      	ldr	r2, [sp, #28]
 8014d3c:	6827      	ldr	r7, [r4, #0]
 8014d3e:	4641      	mov	r1, r8
 8014d40:	4633      	mov	r3, r6
 8014d42:	f003 fbb1 	bl	80184a8 <rmw_create_subscription>
 8014d46:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8014d4a:	6827      	ldr	r7, [r4, #0]
 8014d4c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8014d50:	b338      	cbz	r0, 8014da2 <rcl_subscription_init+0xfe>
 8014d52:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8014d56:	f003 fc87 	bl	8018668 <rmw_subscription_get_actual_qos>
 8014d5a:	4607      	mov	r7, r0
 8014d5c:	b988      	cbnz	r0, 8014d82 <rcl_subscription_init+0xde>
 8014d5e:	6823      	ldr	r3, [r4, #0]
 8014d60:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8014d64:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8014d68:	9807      	ldr	r0, [sp, #28]
 8014d6a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014d6c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014d6e:	4798      	blx	r3
 8014d70:	4638      	mov	r0, r7
 8014d72:	b009      	add	sp, #36	@ 0x24
 8014d74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d78:	27c8      	movs	r7, #200	@ 0xc8
 8014d7a:	4638      	mov	r0, r7
 8014d7c:	b009      	add	sp, #36	@ 0x24
 8014d7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d82:	6827      	ldr	r7, [r4, #0]
 8014d84:	b32f      	cbz	r7, 8014dd2 <rcl_subscription_init+0x12e>
 8014d86:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8014d8a:	b153      	cbz	r3, 8014da2 <rcl_subscription_init+0xfe>
 8014d8c:	4628      	mov	r0, r5
 8014d8e:	f7ff fd53 	bl	8014838 <rcl_node_get_rmw_handle>
 8014d92:	6823      	ldr	r3, [r4, #0]
 8014d94:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8014d98:	f003 fc74 	bl	8018684 <rmw_destroy_subscription>
 8014d9c:	6827      	ldr	r7, [r4, #0]
 8014d9e:	4638      	mov	r0, r7
 8014da0:	b197      	cbz	r7, 8014dc8 <rcl_subscription_init+0x124>
 8014da2:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8014da6:	4628      	mov	r0, r5
 8014da8:	f7fa fb3e 	bl	800f428 <rcutils_allocator_is_valid>
 8014dac:	b1e8      	cbz	r0, 8014dea <rcl_subscription_init+0x146>
 8014dae:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014db0:	b1d8      	cbz	r0, 8014dea <rcl_subscription_init+0x146>
 8014db2:	4629      	mov	r1, r5
 8014db4:	f002 fb94 	bl	80174e0 <rmw_subscription_content_filter_options_fini>
 8014db8:	4605      	mov	r5, r0
 8014dba:	b9a0      	cbnz	r0, 8014de6 <rcl_subscription_init+0x142>
 8014dbc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8014dbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014dc0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8014dc2:	4798      	blx	r3
 8014dc4:	6820      	ldr	r0, [r4, #0]
 8014dc6:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8014dc8:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8014dca:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8014dcc:	4798      	blx	r3
 8014dce:	2300      	movs	r3, #0
 8014dd0:	6023      	str	r3, [r4, #0]
 8014dd2:	2701      	movs	r7, #1
 8014dd4:	e7c8      	b.n	8014d68 <rcl_subscription_init+0xc4>
 8014dd6:	2867      	cmp	r0, #103	@ 0x67
 8014dd8:	d0c6      	beq.n	8014d68 <rcl_subscription_init+0xc4>
 8014dda:	2869      	cmp	r0, #105	@ 0x69
 8014ddc:	d007      	beq.n	8014dee <rcl_subscription_init+0x14a>
 8014dde:	280a      	cmp	r0, #10
 8014de0:	d1f7      	bne.n	8014dd2 <rcl_subscription_init+0x12e>
 8014de2:	270a      	movs	r7, #10
 8014de4:	e7c0      	b.n	8014d68 <rcl_subscription_init+0xc4>
 8014de6:	f7ff f93d 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014dea:	6820      	ldr	r0, [r4, #0]
 8014dec:	e7ec      	b.n	8014dc8 <rcl_subscription_init+0x124>
 8014dee:	2767      	movs	r7, #103	@ 0x67
 8014df0:	e7ba      	b.n	8014d68 <rcl_subscription_init+0xc4>
 8014df2:	bf00      	nop

08014df4 <rcl_subscription_get_default_options>:
 8014df4:	b510      	push	{r4, lr}
 8014df6:	4907      	ldr	r1, [pc, #28]	@ (8014e14 <rcl_subscription_get_default_options+0x20>)
 8014df8:	4604      	mov	r4, r0
 8014dfa:	2250      	movs	r2, #80	@ 0x50
 8014dfc:	f007 fce1 	bl	801c7c2 <memcpy>
 8014e00:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8014e04:	f7fa fae4 	bl	800f3d0 <rcutils_get_default_allocator>
 8014e08:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8014e0c:	f002 fb82 	bl	8017514 <rmw_get_default_subscription_options>
 8014e10:	4620      	mov	r0, r4
 8014e12:	bd10      	pop	{r4, pc}
 8014e14:	0801fcc8 	.word	0x0801fcc8

08014e18 <rcl_take>:
 8014e18:	2800      	cmp	r0, #0
 8014e1a:	d04b      	beq.n	8014eb4 <rcl_take+0x9c>
 8014e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e20:	4615      	mov	r5, r2
 8014e22:	6802      	ldr	r2, [r0, #0]
 8014e24:	b0a0      	sub	sp, #128	@ 0x80
 8014e26:	4604      	mov	r4, r0
 8014e28:	2a00      	cmp	r2, #0
 8014e2a:	d03b      	beq.n	8014ea4 <rcl_take+0x8c>
 8014e2c:	461f      	mov	r7, r3
 8014e2e:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d036      	beq.n	8014ea4 <rcl_take+0x8c>
 8014e36:	460e      	mov	r6, r1
 8014e38:	2900      	cmp	r1, #0
 8014e3a:	d039      	beq.n	8014eb0 <rcl_take+0x98>
 8014e3c:	2d00      	cmp	r5, #0
 8014e3e:	d03d      	beq.n	8014ebc <rcl_take+0xa4>
 8014e40:	a802      	add	r0, sp, #8
 8014e42:	f002 fbf3 	bl	801762c <rmw_get_zero_initialized_message_info>
 8014e46:	6823      	ldr	r3, [r4, #0]
 8014e48:	f10d 0c08 	add.w	ip, sp, #8
 8014e4c:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8014e50:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014e54:	46ae      	mov	lr, r5
 8014e56:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014e5a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014e5e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014e62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014e66:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8014e6a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8014e6e:	462b      	mov	r3, r5
 8014e70:	e88e 0003 	stmia.w	lr, {r0, r1}
 8014e74:	f04f 0800 	mov.w	r8, #0
 8014e78:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 8014e7c:	4631      	mov	r1, r6
 8014e7e:	4620      	mov	r0, r4
 8014e80:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8014e84:	9700      	str	r7, [sp, #0]
 8014e86:	f003 fc5d 	bl	8018744 <rmw_take_with_info>
 8014e8a:	4603      	mov	r3, r0
 8014e8c:	b9c0      	cbnz	r0, 8014ec0 <rcl_take+0xa8>
 8014e8e:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8014e92:	f240 1291 	movw	r2, #401	@ 0x191
 8014e96:	2900      	cmp	r1, #0
 8014e98:	bf08      	it	eq
 8014e9a:	4613      	moveq	r3, r2
 8014e9c:	4618      	mov	r0, r3
 8014e9e:	b020      	add	sp, #128	@ 0x80
 8014ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ea4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014ea8:	4618      	mov	r0, r3
 8014eaa:	b020      	add	sp, #128	@ 0x80
 8014eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014eb0:	230b      	movs	r3, #11
 8014eb2:	e7f3      	b.n	8014e9c <rcl_take+0x84>
 8014eb4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8014eb8:	4618      	mov	r0, r3
 8014eba:	4770      	bx	lr
 8014ebc:	ad12      	add	r5, sp, #72	@ 0x48
 8014ebe:	e7bf      	b.n	8014e40 <rcl_take+0x28>
 8014ec0:	f7ff f8d0 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 8014ec4:	4603      	mov	r3, r0
 8014ec6:	e7e9      	b.n	8014e9c <rcl_take+0x84>

08014ec8 <rcl_subscription_get_rmw_handle>:
 8014ec8:	b118      	cbz	r0, 8014ed2 <rcl_subscription_get_rmw_handle+0xa>
 8014eca:	6800      	ldr	r0, [r0, #0]
 8014ecc:	b108      	cbz	r0, 8014ed2 <rcl_subscription_get_rmw_handle+0xa>
 8014ece:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8014ed2:	4770      	bx	lr

08014ed4 <rcl_subscription_is_valid>:
 8014ed4:	b130      	cbz	r0, 8014ee4 <rcl_subscription_is_valid+0x10>
 8014ed6:	6800      	ldr	r0, [r0, #0]
 8014ed8:	b120      	cbz	r0, 8014ee4 <rcl_subscription_is_valid+0x10>
 8014eda:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8014ede:	3800      	subs	r0, #0
 8014ee0:	bf18      	it	ne
 8014ee2:	2001      	movne	r0, #1
 8014ee4:	4770      	bx	lr
 8014ee6:	bf00      	nop

08014ee8 <rcl_get_system_time>:
 8014ee8:	4608      	mov	r0, r1
 8014eea:	f7fa bae5 	b.w	800f4b8 <rcutils_system_time_now>
 8014eee:	bf00      	nop

08014ef0 <rcl_get_steady_time>:
 8014ef0:	4608      	mov	r0, r1
 8014ef2:	f7fa bb0b 	b.w	800f50c <rcutils_steady_time_now>
 8014ef6:	bf00      	nop

08014ef8 <rcl_get_ros_time>:
 8014ef8:	7a03      	ldrb	r3, [r0, #8]
 8014efa:	b510      	push	{r4, lr}
 8014efc:	460c      	mov	r4, r1
 8014efe:	b143      	cbz	r3, 8014f12 <rcl_get_ros_time+0x1a>
 8014f00:	2105      	movs	r1, #5
 8014f02:	f001 ff81 	bl	8016e08 <__atomic_load_8>
 8014f06:	4602      	mov	r2, r0
 8014f08:	460b      	mov	r3, r1
 8014f0a:	e9c4 2300 	strd	r2, r3, [r4]
 8014f0e:	2000      	movs	r0, #0
 8014f10:	bd10      	pop	{r4, pc}
 8014f12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014f16:	4608      	mov	r0, r1
 8014f18:	f7fa bace 	b.w	800f4b8 <rcutils_system_time_now>

08014f1c <rcl_clock_valid>:
 8014f1c:	b138      	cbz	r0, 8014f2e <rcl_clock_valid+0x12>
 8014f1e:	7803      	ldrb	r3, [r0, #0]
 8014f20:	b123      	cbz	r3, 8014f2c <rcl_clock_valid+0x10>
 8014f22:	68c0      	ldr	r0, [r0, #12]
 8014f24:	3800      	subs	r0, #0
 8014f26:	bf18      	it	ne
 8014f28:	2001      	movne	r0, #1
 8014f2a:	4770      	bx	lr
 8014f2c:	4618      	mov	r0, r3
 8014f2e:	4770      	bx	lr

08014f30 <rcl_clock_init>:
 8014f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014f32:	4605      	mov	r5, r0
 8014f34:	4610      	mov	r0, r2
 8014f36:	4614      	mov	r4, r2
 8014f38:	460e      	mov	r6, r1
 8014f3a:	f7fa fa75 	bl	800f428 <rcutils_allocator_is_valid>
 8014f3e:	b128      	cbz	r0, 8014f4c <rcl_clock_init+0x1c>
 8014f40:	2d03      	cmp	r5, #3
 8014f42:	d803      	bhi.n	8014f4c <rcl_clock_init+0x1c>
 8014f44:	e8df f005 	tbb	[pc, r5]
 8014f48:	044c291a 	.word	0x044c291a
 8014f4c:	200b      	movs	r0, #11
 8014f4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f50:	2e00      	cmp	r6, #0
 8014f52:	d0fb      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014f54:	2c00      	cmp	r4, #0
 8014f56:	d0f9      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014f58:	2300      	movs	r3, #0
 8014f5a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014f5e:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 8015004 <rcl_clock_init+0xd4>
 8014f62:	6133      	str	r3, [r6, #16]
 8014f64:	f106 0514 	add.w	r5, r6, #20
 8014f68:	2703      	movs	r7, #3
 8014f6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014f6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014f6e:	6823      	ldr	r3, [r4, #0]
 8014f70:	602b      	str	r3, [r5, #0]
 8014f72:	f8c6 c00c 	str.w	ip, [r6, #12]
 8014f76:	7037      	strb	r7, [r6, #0]
 8014f78:	2000      	movs	r0, #0
 8014f7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f7c:	2e00      	cmp	r6, #0
 8014f7e:	d0e5      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014f80:	2300      	movs	r3, #0
 8014f82:	7033      	strb	r3, [r6, #0]
 8014f84:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014f88:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8014f8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014f8e:	f106 0514 	add.w	r5, r6, #20
 8014f92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014f94:	6823      	ldr	r3, [r4, #0]
 8014f96:	602b      	str	r3, [r5, #0]
 8014f98:	e7ee      	b.n	8014f78 <rcl_clock_init+0x48>
 8014f9a:	2e00      	cmp	r6, #0
 8014f9c:	d0d6      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014f9e:	2c00      	cmp	r4, #0
 8014fa0:	d0d4      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014fa2:	2700      	movs	r7, #0
 8014fa4:	7037      	strb	r7, [r6, #0]
 8014fa6:	46a4      	mov	ip, r4
 8014fa8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014fac:	f106 0514 	add.w	r5, r6, #20
 8014fb0:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8014fb4:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8014fb8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8014fba:	f8dc 3000 	ldr.w	r3, [ip]
 8014fbe:	602b      	str	r3, [r5, #0]
 8014fc0:	6921      	ldr	r1, [r4, #16]
 8014fc2:	6823      	ldr	r3, [r4, #0]
 8014fc4:	2010      	movs	r0, #16
 8014fc6:	4798      	blx	r3
 8014fc8:	6130      	str	r0, [r6, #16]
 8014fca:	b1b8      	cbz	r0, 8014ffc <rcl_clock_init+0xcc>
 8014fcc:	2200      	movs	r2, #0
 8014fce:	2300      	movs	r3, #0
 8014fd0:	e9c0 2300 	strd	r2, r3, [r0]
 8014fd4:	4a0a      	ldr	r2, [pc, #40]	@ (8015000 <rcl_clock_init+0xd0>)
 8014fd6:	7207      	strb	r7, [r0, #8]
 8014fd8:	2301      	movs	r3, #1
 8014fda:	60f2      	str	r2, [r6, #12]
 8014fdc:	7033      	strb	r3, [r6, #0]
 8014fde:	e7cb      	b.n	8014f78 <rcl_clock_init+0x48>
 8014fe0:	2e00      	cmp	r6, #0
 8014fe2:	d0b3      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014fe4:	2c00      	cmp	r4, #0
 8014fe6:	d0b1      	beq.n	8014f4c <rcl_clock_init+0x1c>
 8014fe8:	2300      	movs	r3, #0
 8014fea:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8014fee:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8015008 <rcl_clock_init+0xd8>
 8014ff2:	6133      	str	r3, [r6, #16]
 8014ff4:	f106 0514 	add.w	r5, r6, #20
 8014ff8:	2702      	movs	r7, #2
 8014ffa:	e7b6      	b.n	8014f6a <rcl_clock_init+0x3a>
 8014ffc:	200a      	movs	r0, #10
 8014ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015000:	08014ef9 	.word	0x08014ef9
 8015004:	08014ef1 	.word	0x08014ef1
 8015008:	08014ee9 	.word	0x08014ee9

0801500c <rcl_clock_get_now>:
 801500c:	b140      	cbz	r0, 8015020 <rcl_clock_get_now+0x14>
 801500e:	b139      	cbz	r1, 8015020 <rcl_clock_get_now+0x14>
 8015010:	7803      	ldrb	r3, [r0, #0]
 8015012:	b11b      	cbz	r3, 801501c <rcl_clock_get_now+0x10>
 8015014:	68c3      	ldr	r3, [r0, #12]
 8015016:	b10b      	cbz	r3, 801501c <rcl_clock_get_now+0x10>
 8015018:	6900      	ldr	r0, [r0, #16]
 801501a:	4718      	bx	r3
 801501c:	2001      	movs	r0, #1
 801501e:	4770      	bx	lr
 8015020:	200b      	movs	r0, #11
 8015022:	4770      	bx	lr

08015024 <rcl_is_enabled_ros_time_override>:
 8015024:	b158      	cbz	r0, 801503e <rcl_is_enabled_ros_time_override+0x1a>
 8015026:	b151      	cbz	r1, 801503e <rcl_is_enabled_ros_time_override+0x1a>
 8015028:	7803      	ldrb	r3, [r0, #0]
 801502a:	2b01      	cmp	r3, #1
 801502c:	d105      	bne.n	801503a <rcl_is_enabled_ros_time_override+0x16>
 801502e:	6902      	ldr	r2, [r0, #16]
 8015030:	b11a      	cbz	r2, 801503a <rcl_is_enabled_ros_time_override+0x16>
 8015032:	7a13      	ldrb	r3, [r2, #8]
 8015034:	700b      	strb	r3, [r1, #0]
 8015036:	2000      	movs	r0, #0
 8015038:	4770      	bx	lr
 801503a:	2001      	movs	r0, #1
 801503c:	4770      	bx	lr
 801503e:	200b      	movs	r0, #11
 8015040:	4770      	bx	lr
 8015042:	bf00      	nop

08015044 <rcl_clock_add_jump_callback>:
 8015044:	b082      	sub	sp, #8
 8015046:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801504a:	a906      	add	r1, sp, #24
 801504c:	e881 000c 	stmia.w	r1, {r2, r3}
 8015050:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8015054:	b320      	cbz	r0, 80150a0 <rcl_clock_add_jump_callback+0x5c>
 8015056:	4605      	mov	r5, r0
 8015058:	3014      	adds	r0, #20
 801505a:	f7fa f9e5 	bl	800f428 <rcutils_allocator_is_valid>
 801505e:	b1f8      	cbz	r0, 80150a0 <rcl_clock_add_jump_callback+0x5c>
 8015060:	b1f7      	cbz	r7, 80150a0 <rcl_clock_add_jump_callback+0x5c>
 8015062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015064:	2b00      	cmp	r3, #0
 8015066:	db1b      	blt.n	80150a0 <rcl_clock_add_jump_callback+0x5c>
 8015068:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801506c:	2a01      	cmp	r2, #1
 801506e:	f173 0300 	sbcs.w	r3, r3, #0
 8015072:	da15      	bge.n	80150a0 <rcl_clock_add_jump_callback+0x5c>
 8015074:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8015078:	2c00      	cmp	r4, #0
 801507a:	d042      	beq.n	8015102 <rcl_clock_add_jump_callback+0xbe>
 801507c:	4603      	mov	r3, r0
 801507e:	2200      	movs	r2, #0
 8015080:	e003      	b.n	801508a <rcl_clock_add_jump_callback+0x46>
 8015082:	4294      	cmp	r4, r2
 8015084:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8015088:	d011      	beq.n	80150ae <rcl_clock_add_jump_callback+0x6a>
 801508a:	6819      	ldr	r1, [r3, #0]
 801508c:	42b9      	cmp	r1, r7
 801508e:	f102 0201 	add.w	r2, r2, #1
 8015092:	d1f6      	bne.n	8015082 <rcl_clock_add_jump_callback+0x3e>
 8015094:	6a19      	ldr	r1, [r3, #32]
 8015096:	42b1      	cmp	r1, r6
 8015098:	d1f3      	bne.n	8015082 <rcl_clock_add_jump_callback+0x3e>
 801509a:	f04f 0e01 	mov.w	lr, #1
 801509e:	e001      	b.n	80150a4 <rcl_clock_add_jump_callback+0x60>
 80150a0:	f04f 0e0b 	mov.w	lr, #11
 80150a4:	4670      	mov	r0, lr
 80150a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80150aa:	b002      	add	sp, #8
 80150ac:	4770      	bx	lr
 80150ae:	3401      	adds	r4, #1
 80150b0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80150b4:	00e1      	lsls	r1, r4, #3
 80150b6:	69eb      	ldr	r3, [r5, #28]
 80150b8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80150ba:	4798      	blx	r3
 80150bc:	b1f0      	cbz	r0, 80150fc <rcl_clock_add_jump_callback+0xb8>
 80150be:	68ab      	ldr	r3, [r5, #8]
 80150c0:	6068      	str	r0, [r5, #4]
 80150c2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80150c6:	f10d 0c18 	add.w	ip, sp, #24
 80150ca:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 80150ce:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 80150d2:	f103 0801 	add.w	r8, r3, #1
 80150d6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80150da:	f104 0708 	add.w	r7, r4, #8
 80150de:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80150e0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80150e4:	f04f 0e00 	mov.w	lr, #0
 80150e8:	e887 0003 	stmia.w	r7, {r0, r1}
 80150ec:	6226      	str	r6, [r4, #32]
 80150ee:	4670      	mov	r0, lr
 80150f0:	f8c5 8008 	str.w	r8, [r5, #8]
 80150f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80150f8:	b002      	add	sp, #8
 80150fa:	4770      	bx	lr
 80150fc:	f04f 0e0a 	mov.w	lr, #10
 8015100:	e7d0      	b.n	80150a4 <rcl_clock_add_jump_callback+0x60>
 8015102:	2128      	movs	r1, #40	@ 0x28
 8015104:	e7d7      	b.n	80150b6 <rcl_clock_add_jump_callback+0x72>
 8015106:	bf00      	nop

08015108 <rcl_clock_remove_jump_callback>:
 8015108:	2800      	cmp	r0, #0
 801510a:	d05a      	beq.n	80151c2 <rcl_clock_remove_jump_callback+0xba>
 801510c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015110:	4605      	mov	r5, r0
 8015112:	3014      	adds	r0, #20
 8015114:	460f      	mov	r7, r1
 8015116:	4692      	mov	sl, r2
 8015118:	f7fa f986 	bl	800f428 <rcutils_allocator_is_valid>
 801511c:	2800      	cmp	r0, #0
 801511e:	d03f      	beq.n	80151a0 <rcl_clock_remove_jump_callback+0x98>
 8015120:	2f00      	cmp	r7, #0
 8015122:	d03d      	beq.n	80151a0 <rcl_clock_remove_jump_callback+0x98>
 8015124:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8015128:	f1b8 0f00 	cmp.w	r8, #0
 801512c:	d00c      	beq.n	8015148 <rcl_clock_remove_jump_callback+0x40>
 801512e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015132:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8015136:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 801513a:	464c      	mov	r4, r9
 801513c:	6823      	ldr	r3, [r4, #0]
 801513e:	42bb      	cmp	r3, r7
 8015140:	d005      	beq.n	801514e <rcl_clock_remove_jump_callback+0x46>
 8015142:	3428      	adds	r4, #40	@ 0x28
 8015144:	42b4      	cmp	r4, r6
 8015146:	d1f9      	bne.n	801513c <rcl_clock_remove_jump_callback+0x34>
 8015148:	2001      	movs	r0, #1
 801514a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801514e:	6a23      	ldr	r3, [r4, #32]
 8015150:	3428      	adds	r4, #40	@ 0x28
 8015152:	42b4      	cmp	r4, r6
 8015154:	d02c      	beq.n	80151b0 <rcl_clock_remove_jump_callback+0xa8>
 8015156:	4553      	cmp	r3, sl
 8015158:	d1f0      	bne.n	801513c <rcl_clock_remove_jump_callback+0x34>
 801515a:	46a6      	mov	lr, r4
 801515c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015160:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8015164:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015168:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801516c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015170:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8015174:	3428      	adds	r4, #40	@ 0x28
 8015176:	42a6      	cmp	r6, r4
 8015178:	e88c 0003 	stmia.w	ip, {r0, r1}
 801517c:	d1ed      	bne.n	801515a <rcl_clock_remove_jump_callback+0x52>
 801517e:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 8015182:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8015184:	60ac      	str	r4, [r5, #8]
 8015186:	b174      	cbz	r4, 80151a6 <rcl_clock_remove_jump_callback+0x9e>
 8015188:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801518c:	00e1      	lsls	r1, r4, #3
 801518e:	69eb      	ldr	r3, [r5, #28]
 8015190:	4648      	mov	r0, r9
 8015192:	4798      	blx	r3
 8015194:	4604      	mov	r4, r0
 8015196:	b1b0      	cbz	r0, 80151c6 <rcl_clock_remove_jump_callback+0xbe>
 8015198:	606c      	str	r4, [r5, #4]
 801519a:	2000      	movs	r0, #0
 801519c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151a0:	200b      	movs	r0, #11
 80151a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151a6:	69ab      	ldr	r3, [r5, #24]
 80151a8:	4611      	mov	r1, r2
 80151aa:	4648      	mov	r0, r9
 80151ac:	4798      	blx	r3
 80151ae:	e7f3      	b.n	8015198 <rcl_clock_remove_jump_callback+0x90>
 80151b0:	4553      	cmp	r3, sl
 80151b2:	d1c9      	bne.n	8015148 <rcl_clock_remove_jump_callback+0x40>
 80151b4:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80151b8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80151ba:	60ac      	str	r4, [r5, #8]
 80151bc:	2c00      	cmp	r4, #0
 80151be:	d1e3      	bne.n	8015188 <rcl_clock_remove_jump_callback+0x80>
 80151c0:	e7f1      	b.n	80151a6 <rcl_clock_remove_jump_callback+0x9e>
 80151c2:	200b      	movs	r0, #11
 80151c4:	4770      	bx	lr
 80151c6:	200a      	movs	r0, #10
 80151c8:	e7eb      	b.n	80151a2 <rcl_clock_remove_jump_callback+0x9a>
 80151ca:	bf00      	nop

080151cc <_rcl_timer_time_jump>:
 80151cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151d0:	4681      	mov	r9, r0
 80151d2:	b087      	sub	sp, #28
 80151d4:	4614      	mov	r4, r2
 80151d6:	b131      	cbz	r1, 80151e6 <_rcl_timer_time_jump+0x1a>
 80151d8:	7803      	ldrb	r3, [r0, #0]
 80151da:	3b02      	subs	r3, #2
 80151dc:	2b01      	cmp	r3, #1
 80151de:	d93e      	bls.n	801525e <_rcl_timer_time_jump+0x92>
 80151e0:	b007      	add	sp, #28
 80151e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151e6:	6810      	ldr	r0, [r2, #0]
 80151e8:	a904      	add	r1, sp, #16
 80151ea:	f7ff ff0f 	bl	801500c <rcl_clock_get_now>
 80151ee:	2800      	cmp	r0, #0
 80151f0:	d1f6      	bne.n	80151e0 <_rcl_timer_time_jump+0x14>
 80151f2:	f104 0a20 	add.w	sl, r4, #32
 80151f6:	2105      	movs	r1, #5
 80151f8:	4650      	mov	r0, sl
 80151fa:	f001 fe05 	bl	8016e08 <__atomic_load_8>
 80151fe:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8015202:	4680      	mov	r8, r0
 8015204:	460e      	mov	r6, r1
 8015206:	4658      	mov	r0, fp
 8015208:	2105      	movs	r1, #5
 801520a:	f001 fdfd 	bl	8016e08 <__atomic_load_8>
 801520e:	4607      	mov	r7, r0
 8015210:	460d      	mov	r5, r1
 8015212:	f104 0018 	add.w	r0, r4, #24
 8015216:	2105      	movs	r1, #5
 8015218:	f001 fdf6 	bl	8016e08 <__atomic_load_8>
 801521c:	f899 3000 	ldrb.w	r3, [r9]
 8015220:	9003      	str	r0, [sp, #12]
 8015222:	3b02      	subs	r3, #2
 8015224:	2b01      	cmp	r3, #1
 8015226:	4689      	mov	r9, r1
 8015228:	d935      	bls.n	8015296 <_rcl_timer_time_jump+0xca>
 801522a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801522e:	42ba      	cmp	r2, r7
 8015230:	eb73 0505 	sbcs.w	r5, r3, r5
 8015234:	da57      	bge.n	80152e6 <_rcl_timer_time_jump+0x11a>
 8015236:	4542      	cmp	r2, r8
 8015238:	eb73 0606 	sbcs.w	r6, r3, r6
 801523c:	dad0      	bge.n	80151e0 <_rcl_timer_time_jump+0x14>
 801523e:	1882      	adds	r2, r0, r2
 8015240:	f04f 0405 	mov.w	r4, #5
 8015244:	eb43 0309 	adc.w	r3, r3, r9
 8015248:	4658      	mov	r0, fp
 801524a:	9400      	str	r4, [sp, #0]
 801524c:	f001 fe12 	bl	8016e74 <__atomic_store_8>
 8015250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015254:	9400      	str	r4, [sp, #0]
 8015256:	4650      	mov	r0, sl
 8015258:	f001 fe0c 	bl	8016e74 <__atomic_store_8>
 801525c:	e7c0      	b.n	80151e0 <_rcl_timer_time_jump+0x14>
 801525e:	6810      	ldr	r0, [r2, #0]
 8015260:	a904      	add	r1, sp, #16
 8015262:	f7ff fed3 	bl	801500c <rcl_clock_get_now>
 8015266:	2800      	cmp	r0, #0
 8015268:	d1ba      	bne.n	80151e0 <_rcl_timer_time_jump+0x14>
 801526a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801526e:	4313      	orrs	r3, r2
 8015270:	d0b6      	beq.n	80151e0 <_rcl_timer_time_jump+0x14>
 8015272:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8015276:	2105      	movs	r1, #5
 8015278:	f001 fdc6 	bl	8016e08 <__atomic_load_8>
 801527c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015280:	1a82      	subs	r2, r0, r2
 8015282:	f04f 0005 	mov.w	r0, #5
 8015286:	9000      	str	r0, [sp, #0]
 8015288:	eb61 0303 	sbc.w	r3, r1, r3
 801528c:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8015290:	f001 fdf0 	bl	8016e74 <__atomic_store_8>
 8015294:	e7a4      	b.n	80151e0 <_rcl_timer_time_jump+0x14>
 8015296:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801529a:	4313      	orrs	r3, r2
 801529c:	d0a0      	beq.n	80151e0 <_rcl_timer_time_jump+0x14>
 801529e:	2605      	movs	r6, #5
 80152a0:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80152a4:	2300      	movs	r3, #0
 80152a6:	9600      	str	r6, [sp, #0]
 80152a8:	2200      	movs	r2, #0
 80152aa:	f001 fe19 	bl	8016ee0 <__atomic_exchange_8>
 80152ae:	ea51 0300 	orrs.w	r3, r1, r0
 80152b2:	4604      	mov	r4, r0
 80152b4:	460d      	mov	r5, r1
 80152b6:	d093      	beq.n	80151e0 <_rcl_timer_time_jump+0x14>
 80152b8:	9a04      	ldr	r2, [sp, #16]
 80152ba:	9b05      	ldr	r3, [sp, #20]
 80152bc:	9600      	str	r6, [sp, #0]
 80152be:	1b12      	subs	r2, r2, r4
 80152c0:	eb63 0301 	sbc.w	r3, r3, r1
 80152c4:	9903      	ldr	r1, [sp, #12]
 80152c6:	1852      	adds	r2, r2, r1
 80152c8:	eb43 0309 	adc.w	r3, r3, r9
 80152cc:	4658      	mov	r0, fp
 80152ce:	f001 fdd1 	bl	8016e74 <__atomic_store_8>
 80152d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80152d6:	1b12      	subs	r2, r2, r4
 80152d8:	9600      	str	r6, [sp, #0]
 80152da:	eb63 0305 	sbc.w	r3, r3, r5
 80152de:	4650      	mov	r0, sl
 80152e0:	f001 fdc8 	bl	8016e74 <__atomic_store_8>
 80152e4:	e77c      	b.n	80151e0 <_rcl_timer_time_jump+0x14>
 80152e6:	f104 0008 	add.w	r0, r4, #8
 80152ea:	f005 ff7b 	bl	801b1e4 <rcl_trigger_guard_condition>
 80152ee:	e777      	b.n	80151e0 <_rcl_timer_time_jump+0x14>

080152f0 <rcl_get_zero_initialized_timer>:
 80152f0:	4b01      	ldr	r3, [pc, #4]	@ (80152f8 <rcl_get_zero_initialized_timer+0x8>)
 80152f2:	6818      	ldr	r0, [r3, #0]
 80152f4:	4770      	bx	lr
 80152f6:	bf00      	nop
 80152f8:	0801fd18 	.word	0x0801fd18
 80152fc:	00000000 	.word	0x00000000

08015300 <rcl_timer_init2>:
 8015300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015304:	b0ae      	sub	sp, #184	@ 0xb8
 8015306:	4604      	mov	r4, r0
 8015308:	a839      	add	r0, sp, #228	@ 0xe4
 801530a:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 801530e:	460d      	mov	r5, r1
 8015310:	4691      	mov	r9, r2
 8015312:	f7fa f889 	bl	800f428 <rcutils_allocator_is_valid>
 8015316:	2800      	cmp	r0, #0
 8015318:	f000 8097 	beq.w	801544a <rcl_timer_init2+0x14a>
 801531c:	2c00      	cmp	r4, #0
 801531e:	f000 8094 	beq.w	801544a <rcl_timer_init2+0x14a>
 8015322:	2d00      	cmp	r5, #0
 8015324:	f000 8091 	beq.w	801544a <rcl_timer_init2+0x14a>
 8015328:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 801532a:	2b00      	cmp	r3, #0
 801532c:	f2c0 808d 	blt.w	801544a <rcl_timer_init2+0x14a>
 8015330:	6823      	ldr	r3, [r4, #0]
 8015332:	b123      	cbz	r3, 801533e <rcl_timer_init2+0x3e>
 8015334:	2664      	movs	r6, #100	@ 0x64
 8015336:	4630      	mov	r0, r6
 8015338:	b02e      	add	sp, #184	@ 0xb8
 801533a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801533e:	a908      	add	r1, sp, #32
 8015340:	4628      	mov	r0, r5
 8015342:	f7ff fe63 	bl	801500c <rcl_clock_get_now>
 8015346:	4606      	mov	r6, r0
 8015348:	2800      	cmp	r0, #0
 801534a:	d1f4      	bne.n	8015336 <rcl_timer_init2+0x36>
 801534c:	ae06      	add	r6, sp, #24
 801534e:	4630      	mov	r0, r6
 8015350:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8015354:	f005 fe68 	bl	801b028 <rcl_get_zero_initialized_guard_condition>
 8015358:	e896 0003 	ldmia.w	r6, {r0, r1}
 801535c:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8015360:	ae0b      	add	r6, sp, #44	@ 0x2c
 8015362:	e88a 0003 	stmia.w	sl, {r0, r1}
 8015366:	4630      	mov	r0, r6
 8015368:	f005 ff36 	bl	801b1d8 <rcl_guard_condition_get_default_options>
 801536c:	ab0d      	add	r3, sp, #52	@ 0x34
 801536e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015372:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015376:	4649      	mov	r1, r9
 8015378:	e896 000c 	ldmia.w	r6, {r2, r3}
 801537c:	4650      	mov	r0, sl
 801537e:	f005 fe5d 	bl	801b03c <rcl_guard_condition_init>
 8015382:	4606      	mov	r6, r0
 8015384:	2800      	cmp	r0, #0
 8015386:	d1d6      	bne.n	8015336 <rcl_timer_init2+0x36>
 8015388:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 801538a:	931a      	str	r3, [sp, #104]	@ 0x68
 801538c:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 8015390:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8015394:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8015398:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 801539a:	902a      	str	r0, [sp, #168]	@ 0xa8
 801539c:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 80153a0:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8015478 <rcl_timer_init2+0x178>
 80153a4:	19d0      	adds	r0, r2, r7
 80153a6:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 80153a8:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 80153ac:	eb43 0107 	adc.w	r1, r3, r7
 80153b0:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80153b4:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 80153b8:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 80153bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80153c0:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 80153c4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80153c8:	f8dc 3000 	ldr.w	r3, [ip]
 80153cc:	f8ce 3000 	str.w	r3, [lr]
 80153d0:	f088 0801 	eor.w	r8, r8, #1
 80153d4:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 80153d8:	4619      	mov	r1, r3
 80153da:	2060      	movs	r0, #96	@ 0x60
 80153dc:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80153de:	4798      	blx	r3
 80153e0:	4680      	mov	r8, r0
 80153e2:	6020      	str	r0, [r4, #0]
 80153e4:	2800      	cmp	r0, #0
 80153e6:	d035      	beq.n	8015454 <rcl_timer_init2+0x154>
 80153e8:	a916      	add	r1, sp, #88	@ 0x58
 80153ea:	2260      	movs	r2, #96	@ 0x60
 80153ec:	f007 f9e9 	bl	801c7c2 <memcpy>
 80153f0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80153f2:	781b      	ldrb	r3, [r3, #0]
 80153f4:	2b01      	cmp	r3, #1
 80153f6:	d19e      	bne.n	8015336 <rcl_timer_init2+0x36>
 80153f8:	2001      	movs	r0, #1
 80153fa:	2100      	movs	r1, #0
 80153fc:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8015400:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015404:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8015408:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801540c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8015410:	4b1b      	ldr	r3, [pc, #108]	@ (8015480 <rcl_timer_init2+0x180>)
 8015412:	9304      	str	r3, [sp, #16]
 8015414:	f8cd 8014 	str.w	r8, [sp, #20]
 8015418:	ab12      	add	r3, sp, #72	@ 0x48
 801541a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801541c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015420:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015424:	4628      	mov	r0, r5
 8015426:	e89c 000c 	ldmia.w	ip, {r2, r3}
 801542a:	f7ff fe0b 	bl	8015044 <rcl_clock_add_jump_callback>
 801542e:	4605      	mov	r5, r0
 8015430:	2800      	cmp	r0, #0
 8015432:	d080      	beq.n	8015336 <rcl_timer_init2+0x36>
 8015434:	4650      	mov	r0, sl
 8015436:	f005 fead 	bl	801b194 <rcl_guard_condition_fini>
 801543a:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 801543c:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 801543e:	6820      	ldr	r0, [r4, #0]
 8015440:	4798      	blx	r3
 8015442:	2300      	movs	r3, #0
 8015444:	6023      	str	r3, [r4, #0]
 8015446:	462e      	mov	r6, r5
 8015448:	e775      	b.n	8015336 <rcl_timer_init2+0x36>
 801544a:	260b      	movs	r6, #11
 801544c:	4630      	mov	r0, r6
 801544e:	b02e      	add	sp, #184	@ 0xb8
 8015450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015454:	4650      	mov	r0, sl
 8015456:	f005 fe9d 	bl	801b194 <rcl_guard_condition_fini>
 801545a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801545c:	781b      	ldrb	r3, [r3, #0]
 801545e:	2b01      	cmp	r3, #1
 8015460:	d001      	beq.n	8015466 <rcl_timer_init2+0x166>
 8015462:	260a      	movs	r6, #10
 8015464:	e767      	b.n	8015336 <rcl_timer_init2+0x36>
 8015466:	4906      	ldr	r1, [pc, #24]	@ (8015480 <rcl_timer_init2+0x180>)
 8015468:	4622      	mov	r2, r4
 801546a:	4628      	mov	r0, r5
 801546c:	f7ff fe4c 	bl	8015108 <rcl_clock_remove_jump_callback>
 8015470:	e7f7      	b.n	8015462 <rcl_timer_init2+0x162>
 8015472:	bf00      	nop
 8015474:	f3af 8000 	nop.w
	...
 8015480:	080151cd 	.word	0x080151cd

08015484 <rcl_timer_clock>:
 8015484:	b130      	cbz	r0, 8015494 <rcl_timer_clock+0x10>
 8015486:	b129      	cbz	r1, 8015494 <rcl_timer_clock+0x10>
 8015488:	6803      	ldr	r3, [r0, #0]
 801548a:	b12b      	cbz	r3, 8015498 <rcl_timer_clock+0x14>
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	600b      	str	r3, [r1, #0]
 8015490:	2000      	movs	r0, #0
 8015492:	4770      	bx	lr
 8015494:	200b      	movs	r0, #11
 8015496:	4770      	bx	lr
 8015498:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801549c:	4770      	bx	lr
 801549e:	bf00      	nop

080154a0 <rcl_timer_call>:
 80154a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154a4:	b087      	sub	sp, #28
 80154a6:	2800      	cmp	r0, #0
 80154a8:	d067      	beq.n	801557a <rcl_timer_call+0xda>
 80154aa:	6803      	ldr	r3, [r0, #0]
 80154ac:	4604      	mov	r4, r0
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d068      	beq.n	8015584 <rcl_timer_call+0xe4>
 80154b2:	f3bf 8f5b 	dmb	ish
 80154b6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80154ba:	f3bf 8f5b 	dmb	ish
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d150      	bne.n	8015564 <rcl_timer_call+0xc4>
 80154c2:	6803      	ldr	r3, [r0, #0]
 80154c4:	a904      	add	r1, sp, #16
 80154c6:	6818      	ldr	r0, [r3, #0]
 80154c8:	f7ff fda0 	bl	801500c <rcl_clock_get_now>
 80154cc:	4605      	mov	r5, r0
 80154ce:	2800      	cmp	r0, #0
 80154d0:	d144      	bne.n	801555c <rcl_timer_call+0xbc>
 80154d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	db4a      	blt.n	8015570 <rcl_timer_call+0xd0>
 80154da:	6820      	ldr	r0, [r4, #0]
 80154dc:	f04f 0a05 	mov.w	sl, #5
 80154e0:	f8cd a000 	str.w	sl, [sp]
 80154e4:	3020      	adds	r0, #32
 80154e6:	f001 fcfb 	bl	8016ee0 <__atomic_exchange_8>
 80154ea:	6823      	ldr	r3, [r4, #0]
 80154ec:	f3bf 8f5b 	dmb	ish
 80154f0:	4680      	mov	r8, r0
 80154f2:	f8d3 b010 	ldr.w	fp, [r3, #16]
 80154f6:	f3bf 8f5b 	dmb	ish
 80154fa:	6820      	ldr	r0, [r4, #0]
 80154fc:	4689      	mov	r9, r1
 80154fe:	3028      	adds	r0, #40	@ 0x28
 8015500:	4651      	mov	r1, sl
 8015502:	f001 fc81 	bl	8016e08 <__atomic_load_8>
 8015506:	4606      	mov	r6, r0
 8015508:	6820      	ldr	r0, [r4, #0]
 801550a:	460f      	mov	r7, r1
 801550c:	3018      	adds	r0, #24
 801550e:	4651      	mov	r1, sl
 8015510:	f001 fc7a 	bl	8016e08 <__atomic_load_8>
 8015514:	1836      	adds	r6, r6, r0
 8015516:	eb41 0707 	adc.w	r7, r1, r7
 801551a:	4602      	mov	r2, r0
 801551c:	460b      	mov	r3, r1
 801551e:	4682      	mov	sl, r0
 8015520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015524:	42b0      	cmp	r0, r6
 8015526:	eb71 0c07 	sbcs.w	ip, r1, r7
 801552a:	db04      	blt.n	8015536 <rcl_timer_call+0x96>
 801552c:	ea53 0c02 	orrs.w	ip, r3, r2
 8015530:	d12b      	bne.n	801558a <rcl_timer_call+0xea>
 8015532:	4606      	mov	r6, r0
 8015534:	460f      	mov	r7, r1
 8015536:	6820      	ldr	r0, [r4, #0]
 8015538:	2105      	movs	r1, #5
 801553a:	4632      	mov	r2, r6
 801553c:	463b      	mov	r3, r7
 801553e:	3028      	adds	r0, #40	@ 0x28
 8015540:	9100      	str	r1, [sp, #0]
 8015542:	f001 fc97 	bl	8016e74 <__atomic_store_8>
 8015546:	f1bb 0f00 	cmp.w	fp, #0
 801554a:	d007      	beq.n	801555c <rcl_timer_call+0xbc>
 801554c:	9a04      	ldr	r2, [sp, #16]
 801554e:	9b05      	ldr	r3, [sp, #20]
 8015550:	ebb2 0208 	subs.w	r2, r2, r8
 8015554:	4620      	mov	r0, r4
 8015556:	eb63 0309 	sbc.w	r3, r3, r9
 801555a:	47d8      	blx	fp
 801555c:	4628      	mov	r0, r5
 801555e:	b007      	add	sp, #28
 8015560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015564:	f240 3521 	movw	r5, #801	@ 0x321
 8015568:	4628      	mov	r0, r5
 801556a:	b007      	add	sp, #28
 801556c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015570:	2501      	movs	r5, #1
 8015572:	4628      	mov	r0, r5
 8015574:	b007      	add	sp, #28
 8015576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801557a:	250b      	movs	r5, #11
 801557c:	4628      	mov	r0, r5
 801557e:	b007      	add	sp, #28
 8015580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015584:	f44f 7548 	mov.w	r5, #800	@ 0x320
 8015588:	e7e8      	b.n	801555c <rcl_timer_call+0xbc>
 801558a:	1b80      	subs	r0, r0, r6
 801558c:	eb61 0107 	sbc.w	r1, r1, r7
 8015590:	e9cd 3202 	strd	r3, r2, [sp, #8]
 8015594:	f7eb fb90 	bl	8000cb8 <__aeabi_ldivmod>
 8015598:	9b02      	ldr	r3, [sp, #8]
 801559a:	3001      	adds	r0, #1
 801559c:	f141 0100 	adc.w	r1, r1, #0
 80155a0:	fb00 f303 	mul.w	r3, r0, r3
 80155a4:	fb01 330a 	mla	r3, r1, sl, r3
 80155a8:	fba0 0a0a 	umull	r0, sl, r0, sl
 80155ac:	1830      	adds	r0, r6, r0
 80155ae:	4453      	add	r3, sl
 80155b0:	eb43 0707 	adc.w	r7, r3, r7
 80155b4:	4606      	mov	r6, r0
 80155b6:	e7be      	b.n	8015536 <rcl_timer_call+0x96>

080155b8 <rcl_timer_is_ready>:
 80155b8:	b398      	cbz	r0, 8015622 <rcl_timer_is_ready+0x6a>
 80155ba:	b530      	push	{r4, r5, lr}
 80155bc:	6803      	ldr	r3, [r0, #0]
 80155be:	b083      	sub	sp, #12
 80155c0:	4604      	mov	r4, r0
 80155c2:	b383      	cbz	r3, 8015626 <rcl_timer_is_ready+0x6e>
 80155c4:	460d      	mov	r5, r1
 80155c6:	b349      	cbz	r1, 801561c <rcl_timer_is_ready+0x64>
 80155c8:	f3bf 8f5b 	dmb	ish
 80155cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80155d0:	f3bf 8f5b 	dmb	ish
 80155d4:	b9fb      	cbnz	r3, 8015616 <rcl_timer_is_ready+0x5e>
 80155d6:	6803      	ldr	r3, [r0, #0]
 80155d8:	4669      	mov	r1, sp
 80155da:	6818      	ldr	r0, [r3, #0]
 80155dc:	f7ff fd16 	bl	801500c <rcl_clock_get_now>
 80155e0:	b128      	cbz	r0, 80155ee <rcl_timer_is_ready+0x36>
 80155e2:	f240 3321 	movw	r3, #801	@ 0x321
 80155e6:	4298      	cmp	r0, r3
 80155e8:	d015      	beq.n	8015616 <rcl_timer_is_ready+0x5e>
 80155ea:	b003      	add	sp, #12
 80155ec:	bd30      	pop	{r4, r5, pc}
 80155ee:	6820      	ldr	r0, [r4, #0]
 80155f0:	2105      	movs	r1, #5
 80155f2:	3028      	adds	r0, #40	@ 0x28
 80155f4:	f001 fc08 	bl	8016e08 <__atomic_load_8>
 80155f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80155fc:	1ac0      	subs	r0, r0, r3
 80155fe:	eb61 0102 	sbc.w	r1, r1, r2
 8015602:	2801      	cmp	r0, #1
 8015604:	f171 0100 	sbcs.w	r1, r1, #0
 8015608:	bfb4      	ite	lt
 801560a:	2301      	movlt	r3, #1
 801560c:	2300      	movge	r3, #0
 801560e:	702b      	strb	r3, [r5, #0]
 8015610:	2000      	movs	r0, #0
 8015612:	b003      	add	sp, #12
 8015614:	bd30      	pop	{r4, r5, pc}
 8015616:	2300      	movs	r3, #0
 8015618:	702b      	strb	r3, [r5, #0]
 801561a:	e7f9      	b.n	8015610 <rcl_timer_is_ready+0x58>
 801561c:	200b      	movs	r0, #11
 801561e:	b003      	add	sp, #12
 8015620:	bd30      	pop	{r4, r5, pc}
 8015622:	200b      	movs	r0, #11
 8015624:	4770      	bx	lr
 8015626:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801562a:	e7de      	b.n	80155ea <rcl_timer_is_ready+0x32>

0801562c <rcl_timer_get_next_call_time>:
 801562c:	b1d8      	cbz	r0, 8015666 <rcl_timer_get_next_call_time+0x3a>
 801562e:	b538      	push	{r3, r4, r5, lr}
 8015630:	6803      	ldr	r3, [r0, #0]
 8015632:	b1d3      	cbz	r3, 801566a <rcl_timer_get_next_call_time+0x3e>
 8015634:	460c      	mov	r4, r1
 8015636:	b1a1      	cbz	r1, 8015662 <rcl_timer_get_next_call_time+0x36>
 8015638:	f3bf 8f5b 	dmb	ish
 801563c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015640:	f3bf 8f5b 	dmb	ish
 8015644:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8015648:	b943      	cbnz	r3, 801565c <rcl_timer_get_next_call_time+0x30>
 801564a:	6800      	ldr	r0, [r0, #0]
 801564c:	2105      	movs	r1, #5
 801564e:	3028      	adds	r0, #40	@ 0x28
 8015650:	f001 fbda 	bl	8016e08 <__atomic_load_8>
 8015654:	e9c4 0100 	strd	r0, r1, [r4]
 8015658:	4628      	mov	r0, r5
 801565a:	bd38      	pop	{r3, r4, r5, pc}
 801565c:	f240 3021 	movw	r0, #801	@ 0x321
 8015660:	bd38      	pop	{r3, r4, r5, pc}
 8015662:	200b      	movs	r0, #11
 8015664:	bd38      	pop	{r3, r4, r5, pc}
 8015666:	200b      	movs	r0, #11
 8015668:	4770      	bx	lr
 801566a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801566e:	bd38      	pop	{r3, r4, r5, pc}

08015670 <rcl_timer_get_guard_condition>:
 8015670:	b130      	cbz	r0, 8015680 <rcl_timer_get_guard_condition+0x10>
 8015672:	6800      	ldr	r0, [r0, #0]
 8015674:	b120      	cbz	r0, 8015680 <rcl_timer_get_guard_condition+0x10>
 8015676:	68c3      	ldr	r3, [r0, #12]
 8015678:	b10b      	cbz	r3, 801567e <rcl_timer_get_guard_condition+0xe>
 801567a:	3008      	adds	r0, #8
 801567c:	4770      	bx	lr
 801567e:	4618      	mov	r0, r3
 8015680:	4770      	bx	lr
 8015682:	bf00      	nop

08015684 <rcl_get_zero_initialized_wait_set>:
 8015684:	b510      	push	{r4, lr}
 8015686:	4c08      	ldr	r4, [pc, #32]	@ (80156a8 <rcl_get_zero_initialized_wait_set+0x24>)
 8015688:	4686      	mov	lr, r0
 801568a:	4684      	mov	ip, r0
 801568c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801568e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8015694:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801569a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801569e:	6823      	ldr	r3, [r4, #0]
 80156a0:	f8cc 3000 	str.w	r3, [ip]
 80156a4:	4670      	mov	r0, lr
 80156a6:	bd10      	pop	{r4, pc}
 80156a8:	0801fd1c 	.word	0x0801fd1c

080156ac <rcl_wait_set_is_valid>:
 80156ac:	b118      	cbz	r0, 80156b6 <rcl_wait_set_is_valid+0xa>
 80156ae:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80156b0:	3800      	subs	r0, #0
 80156b2:	bf18      	it	ne
 80156b4:	2001      	movne	r0, #1
 80156b6:	4770      	bx	lr

080156b8 <rcl_wait_set_fini>:
 80156b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80156bc:	2800      	cmp	r0, #0
 80156be:	f000 80ab 	beq.w	8015818 <rcl_wait_set_fini+0x160>
 80156c2:	4605      	mov	r5, r0
 80156c4:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80156c6:	2800      	cmp	r0, #0
 80156c8:	f000 809c 	beq.w	8015804 <rcl_wait_set_fini+0x14c>
 80156cc:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80156ce:	f003 fa2f 	bl	8018b30 <rmw_destroy_wait_set>
 80156d2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80156d4:	4680      	mov	r8, r0
 80156d6:	2800      	cmp	r0, #0
 80156d8:	f040 808e 	bne.w	80157f8 <rcl_wait_set_fini+0x140>
 80156dc:	2c00      	cmp	r4, #0
 80156de:	f000 80a0 	beq.w	8015822 <rcl_wait_set_fini+0x16a>
 80156e2:	6828      	ldr	r0, [r5, #0]
 80156e4:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80156e6:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80156ea:	2600      	movs	r6, #0
 80156ec:	606e      	str	r6, [r5, #4]
 80156ee:	6026      	str	r6, [r4, #0]
 80156f0:	b118      	cbz	r0, 80156fa <rcl_wait_set_fini+0x42>
 80156f2:	4649      	mov	r1, r9
 80156f4:	47b8      	blx	r7
 80156f6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80156f8:	602e      	str	r6, [r5, #0]
 80156fa:	68a0      	ldr	r0, [r4, #8]
 80156fc:	b128      	cbz	r0, 801570a <rcl_wait_set_fini+0x52>
 80156fe:	4649      	mov	r1, r9
 8015700:	47b8      	blx	r7
 8015702:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015704:	2300      	movs	r3, #0
 8015706:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801570a:	68a8      	ldr	r0, [r5, #8]
 801570c:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801570e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015710:	f04f 0900 	mov.w	r9, #0
 8015714:	f8c5 900c 	str.w	r9, [r5, #12]
 8015718:	f8c4 900c 	str.w	r9, [r4, #12]
 801571c:	b130      	cbz	r0, 801572c <rcl_wait_set_fini+0x74>
 801571e:	4639      	mov	r1, r7
 8015720:	47b0      	blx	r6
 8015722:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015724:	f8c5 9008 	str.w	r9, [r5, #8]
 8015728:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801572a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801572c:	6960      	ldr	r0, [r4, #20]
 801572e:	f04f 0900 	mov.w	r9, #0
 8015732:	f8c4 9010 	str.w	r9, [r4, #16]
 8015736:	b130      	cbz	r0, 8015746 <rcl_wait_set_fini+0x8e>
 8015738:	4639      	mov	r1, r7
 801573a:	47b0      	blx	r6
 801573c:	f8c4 9014 	str.w	r9, [r4, #20]
 8015740:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015742:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015744:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015746:	6928      	ldr	r0, [r5, #16]
 8015748:	f04f 0900 	mov.w	r9, #0
 801574c:	f8c5 9014 	str.w	r9, [r5, #20]
 8015750:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 8015754:	b130      	cbz	r0, 8015764 <rcl_wait_set_fini+0xac>
 8015756:	4639      	mov	r1, r7
 8015758:	47b0      	blx	r6
 801575a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801575c:	f8c5 9010 	str.w	r9, [r5, #16]
 8015760:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8015762:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8015764:	69a8      	ldr	r0, [r5, #24]
 8015766:	f04f 0900 	mov.w	r9, #0
 801576a:	f8c5 901c 	str.w	r9, [r5, #28]
 801576e:	f8c4 9018 	str.w	r9, [r4, #24]
 8015772:	b120      	cbz	r0, 801577e <rcl_wait_set_fini+0xc6>
 8015774:	4639      	mov	r1, r7
 8015776:	47b0      	blx	r6
 8015778:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801577a:	f8c5 9018 	str.w	r9, [r5, #24]
 801577e:	6a20      	ldr	r0, [r4, #32]
 8015780:	b128      	cbz	r0, 801578e <rcl_wait_set_fini+0xd6>
 8015782:	4639      	mov	r1, r7
 8015784:	47b0      	blx	r6
 8015786:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8015788:	2300      	movs	r3, #0
 801578a:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801578e:	6a28      	ldr	r0, [r5, #32]
 8015790:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8015792:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 8015796:	2600      	movs	r6, #0
 8015798:	626e      	str	r6, [r5, #36]	@ 0x24
 801579a:	6266      	str	r6, [r4, #36]	@ 0x24
 801579c:	b118      	cbz	r0, 80157a6 <rcl_wait_set_fini+0xee>
 801579e:	4649      	mov	r1, r9
 80157a0:	47b8      	blx	r7
 80157a2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157a4:	622e      	str	r6, [r5, #32]
 80157a6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80157a8:	b128      	cbz	r0, 80157b6 <rcl_wait_set_fini+0xfe>
 80157aa:	4649      	mov	r1, r9
 80157ac:	47b8      	blx	r7
 80157ae:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157b0:	2300      	movs	r3, #0
 80157b2:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80157b6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80157b8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80157ba:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80157be:	2600      	movs	r6, #0
 80157c0:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80157c2:	6326      	str	r6, [r4, #48]	@ 0x30
 80157c4:	b118      	cbz	r0, 80157ce <rcl_wait_set_fini+0x116>
 80157c6:	4649      	mov	r1, r9
 80157c8:	47b8      	blx	r7
 80157ca:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157cc:	62ae      	str	r6, [r5, #40]	@ 0x28
 80157ce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80157d0:	b1e0      	cbz	r0, 801580c <rcl_wait_set_fini+0x154>
 80157d2:	4649      	mov	r1, r9
 80157d4:	47b8      	blx	r7
 80157d6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80157d8:	2300      	movs	r3, #0
 80157da:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 80157de:	4598      	cmp	r8, r3
 80157e0:	bf18      	it	ne
 80157e2:	f44f 7861 	movne.w	r8, #900	@ 0x384
 80157e6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80157e8:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80157ea:	4620      	mov	r0, r4
 80157ec:	4798      	blx	r3
 80157ee:	2300      	movs	r3, #0
 80157f0:	632b      	str	r3, [r5, #48]	@ 0x30
 80157f2:	4640      	mov	r0, r8
 80157f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80157f8:	f44f 7861 	mov.w	r8, #900	@ 0x384
 80157fc:	2c00      	cmp	r4, #0
 80157fe:	f47f af70 	bne.w	80156e2 <rcl_wait_set_fini+0x2a>
 8015802:	e7f6      	b.n	80157f2 <rcl_wait_set_fini+0x13a>
 8015804:	4680      	mov	r8, r0
 8015806:	4640      	mov	r0, r8
 8015808:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801580c:	f1b8 0f00 	cmp.w	r8, #0
 8015810:	bf18      	it	ne
 8015812:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8015816:	e7e6      	b.n	80157e6 <rcl_wait_set_fini+0x12e>
 8015818:	f04f 080b 	mov.w	r8, #11
 801581c:	4640      	mov	r0, r8
 801581e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015822:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8015826:	e7e4      	b.n	80157f2 <rcl_wait_set_fini+0x13a>

08015828 <rcl_wait_set_add_subscription>:
 8015828:	b318      	cbz	r0, 8015872 <rcl_wait_set_add_subscription+0x4a>
 801582a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801582c:	b570      	push	{r4, r5, r6, lr}
 801582e:	4604      	mov	r4, r0
 8015830:	b30b      	cbz	r3, 8015876 <rcl_wait_set_add_subscription+0x4e>
 8015832:	b319      	cbz	r1, 801587c <rcl_wait_set_add_subscription+0x54>
 8015834:	681d      	ldr	r5, [r3, #0]
 8015836:	6840      	ldr	r0, [r0, #4]
 8015838:	4285      	cmp	r5, r0
 801583a:	d217      	bcs.n	801586c <rcl_wait_set_add_subscription+0x44>
 801583c:	6820      	ldr	r0, [r4, #0]
 801583e:	1c6e      	adds	r6, r5, #1
 8015840:	601e      	str	r6, [r3, #0]
 8015842:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015846:	b102      	cbz	r2, 801584a <rcl_wait_set_add_subscription+0x22>
 8015848:	6015      	str	r5, [r2, #0]
 801584a:	4608      	mov	r0, r1
 801584c:	f7ff fb3c 	bl	8014ec8 <rcl_subscription_get_rmw_handle>
 8015850:	b150      	cbz	r0, 8015868 <rcl_wait_set_add_subscription+0x40>
 8015852:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015854:	6842      	ldr	r2, [r0, #4]
 8015856:	689b      	ldr	r3, [r3, #8]
 8015858:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801585c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801585e:	6853      	ldr	r3, [r2, #4]
 8015860:	3301      	adds	r3, #1
 8015862:	2000      	movs	r0, #0
 8015864:	6053      	str	r3, [r2, #4]
 8015866:	bd70      	pop	{r4, r5, r6, pc}
 8015868:	2001      	movs	r0, #1
 801586a:	bd70      	pop	{r4, r5, r6, pc}
 801586c:	f240 3086 	movw	r0, #902	@ 0x386
 8015870:	bd70      	pop	{r4, r5, r6, pc}
 8015872:	200b      	movs	r0, #11
 8015874:	4770      	bx	lr
 8015876:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801587a:	bd70      	pop	{r4, r5, r6, pc}
 801587c:	200b      	movs	r0, #11
 801587e:	bd70      	pop	{r4, r5, r6, pc}

08015880 <rcl_wait_set_clear>:
 8015880:	2800      	cmp	r0, #0
 8015882:	d074      	beq.n	801596e <rcl_wait_set_clear+0xee>
 8015884:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015886:	b510      	push	{r4, lr}
 8015888:	4604      	mov	r4, r0
 801588a:	2b00      	cmp	r3, #0
 801588c:	d071      	beq.n	8015972 <rcl_wait_set_clear+0xf2>
 801588e:	6800      	ldr	r0, [r0, #0]
 8015890:	b138      	cbz	r0, 80158a2 <rcl_wait_set_clear+0x22>
 8015892:	6862      	ldr	r2, [r4, #4]
 8015894:	2100      	movs	r1, #0
 8015896:	0092      	lsls	r2, r2, #2
 8015898:	f006 fe5a 	bl	801c550 <memset>
 801589c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801589e:	2200      	movs	r2, #0
 80158a0:	601a      	str	r2, [r3, #0]
 80158a2:	68a0      	ldr	r0, [r4, #8]
 80158a4:	b138      	cbz	r0, 80158b6 <rcl_wait_set_clear+0x36>
 80158a6:	68e2      	ldr	r2, [r4, #12]
 80158a8:	2100      	movs	r1, #0
 80158aa:	0092      	lsls	r2, r2, #2
 80158ac:	f006 fe50 	bl	801c550 <memset>
 80158b0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158b2:	2200      	movs	r2, #0
 80158b4:	60da      	str	r2, [r3, #12]
 80158b6:	69a0      	ldr	r0, [r4, #24]
 80158b8:	b138      	cbz	r0, 80158ca <rcl_wait_set_clear+0x4a>
 80158ba:	69e2      	ldr	r2, [r4, #28]
 80158bc:	2100      	movs	r1, #0
 80158be:	0092      	lsls	r2, r2, #2
 80158c0:	f006 fe46 	bl	801c550 <memset>
 80158c4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158c6:	2200      	movs	r2, #0
 80158c8:	619a      	str	r2, [r3, #24]
 80158ca:	6a20      	ldr	r0, [r4, #32]
 80158cc:	b138      	cbz	r0, 80158de <rcl_wait_set_clear+0x5e>
 80158ce:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80158d0:	2100      	movs	r1, #0
 80158d2:	0092      	lsls	r2, r2, #2
 80158d4:	f006 fe3c 	bl	801c550 <memset>
 80158d8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158da:	2200      	movs	r2, #0
 80158dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80158de:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80158e0:	b138      	cbz	r0, 80158f2 <rcl_wait_set_clear+0x72>
 80158e2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80158e4:	2100      	movs	r1, #0
 80158e6:	0092      	lsls	r2, r2, #2
 80158e8:	f006 fe32 	bl	801c550 <memset>
 80158ec:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80158ee:	2200      	movs	r2, #0
 80158f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80158f2:	6920      	ldr	r0, [r4, #16]
 80158f4:	b138      	cbz	r0, 8015906 <rcl_wait_set_clear+0x86>
 80158f6:	6962      	ldr	r2, [r4, #20]
 80158f8:	2100      	movs	r1, #0
 80158fa:	0092      	lsls	r2, r2, #2
 80158fc:	f006 fe28 	bl	801c550 <memset>
 8015900:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015902:	2200      	movs	r2, #0
 8015904:	641a      	str	r2, [r3, #64]	@ 0x40
 8015906:	6898      	ldr	r0, [r3, #8]
 8015908:	b138      	cbz	r0, 801591a <rcl_wait_set_clear+0x9a>
 801590a:	685a      	ldr	r2, [r3, #4]
 801590c:	2100      	movs	r1, #0
 801590e:	0092      	lsls	r2, r2, #2
 8015910:	f006 fe1e 	bl	801c550 <memset>
 8015914:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015916:	2200      	movs	r2, #0
 8015918:	605a      	str	r2, [r3, #4]
 801591a:	6958      	ldr	r0, [r3, #20]
 801591c:	b138      	cbz	r0, 801592e <rcl_wait_set_clear+0xae>
 801591e:	691a      	ldr	r2, [r3, #16]
 8015920:	2100      	movs	r1, #0
 8015922:	0092      	lsls	r2, r2, #2
 8015924:	f006 fe14 	bl	801c550 <memset>
 8015928:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801592a:	2200      	movs	r2, #0
 801592c:	611a      	str	r2, [r3, #16]
 801592e:	6a18      	ldr	r0, [r3, #32]
 8015930:	b138      	cbz	r0, 8015942 <rcl_wait_set_clear+0xc2>
 8015932:	69da      	ldr	r2, [r3, #28]
 8015934:	2100      	movs	r1, #0
 8015936:	0092      	lsls	r2, r2, #2
 8015938:	f006 fe0a 	bl	801c550 <memset>
 801593c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801593e:	2200      	movs	r2, #0
 8015940:	61da      	str	r2, [r3, #28]
 8015942:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8015944:	b138      	cbz	r0, 8015956 <rcl_wait_set_clear+0xd6>
 8015946:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8015948:	2100      	movs	r1, #0
 801594a:	0092      	lsls	r2, r2, #2
 801594c:	f006 fe00 	bl	801c550 <memset>
 8015950:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015952:	2200      	movs	r2, #0
 8015954:	629a      	str	r2, [r3, #40]	@ 0x28
 8015956:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8015958:	b138      	cbz	r0, 801596a <rcl_wait_set_clear+0xea>
 801595a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801595c:	2100      	movs	r1, #0
 801595e:	0092      	lsls	r2, r2, #2
 8015960:	f006 fdf6 	bl	801c550 <memset>
 8015964:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015966:	2200      	movs	r2, #0
 8015968:	635a      	str	r2, [r3, #52]	@ 0x34
 801596a:	2000      	movs	r0, #0
 801596c:	bd10      	pop	{r4, pc}
 801596e:	200b      	movs	r0, #11
 8015970:	4770      	bx	lr
 8015972:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015976:	bd10      	pop	{r4, pc}

08015978 <rcl_wait_set_resize>:
 8015978:	2800      	cmp	r0, #0
 801597a:	f000 81a1 	beq.w	8015cc0 <rcl_wait_set_resize+0x348>
 801597e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015982:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 8015986:	b083      	sub	sp, #12
 8015988:	4604      	mov	r4, r0
 801598a:	f1ba 0f00 	cmp.w	sl, #0
 801598e:	f000 8199 	beq.w	8015cc4 <rcl_wait_set_resize+0x34c>
 8015992:	f04f 0800 	mov.w	r8, #0
 8015996:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 801599a:	461e      	mov	r6, r3
 801599c:	460f      	mov	r7, r1
 801599e:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 80159a2:	4615      	mov	r5, r2
 80159a4:	f8c0 8004 	str.w	r8, [r0, #4]
 80159a8:	6800      	ldr	r0, [r0, #0]
 80159aa:	f8ca 8000 	str.w	r8, [sl]
 80159ae:	2900      	cmp	r1, #0
 80159b0:	f000 80cf 	beq.w	8015b52 <rcl_wait_set_resize+0x1da>
 80159b4:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 80159b8:	464a      	mov	r2, r9
 80159ba:	4651      	mov	r1, sl
 80159bc:	9301      	str	r3, [sp, #4]
 80159be:	4798      	blx	r3
 80159c0:	9b01      	ldr	r3, [sp, #4]
 80159c2:	6020      	str	r0, [r4, #0]
 80159c4:	2800      	cmp	r0, #0
 80159c6:	f000 8109 	beq.w	8015bdc <rcl_wait_set_resize+0x264>
 80159ca:	4652      	mov	r2, sl
 80159cc:	4641      	mov	r1, r8
 80159ce:	9301      	str	r3, [sp, #4]
 80159d0:	f006 fdbe 	bl	801c550 <memset>
 80159d4:	6067      	str	r7, [r4, #4]
 80159d6:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80159d8:	9b01      	ldr	r3, [sp, #4]
 80159da:	68b8      	ldr	r0, [r7, #8]
 80159dc:	f8c7 8004 	str.w	r8, [r7, #4]
 80159e0:	464a      	mov	r2, r9
 80159e2:	4651      	mov	r1, sl
 80159e4:	4798      	blx	r3
 80159e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80159e8:	60b8      	str	r0, [r7, #8]
 80159ea:	689f      	ldr	r7, [r3, #8]
 80159ec:	2f00      	cmp	r7, #0
 80159ee:	f000 80f0 	beq.w	8015bd2 <rcl_wait_set_resize+0x25a>
 80159f2:	4652      	mov	r2, sl
 80159f4:	4641      	mov	r1, r8
 80159f6:	4638      	mov	r0, r7
 80159f8:	f006 fdaa 	bl	801c550 <memset>
 80159fc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015a00:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015a04:	68a0      	ldr	r0, [r4, #8]
 8015a06:	2700      	movs	r7, #0
 8015a08:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8015a0c:	60e7      	str	r7, [r4, #12]
 8015a0e:	f8ca 700c 	str.w	r7, [sl, #12]
 8015a12:	2d00      	cmp	r5, #0
 8015a14:	f040 80b0 	bne.w	8015b78 <rcl_wait_set_resize+0x200>
 8015a18:	b130      	cbz	r0, 8015a28 <rcl_wait_set_resize+0xb0>
 8015a1a:	4641      	mov	r1, r8
 8015a1c:	4790      	blx	r2
 8015a1e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015a22:	60a5      	str	r5, [r4, #8]
 8015a24:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015a28:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015a2c:	2700      	movs	r7, #0
 8015a2e:	19ad      	adds	r5, r5, r6
 8015a30:	f8ca 7010 	str.w	r7, [sl, #16]
 8015a34:	f040 80b8 	bne.w	8015ba8 <rcl_wait_set_resize+0x230>
 8015a38:	b148      	cbz	r0, 8015a4e <rcl_wait_set_resize+0xd6>
 8015a3a:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8015a3e:	4641      	mov	r1, r8
 8015a40:	4798      	blx	r3
 8015a42:	f8ca 5014 	str.w	r5, [sl, #20]
 8015a46:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015a4a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015a4e:	6920      	ldr	r0, [r4, #16]
 8015a50:	2500      	movs	r5, #0
 8015a52:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015a56:	6165      	str	r5, [r4, #20]
 8015a58:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8015a5c:	2e00      	cmp	r6, #0
 8015a5e:	f040 80c1 	bne.w	8015be4 <rcl_wait_set_resize+0x26c>
 8015a62:	b140      	cbz	r0, 8015a76 <rcl_wait_set_resize+0xfe>
 8015a64:	4641      	mov	r1, r8
 8015a66:	47c8      	blx	r9
 8015a68:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015a6c:	6126      	str	r6, [r4, #16]
 8015a6e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015a72:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015a76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015a78:	69a0      	ldr	r0, [r4, #24]
 8015a7a:	2500      	movs	r5, #0
 8015a7c:	61e5      	str	r5, [r4, #28]
 8015a7e:	f8ca 5018 	str.w	r5, [sl, #24]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	f040 80c2 	bne.w	8015c0c <rcl_wait_set_resize+0x294>
 8015a88:	b128      	cbz	r0, 8015a96 <rcl_wait_set_resize+0x11e>
 8015a8a:	4641      	mov	r1, r8
 8015a8c:	47c8      	blx	r9
 8015a8e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015a90:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015a94:	61a3      	str	r3, [r4, #24]
 8015a96:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015a9a:	b130      	cbz	r0, 8015aaa <rcl_wait_set_resize+0x132>
 8015a9c:	4641      	mov	r1, r8
 8015a9e:	47c8      	blx	r9
 8015aa0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015aa4:	2300      	movs	r3, #0
 8015aa6:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8015aaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015aac:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015ab0:	6a20      	ldr	r0, [r4, #32]
 8015ab2:	2500      	movs	r5, #0
 8015ab4:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015ab8:	6265      	str	r5, [r4, #36]	@ 0x24
 8015aba:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8015abe:	2b00      	cmp	r3, #0
 8015ac0:	f000 80c8 	beq.w	8015c54 <rcl_wait_set_resize+0x2dc>
 8015ac4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015ac8:	4632      	mov	r2, r6
 8015aca:	4649      	mov	r1, r9
 8015acc:	47c0      	blx	r8
 8015ace:	6220      	str	r0, [r4, #32]
 8015ad0:	2800      	cmp	r0, #0
 8015ad2:	f000 8083 	beq.w	8015bdc <rcl_wait_set_resize+0x264>
 8015ad6:	464a      	mov	r2, r9
 8015ad8:	4629      	mov	r1, r5
 8015ada:	f006 fd39 	bl	801c550 <memset>
 8015ade:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015ae2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015ae4:	6263      	str	r3, [r4, #36]	@ 0x24
 8015ae6:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015aea:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8015aee:	4632      	mov	r2, r6
 8015af0:	4649      	mov	r1, r9
 8015af2:	47c0      	blx	r8
 8015af4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015af6:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8015afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015afc:	2b00      	cmp	r3, #0
 8015afe:	f000 80fb 	beq.w	8015cf8 <rcl_wait_set_resize+0x380>
 8015b02:	464a      	mov	r2, r9
 8015b04:	4629      	mov	r1, r5
 8015b06:	4618      	mov	r0, r3
 8015b08:	f006 fd22 	bl	801c550 <memset>
 8015b0c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015b12:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8015b16:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015b18:	2500      	movs	r5, #0
 8015b1a:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8015b1e:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8015b20:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	f040 80a9 	bne.w	8015c7c <rcl_wait_set_resize+0x304>
 8015b2a:	b128      	cbz	r0, 8015b38 <rcl_wait_set_resize+0x1c0>
 8015b2c:	4631      	mov	r1, r6
 8015b2e:	47b8      	blx	r7
 8015b30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015b32:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b36:	62a3      	str	r3, [r4, #40]	@ 0x28
 8015b38:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015b3c:	b128      	cbz	r0, 8015b4a <rcl_wait_set_resize+0x1d2>
 8015b3e:	4631      	mov	r1, r6
 8015b40:	47b8      	blx	r7
 8015b42:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015b44:	2200      	movs	r2, #0
 8015b46:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8015b4a:	2000      	movs	r0, #0
 8015b4c:	b003      	add	sp, #12
 8015b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b52:	b120      	cbz	r0, 8015b5e <rcl_wait_set_resize+0x1e6>
 8015b54:	4649      	mov	r1, r9
 8015b56:	47d8      	blx	fp
 8015b58:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b5c:	6027      	str	r7, [r4, #0]
 8015b5e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8015b62:	2800      	cmp	r0, #0
 8015b64:	f43f af4c 	beq.w	8015a00 <rcl_wait_set_resize+0x88>
 8015b68:	4649      	mov	r1, r9
 8015b6a:	47d8      	blx	fp
 8015b6c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b70:	2300      	movs	r3, #0
 8015b72:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8015b76:	e743      	b.n	8015a00 <rcl_wait_set_resize+0x88>
 8015b78:	4642      	mov	r2, r8
 8015b7a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8015b7e:	4641      	mov	r1, r8
 8015b80:	4798      	blx	r3
 8015b82:	60a0      	str	r0, [r4, #8]
 8015b84:	b350      	cbz	r0, 8015bdc <rcl_wait_set_resize+0x264>
 8015b86:	4642      	mov	r2, r8
 8015b88:	4639      	mov	r1, r7
 8015b8a:	f006 fce1 	bl	801c550 <memset>
 8015b8e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015b92:	60e5      	str	r5, [r4, #12]
 8015b94:	2700      	movs	r7, #0
 8015b96:	19ad      	adds	r5, r5, r6
 8015b98:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015b9c:	f8da 0014 	ldr.w	r0, [sl, #20]
 8015ba0:	f8ca 7010 	str.w	r7, [sl, #16]
 8015ba4:	f43f af48 	beq.w	8015a38 <rcl_wait_set_resize+0xc0>
 8015ba8:	00ad      	lsls	r5, r5, #2
 8015baa:	4642      	mov	r2, r8
 8015bac:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8015bb0:	4629      	mov	r1, r5
 8015bb2:	4798      	blx	r3
 8015bb4:	4680      	mov	r8, r0
 8015bb6:	f8ca 0014 	str.w	r0, [sl, #20]
 8015bba:	2800      	cmp	r0, #0
 8015bbc:	f000 8085 	beq.w	8015cca <rcl_wait_set_resize+0x352>
 8015bc0:	462a      	mov	r2, r5
 8015bc2:	4639      	mov	r1, r7
 8015bc4:	f006 fcc4 	bl	801c550 <memset>
 8015bc8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015bcc:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015bd0:	e73d      	b.n	8015a4e <rcl_wait_set_resize+0xd6>
 8015bd2:	6820      	ldr	r0, [r4, #0]
 8015bd4:	4649      	mov	r1, r9
 8015bd6:	47d8      	blx	fp
 8015bd8:	e9c4 7700 	strd	r7, r7, [r4]
 8015bdc:	200a      	movs	r0, #10
 8015bde:	b003      	add	sp, #12
 8015be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015be4:	4642      	mov	r2, r8
 8015be6:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8015bea:	4641      	mov	r1, r8
 8015bec:	47b8      	blx	r7
 8015bee:	6120      	str	r0, [r4, #16]
 8015bf0:	2800      	cmp	r0, #0
 8015bf2:	d0f3      	beq.n	8015bdc <rcl_wait_set_resize+0x264>
 8015bf4:	4642      	mov	r2, r8
 8015bf6:	4629      	mov	r1, r5
 8015bf8:	f006 fcaa 	bl	801c550 <memset>
 8015bfc:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c00:	6166      	str	r6, [r4, #20]
 8015c02:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8015c06:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8015c0a:	e734      	b.n	8015a76 <rcl_wait_set_resize+0xfe>
 8015c0c:	009e      	lsls	r6, r3, #2
 8015c0e:	4642      	mov	r2, r8
 8015c10:	4631      	mov	r1, r6
 8015c12:	47b8      	blx	r7
 8015c14:	61a0      	str	r0, [r4, #24]
 8015c16:	2800      	cmp	r0, #0
 8015c18:	d0e0      	beq.n	8015bdc <rcl_wait_set_resize+0x264>
 8015c1a:	4632      	mov	r2, r6
 8015c1c:	4629      	mov	r1, r5
 8015c1e:	f006 fc97 	bl	801c550 <memset>
 8015c22:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015c28:	61e3      	str	r3, [r4, #28]
 8015c2a:	f8da 0020 	ldr.w	r0, [sl, #32]
 8015c2e:	f8ca 501c 	str.w	r5, [sl, #28]
 8015c32:	4642      	mov	r2, r8
 8015c34:	4631      	mov	r1, r6
 8015c36:	47b8      	blx	r7
 8015c38:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015c3a:	f8ca 0020 	str.w	r0, [sl, #32]
 8015c3e:	6a1f      	ldr	r7, [r3, #32]
 8015c40:	2f00      	cmp	r7, #0
 8015c42:	d053      	beq.n	8015cec <rcl_wait_set_resize+0x374>
 8015c44:	4632      	mov	r2, r6
 8015c46:	4629      	mov	r1, r5
 8015c48:	4638      	mov	r0, r7
 8015c4a:	f006 fc81 	bl	801c550 <memset>
 8015c4e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c52:	e72a      	b.n	8015aaa <rcl_wait_set_resize+0x132>
 8015c54:	b128      	cbz	r0, 8015c62 <rcl_wait_set_resize+0x2ea>
 8015c56:	4631      	mov	r1, r6
 8015c58:	47b8      	blx	r7
 8015c5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015c5c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c60:	6223      	str	r3, [r4, #32]
 8015c62:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8015c66:	2800      	cmp	r0, #0
 8015c68:	f43f af52 	beq.w	8015b10 <rcl_wait_set_resize+0x198>
 8015c6c:	4631      	mov	r1, r6
 8015c6e:	47b8      	blx	r7
 8015c70:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c74:	2300      	movs	r3, #0
 8015c76:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8015c7a:	e749      	b.n	8015b10 <rcl_wait_set_resize+0x198>
 8015c7c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8015c80:	4632      	mov	r2, r6
 8015c82:	4649      	mov	r1, r9
 8015c84:	47c0      	blx	r8
 8015c86:	62a0      	str	r0, [r4, #40]	@ 0x28
 8015c88:	2800      	cmp	r0, #0
 8015c8a:	d0a7      	beq.n	8015bdc <rcl_wait_set_resize+0x264>
 8015c8c:	464a      	mov	r2, r9
 8015c8e:	4629      	mov	r1, r5
 8015c90:	f006 fc5e 	bl	801c550 <memset>
 8015c94:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8015c98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c9a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8015c9c:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8015ca0:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8015ca4:	4632      	mov	r2, r6
 8015ca6:	4649      	mov	r1, r9
 8015ca8:	47c0      	blx	r8
 8015caa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cac:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8015cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cb2:	b34b      	cbz	r3, 8015d08 <rcl_wait_set_resize+0x390>
 8015cb4:	464a      	mov	r2, r9
 8015cb6:	4629      	mov	r1, r5
 8015cb8:	4618      	mov	r0, r3
 8015cba:	f006 fc49 	bl	801c550 <memset>
 8015cbe:	e744      	b.n	8015b4a <rcl_wait_set_resize+0x1d2>
 8015cc0:	200b      	movs	r0, #11
 8015cc2:	4770      	bx	lr
 8015cc4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015cc8:	e789      	b.n	8015bde <rcl_wait_set_resize+0x266>
 8015cca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015ccc:	68a0      	ldr	r0, [r4, #8]
 8015cce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015cd0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015cd2:	4790      	blx	r2
 8015cd4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015cd6:	6920      	ldr	r0, [r4, #16]
 8015cd8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015cda:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8015cdc:	f8c4 800c 	str.w	r8, [r4, #12]
 8015ce0:	f8c4 8008 	str.w	r8, [r4, #8]
 8015ce4:	4790      	blx	r2
 8015ce6:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8015cea:	e777      	b.n	8015bdc <rcl_wait_set_resize+0x264>
 8015cec:	69a0      	ldr	r0, [r4, #24]
 8015cee:	4641      	mov	r1, r8
 8015cf0:	47c8      	blx	r9
 8015cf2:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8015cf6:	e771      	b.n	8015bdc <rcl_wait_set_resize+0x264>
 8015cf8:	6a20      	ldr	r0, [r4, #32]
 8015cfa:	9301      	str	r3, [sp, #4]
 8015cfc:	4631      	mov	r1, r6
 8015cfe:	47b8      	blx	r7
 8015d00:	9b01      	ldr	r3, [sp, #4]
 8015d02:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8015d06:	e769      	b.n	8015bdc <rcl_wait_set_resize+0x264>
 8015d08:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8015d0a:	9301      	str	r3, [sp, #4]
 8015d0c:	4631      	mov	r1, r6
 8015d0e:	47b8      	blx	r7
 8015d10:	9b01      	ldr	r3, [sp, #4]
 8015d12:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8015d16:	e761      	b.n	8015bdc <rcl_wait_set_resize+0x264>

08015d18 <rcl_wait_set_init>:
 8015d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d1c:	b084      	sub	sp, #16
 8015d1e:	4604      	mov	r4, r0
 8015d20:	a810      	add	r0, sp, #64	@ 0x40
 8015d22:	460d      	mov	r5, r1
 8015d24:	4690      	mov	r8, r2
 8015d26:	461f      	mov	r7, r3
 8015d28:	f7f9 fb7e 	bl	800f428 <rcutils_allocator_is_valid>
 8015d2c:	2800      	cmp	r0, #0
 8015d2e:	d068      	beq.n	8015e02 <rcl_wait_set_init+0xea>
 8015d30:	2c00      	cmp	r4, #0
 8015d32:	d066      	beq.n	8015e02 <rcl_wait_set_init+0xea>
 8015d34:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8015d36:	b126      	cbz	r6, 8015d42 <rcl_wait_set_init+0x2a>
 8015d38:	2564      	movs	r5, #100	@ 0x64
 8015d3a:	4628      	mov	r0, r5
 8015d3c:	b004      	add	sp, #16
 8015d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d05c      	beq.n	8015e02 <rcl_wait_set_init+0xea>
 8015d48:	4618      	mov	r0, r3
 8015d4a:	f7fe f9a5 	bl	8014098 <rcl_context_is_valid>
 8015d4e:	2800      	cmp	r0, #0
 8015d50:	d05c      	beq.n	8015e0c <rcl_wait_set_init+0xf4>
 8015d52:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8015d54:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8015d56:	205c      	movs	r0, #92	@ 0x5c
 8015d58:	4798      	blx	r3
 8015d5a:	6320      	str	r0, [r4, #48]	@ 0x30
 8015d5c:	2800      	cmp	r0, #0
 8015d5e:	d059      	beq.n	8015e14 <rcl_wait_set_init+0xfc>
 8015d60:	4631      	mov	r1, r6
 8015d62:	225c      	movs	r2, #92	@ 0x5c
 8015d64:	f006 fbf4 	bl	801c550 <memset>
 8015d68:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8015d6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d6e:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8015d72:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8015d76:	eb03 0e02 	add.w	lr, r3, r2
 8015d7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015d7c:	449e      	add	lr, r3
 8015d7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015d80:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8015d84:	f8d3 a000 	ldr.w	sl, [r3]
 8015d88:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015d8c:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8015d90:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8015d94:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8015d98:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8015d9c:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8015da0:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8015da4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015da6:	44c6      	add	lr, r8
 8015da8:	f8dc 3000 	ldr.w	r3, [ip]
 8015dac:	6033      	str	r3, [r6, #0]
 8015dae:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8015db2:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8015db6:	f002 feb1 	bl	8018b1c <rmw_create_wait_set>
 8015dba:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8015dbe:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015dc0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015dc2:	b32b      	cbz	r3, 8015e10 <rcl_wait_set_init+0xf8>
 8015dc4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015dc6:	9302      	str	r3, [sp, #8]
 8015dc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8015dca:	9301      	str	r3, [sp, #4]
 8015dcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8015dce:	9300      	str	r3, [sp, #0]
 8015dd0:	4629      	mov	r1, r5
 8015dd2:	463b      	mov	r3, r7
 8015dd4:	4642      	mov	r2, r8
 8015dd6:	4620      	mov	r0, r4
 8015dd8:	f7ff fdce 	bl	8015978 <rcl_wait_set_resize>
 8015ddc:	4605      	mov	r5, r0
 8015dde:	2800      	cmp	r0, #0
 8015de0:	d0ab      	beq.n	8015d3a <rcl_wait_set_init+0x22>
 8015de2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015de4:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8015de6:	b133      	cbz	r3, 8015df6 <rcl_wait_set_init+0xde>
 8015de8:	4618      	mov	r0, r3
 8015dea:	f002 fea1 	bl	8018b30 <rmw_destroy_wait_set>
 8015dee:	b198      	cbz	r0, 8015e18 <rcl_wait_set_init+0x100>
 8015df0:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015df2:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8015df6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8015df8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8015dfa:	4798      	blx	r3
 8015dfc:	2300      	movs	r3, #0
 8015dfe:	6323      	str	r3, [r4, #48]	@ 0x30
 8015e00:	e79b      	b.n	8015d3a <rcl_wait_set_init+0x22>
 8015e02:	250b      	movs	r5, #11
 8015e04:	4628      	mov	r0, r5
 8015e06:	b004      	add	sp, #16
 8015e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015e0c:	2565      	movs	r5, #101	@ 0x65
 8015e0e:	e794      	b.n	8015d3a <rcl_wait_set_init+0x22>
 8015e10:	250a      	movs	r5, #10
 8015e12:	e7f0      	b.n	8015df6 <rcl_wait_set_init+0xde>
 8015e14:	250a      	movs	r5, #10
 8015e16:	e790      	b.n	8015d3a <rcl_wait_set_init+0x22>
 8015e18:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8015e1a:	e7ec      	b.n	8015df6 <rcl_wait_set_init+0xde>

08015e1c <rcl_wait_set_add_guard_condition>:
 8015e1c:	b318      	cbz	r0, 8015e66 <rcl_wait_set_add_guard_condition+0x4a>
 8015e1e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015e20:	b570      	push	{r4, r5, r6, lr}
 8015e22:	4604      	mov	r4, r0
 8015e24:	b30b      	cbz	r3, 8015e6a <rcl_wait_set_add_guard_condition+0x4e>
 8015e26:	b319      	cbz	r1, 8015e70 <rcl_wait_set_add_guard_condition+0x54>
 8015e28:	68dd      	ldr	r5, [r3, #12]
 8015e2a:	68c0      	ldr	r0, [r0, #12]
 8015e2c:	4285      	cmp	r5, r0
 8015e2e:	d217      	bcs.n	8015e60 <rcl_wait_set_add_guard_condition+0x44>
 8015e30:	68a0      	ldr	r0, [r4, #8]
 8015e32:	1c6e      	adds	r6, r5, #1
 8015e34:	60de      	str	r6, [r3, #12]
 8015e36:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015e3a:	b102      	cbz	r2, 8015e3e <rcl_wait_set_add_guard_condition+0x22>
 8015e3c:	6015      	str	r5, [r2, #0]
 8015e3e:	4608      	mov	r0, r1
 8015e40:	f005 f9e0 	bl	801b204 <rcl_guard_condition_get_rmw_handle>
 8015e44:	b150      	cbz	r0, 8015e5c <rcl_wait_set_add_guard_condition+0x40>
 8015e46:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015e48:	6842      	ldr	r2, [r0, #4]
 8015e4a:	695b      	ldr	r3, [r3, #20]
 8015e4c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015e50:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015e52:	6913      	ldr	r3, [r2, #16]
 8015e54:	3301      	adds	r3, #1
 8015e56:	2000      	movs	r0, #0
 8015e58:	6113      	str	r3, [r2, #16]
 8015e5a:	bd70      	pop	{r4, r5, r6, pc}
 8015e5c:	2001      	movs	r0, #1
 8015e5e:	bd70      	pop	{r4, r5, r6, pc}
 8015e60:	f240 3086 	movw	r0, #902	@ 0x386
 8015e64:	bd70      	pop	{r4, r5, r6, pc}
 8015e66:	200b      	movs	r0, #11
 8015e68:	4770      	bx	lr
 8015e6a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015e6e:	bd70      	pop	{r4, r5, r6, pc}
 8015e70:	200b      	movs	r0, #11
 8015e72:	bd70      	pop	{r4, r5, r6, pc}

08015e74 <rcl_wait_set_add_timer>:
 8015e74:	b328      	cbz	r0, 8015ec2 <rcl_wait_set_add_timer+0x4e>
 8015e76:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015e78:	b570      	push	{r4, r5, r6, lr}
 8015e7a:	4604      	mov	r4, r0
 8015e7c:	b31b      	cbz	r3, 8015ec6 <rcl_wait_set_add_timer+0x52>
 8015e7e:	b329      	cbz	r1, 8015ecc <rcl_wait_set_add_timer+0x58>
 8015e80:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8015e82:	6965      	ldr	r5, [r4, #20]
 8015e84:	42a8      	cmp	r0, r5
 8015e86:	d219      	bcs.n	8015ebc <rcl_wait_set_add_timer+0x48>
 8015e88:	6925      	ldr	r5, [r4, #16]
 8015e8a:	1c46      	adds	r6, r0, #1
 8015e8c:	641e      	str	r6, [r3, #64]	@ 0x40
 8015e8e:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8015e92:	b102      	cbz	r2, 8015e96 <rcl_wait_set_add_timer+0x22>
 8015e94:	6010      	str	r0, [r2, #0]
 8015e96:	4608      	mov	r0, r1
 8015e98:	f7ff fbea 	bl	8015670 <rcl_timer_get_guard_condition>
 8015e9c:	b160      	cbz	r0, 8015eb8 <rcl_wait_set_add_timer+0x44>
 8015e9e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015ea0:	68e3      	ldr	r3, [r4, #12]
 8015ea2:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8015ea4:	3b01      	subs	r3, #1
 8015ea6:	441d      	add	r5, r3
 8015ea8:	f005 f9ac 	bl	801b204 <rcl_guard_condition_get_rmw_handle>
 8015eac:	b180      	cbz	r0, 8015ed0 <rcl_wait_set_add_timer+0x5c>
 8015eae:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015eb0:	6842      	ldr	r2, [r0, #4]
 8015eb2:	695b      	ldr	r3, [r3, #20]
 8015eb4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015eb8:	2000      	movs	r0, #0
 8015eba:	bd70      	pop	{r4, r5, r6, pc}
 8015ebc:	f240 3086 	movw	r0, #902	@ 0x386
 8015ec0:	bd70      	pop	{r4, r5, r6, pc}
 8015ec2:	200b      	movs	r0, #11
 8015ec4:	4770      	bx	lr
 8015ec6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015eca:	bd70      	pop	{r4, r5, r6, pc}
 8015ecc:	200b      	movs	r0, #11
 8015ece:	bd70      	pop	{r4, r5, r6, pc}
 8015ed0:	2001      	movs	r0, #1
 8015ed2:	bd70      	pop	{r4, r5, r6, pc}

08015ed4 <rcl_wait_set_add_client>:
 8015ed4:	b318      	cbz	r0, 8015f1e <rcl_wait_set_add_client+0x4a>
 8015ed6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015ed8:	b570      	push	{r4, r5, r6, lr}
 8015eda:	4604      	mov	r4, r0
 8015edc:	b30b      	cbz	r3, 8015f22 <rcl_wait_set_add_client+0x4e>
 8015ede:	b319      	cbz	r1, 8015f28 <rcl_wait_set_add_client+0x54>
 8015ee0:	699d      	ldr	r5, [r3, #24]
 8015ee2:	69c0      	ldr	r0, [r0, #28]
 8015ee4:	4285      	cmp	r5, r0
 8015ee6:	d217      	bcs.n	8015f18 <rcl_wait_set_add_client+0x44>
 8015ee8:	69a0      	ldr	r0, [r4, #24]
 8015eea:	1c6e      	adds	r6, r5, #1
 8015eec:	619e      	str	r6, [r3, #24]
 8015eee:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015ef2:	b102      	cbz	r2, 8015ef6 <rcl_wait_set_add_client+0x22>
 8015ef4:	6015      	str	r5, [r2, #0]
 8015ef6:	4608      	mov	r0, r1
 8015ef8:	f7fd ffe6 	bl	8013ec8 <rcl_client_get_rmw_handle>
 8015efc:	b150      	cbz	r0, 8015f14 <rcl_wait_set_add_client+0x40>
 8015efe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015f00:	6842      	ldr	r2, [r0, #4]
 8015f02:	6a1b      	ldr	r3, [r3, #32]
 8015f04:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f08:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015f0a:	69d3      	ldr	r3, [r2, #28]
 8015f0c:	3301      	adds	r3, #1
 8015f0e:	2000      	movs	r0, #0
 8015f10:	61d3      	str	r3, [r2, #28]
 8015f12:	bd70      	pop	{r4, r5, r6, pc}
 8015f14:	2001      	movs	r0, #1
 8015f16:	bd70      	pop	{r4, r5, r6, pc}
 8015f18:	f240 3086 	movw	r0, #902	@ 0x386
 8015f1c:	bd70      	pop	{r4, r5, r6, pc}
 8015f1e:	200b      	movs	r0, #11
 8015f20:	4770      	bx	lr
 8015f22:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015f26:	bd70      	pop	{r4, r5, r6, pc}
 8015f28:	200b      	movs	r0, #11
 8015f2a:	bd70      	pop	{r4, r5, r6, pc}

08015f2c <rcl_wait_set_add_service>:
 8015f2c:	b318      	cbz	r0, 8015f76 <rcl_wait_set_add_service+0x4a>
 8015f2e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8015f30:	b570      	push	{r4, r5, r6, lr}
 8015f32:	4604      	mov	r4, r0
 8015f34:	b30b      	cbz	r3, 8015f7a <rcl_wait_set_add_service+0x4e>
 8015f36:	b319      	cbz	r1, 8015f80 <rcl_wait_set_add_service+0x54>
 8015f38:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8015f3a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8015f3c:	4285      	cmp	r5, r0
 8015f3e:	d217      	bcs.n	8015f70 <rcl_wait_set_add_service+0x44>
 8015f40:	6a20      	ldr	r0, [r4, #32]
 8015f42:	1c6e      	adds	r6, r5, #1
 8015f44:	625e      	str	r6, [r3, #36]	@ 0x24
 8015f46:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8015f4a:	b102      	cbz	r2, 8015f4e <rcl_wait_set_add_service+0x22>
 8015f4c:	6015      	str	r5, [r2, #0]
 8015f4e:	4608      	mov	r0, r1
 8015f50:	f7fe fd88 	bl	8014a64 <rcl_service_get_rmw_handle>
 8015f54:	b150      	cbz	r0, 8015f6c <rcl_wait_set_add_service+0x40>
 8015f56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8015f58:	6842      	ldr	r2, [r0, #4]
 8015f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015f5c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015f60:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8015f62:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8015f64:	3301      	adds	r3, #1
 8015f66:	2000      	movs	r0, #0
 8015f68:	6293      	str	r3, [r2, #40]	@ 0x28
 8015f6a:	bd70      	pop	{r4, r5, r6, pc}
 8015f6c:	2001      	movs	r0, #1
 8015f6e:	bd70      	pop	{r4, r5, r6, pc}
 8015f70:	f240 3086 	movw	r0, #902	@ 0x386
 8015f74:	bd70      	pop	{r4, r5, r6, pc}
 8015f76:	200b      	movs	r0, #11
 8015f78:	4770      	bx	lr
 8015f7a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8015f7e:	bd70      	pop	{r4, r5, r6, pc}
 8015f80:	200b      	movs	r0, #11
 8015f82:	bd70      	pop	{r4, r5, r6, pc}
 8015f84:	0000      	movs	r0, r0
	...

08015f88 <rcl_wait>:
 8015f88:	2800      	cmp	r0, #0
 8015f8a:	f000 81d4 	beq.w	8016336 <rcl_wait+0x3ae>
 8015f8e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f92:	ed2d 8b02 	vpush	{d8}
 8015f96:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8015f98:	b099      	sub	sp, #100	@ 0x64
 8015f9a:	4604      	mov	r4, r0
 8015f9c:	2d00      	cmp	r5, #0
 8015f9e:	f000 8178 	beq.w	8016292 <rcl_wait+0x30a>
 8015fa2:	461f      	mov	r7, r3
 8015fa4:	6843      	ldr	r3, [r0, #4]
 8015fa6:	4690      	mov	r8, r2
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	f000 809b 	beq.w	80160e4 <rcl_wait+0x15c>
 8015fae:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8015fb0:	2e00      	cmp	r6, #0
 8015fb2:	f000 80b2 	beq.w	801611a <rcl_wait+0x192>
 8015fb6:	2100      	movs	r1, #0
 8015fb8:	468c      	mov	ip, r1
 8015fba:	460a      	mov	r2, r1
 8015fbc:	46a6      	mov	lr, r4
 8015fbe:	f8de 3010 	ldr.w	r3, [lr, #16]
 8015fc2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015fc6:	b173      	cbz	r3, 8015fe6 <rcl_wait+0x5e>
 8015fc8:	f8de 300c 	ldr.w	r3, [lr, #12]
 8015fcc:	6968      	ldr	r0, [r5, #20]
 8015fce:	440b      	add	r3, r1
 8015fd0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8015fd4:	b13c      	cbz	r4, 8015fe6 <rcl_wait+0x5e>
 8015fd6:	692b      	ldr	r3, [r5, #16]
 8015fd8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8015fdc:	3301      	adds	r3, #1
 8015fde:	612b      	str	r3, [r5, #16]
 8015fe0:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 8015fe4:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8015fe6:	3101      	adds	r1, #1
 8015fe8:	f14c 0c00 	adc.w	ip, ip, #0
 8015fec:	42b1      	cmp	r1, r6
 8015fee:	f17c 0300 	sbcs.w	r3, ip, #0
 8015ff2:	d3e4      	bcc.n	8015fbe <rcl_wait+0x36>
 8015ff4:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 80162a0 <rcl_wait+0x318>
 8015ff8:	ea58 0307 	orrs.w	r3, r8, r7
 8015ffc:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8016000:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 8016004:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8016008:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 801600c:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8016010:	4674      	mov	r4, lr
 8016012:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8016016:	f000 8094 	beq.w	8016142 <rcl_wait+0x1ba>
 801601a:	2e00      	cmp	r6, #0
 801601c:	f000 8145 	beq.w	80162aa <rcl_wait+0x322>
 8016020:	2500      	movs	r5, #0
 8016022:	46bb      	mov	fp, r7
 8016024:	e02c      	b.n	8016080 <rcl_wait+0xf8>
 8016026:	6923      	ldr	r3, [r4, #16]
 8016028:	f853 0009 	ldr.w	r0, [r3, r9]
 801602c:	a908      	add	r1, sp, #32
 801602e:	ed8d 8b08 	vstr	d8, [sp, #32]
 8016032:	f7ff fafb 	bl	801562c <rcl_timer_get_next_call_time>
 8016036:	f240 3321 	movw	r3, #801	@ 0x321
 801603a:	4298      	cmp	r0, r3
 801603c:	f000 80bb 	beq.w	80161b6 <rcl_wait+0x22e>
 8016040:	2800      	cmp	r0, #0
 8016042:	d165      	bne.n	8016110 <rcl_wait+0x188>
 8016044:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8016048:	7830      	ldrb	r0, [r6, #0]
 801604a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801604c:	ab18      	add	r3, sp, #96	@ 0x60
 801604e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8016052:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8016056:	9205      	str	r2, [sp, #20]
 8016058:	f853 2c20 	ldr.w	r2, [r3, #-32]
 801605c:	4297      	cmp	r7, r2
 801605e:	9a05      	ldr	r2, [sp, #20]
 8016060:	eb71 0202 	sbcs.w	r2, r1, r2
 8016064:	da06      	bge.n	8016074 <rcl_wait+0xec>
 8016066:	e943 7108 	strd	r7, r1, [r3, #-32]
 801606a:	ab18      	add	r3, sp, #96	@ 0x60
 801606c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016070:	f840 6c30 	str.w	r6, [r0, #-48]
 8016074:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016076:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8016078:	3501      	adds	r5, #1
 801607a:	42b5      	cmp	r5, r6
 801607c:	f080 8114 	bcs.w	80162a8 <rcl_wait+0x320>
 8016080:	6923      	ldr	r3, [r4, #16]
 8016082:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016086:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801608a:	2800      	cmp	r0, #0
 801608c:	d0f4      	beq.n	8016078 <rcl_wait+0xf0>
 801608e:	a907      	add	r1, sp, #28
 8016090:	f7ff f9f8 	bl	8015484 <rcl_timer_clock>
 8016094:	4603      	mov	r3, r0
 8016096:	2800      	cmp	r0, #0
 8016098:	f040 8141 	bne.w	801631e <rcl_wait+0x396>
 801609c:	9807      	ldr	r0, [sp, #28]
 801609e:	7802      	ldrb	r2, [r0, #0]
 80160a0:	2a01      	cmp	r2, #1
 80160a2:	d1c0      	bne.n	8016026 <rcl_wait+0x9e>
 80160a4:	f10d 011b 	add.w	r1, sp, #27
 80160a8:	f88d 301b 	strb.w	r3, [sp, #27]
 80160ac:	f7fe ffba 	bl	8015024 <rcl_is_enabled_ros_time_override>
 80160b0:	4602      	mov	r2, r0
 80160b2:	2800      	cmp	r0, #0
 80160b4:	f040 8133 	bne.w	801631e <rcl_wait+0x396>
 80160b8:	6923      	ldr	r3, [r4, #16]
 80160ba:	f89d 101b 	ldrb.w	r1, [sp, #27]
 80160be:	f853 0009 	ldr.w	r0, [r3, r9]
 80160c2:	2900      	cmp	r1, #0
 80160c4:	d0b0      	beq.n	8016028 <rcl_wait+0xa0>
 80160c6:	ae08      	add	r6, sp, #32
 80160c8:	4631      	mov	r1, r6
 80160ca:	f88d 2020 	strb.w	r2, [sp, #32]
 80160ce:	f7ff fa73 	bl	80155b8 <rcl_timer_is_ready>
 80160d2:	2800      	cmp	r0, #0
 80160d4:	f040 8123 	bne.w	801631e <rcl_wait+0x396>
 80160d8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80160dc:	2b00      	cmp	r3, #0
 80160de:	d0c9      	beq.n	8016074 <rcl_wait+0xec>
 80160e0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80160e2:	e02f      	b.n	8016144 <rcl_wait+0x1bc>
 80160e4:	68c3      	ldr	r3, [r0, #12]
 80160e6:	2b00      	cmp	r3, #0
 80160e8:	f47f af61 	bne.w	8015fae <rcl_wait+0x26>
 80160ec:	6943      	ldr	r3, [r0, #20]
 80160ee:	2b00      	cmp	r3, #0
 80160f0:	f47f af5d 	bne.w	8015fae <rcl_wait+0x26>
 80160f4:	69c3      	ldr	r3, [r0, #28]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	f47f af59 	bne.w	8015fae <rcl_wait+0x26>
 80160fc:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80160fe:	2b00      	cmp	r3, #0
 8016100:	f47f af55 	bne.w	8015fae <rcl_wait+0x26>
 8016104:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8016106:	2b00      	cmp	r3, #0
 8016108:	f47f af51 	bne.w	8015fae <rcl_wait+0x26>
 801610c:	f240 3085 	movw	r0, #901	@ 0x385
 8016110:	b019      	add	sp, #100	@ 0x64
 8016112:	ecbd 8b02 	vpop	{d8}
 8016116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801611a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801611e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016122:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8016126:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 801612a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 801612e:	ea58 0307 	orrs.w	r3, r8, r7
 8016132:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8016136:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 801613a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801613e:	f040 80b4 	bne.w	80162aa <rcl_wait+0x322>
 8016142:	ae08      	add	r6, sp, #32
 8016144:	2200      	movs	r2, #0
 8016146:	2300      	movs	r3, #0
 8016148:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801614c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8016150:	9602      	str	r6, [sp, #8]
 8016152:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8016154:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8016158:	e9cd 3200 	strd	r3, r2, [sp]
 801615c:	f105 0110 	add.w	r1, r5, #16
 8016160:	f105 031c 	add.w	r3, r5, #28
 8016164:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8016168:	1d28      	adds	r0, r5, #4
 801616a:	f002 fb55 	bl	8018818 <rmw_wait>
 801616e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016170:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016172:	4680      	mov	r8, r0
 8016174:	b332      	cbz	r2, 80161c4 <rcl_wait+0x23c>
 8016176:	2500      	movs	r5, #0
 8016178:	462f      	mov	r7, r5
 801617a:	462e      	mov	r6, r5
 801617c:	e007      	b.n	801618e <rcl_wait+0x206>
 801617e:	6922      	ldr	r2, [r4, #16]
 8016180:	f842 3009 	str.w	r3, [r2, r9]
 8016184:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8016186:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8016188:	3501      	adds	r5, #1
 801618a:	4295      	cmp	r5, r2
 801618c:	d21b      	bcs.n	80161c6 <rcl_wait+0x23e>
 801618e:	6920      	ldr	r0, [r4, #16]
 8016190:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8016194:	a907      	add	r1, sp, #28
 8016196:	ea4f 0985 	mov.w	r9, r5, lsl #2
 801619a:	2800      	cmp	r0, #0
 801619c:	d0f4      	beq.n	8016188 <rcl_wait+0x200>
 801619e:	f88d 601c 	strb.w	r6, [sp, #28]
 80161a2:	f7ff fa09 	bl	80155b8 <rcl_timer_is_ready>
 80161a6:	2800      	cmp	r0, #0
 80161a8:	d1b2      	bne.n	8016110 <rcl_wait+0x188>
 80161aa:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d0e5      	beq.n	801617e <rcl_wait+0x1f6>
 80161b2:	461f      	mov	r7, r3
 80161b4:	e7e6      	b.n	8016184 <rcl_wait+0x1fc>
 80161b6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80161b8:	6923      	ldr	r3, [r4, #16]
 80161ba:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 80161bc:	2200      	movs	r2, #0
 80161be:	f843 2009 	str.w	r2, [r3, r9]
 80161c2:	e759      	b.n	8016078 <rcl_wait+0xf0>
 80161c4:	4617      	mov	r7, r2
 80161c6:	f038 0002 	bics.w	r0, r8, #2
 80161ca:	f040 80a8 	bne.w	801631e <rcl_wait+0x396>
 80161ce:	6866      	ldr	r6, [r4, #4]
 80161d0:	4602      	mov	r2, r0
 80161d2:	b91e      	cbnz	r6, 80161dc <rcl_wait+0x254>
 80161d4:	e00d      	b.n	80161f2 <rcl_wait+0x26a>
 80161d6:	3201      	adds	r2, #1
 80161d8:	4296      	cmp	r6, r2
 80161da:	d00a      	beq.n	80161f2 <rcl_wait+0x26a>
 80161dc:	6899      	ldr	r1, [r3, #8]
 80161de:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80161e2:	2900      	cmp	r1, #0
 80161e4:	d1f7      	bne.n	80161d6 <rcl_wait+0x24e>
 80161e6:	6825      	ldr	r5, [r4, #0]
 80161e8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80161ec:	3201      	adds	r2, #1
 80161ee:	4296      	cmp	r6, r2
 80161f0:	d1f4      	bne.n	80161dc <rcl_wait+0x254>
 80161f2:	68e6      	ldr	r6, [r4, #12]
 80161f4:	2200      	movs	r2, #0
 80161f6:	b91e      	cbnz	r6, 8016200 <rcl_wait+0x278>
 80161f8:	e00d      	b.n	8016216 <rcl_wait+0x28e>
 80161fa:	3201      	adds	r2, #1
 80161fc:	42b2      	cmp	r2, r6
 80161fe:	d00a      	beq.n	8016216 <rcl_wait+0x28e>
 8016200:	6959      	ldr	r1, [r3, #20]
 8016202:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016206:	2900      	cmp	r1, #0
 8016208:	d1f7      	bne.n	80161fa <rcl_wait+0x272>
 801620a:	68a5      	ldr	r5, [r4, #8]
 801620c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016210:	3201      	adds	r2, #1
 8016212:	42b2      	cmp	r2, r6
 8016214:	d1f4      	bne.n	8016200 <rcl_wait+0x278>
 8016216:	69e6      	ldr	r6, [r4, #28]
 8016218:	2200      	movs	r2, #0
 801621a:	b91e      	cbnz	r6, 8016224 <rcl_wait+0x29c>
 801621c:	e00d      	b.n	801623a <rcl_wait+0x2b2>
 801621e:	3201      	adds	r2, #1
 8016220:	4296      	cmp	r6, r2
 8016222:	d00a      	beq.n	801623a <rcl_wait+0x2b2>
 8016224:	6a19      	ldr	r1, [r3, #32]
 8016226:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801622a:	2900      	cmp	r1, #0
 801622c:	d1f7      	bne.n	801621e <rcl_wait+0x296>
 801622e:	69a5      	ldr	r5, [r4, #24]
 8016230:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016234:	3201      	adds	r2, #1
 8016236:	4296      	cmp	r6, r2
 8016238:	d1f4      	bne.n	8016224 <rcl_wait+0x29c>
 801623a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 801623c:	2200      	movs	r2, #0
 801623e:	b91e      	cbnz	r6, 8016248 <rcl_wait+0x2c0>
 8016240:	e00d      	b.n	801625e <rcl_wait+0x2d6>
 8016242:	3201      	adds	r2, #1
 8016244:	42b2      	cmp	r2, r6
 8016246:	d00a      	beq.n	801625e <rcl_wait+0x2d6>
 8016248:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801624a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801624e:	2900      	cmp	r1, #0
 8016250:	d1f7      	bne.n	8016242 <rcl_wait+0x2ba>
 8016252:	6a25      	ldr	r5, [r4, #32]
 8016254:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8016258:	3201      	adds	r2, #1
 801625a:	42b2      	cmp	r2, r6
 801625c:	d1f4      	bne.n	8016248 <rcl_wait+0x2c0>
 801625e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016260:	2200      	movs	r2, #0
 8016262:	b91e      	cbnz	r6, 801626c <rcl_wait+0x2e4>
 8016264:	e00d      	b.n	8016282 <rcl_wait+0x2fa>
 8016266:	3201      	adds	r2, #1
 8016268:	42b2      	cmp	r2, r6
 801626a:	d00a      	beq.n	8016282 <rcl_wait+0x2fa>
 801626c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801626e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8016272:	2900      	cmp	r1, #0
 8016274:	d1f7      	bne.n	8016266 <rcl_wait+0x2de>
 8016276:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8016278:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801627c:	3201      	adds	r2, #1
 801627e:	42b2      	cmp	r2, r6
 8016280:	d1f4      	bne.n	801626c <rcl_wait+0x2e4>
 8016282:	f1b8 0f02 	cmp.w	r8, #2
 8016286:	f47f af43 	bne.w	8016110 <rcl_wait+0x188>
 801628a:	f087 0701 	eor.w	r7, r7, #1
 801628e:	0078      	lsls	r0, r7, #1
 8016290:	e73e      	b.n	8016110 <rcl_wait+0x188>
 8016292:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016296:	b019      	add	sp, #100	@ 0x64
 8016298:	ecbd 8b02 	vpop	{d8}
 801629c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80162a0:	ffffffff 	.word	0xffffffff
 80162a4:	7fffffff 	.word	0x7fffffff
 80162a8:	465f      	mov	r7, fp
 80162aa:	f1b8 0f01 	cmp.w	r8, #1
 80162ae:	f177 0300 	sbcs.w	r3, r7, #0
 80162b2:	db3a      	blt.n	801632a <rcl_wait+0x3a2>
 80162b4:	2601      	movs	r6, #1
 80162b6:	ad10      	add	r5, sp, #64	@ 0x40
 80162b8:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 80162bc:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 80162c0:	a908      	add	r1, sp, #32
 80162c2:	b1a0      	cbz	r0, 80162ee <rcl_wait+0x366>
 80162c4:	f7fe fea2 	bl	801500c <rcl_clock_get_now>
 80162c8:	2800      	cmp	r0, #0
 80162ca:	f47f af21 	bne.w	8016110 <rcl_wait+0x188>
 80162ce:	9a08      	ldr	r2, [sp, #32]
 80162d0:	68ab      	ldr	r3, [r5, #8]
 80162d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80162d4:	1a9b      	subs	r3, r3, r2
 80162d6:	68ea      	ldr	r2, [r5, #12]
 80162d8:	eb62 0201 	sbc.w	r2, r2, r1
 80162dc:	4598      	cmp	r8, r3
 80162de:	eb77 0102 	sbcs.w	r1, r7, r2
 80162e2:	bfba      	itte	lt
 80162e4:	4643      	movlt	r3, r8
 80162e6:	463a      	movlt	r2, r7
 80162e8:	2601      	movge	r6, #1
 80162ea:	4698      	mov	r8, r3
 80162ec:	4617      	mov	r7, r2
 80162ee:	3508      	adds	r5, #8
 80162f0:	45a9      	cmp	r9, r5
 80162f2:	d1e3      	bne.n	80162bc <rcl_wait+0x334>
 80162f4:	2f00      	cmp	r7, #0
 80162f6:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80162f8:	bfab      	itete	ge
 80162fa:	4640      	movge	r0, r8
 80162fc:	2000      	movlt	r0, #0
 80162fe:	4639      	movge	r1, r7
 8016300:	2100      	movlt	r1, #0
 8016302:	2e00      	cmp	r6, #0
 8016304:	f43f af24 	beq.w	8016150 <rcl_wait+0x1c8>
 8016308:	a30d      	add	r3, pc, #52	@ (adr r3, 8016340 <rcl_wait+0x3b8>)
 801630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801630e:	f7ea fcd3 	bl	8000cb8 <__aeabi_ldivmod>
 8016312:	ae08      	add	r6, sp, #32
 8016314:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016318:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801631c:	e718      	b.n	8016150 <rcl_wait+0x1c8>
 801631e:	2001      	movs	r0, #1
 8016320:	b019      	add	sp, #100	@ 0x64
 8016322:	ecbd 8b02 	vpop	{d8}
 8016326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801632a:	2600      	movs	r6, #0
 801632c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8016330:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8016334:	e7bf      	b.n	80162b6 <rcl_wait+0x32e>
 8016336:	200b      	movs	r0, #11
 8016338:	4770      	bx	lr
 801633a:	bf00      	nop
 801633c:	f3af 8000 	nop.w
 8016340:	3b9aca00 	.word	0x3b9aca00
 8016344:	00000000 	.word	0x00000000

08016348 <rcl_action_take_goal_response>:
 8016348:	b3b0      	cbz	r0, 80163b8 <rcl_action_take_goal_response+0x70>
 801634a:	b570      	push	{r4, r5, r6, lr}
 801634c:	4604      	mov	r4, r0
 801634e:	6800      	ldr	r0, [r0, #0]
 8016350:	b368      	cbz	r0, 80163ae <rcl_action_take_goal_response+0x66>
 8016352:	460d      	mov	r5, r1
 8016354:	4616      	mov	r6, r2
 8016356:	f7fd fe7b 	bl	8014050 <rcl_client_is_valid>
 801635a:	b330      	cbz	r0, 80163aa <rcl_action_take_goal_response+0x62>
 801635c:	6820      	ldr	r0, [r4, #0]
 801635e:	3004      	adds	r0, #4
 8016360:	f7fd fe76 	bl	8014050 <rcl_client_is_valid>
 8016364:	b308      	cbz	r0, 80163aa <rcl_action_take_goal_response+0x62>
 8016366:	6820      	ldr	r0, [r4, #0]
 8016368:	3008      	adds	r0, #8
 801636a:	f7fd fe71 	bl	8014050 <rcl_client_is_valid>
 801636e:	b1e0      	cbz	r0, 80163aa <rcl_action_take_goal_response+0x62>
 8016370:	6820      	ldr	r0, [r4, #0]
 8016372:	300c      	adds	r0, #12
 8016374:	f7fe fdae 	bl	8014ed4 <rcl_subscription_is_valid>
 8016378:	b1b8      	cbz	r0, 80163aa <rcl_action_take_goal_response+0x62>
 801637a:	6820      	ldr	r0, [r4, #0]
 801637c:	3010      	adds	r0, #16
 801637e:	f7fe fda9 	bl	8014ed4 <rcl_subscription_is_valid>
 8016382:	b190      	cbz	r0, 80163aa <rcl_action_take_goal_response+0x62>
 8016384:	b1b5      	cbz	r5, 80163b4 <rcl_action_take_goal_response+0x6c>
 8016386:	b1ae      	cbz	r6, 80163b4 <rcl_action_take_goal_response+0x6c>
 8016388:	6820      	ldr	r0, [r4, #0]
 801638a:	4632      	mov	r2, r6
 801638c:	4629      	mov	r1, r5
 801638e:	f7fd fdf3 	bl	8013f78 <rcl_take_response>
 8016392:	b148      	cbz	r0, 80163a8 <rcl_action_take_goal_response+0x60>
 8016394:	280a      	cmp	r0, #10
 8016396:	d007      	beq.n	80163a8 <rcl_action_take_goal_response+0x60>
 8016398:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801639c:	f241 0307 	movw	r3, #4103	@ 0x1007
 80163a0:	4290      	cmp	r0, r2
 80163a2:	bf0c      	ite	eq
 80163a4:	4618      	moveq	r0, r3
 80163a6:	2001      	movne	r0, #1
 80163a8:	bd70      	pop	{r4, r5, r6, pc}
 80163aa:	f7f9 f869 	bl	800f480 <rcutils_reset_error>
 80163ae:	f241 0006 	movw	r0, #4102	@ 0x1006
 80163b2:	bd70      	pop	{r4, r5, r6, pc}
 80163b4:	200b      	movs	r0, #11
 80163b6:	bd70      	pop	{r4, r5, r6, pc}
 80163b8:	f241 0006 	movw	r0, #4102	@ 0x1006
 80163bc:	4770      	bx	lr
 80163be:	bf00      	nop

080163c0 <rcl_action_send_result_request>:
 80163c0:	b378      	cbz	r0, 8016422 <rcl_action_send_result_request+0x62>
 80163c2:	b570      	push	{r4, r5, r6, lr}
 80163c4:	4604      	mov	r4, r0
 80163c6:	6800      	ldr	r0, [r0, #0]
 80163c8:	b330      	cbz	r0, 8016418 <rcl_action_send_result_request+0x58>
 80163ca:	460d      	mov	r5, r1
 80163cc:	4616      	mov	r6, r2
 80163ce:	f7fd fe3f 	bl	8014050 <rcl_client_is_valid>
 80163d2:	b1f8      	cbz	r0, 8016414 <rcl_action_send_result_request+0x54>
 80163d4:	6820      	ldr	r0, [r4, #0]
 80163d6:	3004      	adds	r0, #4
 80163d8:	f7fd fe3a 	bl	8014050 <rcl_client_is_valid>
 80163dc:	b1d0      	cbz	r0, 8016414 <rcl_action_send_result_request+0x54>
 80163de:	6820      	ldr	r0, [r4, #0]
 80163e0:	3008      	adds	r0, #8
 80163e2:	f7fd fe35 	bl	8014050 <rcl_client_is_valid>
 80163e6:	b1a8      	cbz	r0, 8016414 <rcl_action_send_result_request+0x54>
 80163e8:	6820      	ldr	r0, [r4, #0]
 80163ea:	300c      	adds	r0, #12
 80163ec:	f7fe fd72 	bl	8014ed4 <rcl_subscription_is_valid>
 80163f0:	b180      	cbz	r0, 8016414 <rcl_action_send_result_request+0x54>
 80163f2:	6820      	ldr	r0, [r4, #0]
 80163f4:	3010      	adds	r0, #16
 80163f6:	f7fe fd6d 	bl	8014ed4 <rcl_subscription_is_valid>
 80163fa:	b158      	cbz	r0, 8016414 <rcl_action_send_result_request+0x54>
 80163fc:	b17d      	cbz	r5, 801641e <rcl_action_send_result_request+0x5e>
 80163fe:	b176      	cbz	r6, 801641e <rcl_action_send_result_request+0x5e>
 8016400:	6820      	ldr	r0, [r4, #0]
 8016402:	4632      	mov	r2, r6
 8016404:	4629      	mov	r1, r5
 8016406:	3008      	adds	r0, #8
 8016408:	f7fd fd64 	bl	8013ed4 <rcl_send_request>
 801640c:	3800      	subs	r0, #0
 801640e:	bf18      	it	ne
 8016410:	2001      	movne	r0, #1
 8016412:	bd70      	pop	{r4, r5, r6, pc}
 8016414:	f7f9 f834 	bl	800f480 <rcutils_reset_error>
 8016418:	f241 0006 	movw	r0, #4102	@ 0x1006
 801641c:	bd70      	pop	{r4, r5, r6, pc}
 801641e:	200b      	movs	r0, #11
 8016420:	bd70      	pop	{r4, r5, r6, pc}
 8016422:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016426:	4770      	bx	lr

08016428 <rcl_action_take_result_response>:
 8016428:	2800      	cmp	r0, #0
 801642a:	d037      	beq.n	801649c <rcl_action_take_result_response+0x74>
 801642c:	b570      	push	{r4, r5, r6, lr}
 801642e:	4604      	mov	r4, r0
 8016430:	6800      	ldr	r0, [r0, #0]
 8016432:	b370      	cbz	r0, 8016492 <rcl_action_take_result_response+0x6a>
 8016434:	460d      	mov	r5, r1
 8016436:	4616      	mov	r6, r2
 8016438:	f7fd fe0a 	bl	8014050 <rcl_client_is_valid>
 801643c:	b338      	cbz	r0, 801648e <rcl_action_take_result_response+0x66>
 801643e:	6820      	ldr	r0, [r4, #0]
 8016440:	3004      	adds	r0, #4
 8016442:	f7fd fe05 	bl	8014050 <rcl_client_is_valid>
 8016446:	b310      	cbz	r0, 801648e <rcl_action_take_result_response+0x66>
 8016448:	6820      	ldr	r0, [r4, #0]
 801644a:	3008      	adds	r0, #8
 801644c:	f7fd fe00 	bl	8014050 <rcl_client_is_valid>
 8016450:	b1e8      	cbz	r0, 801648e <rcl_action_take_result_response+0x66>
 8016452:	6820      	ldr	r0, [r4, #0]
 8016454:	300c      	adds	r0, #12
 8016456:	f7fe fd3d 	bl	8014ed4 <rcl_subscription_is_valid>
 801645a:	b1c0      	cbz	r0, 801648e <rcl_action_take_result_response+0x66>
 801645c:	6820      	ldr	r0, [r4, #0]
 801645e:	3010      	adds	r0, #16
 8016460:	f7fe fd38 	bl	8014ed4 <rcl_subscription_is_valid>
 8016464:	b198      	cbz	r0, 801648e <rcl_action_take_result_response+0x66>
 8016466:	b1bd      	cbz	r5, 8016498 <rcl_action_take_result_response+0x70>
 8016468:	b1b6      	cbz	r6, 8016498 <rcl_action_take_result_response+0x70>
 801646a:	6820      	ldr	r0, [r4, #0]
 801646c:	4632      	mov	r2, r6
 801646e:	4629      	mov	r1, r5
 8016470:	3008      	adds	r0, #8
 8016472:	f7fd fd81 	bl	8013f78 <rcl_take_response>
 8016476:	b148      	cbz	r0, 801648c <rcl_action_take_result_response+0x64>
 8016478:	280a      	cmp	r0, #10
 801647a:	d007      	beq.n	801648c <rcl_action_take_result_response+0x64>
 801647c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 8016480:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016484:	4290      	cmp	r0, r2
 8016486:	bf0c      	ite	eq
 8016488:	4618      	moveq	r0, r3
 801648a:	2001      	movne	r0, #1
 801648c:	bd70      	pop	{r4, r5, r6, pc}
 801648e:	f7f8 fff7 	bl	800f480 <rcutils_reset_error>
 8016492:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016496:	bd70      	pop	{r4, r5, r6, pc}
 8016498:	200b      	movs	r0, #11
 801649a:	bd70      	pop	{r4, r5, r6, pc}
 801649c:	f241 0006 	movw	r0, #4102	@ 0x1006
 80164a0:	4770      	bx	lr
 80164a2:	bf00      	nop

080164a4 <rcl_action_take_cancel_response>:
 80164a4:	2800      	cmp	r0, #0
 80164a6:	d037      	beq.n	8016518 <rcl_action_take_cancel_response+0x74>
 80164a8:	b570      	push	{r4, r5, r6, lr}
 80164aa:	4604      	mov	r4, r0
 80164ac:	6800      	ldr	r0, [r0, #0]
 80164ae:	b370      	cbz	r0, 801650e <rcl_action_take_cancel_response+0x6a>
 80164b0:	460d      	mov	r5, r1
 80164b2:	4616      	mov	r6, r2
 80164b4:	f7fd fdcc 	bl	8014050 <rcl_client_is_valid>
 80164b8:	b338      	cbz	r0, 801650a <rcl_action_take_cancel_response+0x66>
 80164ba:	6820      	ldr	r0, [r4, #0]
 80164bc:	3004      	adds	r0, #4
 80164be:	f7fd fdc7 	bl	8014050 <rcl_client_is_valid>
 80164c2:	b310      	cbz	r0, 801650a <rcl_action_take_cancel_response+0x66>
 80164c4:	6820      	ldr	r0, [r4, #0]
 80164c6:	3008      	adds	r0, #8
 80164c8:	f7fd fdc2 	bl	8014050 <rcl_client_is_valid>
 80164cc:	b1e8      	cbz	r0, 801650a <rcl_action_take_cancel_response+0x66>
 80164ce:	6820      	ldr	r0, [r4, #0]
 80164d0:	300c      	adds	r0, #12
 80164d2:	f7fe fcff 	bl	8014ed4 <rcl_subscription_is_valid>
 80164d6:	b1c0      	cbz	r0, 801650a <rcl_action_take_cancel_response+0x66>
 80164d8:	6820      	ldr	r0, [r4, #0]
 80164da:	3010      	adds	r0, #16
 80164dc:	f7fe fcfa 	bl	8014ed4 <rcl_subscription_is_valid>
 80164e0:	b198      	cbz	r0, 801650a <rcl_action_take_cancel_response+0x66>
 80164e2:	b1bd      	cbz	r5, 8016514 <rcl_action_take_cancel_response+0x70>
 80164e4:	b1b6      	cbz	r6, 8016514 <rcl_action_take_cancel_response+0x70>
 80164e6:	6820      	ldr	r0, [r4, #0]
 80164e8:	4632      	mov	r2, r6
 80164ea:	4629      	mov	r1, r5
 80164ec:	3004      	adds	r0, #4
 80164ee:	f7fd fd43 	bl	8013f78 <rcl_take_response>
 80164f2:	b148      	cbz	r0, 8016508 <rcl_action_take_cancel_response+0x64>
 80164f4:	280a      	cmp	r0, #10
 80164f6:	d007      	beq.n	8016508 <rcl_action_take_cancel_response+0x64>
 80164f8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80164fc:	f241 0307 	movw	r3, #4103	@ 0x1007
 8016500:	4290      	cmp	r0, r2
 8016502:	bf0c      	ite	eq
 8016504:	4618      	moveq	r0, r3
 8016506:	2001      	movne	r0, #1
 8016508:	bd70      	pop	{r4, r5, r6, pc}
 801650a:	f7f8 ffb9 	bl	800f480 <rcutils_reset_error>
 801650e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016512:	bd70      	pop	{r4, r5, r6, pc}
 8016514:	200b      	movs	r0, #11
 8016516:	bd70      	pop	{r4, r5, r6, pc}
 8016518:	f241 0006 	movw	r0, #4102	@ 0x1006
 801651c:	4770      	bx	lr
 801651e:	bf00      	nop

08016520 <rcl_action_take_feedback>:
 8016520:	2800      	cmp	r0, #0
 8016522:	d037      	beq.n	8016594 <rcl_action_take_feedback+0x74>
 8016524:	b530      	push	{r4, r5, lr}
 8016526:	4604      	mov	r4, r0
 8016528:	6800      	ldr	r0, [r0, #0]
 801652a:	b08f      	sub	sp, #60	@ 0x3c
 801652c:	b358      	cbz	r0, 8016586 <rcl_action_take_feedback+0x66>
 801652e:	460d      	mov	r5, r1
 8016530:	f7fd fd8e 	bl	8014050 <rcl_client_is_valid>
 8016534:	b328      	cbz	r0, 8016582 <rcl_action_take_feedback+0x62>
 8016536:	6820      	ldr	r0, [r4, #0]
 8016538:	3004      	adds	r0, #4
 801653a:	f7fd fd89 	bl	8014050 <rcl_client_is_valid>
 801653e:	b300      	cbz	r0, 8016582 <rcl_action_take_feedback+0x62>
 8016540:	6820      	ldr	r0, [r4, #0]
 8016542:	3008      	adds	r0, #8
 8016544:	f7fd fd84 	bl	8014050 <rcl_client_is_valid>
 8016548:	b1d8      	cbz	r0, 8016582 <rcl_action_take_feedback+0x62>
 801654a:	6820      	ldr	r0, [r4, #0]
 801654c:	300c      	adds	r0, #12
 801654e:	f7fe fcc1 	bl	8014ed4 <rcl_subscription_is_valid>
 8016552:	b1b0      	cbz	r0, 8016582 <rcl_action_take_feedback+0x62>
 8016554:	6820      	ldr	r0, [r4, #0]
 8016556:	3010      	adds	r0, #16
 8016558:	f7fe fcbc 	bl	8014ed4 <rcl_subscription_is_valid>
 801655c:	b188      	cbz	r0, 8016582 <rcl_action_take_feedback+0x62>
 801655e:	b1b5      	cbz	r5, 801658e <rcl_action_take_feedback+0x6e>
 8016560:	6820      	ldr	r0, [r4, #0]
 8016562:	2300      	movs	r3, #0
 8016564:	466a      	mov	r2, sp
 8016566:	4629      	mov	r1, r5
 8016568:	300c      	adds	r0, #12
 801656a:	f7fe fc55 	bl	8014e18 <rcl_take>
 801656e:	b160      	cbz	r0, 801658a <rcl_action_take_feedback+0x6a>
 8016570:	f240 1391 	movw	r3, #401	@ 0x191
 8016574:	4298      	cmp	r0, r3
 8016576:	d010      	beq.n	801659a <rcl_action_take_feedback+0x7a>
 8016578:	280a      	cmp	r0, #10
 801657a:	bf18      	it	ne
 801657c:	2001      	movne	r0, #1
 801657e:	b00f      	add	sp, #60	@ 0x3c
 8016580:	bd30      	pop	{r4, r5, pc}
 8016582:	f7f8 ff7d 	bl	800f480 <rcutils_reset_error>
 8016586:	f241 0006 	movw	r0, #4102	@ 0x1006
 801658a:	b00f      	add	sp, #60	@ 0x3c
 801658c:	bd30      	pop	{r4, r5, pc}
 801658e:	200b      	movs	r0, #11
 8016590:	b00f      	add	sp, #60	@ 0x3c
 8016592:	bd30      	pop	{r4, r5, pc}
 8016594:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016598:	4770      	bx	lr
 801659a:	f241 0007 	movw	r0, #4103	@ 0x1007
 801659e:	e7f4      	b.n	801658a <rcl_action_take_feedback+0x6a>

080165a0 <rcl_action_wait_set_add_action_client>:
 80165a0:	2800      	cmp	r0, #0
 80165a2:	d045      	beq.n	8016630 <rcl_action_wait_set_add_action_client+0x90>
 80165a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80165a6:	460c      	mov	r4, r1
 80165a8:	2900      	cmp	r1, #0
 80165aa:	d03e      	beq.n	801662a <rcl_action_wait_set_add_action_client+0x8a>
 80165ac:	4605      	mov	r5, r0
 80165ae:	6808      	ldr	r0, [r1, #0]
 80165b0:	2800      	cmp	r0, #0
 80165b2:	d03a      	beq.n	801662a <rcl_action_wait_set_add_action_client+0x8a>
 80165b4:	4617      	mov	r7, r2
 80165b6:	461e      	mov	r6, r3
 80165b8:	f7fd fd4a 	bl	8014050 <rcl_client_is_valid>
 80165bc:	b398      	cbz	r0, 8016626 <rcl_action_wait_set_add_action_client+0x86>
 80165be:	6820      	ldr	r0, [r4, #0]
 80165c0:	3004      	adds	r0, #4
 80165c2:	f7fd fd45 	bl	8014050 <rcl_client_is_valid>
 80165c6:	b370      	cbz	r0, 8016626 <rcl_action_wait_set_add_action_client+0x86>
 80165c8:	6820      	ldr	r0, [r4, #0]
 80165ca:	3008      	adds	r0, #8
 80165cc:	f7fd fd40 	bl	8014050 <rcl_client_is_valid>
 80165d0:	b348      	cbz	r0, 8016626 <rcl_action_wait_set_add_action_client+0x86>
 80165d2:	6820      	ldr	r0, [r4, #0]
 80165d4:	300c      	adds	r0, #12
 80165d6:	f7fe fc7d 	bl	8014ed4 <rcl_subscription_is_valid>
 80165da:	b320      	cbz	r0, 8016626 <rcl_action_wait_set_add_action_client+0x86>
 80165dc:	6820      	ldr	r0, [r4, #0]
 80165de:	3010      	adds	r0, #16
 80165e0:	f7fe fc78 	bl	8014ed4 <rcl_subscription_is_valid>
 80165e4:	b1f8      	cbz	r0, 8016626 <rcl_action_wait_set_add_action_client+0x86>
 80165e6:	6821      	ldr	r1, [r4, #0]
 80165e8:	4628      	mov	r0, r5
 80165ea:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 80165ee:	f7ff fc71 	bl	8015ed4 <rcl_wait_set_add_client>
 80165f2:	b9b8      	cbnz	r0, 8016624 <rcl_action_wait_set_add_action_client+0x84>
 80165f4:	6821      	ldr	r1, [r4, #0]
 80165f6:	4628      	mov	r0, r5
 80165f8:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 80165fc:	3104      	adds	r1, #4
 80165fe:	f7ff fc69 	bl	8015ed4 <rcl_wait_set_add_client>
 8016602:	b978      	cbnz	r0, 8016624 <rcl_action_wait_set_add_action_client+0x84>
 8016604:	6821      	ldr	r1, [r4, #0]
 8016606:	4628      	mov	r0, r5
 8016608:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801660c:	3108      	adds	r1, #8
 801660e:	f7ff fc61 	bl	8015ed4 <rcl_wait_set_add_client>
 8016612:	b938      	cbnz	r0, 8016624 <rcl_action_wait_set_add_action_client+0x84>
 8016614:	6821      	ldr	r1, [r4, #0]
 8016616:	4628      	mov	r0, r5
 8016618:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801661c:	310c      	adds	r1, #12
 801661e:	f7ff f903 	bl	8015828 <rcl_wait_set_add_subscription>
 8016622:	b140      	cbz	r0, 8016636 <rcl_action_wait_set_add_action_client+0x96>
 8016624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016626:	f7f8 ff2b 	bl	800f480 <rcutils_reset_error>
 801662a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801662e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016630:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016634:	4770      	bx	lr
 8016636:	6821      	ldr	r1, [r4, #0]
 8016638:	4628      	mov	r0, r5
 801663a:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801663e:	3110      	adds	r1, #16
 8016640:	f7ff f8f2 	bl	8015828 <rcl_wait_set_add_subscription>
 8016644:	2800      	cmp	r0, #0
 8016646:	d1ed      	bne.n	8016624 <rcl_action_wait_set_add_action_client+0x84>
 8016648:	b11f      	cbz	r7, 8016652 <rcl_action_wait_set_add_action_client+0xb2>
 801664a:	6823      	ldr	r3, [r4, #0]
 801664c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8016650:	603b      	str	r3, [r7, #0]
 8016652:	2e00      	cmp	r6, #0
 8016654:	d0e6      	beq.n	8016624 <rcl_action_wait_set_add_action_client+0x84>
 8016656:	6823      	ldr	r3, [r4, #0]
 8016658:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801665c:	6033      	str	r3, [r6, #0]
 801665e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016660 <rcl_action_client_wait_set_get_entities_ready>:
 8016660:	2800      	cmp	r0, #0
 8016662:	f000 8089 	beq.w	8016778 <rcl_action_client_wait_set_get_entities_ready+0x118>
 8016666:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801666a:	460c      	mov	r4, r1
 801666c:	2900      	cmp	r1, #0
 801666e:	d079      	beq.n	8016764 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016670:	4605      	mov	r5, r0
 8016672:	6808      	ldr	r0, [r1, #0]
 8016674:	2800      	cmp	r0, #0
 8016676:	d075      	beq.n	8016764 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8016678:	4616      	mov	r6, r2
 801667a:	461f      	mov	r7, r3
 801667c:	f7fd fce8 	bl	8014050 <rcl_client_is_valid>
 8016680:	2800      	cmp	r0, #0
 8016682:	d06d      	beq.n	8016760 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016684:	6820      	ldr	r0, [r4, #0]
 8016686:	3004      	adds	r0, #4
 8016688:	f7fd fce2 	bl	8014050 <rcl_client_is_valid>
 801668c:	2800      	cmp	r0, #0
 801668e:	d067      	beq.n	8016760 <rcl_action_client_wait_set_get_entities_ready+0x100>
 8016690:	6820      	ldr	r0, [r4, #0]
 8016692:	3008      	adds	r0, #8
 8016694:	f7fd fcdc 	bl	8014050 <rcl_client_is_valid>
 8016698:	2800      	cmp	r0, #0
 801669a:	d061      	beq.n	8016760 <rcl_action_client_wait_set_get_entities_ready+0x100>
 801669c:	6820      	ldr	r0, [r4, #0]
 801669e:	300c      	adds	r0, #12
 80166a0:	f7fe fc18 	bl	8014ed4 <rcl_subscription_is_valid>
 80166a4:	2800      	cmp	r0, #0
 80166a6:	d05b      	beq.n	8016760 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80166a8:	6820      	ldr	r0, [r4, #0]
 80166aa:	3010      	adds	r0, #16
 80166ac:	f7fe fc12 	bl	8014ed4 <rcl_subscription_is_valid>
 80166b0:	2800      	cmp	r0, #0
 80166b2:	d055      	beq.n	8016760 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80166b4:	2e00      	cmp	r6, #0
 80166b6:	d05c      	beq.n	8016772 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80166b8:	2f00      	cmp	r7, #0
 80166ba:	d05a      	beq.n	8016772 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80166bc:	9b06      	ldr	r3, [sp, #24]
 80166be:	2b00      	cmp	r3, #0
 80166c0:	d057      	beq.n	8016772 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80166c2:	9b07      	ldr	r3, [sp, #28]
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d054      	beq.n	8016772 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80166c8:	9b08      	ldr	r3, [sp, #32]
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	d051      	beq.n	8016772 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80166ce:	6823      	ldr	r3, [r4, #0]
 80166d0:	686a      	ldr	r2, [r5, #4]
 80166d2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80166d6:	428a      	cmp	r2, r1
 80166d8:	d948      	bls.n	801676c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80166da:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80166de:	4282      	cmp	r2, r0
 80166e0:	d944      	bls.n	801676c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80166e2:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 80166e6:	69ea      	ldr	r2, [r5, #28]
 80166e8:	42a2      	cmp	r2, r4
 80166ea:	d93f      	bls.n	801676c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80166ec:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 80166f0:	4562      	cmp	r2, ip
 80166f2:	d93b      	bls.n	801676c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80166f4:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 80166f8:	4572      	cmp	r2, lr
 80166fa:	d937      	bls.n	801676c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80166fc:	69aa      	ldr	r2, [r5, #24]
 80166fe:	682d      	ldr	r5, [r5, #0]
 8016700:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8016704:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8016708:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801670c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8016710:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8016714:	f103 0c0c 	add.w	ip, r3, #12
 8016718:	eba5 050c 	sub.w	r5, r5, ip
 801671c:	fab5 f585 	clz	r5, r5
 8016720:	096d      	lsrs	r5, r5, #5
 8016722:	7035      	strb	r5, [r6, #0]
 8016724:	f103 0510 	add.w	r5, r3, #16
 8016728:	1b64      	subs	r4, r4, r5
 801672a:	fab4 f484 	clz	r4, r4
 801672e:	0964      	lsrs	r4, r4, #5
 8016730:	703c      	strb	r4, [r7, #0]
 8016732:	eba3 0008 	sub.w	r0, r3, r8
 8016736:	1d1c      	adds	r4, r3, #4
 8016738:	3308      	adds	r3, #8
 801673a:	1ad3      	subs	r3, r2, r3
 801673c:	fab0 f080 	clz	r0, r0
 8016740:	9a06      	ldr	r2, [sp, #24]
 8016742:	0940      	lsrs	r0, r0, #5
 8016744:	1b09      	subs	r1, r1, r4
 8016746:	7010      	strb	r0, [r2, #0]
 8016748:	fab1 f181 	clz	r1, r1
 801674c:	9a07      	ldr	r2, [sp, #28]
 801674e:	0949      	lsrs	r1, r1, #5
 8016750:	7011      	strb	r1, [r2, #0]
 8016752:	fab3 f383 	clz	r3, r3
 8016756:	9a08      	ldr	r2, [sp, #32]
 8016758:	095b      	lsrs	r3, r3, #5
 801675a:	2000      	movs	r0, #0
 801675c:	7013      	strb	r3, [r2, #0]
 801675e:	e003      	b.n	8016768 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8016760:	f7f8 fe8e 	bl	800f480 <rcutils_reset_error>
 8016764:	f241 0006 	movw	r0, #4102	@ 0x1006
 8016768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801676c:	2001      	movs	r0, #1
 801676e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016772:	200b      	movs	r0, #11
 8016774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016778:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801677c:	4770      	bx	lr
 801677e:	bf00      	nop

08016780 <rcl_action_take_goal_request>:
 8016780:	b3b0      	cbz	r0, 80167f0 <rcl_action_take_goal_request+0x70>
 8016782:	b570      	push	{r4, r5, r6, lr}
 8016784:	4604      	mov	r4, r0
 8016786:	6800      	ldr	r0, [r0, #0]
 8016788:	b368      	cbz	r0, 80167e6 <rcl_action_take_goal_request+0x66>
 801678a:	460d      	mov	r5, r1
 801678c:	4616      	mov	r6, r2
 801678e:	f7fe f9ef 	bl	8014b70 <rcl_service_is_valid>
 8016792:	b330      	cbz	r0, 80167e2 <rcl_action_take_goal_request+0x62>
 8016794:	6820      	ldr	r0, [r4, #0]
 8016796:	3004      	adds	r0, #4
 8016798:	f7fe f9ea 	bl	8014b70 <rcl_service_is_valid>
 801679c:	b308      	cbz	r0, 80167e2 <rcl_action_take_goal_request+0x62>
 801679e:	6820      	ldr	r0, [r4, #0]
 80167a0:	3008      	adds	r0, #8
 80167a2:	f7fe f9e5 	bl	8014b70 <rcl_service_is_valid>
 80167a6:	b1e0      	cbz	r0, 80167e2 <rcl_action_take_goal_request+0x62>
 80167a8:	6820      	ldr	r0, [r4, #0]
 80167aa:	300c      	adds	r0, #12
 80167ac:	f7f7 fece 	bl	800e54c <rcl_publisher_is_valid>
 80167b0:	b1b8      	cbz	r0, 80167e2 <rcl_action_take_goal_request+0x62>
 80167b2:	6820      	ldr	r0, [r4, #0]
 80167b4:	3010      	adds	r0, #16
 80167b6:	f7f7 fec9 	bl	800e54c <rcl_publisher_is_valid>
 80167ba:	b190      	cbz	r0, 80167e2 <rcl_action_take_goal_request+0x62>
 80167bc:	b1b5      	cbz	r5, 80167ec <rcl_action_take_goal_request+0x6c>
 80167be:	b1ae      	cbz	r6, 80167ec <rcl_action_take_goal_request+0x6c>
 80167c0:	6820      	ldr	r0, [r4, #0]
 80167c2:	4632      	mov	r2, r6
 80167c4:	4629      	mov	r1, r5
 80167c6:	f7fe f953 	bl	8014a70 <rcl_take_request>
 80167ca:	b148      	cbz	r0, 80167e0 <rcl_action_take_goal_request+0x60>
 80167cc:	280a      	cmp	r0, #10
 80167ce:	d007      	beq.n	80167e0 <rcl_action_take_goal_request+0x60>
 80167d0:	f240 2259 	movw	r2, #601	@ 0x259
 80167d4:	f241 0369 	movw	r3, #4201	@ 0x1069
 80167d8:	4290      	cmp	r0, r2
 80167da:	bf0c      	ite	eq
 80167dc:	4618      	moveq	r0, r3
 80167de:	2001      	movne	r0, #1
 80167e0:	bd70      	pop	{r4, r5, r6, pc}
 80167e2:	f7f8 fe4d 	bl	800f480 <rcutils_reset_error>
 80167e6:	f241 0068 	movw	r0, #4200	@ 0x1068
 80167ea:	bd70      	pop	{r4, r5, r6, pc}
 80167ec:	200b      	movs	r0, #11
 80167ee:	bd70      	pop	{r4, r5, r6, pc}
 80167f0:	f241 0068 	movw	r0, #4200	@ 0x1068
 80167f4:	4770      	bx	lr
 80167f6:	bf00      	nop

080167f8 <rcl_action_send_goal_response>:
 80167f8:	b378      	cbz	r0, 801685a <rcl_action_send_goal_response+0x62>
 80167fa:	b570      	push	{r4, r5, r6, lr}
 80167fc:	4604      	mov	r4, r0
 80167fe:	6800      	ldr	r0, [r0, #0]
 8016800:	b330      	cbz	r0, 8016850 <rcl_action_send_goal_response+0x58>
 8016802:	460d      	mov	r5, r1
 8016804:	4616      	mov	r6, r2
 8016806:	f7fe f9b3 	bl	8014b70 <rcl_service_is_valid>
 801680a:	b1f8      	cbz	r0, 801684c <rcl_action_send_goal_response+0x54>
 801680c:	6820      	ldr	r0, [r4, #0]
 801680e:	3004      	adds	r0, #4
 8016810:	f7fe f9ae 	bl	8014b70 <rcl_service_is_valid>
 8016814:	b1d0      	cbz	r0, 801684c <rcl_action_send_goal_response+0x54>
 8016816:	6820      	ldr	r0, [r4, #0]
 8016818:	3008      	adds	r0, #8
 801681a:	f7fe f9a9 	bl	8014b70 <rcl_service_is_valid>
 801681e:	b1a8      	cbz	r0, 801684c <rcl_action_send_goal_response+0x54>
 8016820:	6820      	ldr	r0, [r4, #0]
 8016822:	300c      	adds	r0, #12
 8016824:	f7f7 fe92 	bl	800e54c <rcl_publisher_is_valid>
 8016828:	b180      	cbz	r0, 801684c <rcl_action_send_goal_response+0x54>
 801682a:	6820      	ldr	r0, [r4, #0]
 801682c:	3010      	adds	r0, #16
 801682e:	f7f7 fe8d 	bl	800e54c <rcl_publisher_is_valid>
 8016832:	b158      	cbz	r0, 801684c <rcl_action_send_goal_response+0x54>
 8016834:	b17d      	cbz	r5, 8016856 <rcl_action_send_goal_response+0x5e>
 8016836:	b176      	cbz	r6, 8016856 <rcl_action_send_goal_response+0x5e>
 8016838:	6820      	ldr	r0, [r4, #0]
 801683a:	4632      	mov	r2, r6
 801683c:	4629      	mov	r1, r5
 801683e:	f7fe f967 	bl	8014b10 <rcl_send_response>
 8016842:	b110      	cbz	r0, 801684a <rcl_action_send_goal_response+0x52>
 8016844:	2802      	cmp	r0, #2
 8016846:	bf18      	it	ne
 8016848:	2001      	movne	r0, #1
 801684a:	bd70      	pop	{r4, r5, r6, pc}
 801684c:	f7f8 fe18 	bl	800f480 <rcutils_reset_error>
 8016850:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016854:	bd70      	pop	{r4, r5, r6, pc}
 8016856:	200b      	movs	r0, #11
 8016858:	bd70      	pop	{r4, r5, r6, pc}
 801685a:	f241 0068 	movw	r0, #4200	@ 0x1068
 801685e:	4770      	bx	lr

08016860 <rcl_action_take_result_request>:
 8016860:	2800      	cmp	r0, #0
 8016862:	d037      	beq.n	80168d4 <rcl_action_take_result_request+0x74>
 8016864:	b570      	push	{r4, r5, r6, lr}
 8016866:	4604      	mov	r4, r0
 8016868:	6800      	ldr	r0, [r0, #0]
 801686a:	b370      	cbz	r0, 80168ca <rcl_action_take_result_request+0x6a>
 801686c:	460d      	mov	r5, r1
 801686e:	4616      	mov	r6, r2
 8016870:	f7fe f97e 	bl	8014b70 <rcl_service_is_valid>
 8016874:	b338      	cbz	r0, 80168c6 <rcl_action_take_result_request+0x66>
 8016876:	6820      	ldr	r0, [r4, #0]
 8016878:	3004      	adds	r0, #4
 801687a:	f7fe f979 	bl	8014b70 <rcl_service_is_valid>
 801687e:	b310      	cbz	r0, 80168c6 <rcl_action_take_result_request+0x66>
 8016880:	6820      	ldr	r0, [r4, #0]
 8016882:	3008      	adds	r0, #8
 8016884:	f7fe f974 	bl	8014b70 <rcl_service_is_valid>
 8016888:	b1e8      	cbz	r0, 80168c6 <rcl_action_take_result_request+0x66>
 801688a:	6820      	ldr	r0, [r4, #0]
 801688c:	300c      	adds	r0, #12
 801688e:	f7f7 fe5d 	bl	800e54c <rcl_publisher_is_valid>
 8016892:	b1c0      	cbz	r0, 80168c6 <rcl_action_take_result_request+0x66>
 8016894:	6820      	ldr	r0, [r4, #0]
 8016896:	3010      	adds	r0, #16
 8016898:	f7f7 fe58 	bl	800e54c <rcl_publisher_is_valid>
 801689c:	b198      	cbz	r0, 80168c6 <rcl_action_take_result_request+0x66>
 801689e:	b1bd      	cbz	r5, 80168d0 <rcl_action_take_result_request+0x70>
 80168a0:	b1b6      	cbz	r6, 80168d0 <rcl_action_take_result_request+0x70>
 80168a2:	6820      	ldr	r0, [r4, #0]
 80168a4:	4632      	mov	r2, r6
 80168a6:	4629      	mov	r1, r5
 80168a8:	3008      	adds	r0, #8
 80168aa:	f7fe f8e1 	bl	8014a70 <rcl_take_request>
 80168ae:	b148      	cbz	r0, 80168c4 <rcl_action_take_result_request+0x64>
 80168b0:	280a      	cmp	r0, #10
 80168b2:	d007      	beq.n	80168c4 <rcl_action_take_result_request+0x64>
 80168b4:	f240 2259 	movw	r2, #601	@ 0x259
 80168b8:	f241 0369 	movw	r3, #4201	@ 0x1069
 80168bc:	4290      	cmp	r0, r2
 80168be:	bf0c      	ite	eq
 80168c0:	4618      	moveq	r0, r3
 80168c2:	2001      	movne	r0, #1
 80168c4:	bd70      	pop	{r4, r5, r6, pc}
 80168c6:	f7f8 fddb 	bl	800f480 <rcutils_reset_error>
 80168ca:	f241 0068 	movw	r0, #4200	@ 0x1068
 80168ce:	bd70      	pop	{r4, r5, r6, pc}
 80168d0:	200b      	movs	r0, #11
 80168d2:	bd70      	pop	{r4, r5, r6, pc}
 80168d4:	f241 0068 	movw	r0, #4200	@ 0x1068
 80168d8:	4770      	bx	lr
 80168da:	bf00      	nop

080168dc <rcl_action_take_cancel_request>:
 80168dc:	2800      	cmp	r0, #0
 80168de:	d037      	beq.n	8016950 <rcl_action_take_cancel_request+0x74>
 80168e0:	b570      	push	{r4, r5, r6, lr}
 80168e2:	4604      	mov	r4, r0
 80168e4:	6800      	ldr	r0, [r0, #0]
 80168e6:	b370      	cbz	r0, 8016946 <rcl_action_take_cancel_request+0x6a>
 80168e8:	460d      	mov	r5, r1
 80168ea:	4616      	mov	r6, r2
 80168ec:	f7fe f940 	bl	8014b70 <rcl_service_is_valid>
 80168f0:	b338      	cbz	r0, 8016942 <rcl_action_take_cancel_request+0x66>
 80168f2:	6820      	ldr	r0, [r4, #0]
 80168f4:	3004      	adds	r0, #4
 80168f6:	f7fe f93b 	bl	8014b70 <rcl_service_is_valid>
 80168fa:	b310      	cbz	r0, 8016942 <rcl_action_take_cancel_request+0x66>
 80168fc:	6820      	ldr	r0, [r4, #0]
 80168fe:	3008      	adds	r0, #8
 8016900:	f7fe f936 	bl	8014b70 <rcl_service_is_valid>
 8016904:	b1e8      	cbz	r0, 8016942 <rcl_action_take_cancel_request+0x66>
 8016906:	6820      	ldr	r0, [r4, #0]
 8016908:	300c      	adds	r0, #12
 801690a:	f7f7 fe1f 	bl	800e54c <rcl_publisher_is_valid>
 801690e:	b1c0      	cbz	r0, 8016942 <rcl_action_take_cancel_request+0x66>
 8016910:	6820      	ldr	r0, [r4, #0]
 8016912:	3010      	adds	r0, #16
 8016914:	f7f7 fe1a 	bl	800e54c <rcl_publisher_is_valid>
 8016918:	b198      	cbz	r0, 8016942 <rcl_action_take_cancel_request+0x66>
 801691a:	b1bd      	cbz	r5, 801694c <rcl_action_take_cancel_request+0x70>
 801691c:	b1b6      	cbz	r6, 801694c <rcl_action_take_cancel_request+0x70>
 801691e:	6820      	ldr	r0, [r4, #0]
 8016920:	4632      	mov	r2, r6
 8016922:	4629      	mov	r1, r5
 8016924:	3004      	adds	r0, #4
 8016926:	f7fe f8a3 	bl	8014a70 <rcl_take_request>
 801692a:	b148      	cbz	r0, 8016940 <rcl_action_take_cancel_request+0x64>
 801692c:	280a      	cmp	r0, #10
 801692e:	d007      	beq.n	8016940 <rcl_action_take_cancel_request+0x64>
 8016930:	f240 2259 	movw	r2, #601	@ 0x259
 8016934:	f241 0369 	movw	r3, #4201	@ 0x1069
 8016938:	4290      	cmp	r0, r2
 801693a:	bf0c      	ite	eq
 801693c:	4618      	moveq	r0, r3
 801693e:	2001      	movne	r0, #1
 8016940:	bd70      	pop	{r4, r5, r6, pc}
 8016942:	f7f8 fd9d 	bl	800f480 <rcutils_reset_error>
 8016946:	f241 0068 	movw	r0, #4200	@ 0x1068
 801694a:	bd70      	pop	{r4, r5, r6, pc}
 801694c:	200b      	movs	r0, #11
 801694e:	bd70      	pop	{r4, r5, r6, pc}
 8016950:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016954:	4770      	bx	lr
 8016956:	bf00      	nop

08016958 <rcl_action_send_cancel_response>:
 8016958:	b380      	cbz	r0, 80169bc <rcl_action_send_cancel_response+0x64>
 801695a:	b570      	push	{r4, r5, r6, lr}
 801695c:	4604      	mov	r4, r0
 801695e:	6800      	ldr	r0, [r0, #0]
 8016960:	b338      	cbz	r0, 80169b2 <rcl_action_send_cancel_response+0x5a>
 8016962:	460d      	mov	r5, r1
 8016964:	4616      	mov	r6, r2
 8016966:	f7fe f903 	bl	8014b70 <rcl_service_is_valid>
 801696a:	b300      	cbz	r0, 80169ae <rcl_action_send_cancel_response+0x56>
 801696c:	6820      	ldr	r0, [r4, #0]
 801696e:	3004      	adds	r0, #4
 8016970:	f7fe f8fe 	bl	8014b70 <rcl_service_is_valid>
 8016974:	b1d8      	cbz	r0, 80169ae <rcl_action_send_cancel_response+0x56>
 8016976:	6820      	ldr	r0, [r4, #0]
 8016978:	3008      	adds	r0, #8
 801697a:	f7fe f8f9 	bl	8014b70 <rcl_service_is_valid>
 801697e:	b1b0      	cbz	r0, 80169ae <rcl_action_send_cancel_response+0x56>
 8016980:	6820      	ldr	r0, [r4, #0]
 8016982:	300c      	adds	r0, #12
 8016984:	f7f7 fde2 	bl	800e54c <rcl_publisher_is_valid>
 8016988:	b188      	cbz	r0, 80169ae <rcl_action_send_cancel_response+0x56>
 801698a:	6820      	ldr	r0, [r4, #0]
 801698c:	3010      	adds	r0, #16
 801698e:	f7f7 fddd 	bl	800e54c <rcl_publisher_is_valid>
 8016992:	b160      	cbz	r0, 80169ae <rcl_action_send_cancel_response+0x56>
 8016994:	b185      	cbz	r5, 80169b8 <rcl_action_send_cancel_response+0x60>
 8016996:	b17e      	cbz	r6, 80169b8 <rcl_action_send_cancel_response+0x60>
 8016998:	6820      	ldr	r0, [r4, #0]
 801699a:	4632      	mov	r2, r6
 801699c:	4629      	mov	r1, r5
 801699e:	3004      	adds	r0, #4
 80169a0:	f7fe f8b6 	bl	8014b10 <rcl_send_response>
 80169a4:	b110      	cbz	r0, 80169ac <rcl_action_send_cancel_response+0x54>
 80169a6:	2802      	cmp	r0, #2
 80169a8:	bf18      	it	ne
 80169aa:	2001      	movne	r0, #1
 80169ac:	bd70      	pop	{r4, r5, r6, pc}
 80169ae:	f7f8 fd67 	bl	800f480 <rcutils_reset_error>
 80169b2:	f241 0068 	movw	r0, #4200	@ 0x1068
 80169b6:	bd70      	pop	{r4, r5, r6, pc}
 80169b8:	200b      	movs	r0, #11
 80169ba:	bd70      	pop	{r4, r5, r6, pc}
 80169bc:	f241 0068 	movw	r0, #4200	@ 0x1068
 80169c0:	4770      	bx	lr
 80169c2:	bf00      	nop

080169c4 <rcl_action_wait_set_add_action_server>:
 80169c4:	2800      	cmp	r0, #0
 80169c6:	d04a      	beq.n	8016a5e <rcl_action_wait_set_add_action_server+0x9a>
 80169c8:	b570      	push	{r4, r5, r6, lr}
 80169ca:	460c      	mov	r4, r1
 80169cc:	2900      	cmp	r1, #0
 80169ce:	d043      	beq.n	8016a58 <rcl_action_wait_set_add_action_server+0x94>
 80169d0:	4605      	mov	r5, r0
 80169d2:	6808      	ldr	r0, [r1, #0]
 80169d4:	2800      	cmp	r0, #0
 80169d6:	d03f      	beq.n	8016a58 <rcl_action_wait_set_add_action_server+0x94>
 80169d8:	4616      	mov	r6, r2
 80169da:	f7fe f8c9 	bl	8014b70 <rcl_service_is_valid>
 80169de:	2800      	cmp	r0, #0
 80169e0:	d038      	beq.n	8016a54 <rcl_action_wait_set_add_action_server+0x90>
 80169e2:	6820      	ldr	r0, [r4, #0]
 80169e4:	3004      	adds	r0, #4
 80169e6:	f7fe f8c3 	bl	8014b70 <rcl_service_is_valid>
 80169ea:	b398      	cbz	r0, 8016a54 <rcl_action_wait_set_add_action_server+0x90>
 80169ec:	6820      	ldr	r0, [r4, #0]
 80169ee:	3008      	adds	r0, #8
 80169f0:	f7fe f8be 	bl	8014b70 <rcl_service_is_valid>
 80169f4:	b370      	cbz	r0, 8016a54 <rcl_action_wait_set_add_action_server+0x90>
 80169f6:	6820      	ldr	r0, [r4, #0]
 80169f8:	300c      	adds	r0, #12
 80169fa:	f7f7 fdc1 	bl	800e580 <rcl_publisher_is_valid_except_context>
 80169fe:	b348      	cbz	r0, 8016a54 <rcl_action_wait_set_add_action_server+0x90>
 8016a00:	6820      	ldr	r0, [r4, #0]
 8016a02:	3010      	adds	r0, #16
 8016a04:	f7f7 fdbc 	bl	800e580 <rcl_publisher_is_valid_except_context>
 8016a08:	b320      	cbz	r0, 8016a54 <rcl_action_wait_set_add_action_server+0x90>
 8016a0a:	6821      	ldr	r1, [r4, #0]
 8016a0c:	4628      	mov	r0, r5
 8016a0e:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8016a12:	f7ff fa8b 	bl	8015f2c <rcl_wait_set_add_service>
 8016a16:	b9e0      	cbnz	r0, 8016a52 <rcl_action_wait_set_add_action_server+0x8e>
 8016a18:	6821      	ldr	r1, [r4, #0]
 8016a1a:	4628      	mov	r0, r5
 8016a1c:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8016a20:	3104      	adds	r1, #4
 8016a22:	f7ff fa83 	bl	8015f2c <rcl_wait_set_add_service>
 8016a26:	b9a0      	cbnz	r0, 8016a52 <rcl_action_wait_set_add_action_server+0x8e>
 8016a28:	6821      	ldr	r1, [r4, #0]
 8016a2a:	4628      	mov	r0, r5
 8016a2c:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8016a30:	3108      	adds	r1, #8
 8016a32:	f7ff fa7b 	bl	8015f2c <rcl_wait_set_add_service>
 8016a36:	b960      	cbnz	r0, 8016a52 <rcl_action_wait_set_add_action_server+0x8e>
 8016a38:	6821      	ldr	r1, [r4, #0]
 8016a3a:	4628      	mov	r0, r5
 8016a3c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8016a40:	3114      	adds	r1, #20
 8016a42:	f7ff fa17 	bl	8015e74 <rcl_wait_set_add_timer>
 8016a46:	b920      	cbnz	r0, 8016a52 <rcl_action_wait_set_add_action_server+0x8e>
 8016a48:	b11e      	cbz	r6, 8016a52 <rcl_action_wait_set_add_action_server+0x8e>
 8016a4a:	6823      	ldr	r3, [r4, #0]
 8016a4c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8016a50:	6033      	str	r3, [r6, #0]
 8016a52:	bd70      	pop	{r4, r5, r6, pc}
 8016a54:	f7f8 fd14 	bl	800f480 <rcutils_reset_error>
 8016a58:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016a5c:	bd70      	pop	{r4, r5, r6, pc}
 8016a5e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016a62:	4770      	bx	lr

08016a64 <rcl_action_server_wait_set_get_entities_ready>:
 8016a64:	2800      	cmp	r0, #0
 8016a66:	d060      	beq.n	8016b2a <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8016a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016a6a:	460c      	mov	r4, r1
 8016a6c:	2900      	cmp	r1, #0
 8016a6e:	d057      	beq.n	8016b20 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016a70:	4605      	mov	r5, r0
 8016a72:	6808      	ldr	r0, [r1, #0]
 8016a74:	2800      	cmp	r0, #0
 8016a76:	d053      	beq.n	8016b20 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8016a78:	4616      	mov	r6, r2
 8016a7a:	461f      	mov	r7, r3
 8016a7c:	f7fe f878 	bl	8014b70 <rcl_service_is_valid>
 8016a80:	2800      	cmp	r0, #0
 8016a82:	d04b      	beq.n	8016b1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016a84:	6820      	ldr	r0, [r4, #0]
 8016a86:	3004      	adds	r0, #4
 8016a88:	f7fe f872 	bl	8014b70 <rcl_service_is_valid>
 8016a8c:	2800      	cmp	r0, #0
 8016a8e:	d045      	beq.n	8016b1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016a90:	6820      	ldr	r0, [r4, #0]
 8016a92:	3008      	adds	r0, #8
 8016a94:	f7fe f86c 	bl	8014b70 <rcl_service_is_valid>
 8016a98:	2800      	cmp	r0, #0
 8016a9a:	d03f      	beq.n	8016b1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016a9c:	6820      	ldr	r0, [r4, #0]
 8016a9e:	300c      	adds	r0, #12
 8016aa0:	f7f7 fd6e 	bl	800e580 <rcl_publisher_is_valid_except_context>
 8016aa4:	2800      	cmp	r0, #0
 8016aa6:	d039      	beq.n	8016b1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016aa8:	6820      	ldr	r0, [r4, #0]
 8016aaa:	3010      	adds	r0, #16
 8016aac:	f7f7 fd68 	bl	800e580 <rcl_publisher_is_valid_except_context>
 8016ab0:	b3a0      	cbz	r0, 8016b1c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8016ab2:	b3c6      	cbz	r6, 8016b26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016ab4:	b3bf      	cbz	r7, 8016b26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016ab6:	9b06      	ldr	r3, [sp, #24]
 8016ab8:	b3ab      	cbz	r3, 8016b26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016aba:	9b07      	ldr	r3, [sp, #28]
 8016abc:	b39b      	cbz	r3, 8016b26 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8016abe:	6823      	ldr	r3, [r4, #0]
 8016ac0:	692a      	ldr	r2, [r5, #16]
 8016ac2:	6a2c      	ldr	r4, [r5, #32]
 8016ac4:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8016ac8:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8016acc:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8016ad0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8016ad4:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8016ad8:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8016adc:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8016ae0:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8016ae4:	1ae4      	subs	r4, r4, r3
 8016ae6:	fab4 f484 	clz	r4, r4
 8016aea:	0964      	lsrs	r4, r4, #5
 8016aec:	7034      	strb	r4, [r6, #0]
 8016aee:	1d1c      	adds	r4, r3, #4
 8016af0:	1b00      	subs	r0, r0, r4
 8016af2:	fab0 f080 	clz	r0, r0
 8016af6:	0940      	lsrs	r0, r0, #5
 8016af8:	7038      	strb	r0, [r7, #0]
 8016afa:	f103 0008 	add.w	r0, r3, #8
 8016afe:	1a09      	subs	r1, r1, r0
 8016b00:	3314      	adds	r3, #20
 8016b02:	1ad3      	subs	r3, r2, r3
 8016b04:	fab1 f181 	clz	r1, r1
 8016b08:	9a06      	ldr	r2, [sp, #24]
 8016b0a:	0949      	lsrs	r1, r1, #5
 8016b0c:	7011      	strb	r1, [r2, #0]
 8016b0e:	fab3 f383 	clz	r3, r3
 8016b12:	9a07      	ldr	r2, [sp, #28]
 8016b14:	095b      	lsrs	r3, r3, #5
 8016b16:	2000      	movs	r0, #0
 8016b18:	7013      	strb	r3, [r2, #0]
 8016b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b1c:	f7f8 fcb0 	bl	800f480 <rcutils_reset_error>
 8016b20:	f241 0068 	movw	r0, #4200	@ 0x1068
 8016b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b26:	200b      	movs	r0, #11
 8016b28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016b2a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8016b2e:	4770      	bx	lr

08016b30 <_execute_event_handler>:
 8016b30:	2002      	movs	r0, #2
 8016b32:	4770      	bx	lr

08016b34 <_cancel_goal_event_handler>:
 8016b34:	2003      	movs	r0, #3
 8016b36:	4770      	bx	lr

08016b38 <_succeed_event_handler>:
 8016b38:	2004      	movs	r0, #4
 8016b3a:	4770      	bx	lr

08016b3c <_abort_event_handler>:
 8016b3c:	2006      	movs	r0, #6
 8016b3e:	4770      	bx	lr

08016b40 <_canceled_event_handler>:
 8016b40:	2005      	movs	r0, #5
 8016b42:	4770      	bx	lr

08016b44 <rcl_action_transition_goal_state>:
 8016b44:	fa5f fc80 	uxtb.w	ip, r0
 8016b48:	f1bc 0f06 	cmp.w	ip, #6
 8016b4c:	d80c      	bhi.n	8016b68 <rcl_action_transition_goal_state+0x24>
 8016b4e:	2904      	cmp	r1, #4
 8016b50:	d80a      	bhi.n	8016b68 <rcl_action_transition_goal_state+0x24>
 8016b52:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8016b56:	b410      	push	{r4}
 8016b58:	440b      	add	r3, r1
 8016b5a:	4c06      	ldr	r4, [pc, #24]	@ (8016b74 <rcl_action_transition_goal_state+0x30>)
 8016b5c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8016b60:	b123      	cbz	r3, 8016b6c <rcl_action_transition_goal_state+0x28>
 8016b62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b66:	4718      	bx	r3
 8016b68:	2000      	movs	r0, #0
 8016b6a:	4770      	bx	lr
 8016b6c:	2000      	movs	r0, #0
 8016b6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016b72:	4770      	bx	lr
 8016b74:	0801fd50 	.word	0x0801fd50

08016b78 <rcl_action_get_zero_initialized_cancel_response>:
 8016b78:	b510      	push	{r4, lr}
 8016b7a:	4c07      	ldr	r4, [pc, #28]	@ (8016b98 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8016b7c:	4686      	mov	lr, r0
 8016b7e:	4684      	mov	ip, r0
 8016b80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016b82:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016b88:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016b8c:	6823      	ldr	r3, [r4, #0]
 8016b8e:	f8cc 3000 	str.w	r3, [ip]
 8016b92:	4670      	mov	r0, lr
 8016b94:	bd10      	pop	{r4, pc}
 8016b96:	bf00      	nop
 8016b98:	0801fddc 	.word	0x0801fddc

08016b9c <rclc_action_send_result_request>:
 8016b9c:	b1d0      	cbz	r0, 8016bd4 <rclc_action_send_result_request+0x38>
 8016b9e:	b500      	push	{lr}
 8016ba0:	4684      	mov	ip, r0
 8016ba2:	b087      	sub	sp, #28
 8016ba4:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8016ba8:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8016bac:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8016bb0:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8016bb4:	f10d 0e08 	add.w	lr, sp, #8
 8016bb8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016bbc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8016bc0:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8016bc4:	a902      	add	r1, sp, #8
 8016bc6:	3010      	adds	r0, #16
 8016bc8:	f7ff fbfa 	bl	80163c0 <rcl_action_send_result_request>
 8016bcc:	b920      	cbnz	r0, 8016bd8 <rclc_action_send_result_request+0x3c>
 8016bce:	b007      	add	sp, #28
 8016bd0:	f85d fb04 	ldr.w	pc, [sp], #4
 8016bd4:	200b      	movs	r0, #11
 8016bd6:	4770      	bx	lr
 8016bd8:	9001      	str	r0, [sp, #4]
 8016bda:	f7f8 fc51 	bl	800f480 <rcutils_reset_error>
 8016bde:	9801      	ldr	r0, [sp, #4]
 8016be0:	b007      	add	sp, #28
 8016be2:	f85d fb04 	ldr.w	pc, [sp], #4
 8016be6:	bf00      	nop

08016be8 <rclc_action_take_goal_handle>:
 8016be8:	4603      	mov	r3, r0
 8016bea:	b158      	cbz	r0, 8016c04 <rclc_action_take_goal_handle+0x1c>
 8016bec:	6880      	ldr	r0, [r0, #8]
 8016bee:	b148      	cbz	r0, 8016c04 <rclc_action_take_goal_handle+0x1c>
 8016bf0:	6801      	ldr	r1, [r0, #0]
 8016bf2:	6099      	str	r1, [r3, #8]
 8016bf4:	2200      	movs	r2, #0
 8016bf6:	7202      	strb	r2, [r0, #8]
 8016bf8:	68d9      	ldr	r1, [r3, #12]
 8016bfa:	6001      	str	r1, [r0, #0]
 8016bfc:	6202      	str	r2, [r0, #32]
 8016bfe:	8482      	strh	r2, [r0, #36]	@ 0x24
 8016c00:	60d8      	str	r0, [r3, #12]
 8016c02:	4770      	bx	lr
 8016c04:	4770      	bx	lr
 8016c06:	bf00      	nop

08016c08 <rclc_action_remove_used_goal_handle>:
 8016c08:	b180      	cbz	r0, 8016c2c <rclc_action_remove_used_goal_handle+0x24>
 8016c0a:	b179      	cbz	r1, 8016c2c <rclc_action_remove_used_goal_handle+0x24>
 8016c0c:	68c3      	ldr	r3, [r0, #12]
 8016c0e:	4299      	cmp	r1, r3
 8016c10:	d00d      	beq.n	8016c2e <rclc_action_remove_used_goal_handle+0x26>
 8016c12:	b12b      	cbz	r3, 8016c20 <rclc_action_remove_used_goal_handle+0x18>
 8016c14:	681a      	ldr	r2, [r3, #0]
 8016c16:	4291      	cmp	r1, r2
 8016c18:	d003      	beq.n	8016c22 <rclc_action_remove_used_goal_handle+0x1a>
 8016c1a:	4613      	mov	r3, r2
 8016c1c:	2b00      	cmp	r3, #0
 8016c1e:	d1f9      	bne.n	8016c14 <rclc_action_remove_used_goal_handle+0xc>
 8016c20:	4770      	bx	lr
 8016c22:	680a      	ldr	r2, [r1, #0]
 8016c24:	601a      	str	r2, [r3, #0]
 8016c26:	6883      	ldr	r3, [r0, #8]
 8016c28:	600b      	str	r3, [r1, #0]
 8016c2a:	6081      	str	r1, [r0, #8]
 8016c2c:	4770      	bx	lr
 8016c2e:	680b      	ldr	r3, [r1, #0]
 8016c30:	60c3      	str	r3, [r0, #12]
 8016c32:	e7f8      	b.n	8016c26 <rclc_action_remove_used_goal_handle+0x1e>

08016c34 <rclc_action_find_goal_handle_by_uuid>:
 8016c34:	b538      	push	{r3, r4, r5, lr}
 8016c36:	b180      	cbz	r0, 8016c5a <rclc_action_find_goal_handle_by_uuid+0x26>
 8016c38:	460d      	mov	r5, r1
 8016c3a:	b181      	cbz	r1, 8016c5e <rclc_action_find_goal_handle_by_uuid+0x2a>
 8016c3c:	68c4      	ldr	r4, [r0, #12]
 8016c3e:	b914      	cbnz	r4, 8016c46 <rclc_action_find_goal_handle_by_uuid+0x12>
 8016c40:	e009      	b.n	8016c56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016c42:	6824      	ldr	r4, [r4, #0]
 8016c44:	b13c      	cbz	r4, 8016c56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016c46:	2210      	movs	r2, #16
 8016c48:	4629      	mov	r1, r5
 8016c4a:	f104 0009 	add.w	r0, r4, #9
 8016c4e:	f005 fc55 	bl	801c4fc <memcmp>
 8016c52:	2800      	cmp	r0, #0
 8016c54:	d1f5      	bne.n	8016c42 <rclc_action_find_goal_handle_by_uuid+0xe>
 8016c56:	4620      	mov	r0, r4
 8016c58:	bd38      	pop	{r3, r4, r5, pc}
 8016c5a:	4604      	mov	r4, r0
 8016c5c:	e7fb      	b.n	8016c56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016c5e:	460c      	mov	r4, r1
 8016c60:	e7f9      	b.n	8016c56 <rclc_action_find_goal_handle_by_uuid+0x22>
 8016c62:	bf00      	nop

08016c64 <rclc_action_find_first_handle_by_status>:
 8016c64:	b140      	cbz	r0, 8016c78 <rclc_action_find_first_handle_by_status+0x14>
 8016c66:	68c0      	ldr	r0, [r0, #12]
 8016c68:	b910      	cbnz	r0, 8016c70 <rclc_action_find_first_handle_by_status+0xc>
 8016c6a:	e005      	b.n	8016c78 <rclc_action_find_first_handle_by_status+0x14>
 8016c6c:	6800      	ldr	r0, [r0, #0]
 8016c6e:	b118      	cbz	r0, 8016c78 <rclc_action_find_first_handle_by_status+0x14>
 8016c70:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016c74:	428b      	cmp	r3, r1
 8016c76:	d1f9      	bne.n	8016c6c <rclc_action_find_first_handle_by_status+0x8>
 8016c78:	4770      	bx	lr
 8016c7a:	bf00      	nop

08016c7c <rclc_action_find_first_terminated_handle>:
 8016c7c:	b140      	cbz	r0, 8016c90 <rclc_action_find_first_terminated_handle+0x14>
 8016c7e:	68c0      	ldr	r0, [r0, #12]
 8016c80:	b910      	cbnz	r0, 8016c88 <rclc_action_find_first_terminated_handle+0xc>
 8016c82:	e005      	b.n	8016c90 <rclc_action_find_first_terminated_handle+0x14>
 8016c84:	6800      	ldr	r0, [r0, #0]
 8016c86:	b118      	cbz	r0, 8016c90 <rclc_action_find_first_terminated_handle+0x14>
 8016c88:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8016c8c:	2b03      	cmp	r3, #3
 8016c8e:	ddf9      	ble.n	8016c84 <rclc_action_find_first_terminated_handle+0x8>
 8016c90:	4770      	bx	lr
 8016c92:	bf00      	nop

08016c94 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8016c94:	b170      	cbz	r0, 8016cb4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016c96:	68c0      	ldr	r0, [r0, #12]
 8016c98:	b160      	cbz	r0, 8016cb4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8016c9a:	b410      	push	{r4}
 8016c9c:	e001      	b.n	8016ca2 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8016c9e:	6800      	ldr	r0, [r0, #0]
 8016ca0:	b128      	cbz	r0, 8016cae <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8016ca2:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8016ca6:	4299      	cmp	r1, r3
 8016ca8:	bf08      	it	eq
 8016caa:	4294      	cmpeq	r4, r2
 8016cac:	d1f7      	bne.n	8016c9e <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8016cae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016cb2:	4770      	bx	lr
 8016cb4:	4770      	bx	lr
 8016cb6:	bf00      	nop

08016cb8 <rclc_action_find_handle_by_result_request_sequence_number>:
 8016cb8:	b170      	cbz	r0, 8016cd8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016cba:	68c0      	ldr	r0, [r0, #12]
 8016cbc:	b160      	cbz	r0, 8016cd8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8016cbe:	b410      	push	{r4}
 8016cc0:	e001      	b.n	8016cc6 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8016cc2:	6800      	ldr	r0, [r0, #0]
 8016cc4:	b128      	cbz	r0, 8016cd2 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8016cc6:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8016cca:	4299      	cmp	r1, r3
 8016ccc:	bf08      	it	eq
 8016cce:	4294      	cmpeq	r4, r2
 8016cd0:	d1f7      	bne.n	8016cc2 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8016cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016cd6:	4770      	bx	lr
 8016cd8:	4770      	bx	lr
 8016cda:	bf00      	nop

08016cdc <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8016cdc:	b170      	cbz	r0, 8016cfc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016cde:	68c0      	ldr	r0, [r0, #12]
 8016ce0:	b160      	cbz	r0, 8016cfc <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8016ce2:	b410      	push	{r4}
 8016ce4:	e001      	b.n	8016cea <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8016ce6:	6800      	ldr	r0, [r0, #0]
 8016ce8:	b128      	cbz	r0, 8016cf6 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8016cea:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8016cee:	4299      	cmp	r1, r3
 8016cf0:	bf08      	it	eq
 8016cf2:	4294      	cmpeq	r4, r2
 8016cf4:	d1f7      	bne.n	8016ce6 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8016cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016cfa:	4770      	bx	lr
 8016cfc:	4770      	bx	lr
 8016cfe:	bf00      	nop

08016d00 <rclc_action_find_first_handle_with_goal_response>:
 8016d00:	b140      	cbz	r0, 8016d14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016d02:	68c0      	ldr	r0, [r0, #12]
 8016d04:	b910      	cbnz	r0, 8016d0c <rclc_action_find_first_handle_with_goal_response+0xc>
 8016d06:	e005      	b.n	8016d14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016d08:	6800      	ldr	r0, [r0, #0]
 8016d0a:	b118      	cbz	r0, 8016d14 <rclc_action_find_first_handle_with_goal_response+0x14>
 8016d0c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8016d10:	2b00      	cmp	r3, #0
 8016d12:	d0f9      	beq.n	8016d08 <rclc_action_find_first_handle_with_goal_response+0x8>
 8016d14:	4770      	bx	lr
 8016d16:	bf00      	nop

08016d18 <rclc_action_find_first_handle_with_result_response>:
 8016d18:	b140      	cbz	r0, 8016d2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016d1a:	68c0      	ldr	r0, [r0, #12]
 8016d1c:	b910      	cbnz	r0, 8016d24 <rclc_action_find_first_handle_with_result_response+0xc>
 8016d1e:	e005      	b.n	8016d2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016d20:	6800      	ldr	r0, [r0, #0]
 8016d22:	b118      	cbz	r0, 8016d2c <rclc_action_find_first_handle_with_result_response+0x14>
 8016d24:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d0f9      	beq.n	8016d20 <rclc_action_find_first_handle_with_result_response+0x8>
 8016d2c:	4770      	bx	lr
 8016d2e:	bf00      	nop

08016d30 <rclc_action_server_response_goal_request>:
 8016d30:	b198      	cbz	r0, 8016d5a <rclc_action_server_response_goal_request+0x2a>
 8016d32:	b510      	push	{r4, lr}
 8016d34:	6844      	ldr	r4, [r0, #4]
 8016d36:	b086      	sub	sp, #24
 8016d38:	2200      	movs	r2, #0
 8016d3a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8016d3e:	460b      	mov	r3, r1
 8016d40:	9205      	str	r2, [sp, #20]
 8016d42:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8016d46:	aa03      	add	r2, sp, #12
 8016d48:	f104 0010 	add.w	r0, r4, #16
 8016d4c:	f88d 300c 	strb.w	r3, [sp, #12]
 8016d50:	f7ff fd52 	bl	80167f8 <rcl_action_send_goal_response>
 8016d54:	b918      	cbnz	r0, 8016d5e <rclc_action_server_response_goal_request+0x2e>
 8016d56:	b006      	add	sp, #24
 8016d58:	bd10      	pop	{r4, pc}
 8016d5a:	200b      	movs	r0, #11
 8016d5c:	4770      	bx	lr
 8016d5e:	9001      	str	r0, [sp, #4]
 8016d60:	f7f8 fb8e 	bl	800f480 <rcutils_reset_error>
 8016d64:	9801      	ldr	r0, [sp, #4]
 8016d66:	b006      	add	sp, #24
 8016d68:	bd10      	pop	{r4, pc}
 8016d6a:	bf00      	nop
 8016d6c:	0000      	movs	r0, r0
	...

08016d70 <rclc_action_server_goal_cancel_accept>:
 8016d70:	b310      	cbz	r0, 8016db8 <rclc_action_server_goal_cancel_accept+0x48>
 8016d72:	b510      	push	{r4, lr}
 8016d74:	b090      	sub	sp, #64	@ 0x40
 8016d76:	4604      	mov	r4, r0
 8016d78:	a806      	add	r0, sp, #24
 8016d7a:	f7ff fefd 	bl	8016b78 <rcl_action_get_zero_initialized_cancel_response>
 8016d7e:	2300      	movs	r3, #0
 8016d80:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8016d84:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8016d88:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8016d8c:	f88d 3018 	strb.w	r3, [sp, #24]
 8016d90:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8016d94:	f8cd d01c 	str.w	sp, [sp, #28]
 8016d98:	46ec      	mov	ip, sp
 8016d9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8016d9e:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8016dc0 <rclc_action_server_goal_cancel_accept+0x50>
 8016da2:	6860      	ldr	r0, [r4, #4]
 8016da4:	aa06      	add	r2, sp, #24
 8016da6:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8016daa:	3010      	adds	r0, #16
 8016dac:	ed8d 7b08 	vstr	d7, [sp, #32]
 8016db0:	f7ff fdd2 	bl	8016958 <rcl_action_send_cancel_response>
 8016db4:	b010      	add	sp, #64	@ 0x40
 8016db6:	bd10      	pop	{r4, pc}
 8016db8:	200b      	movs	r0, #11
 8016dba:	4770      	bx	lr
 8016dbc:	f3af 8000 	nop.w
 8016dc0:	00000001 	.word	0x00000001
 8016dc4:	00000001 	.word	0x00000001

08016dc8 <rclc_action_server_goal_cancel_reject>:
 8016dc8:	b082      	sub	sp, #8
 8016dca:	b530      	push	{r4, r5, lr}
 8016dcc:	b08b      	sub	sp, #44	@ 0x2c
 8016dce:	ac0e      	add	r4, sp, #56	@ 0x38
 8016dd0:	e884 000c 	stmia.w	r4, {r2, r3}
 8016dd4:	b188      	cbz	r0, 8016dfa <rclc_action_server_goal_cancel_reject+0x32>
 8016dd6:	4604      	mov	r4, r0
 8016dd8:	a801      	add	r0, sp, #4
 8016dda:	460d      	mov	r5, r1
 8016ddc:	f7ff fecc 	bl	8016b78 <rcl_action_get_zero_initialized_cancel_response>
 8016de0:	aa01      	add	r2, sp, #4
 8016de2:	a90e      	add	r1, sp, #56	@ 0x38
 8016de4:	f104 0010 	add.w	r0, r4, #16
 8016de8:	f88d 5004 	strb.w	r5, [sp, #4]
 8016dec:	f7ff fdb4 	bl	8016958 <rcl_action_send_cancel_response>
 8016df0:	b00b      	add	sp, #44	@ 0x2c
 8016df2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016df6:	b002      	add	sp, #8
 8016df8:	4770      	bx	lr
 8016dfa:	200b      	movs	r0, #11
 8016dfc:	b00b      	add	sp, #44	@ 0x2c
 8016dfe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016e02:	b002      	add	sp, #8
 8016e04:	4770      	bx	lr
 8016e06:	bf00      	nop

08016e08 <__atomic_load_8>:
 8016e08:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016e0c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016e10:	4a15      	ldr	r2, [pc, #84]	@ (8016e68 <__atomic_load_8+0x60>)
 8016e12:	4b16      	ldr	r3, [pc, #88]	@ (8016e6c <__atomic_load_8+0x64>)
 8016e14:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016e18:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016e1c:	fb02 f101 	mul.w	r1, r2, r1
 8016e20:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8016e24:	fba3 2301 	umull	r2, r3, r3, r1
 8016e28:	091b      	lsrs	r3, r3, #4
 8016e2a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8016e2e:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8016e32:	b4f0      	push	{r4, r5, r6, r7}
 8016e34:	4d0e      	ldr	r5, [pc, #56]	@ (8016e70 <__atomic_load_8+0x68>)
 8016e36:	1ac9      	subs	r1, r1, r3
 8016e38:	194a      	adds	r2, r1, r5
 8016e3a:	f04f 0c01 	mov.w	ip, #1
 8016e3e:	e8d2 3f4f 	ldrexb	r3, [r2]
 8016e42:	e8c2 cf44 	strexb	r4, ip, [r2]
 8016e46:	2c00      	cmp	r4, #0
 8016e48:	d1f9      	bne.n	8016e3e <__atomic_load_8+0x36>
 8016e4a:	f3bf 8f5b 	dmb	ish
 8016e4e:	b2dc      	uxtb	r4, r3
 8016e50:	2c00      	cmp	r4, #0
 8016e52:	d1f4      	bne.n	8016e3e <__atomic_load_8+0x36>
 8016e54:	e9d0 6700 	ldrd	r6, r7, [r0]
 8016e58:	f3bf 8f5b 	dmb	ish
 8016e5c:	546b      	strb	r3, [r5, r1]
 8016e5e:	4630      	mov	r0, r6
 8016e60:	4639      	mov	r1, r7
 8016e62:	bcf0      	pop	{r4, r5, r6, r7}
 8016e64:	4770      	bx	lr
 8016e66:	bf00      	nop
 8016e68:	27d4eb2d 	.word	0x27d4eb2d
 8016e6c:	b21642c9 	.word	0xb21642c9
 8016e70:	200111b4 	.word	0x200111b4

08016e74 <__atomic_store_8>:
 8016e74:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8016e78:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8016e7c:	b570      	push	{r4, r5, r6, lr}
 8016e7e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8016e82:	4c14      	ldr	r4, [pc, #80]	@ (8016ed4 <__atomic_store_8+0x60>)
 8016e84:	4e14      	ldr	r6, [pc, #80]	@ (8016ed8 <__atomic_store_8+0x64>)
 8016e86:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8016e8a:	fb04 f101 	mul.w	r1, r4, r1
 8016e8e:	4c13      	ldr	r4, [pc, #76]	@ (8016edc <__atomic_store_8+0x68>)
 8016e90:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8016e94:	fba4 5401 	umull	r5, r4, r4, r1
 8016e98:	0924      	lsrs	r4, r4, #4
 8016e9a:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8016e9e:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8016ea2:	eba1 0e04 	sub.w	lr, r1, r4
 8016ea6:	f04f 0501 	mov.w	r5, #1
 8016eaa:	eb0e 0c06 	add.w	ip, lr, r6
 8016eae:	e8dc 1f4f 	ldrexb	r1, [ip]
 8016eb2:	e8cc 5f44 	strexb	r4, r5, [ip]
 8016eb6:	2c00      	cmp	r4, #0
 8016eb8:	d1f9      	bne.n	8016eae <__atomic_store_8+0x3a>
 8016eba:	f3bf 8f5b 	dmb	ish
 8016ebe:	b2cc      	uxtb	r4, r1
 8016ec0:	2c00      	cmp	r4, #0
 8016ec2:	d1f4      	bne.n	8016eae <__atomic_store_8+0x3a>
 8016ec4:	e9c0 2300 	strd	r2, r3, [r0]
 8016ec8:	f3bf 8f5b 	dmb	ish
 8016ecc:	f806 100e 	strb.w	r1, [r6, lr]
 8016ed0:	bd70      	pop	{r4, r5, r6, pc}
 8016ed2:	bf00      	nop
 8016ed4:	27d4eb2d 	.word	0x27d4eb2d
 8016ed8:	200111b4 	.word	0x200111b4
 8016edc:	b21642c9 	.word	0xb21642c9

08016ee0 <__atomic_exchange_8>:
 8016ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016ee2:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8016ee6:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8016eea:	4917      	ldr	r1, [pc, #92]	@ (8016f48 <__atomic_exchange_8+0x68>)
 8016eec:	4f17      	ldr	r7, [pc, #92]	@ (8016f4c <__atomic_exchange_8+0x6c>)
 8016eee:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8016ef2:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8016ef6:	fb01 fe0e 	mul.w	lr, r1, lr
 8016efa:	4915      	ldr	r1, [pc, #84]	@ (8016f50 <__atomic_exchange_8+0x70>)
 8016efc:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8016f00:	4606      	mov	r6, r0
 8016f02:	fba1 010e 	umull	r0, r1, r1, lr
 8016f06:	0909      	lsrs	r1, r1, #4
 8016f08:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8016f0c:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8016f10:	ebae 0e01 	sub.w	lr, lr, r1
 8016f14:	f04f 0501 	mov.w	r5, #1
 8016f18:	eb0e 0107 	add.w	r1, lr, r7
 8016f1c:	e8d1 cf4f 	ldrexb	ip, [r1]
 8016f20:	e8c1 5f40 	strexb	r0, r5, [r1]
 8016f24:	2800      	cmp	r0, #0
 8016f26:	d1f9      	bne.n	8016f1c <__atomic_exchange_8+0x3c>
 8016f28:	f3bf 8f5b 	dmb	ish
 8016f2c:	fa5f f48c 	uxtb.w	r4, ip
 8016f30:	2c00      	cmp	r4, #0
 8016f32:	d1f3      	bne.n	8016f1c <__atomic_exchange_8+0x3c>
 8016f34:	e9d6 0100 	ldrd	r0, r1, [r6]
 8016f38:	e9c6 2300 	strd	r2, r3, [r6]
 8016f3c:	f3bf 8f5b 	dmb	ish
 8016f40:	f807 c00e 	strb.w	ip, [r7, lr]
 8016f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016f46:	bf00      	nop
 8016f48:	27d4eb2d 	.word	0x27d4eb2d
 8016f4c:	200111b4 	.word	0x200111b4
 8016f50:	b21642c9 	.word	0xb21642c9

08016f54 <rcutils_get_env>:
 8016f54:	b150      	cbz	r0, 8016f6c <rcutils_get_env+0x18>
 8016f56:	b510      	push	{r4, lr}
 8016f58:	460c      	mov	r4, r1
 8016f5a:	b909      	cbnz	r1, 8016f60 <rcutils_get_env+0xc>
 8016f5c:	4806      	ldr	r0, [pc, #24]	@ (8016f78 <rcutils_get_env+0x24>)
 8016f5e:	bd10      	pop	{r4, pc}
 8016f60:	f004 fdd6 	bl	801bb10 <getenv>
 8016f64:	b120      	cbz	r0, 8016f70 <rcutils_get_env+0x1c>
 8016f66:	6020      	str	r0, [r4, #0]
 8016f68:	2000      	movs	r0, #0
 8016f6a:	bd10      	pop	{r4, pc}
 8016f6c:	4803      	ldr	r0, [pc, #12]	@ (8016f7c <rcutils_get_env+0x28>)
 8016f6e:	4770      	bx	lr
 8016f70:	4b03      	ldr	r3, [pc, #12]	@ (8016f80 <rcutils_get_env+0x2c>)
 8016f72:	6023      	str	r3, [r4, #0]
 8016f74:	e7f8      	b.n	8016f68 <rcutils_get_env+0x14>
 8016f76:	bf00      	nop
 8016f78:	0801f310 	.word	0x0801f310
 8016f7c:	0801f2f4 	.word	0x0801f2f4
 8016f80:	0801f674 	.word	0x0801f674

08016f84 <rcutils_format_string_limit>:
 8016f84:	b40f      	push	{r0, r1, r2, r3}
 8016f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016f88:	b083      	sub	sp, #12
 8016f8a:	ac08      	add	r4, sp, #32
 8016f8c:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8016f8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016f92:	b376      	cbz	r6, 8016ff2 <rcutils_format_string_limit+0x6e>
 8016f94:	4620      	mov	r0, r4
 8016f96:	f7f8 fa47 	bl	800f428 <rcutils_allocator_is_valid>
 8016f9a:	b350      	cbz	r0, 8016ff2 <rcutils_format_string_limit+0x6e>
 8016f9c:	2100      	movs	r1, #0
 8016f9e:	ab0f      	add	r3, sp, #60	@ 0x3c
 8016fa0:	4632      	mov	r2, r6
 8016fa2:	4608      	mov	r0, r1
 8016fa4:	e9cd 3300 	strd	r3, r3, [sp]
 8016fa8:	f000 f8f8 	bl	801719c <rcutils_vsnprintf>
 8016fac:	1c43      	adds	r3, r0, #1
 8016fae:	4605      	mov	r5, r0
 8016fb0:	d01f      	beq.n	8016ff2 <rcutils_format_string_limit+0x6e>
 8016fb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016fb4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016fb6:	1c47      	adds	r7, r0, #1
 8016fb8:	429f      	cmp	r7, r3
 8016fba:	bf84      	itt	hi
 8016fbc:	461f      	movhi	r7, r3
 8016fbe:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8016fc2:	4638      	mov	r0, r7
 8016fc4:	9b08      	ldr	r3, [sp, #32]
 8016fc6:	4798      	blx	r3
 8016fc8:	4604      	mov	r4, r0
 8016fca:	b190      	cbz	r0, 8016ff2 <rcutils_format_string_limit+0x6e>
 8016fcc:	9b01      	ldr	r3, [sp, #4]
 8016fce:	4632      	mov	r2, r6
 8016fd0:	4639      	mov	r1, r7
 8016fd2:	f000 f8e3 	bl	801719c <rcutils_vsnprintf>
 8016fd6:	2800      	cmp	r0, #0
 8016fd8:	db07      	blt.n	8016fea <rcutils_format_string_limit+0x66>
 8016fda:	2300      	movs	r3, #0
 8016fdc:	5563      	strb	r3, [r4, r5]
 8016fde:	4620      	mov	r0, r4
 8016fe0:	b003      	add	sp, #12
 8016fe2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8016fe6:	b004      	add	sp, #16
 8016fe8:	4770      	bx	lr
 8016fea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016fec:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8016fee:	4620      	mov	r0, r4
 8016ff0:	4798      	blx	r3
 8016ff2:	2400      	movs	r4, #0
 8016ff4:	e7f3      	b.n	8016fde <rcutils_format_string_limit+0x5a>
 8016ff6:	bf00      	nop

08016ff8 <rcutils_repl_str>:
 8016ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ffc:	4699      	mov	r9, r3
 8016ffe:	b089      	sub	sp, #36	@ 0x24
 8017000:	4603      	mov	r3, r0
 8017002:	4648      	mov	r0, r9
 8017004:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8017008:	4698      	mov	r8, r3
 801700a:	9300      	str	r3, [sp, #0]
 801700c:	460c      	mov	r4, r1
 801700e:	f7f8 fa0b 	bl	800f428 <rcutils_allocator_is_valid>
 8017012:	2800      	cmp	r0, #0
 8017014:	f000 80a3 	beq.w	801715e <rcutils_repl_str+0x166>
 8017018:	4620      	mov	r0, r4
 801701a:	f7e9 f941 	bl	80002a0 <strlen>
 801701e:	f04f 0a00 	mov.w	sl, #0
 8017022:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8017026:	9001      	str	r0, [sp, #4]
 8017028:	4657      	mov	r7, sl
 801702a:	4655      	mov	r5, sl
 801702c:	2610      	movs	r6, #16
 801702e:	e01e      	b.n	801706e <rcutils_repl_str+0x76>
 8017030:	3501      	adds	r5, #1
 8017032:	45aa      	cmp	sl, r5
 8017034:	d212      	bcs.n	801705c <rcutils_repl_str+0x64>
 8017036:	44b2      	add	sl, r6
 8017038:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801703c:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8017040:	4798      	blx	r3
 8017042:	2800      	cmp	r0, #0
 8017044:	f000 8088 	beq.w	8017158 <rcutils_repl_str+0x160>
 8017048:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 801704c:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8017050:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8017054:	4607      	mov	r7, r0
 8017056:	bf28      	it	cs
 8017058:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 801705c:	9a00      	ldr	r2, [sp, #0]
 801705e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8017062:	1aa2      	subs	r2, r4, r2
 8017064:	f843 2c04 	str.w	r2, [r3, #-4]
 8017068:	9b01      	ldr	r3, [sp, #4]
 801706a:	eb04 0803 	add.w	r8, r4, r3
 801706e:	9902      	ldr	r1, [sp, #8]
 8017070:	4640      	mov	r0, r8
 8017072:	f005 faa7 	bl	801c5c4 <strstr>
 8017076:	4604      	mov	r4, r0
 8017078:	465a      	mov	r2, fp
 801707a:	4638      	mov	r0, r7
 801707c:	2c00      	cmp	r4, #0
 801707e:	d1d7      	bne.n	8017030 <rcutils_repl_str+0x38>
 8017080:	4640      	mov	r0, r8
 8017082:	f7e9 f90d 	bl	80002a0 <strlen>
 8017086:	9b00      	ldr	r3, [sp, #0]
 8017088:	eba8 0803 	sub.w	r8, r8, r3
 801708c:	eb08 0300 	add.w	r3, r8, r0
 8017090:	9304      	str	r3, [sp, #16]
 8017092:	f8d9 8000 	ldr.w	r8, [r9]
 8017096:	2d00      	cmp	r5, #0
 8017098:	d03f      	beq.n	801711a <rcutils_repl_str+0x122>
 801709a:	9803      	ldr	r0, [sp, #12]
 801709c:	f7e9 f900 	bl	80002a0 <strlen>
 80170a0:	4606      	mov	r6, r0
 80170a2:	9801      	ldr	r0, [sp, #4]
 80170a4:	9a04      	ldr	r2, [sp, #16]
 80170a6:	1a33      	subs	r3, r6, r0
 80170a8:	fb05 2a03 	mla	sl, r5, r3, r2
 80170ac:	4659      	mov	r1, fp
 80170ae:	f10a 0001 	add.w	r0, sl, #1
 80170b2:	47c0      	blx	r8
 80170b4:	4683      	mov	fp, r0
 80170b6:	2800      	cmp	r0, #0
 80170b8:	d04e      	beq.n	8017158 <rcutils_repl_str+0x160>
 80170ba:	683a      	ldr	r2, [r7, #0]
 80170bc:	9900      	ldr	r1, [sp, #0]
 80170be:	f005 fb80 	bl	801c7c2 <memcpy>
 80170c2:	683b      	ldr	r3, [r7, #0]
 80170c4:	9706      	str	r7, [sp, #24]
 80170c6:	1e6a      	subs	r2, r5, #1
 80170c8:	445b      	add	r3, fp
 80170ca:	46a8      	mov	r8, r5
 80170cc:	9202      	str	r2, [sp, #8]
 80170ce:	4625      	mov	r5, r4
 80170d0:	f8cd 901c 	str.w	r9, [sp, #28]
 80170d4:	461c      	mov	r4, r3
 80170d6:	9903      	ldr	r1, [sp, #12]
 80170d8:	4632      	mov	r2, r6
 80170da:	4620      	mov	r0, r4
 80170dc:	f005 fb71 	bl	801c7c2 <memcpy>
 80170e0:	9b01      	ldr	r3, [sp, #4]
 80170e2:	f857 2b04 	ldr.w	r2, [r7], #4
 80170e6:	eb02 0c03 	add.w	ip, r2, r3
 80170ea:	9b00      	ldr	r3, [sp, #0]
 80170ec:	eb03 010c 	add.w	r1, r3, ip
 80170f0:	9b02      	ldr	r3, [sp, #8]
 80170f2:	4434      	add	r4, r6
 80170f4:	429d      	cmp	r5, r3
 80170f6:	4620      	mov	r0, r4
 80170f8:	d022      	beq.n	8017140 <rcutils_repl_str+0x148>
 80170fa:	683a      	ldr	r2, [r7, #0]
 80170fc:	eba2 090c 	sub.w	r9, r2, ip
 8017100:	464a      	mov	r2, r9
 8017102:	3501      	adds	r5, #1
 8017104:	f005 fb5d 	bl	801c7c2 <memcpy>
 8017108:	45a8      	cmp	r8, r5
 801710a:	444c      	add	r4, r9
 801710c:	d1e3      	bne.n	80170d6 <rcutils_repl_str+0xde>
 801710e:	2300      	movs	r3, #0
 8017110:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8017114:	f80b 300a 	strb.w	r3, [fp, sl]
 8017118:	e008      	b.n	801712c <rcutils_repl_str+0x134>
 801711a:	4618      	mov	r0, r3
 801711c:	4659      	mov	r1, fp
 801711e:	3001      	adds	r0, #1
 8017120:	47c0      	blx	r8
 8017122:	4683      	mov	fp, r0
 8017124:	b110      	cbz	r0, 801712c <rcutils_repl_str+0x134>
 8017126:	9900      	ldr	r1, [sp, #0]
 8017128:	f005 fb43 	bl	801c7b2 <strcpy>
 801712c:	4638      	mov	r0, r7
 801712e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017132:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017136:	4798      	blx	r3
 8017138:	4658      	mov	r0, fp
 801713a:	b009      	add	sp, #36	@ 0x24
 801713c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017140:	9b04      	ldr	r3, [sp, #16]
 8017142:	eba3 020c 	sub.w	r2, r3, ip
 8017146:	9205      	str	r2, [sp, #20]
 8017148:	3501      	adds	r5, #1
 801714a:	f005 fb3a 	bl	801c7c2 <memcpy>
 801714e:	9a05      	ldr	r2, [sp, #20]
 8017150:	45a8      	cmp	r8, r5
 8017152:	4414      	add	r4, r2
 8017154:	d1bf      	bne.n	80170d6 <rcutils_repl_str+0xde>
 8017156:	e7da      	b.n	801710e <rcutils_repl_str+0x116>
 8017158:	f04f 0b00 	mov.w	fp, #0
 801715c:	e7e6      	b.n	801712c <rcutils_repl_str+0x134>
 801715e:	4683      	mov	fp, r0
 8017160:	4658      	mov	r0, fp
 8017162:	b009      	add	sp, #36	@ 0x24
 8017164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08017168 <rcutils_snprintf>:
 8017168:	b40c      	push	{r2, r3}
 801716a:	b530      	push	{r4, r5, lr}
 801716c:	b083      	sub	sp, #12
 801716e:	ab06      	add	r3, sp, #24
 8017170:	f853 2b04 	ldr.w	r2, [r3], #4
 8017174:	9301      	str	r3, [sp, #4]
 8017176:	b152      	cbz	r2, 801718e <rcutils_snprintf+0x26>
 8017178:	b138      	cbz	r0, 801718a <rcutils_snprintf+0x22>
 801717a:	b141      	cbz	r1, 801718e <rcutils_snprintf+0x26>
 801717c:	f005 f91c 	bl	801c3b8 <vsniprintf>
 8017180:	b003      	add	sp, #12
 8017182:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017186:	b002      	add	sp, #8
 8017188:	4770      	bx	lr
 801718a:	2900      	cmp	r1, #0
 801718c:	d0f6      	beq.n	801717c <rcutils_snprintf+0x14>
 801718e:	f005 fae3 	bl	801c758 <__errno>
 8017192:	2316      	movs	r3, #22
 8017194:	6003      	str	r3, [r0, #0]
 8017196:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801719a:	e7f1      	b.n	8017180 <rcutils_snprintf+0x18>

0801719c <rcutils_vsnprintf>:
 801719c:	b570      	push	{r4, r5, r6, lr}
 801719e:	b13a      	cbz	r2, 80171b0 <rcutils_vsnprintf+0x14>
 80171a0:	b120      	cbz	r0, 80171ac <rcutils_vsnprintf+0x10>
 80171a2:	b129      	cbz	r1, 80171b0 <rcutils_vsnprintf+0x14>
 80171a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80171a8:	f005 b906 	b.w	801c3b8 <vsniprintf>
 80171ac:	2900      	cmp	r1, #0
 80171ae:	d0f9      	beq.n	80171a4 <rcutils_vsnprintf+0x8>
 80171b0:	f005 fad2 	bl	801c758 <__errno>
 80171b4:	2316      	movs	r3, #22
 80171b6:	6003      	str	r3, [r0, #0]
 80171b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80171bc:	bd70      	pop	{r4, r5, r6, pc}
 80171be:	bf00      	nop

080171c0 <rcutils_strdup>:
 80171c0:	b084      	sub	sp, #16
 80171c2:	b570      	push	{r4, r5, r6, lr}
 80171c4:	b086      	sub	sp, #24
 80171c6:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 80171ca:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 80171ce:	4604      	mov	r4, r0
 80171d0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80171d4:	f10d 0e04 	add.w	lr, sp, #4
 80171d8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80171dc:	f8dc 3000 	ldr.w	r3, [ip]
 80171e0:	f8ce 3000 	str.w	r3, [lr]
 80171e4:	b304      	cbz	r4, 8017228 <rcutils_strdup+0x68>
 80171e6:	a801      	add	r0, sp, #4
 80171e8:	f7f8 f91e 	bl	800f428 <rcutils_allocator_is_valid>
 80171ec:	b1e0      	cbz	r0, 8017228 <rcutils_strdup+0x68>
 80171ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80171f2:	2100      	movs	r1, #0
 80171f4:	4620      	mov	r0, r4
 80171f6:	f7e9 f803 	bl	8000200 <memchr>
 80171fa:	b190      	cbz	r0, 8017222 <rcutils_strdup+0x62>
 80171fc:	1b06      	subs	r6, r0, r4
 80171fe:	1c70      	adds	r0, r6, #1
 8017200:	9b01      	ldr	r3, [sp, #4]
 8017202:	9905      	ldr	r1, [sp, #20]
 8017204:	4798      	blx	r3
 8017206:	4605      	mov	r5, r0
 8017208:	b128      	cbz	r0, 8017216 <rcutils_strdup+0x56>
 801720a:	4632      	mov	r2, r6
 801720c:	4621      	mov	r1, r4
 801720e:	f005 fad8 	bl	801c7c2 <memcpy>
 8017212:	2300      	movs	r3, #0
 8017214:	55ab      	strb	r3, [r5, r6]
 8017216:	4628      	mov	r0, r5
 8017218:	b006      	add	sp, #24
 801721a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801721e:	b004      	add	sp, #16
 8017220:	4770      	bx	lr
 8017222:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8017226:	e7eb      	b.n	8017200 <rcutils_strdup+0x40>
 8017228:	2500      	movs	r5, #0
 801722a:	e7f4      	b.n	8017216 <rcutils_strdup+0x56>

0801722c <rcutils_strndup>:
 801722c:	b082      	sub	sp, #8
 801722e:	b570      	push	{r4, r5, r6, lr}
 8017230:	ac04      	add	r4, sp, #16
 8017232:	e884 000c 	stmia.w	r4, {r2, r3}
 8017236:	b1e8      	cbz	r0, 8017274 <rcutils_strndup+0x48>
 8017238:	4605      	mov	r5, r0
 801723a:	a804      	add	r0, sp, #16
 801723c:	460c      	mov	r4, r1
 801723e:	f7f8 f8f3 	bl	800f428 <rcutils_allocator_is_valid>
 8017242:	b1b8      	cbz	r0, 8017274 <rcutils_strndup+0x48>
 8017244:	4622      	mov	r2, r4
 8017246:	2100      	movs	r1, #0
 8017248:	4628      	mov	r0, r5
 801724a:	f7e8 ffd9 	bl	8000200 <memchr>
 801724e:	b100      	cbz	r0, 8017252 <rcutils_strndup+0x26>
 8017250:	1b44      	subs	r4, r0, r5
 8017252:	9b04      	ldr	r3, [sp, #16]
 8017254:	9908      	ldr	r1, [sp, #32]
 8017256:	1c60      	adds	r0, r4, #1
 8017258:	4798      	blx	r3
 801725a:	4606      	mov	r6, r0
 801725c:	b128      	cbz	r0, 801726a <rcutils_strndup+0x3e>
 801725e:	4622      	mov	r2, r4
 8017260:	4629      	mov	r1, r5
 8017262:	f005 faae 	bl	801c7c2 <memcpy>
 8017266:	2300      	movs	r3, #0
 8017268:	5533      	strb	r3, [r6, r4]
 801726a:	4630      	mov	r0, r6
 801726c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017270:	b002      	add	sp, #8
 8017272:	4770      	bx	lr
 8017274:	2600      	movs	r6, #0
 8017276:	4630      	mov	r0, r6
 8017278:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801727c:	b002      	add	sp, #8
 801727e:	4770      	bx	lr

08017280 <rcutils_get_zero_initialized_string_map>:
 8017280:	4b01      	ldr	r3, [pc, #4]	@ (8017288 <rcutils_get_zero_initialized_string_map+0x8>)
 8017282:	6818      	ldr	r0, [r3, #0]
 8017284:	4770      	bx	lr
 8017286:	bf00      	nop
 8017288:	0801fe00 	.word	0x0801fe00

0801728c <rcutils_string_map_reserve>:
 801728c:	2800      	cmp	r0, #0
 801728e:	d04e      	beq.n	801732e <rcutils_string_map_reserve+0xa2>
 8017290:	b530      	push	{r4, r5, lr}
 8017292:	6803      	ldr	r3, [r0, #0]
 8017294:	b087      	sub	sp, #28
 8017296:	4604      	mov	r4, r0
 8017298:	2b00      	cmp	r3, #0
 801729a:	d043      	beq.n	8017324 <rcutils_string_map_reserve+0x98>
 801729c:	f103 0c0c 	add.w	ip, r3, #12
 80172a0:	460d      	mov	r5, r1
 80172a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80172a6:	f10d 0e04 	add.w	lr, sp, #4
 80172aa:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80172ae:	f8dc 3000 	ldr.w	r3, [ip]
 80172b2:	f8ce 3000 	str.w	r3, [lr]
 80172b6:	a801      	add	r0, sp, #4
 80172b8:	f7f8 f8b6 	bl	800f428 <rcutils_allocator_is_valid>
 80172bc:	b308      	cbz	r0, 8017302 <rcutils_string_map_reserve+0x76>
 80172be:	6823      	ldr	r3, [r4, #0]
 80172c0:	6899      	ldr	r1, [r3, #8]
 80172c2:	42a9      	cmp	r1, r5
 80172c4:	d829      	bhi.n	801731a <rcutils_string_map_reserve+0x8e>
 80172c6:	685a      	ldr	r2, [r3, #4]
 80172c8:	42aa      	cmp	r2, r5
 80172ca:	d024      	beq.n	8017316 <rcutils_string_map_reserve+0x8a>
 80172cc:	b1e5      	cbz	r5, 8017308 <rcutils_string_map_reserve+0x7c>
 80172ce:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 80172d2:	d22a      	bcs.n	801732a <rcutils_string_map_reserve+0x9e>
 80172d4:	6818      	ldr	r0, [r3, #0]
 80172d6:	9a05      	ldr	r2, [sp, #20]
 80172d8:	9b03      	ldr	r3, [sp, #12]
 80172da:	00e9      	lsls	r1, r5, #3
 80172dc:	4798      	blx	r3
 80172de:	b320      	cbz	r0, 801732a <rcutils_string_map_reserve+0x9e>
 80172e0:	6824      	ldr	r4, [r4, #0]
 80172e2:	6861      	ldr	r1, [r4, #4]
 80172e4:	6020      	str	r0, [r4, #0]
 80172e6:	42a9      	cmp	r1, r5
 80172e8:	d214      	bcs.n	8017314 <rcutils_string_map_reserve+0x88>
 80172ea:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 80172ee:	1a69      	subs	r1, r5, r1
 80172f0:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80172f4:	2200      	movs	r2, #0
 80172f6:	e9c3 2200 	strd	r2, r2, [r3]
 80172fa:	3308      	adds	r3, #8
 80172fc:	428b      	cmp	r3, r1
 80172fe:	d1fa      	bne.n	80172f6 <rcutils_string_map_reserve+0x6a>
 8017300:	e008      	b.n	8017314 <rcutils_string_map_reserve+0x88>
 8017302:	200b      	movs	r0, #11
 8017304:	b007      	add	sp, #28
 8017306:	bd30      	pop	{r4, r5, pc}
 8017308:	9a02      	ldr	r2, [sp, #8]
 801730a:	9905      	ldr	r1, [sp, #20]
 801730c:	6818      	ldr	r0, [r3, #0]
 801730e:	4790      	blx	r2
 8017310:	6824      	ldr	r4, [r4, #0]
 8017312:	6025      	str	r5, [r4, #0]
 8017314:	6065      	str	r5, [r4, #4]
 8017316:	2000      	movs	r0, #0
 8017318:	e7f4      	b.n	8017304 <rcutils_string_map_reserve+0x78>
 801731a:	4620      	mov	r0, r4
 801731c:	f7ff ffb6 	bl	801728c <rcutils_string_map_reserve>
 8017320:	b007      	add	sp, #28
 8017322:	bd30      	pop	{r4, r5, pc}
 8017324:	201f      	movs	r0, #31
 8017326:	b007      	add	sp, #28
 8017328:	bd30      	pop	{r4, r5, pc}
 801732a:	200a      	movs	r0, #10
 801732c:	e7ea      	b.n	8017304 <rcutils_string_map_reserve+0x78>
 801732e:	200b      	movs	r0, #11
 8017330:	4770      	bx	lr
 8017332:	bf00      	nop

08017334 <rcutils_string_map_init>:
 8017334:	b082      	sub	sp, #8
 8017336:	b570      	push	{r4, r5, r6, lr}
 8017338:	ac04      	add	r4, sp, #16
 801733a:	e884 000c 	stmia.w	r4, {r2, r3}
 801733e:	b378      	cbz	r0, 80173a0 <rcutils_string_map_init+0x6c>
 8017340:	6806      	ldr	r6, [r0, #0]
 8017342:	4604      	mov	r4, r0
 8017344:	b12e      	cbz	r6, 8017352 <rcutils_string_map_init+0x1e>
 8017346:	251e      	movs	r5, #30
 8017348:	4628      	mov	r0, r5
 801734a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801734e:	b002      	add	sp, #8
 8017350:	4770      	bx	lr
 8017352:	a804      	add	r0, sp, #16
 8017354:	460d      	mov	r5, r1
 8017356:	f7f8 f867 	bl	800f428 <rcutils_allocator_is_valid>
 801735a:	b308      	cbz	r0, 80173a0 <rcutils_string_map_init+0x6c>
 801735c:	9b04      	ldr	r3, [sp, #16]
 801735e:	9908      	ldr	r1, [sp, #32]
 8017360:	2020      	movs	r0, #32
 8017362:	4798      	blx	r3
 8017364:	6020      	str	r0, [r4, #0]
 8017366:	b308      	cbz	r0, 80173ac <rcutils_string_map_init+0x78>
 8017368:	f10d 0e10 	add.w	lr, sp, #16
 801736c:	e9c0 6600 	strd	r6, r6, [r0]
 8017370:	6086      	str	r6, [r0, #8]
 8017372:	f100 0c0c 	add.w	ip, r0, #12
 8017376:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801737a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801737e:	f8de 3000 	ldr.w	r3, [lr]
 8017382:	f8cc 3000 	str.w	r3, [ip]
 8017386:	4629      	mov	r1, r5
 8017388:	4620      	mov	r0, r4
 801738a:	f7ff ff7f 	bl	801728c <rcutils_string_map_reserve>
 801738e:	4605      	mov	r5, r0
 8017390:	2800      	cmp	r0, #0
 8017392:	d0d9      	beq.n	8017348 <rcutils_string_map_init+0x14>
 8017394:	9b05      	ldr	r3, [sp, #20]
 8017396:	9908      	ldr	r1, [sp, #32]
 8017398:	6820      	ldr	r0, [r4, #0]
 801739a:	4798      	blx	r3
 801739c:	6026      	str	r6, [r4, #0]
 801739e:	e7d3      	b.n	8017348 <rcutils_string_map_init+0x14>
 80173a0:	250b      	movs	r5, #11
 80173a2:	4628      	mov	r0, r5
 80173a4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80173a8:	b002      	add	sp, #8
 80173aa:	4770      	bx	lr
 80173ac:	250a      	movs	r5, #10
 80173ae:	e7cb      	b.n	8017348 <rcutils_string_map_init+0x14>

080173b0 <rcutils_string_map_fini>:
 80173b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80173b4:	b086      	sub	sp, #24
 80173b6:	2800      	cmp	r0, #0
 80173b8:	d04f      	beq.n	801745a <rcutils_string_map_fini+0xaa>
 80173ba:	6805      	ldr	r5, [r0, #0]
 80173bc:	4606      	mov	r6, r0
 80173be:	2d00      	cmp	r5, #0
 80173c0:	d046      	beq.n	8017450 <rcutils_string_map_fini+0xa0>
 80173c2:	686b      	ldr	r3, [r5, #4]
 80173c4:	b353      	cbz	r3, 801741c <rcutils_string_map_fini+0x6c>
 80173c6:	2400      	movs	r4, #0
 80173c8:	682a      	ldr	r2, [r5, #0]
 80173ca:	4627      	mov	r7, r4
 80173cc:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 80173d0:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80173d4:	b1f8      	cbz	r0, 8017416 <rcutils_string_map_fini+0x66>
 80173d6:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 80173da:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80173de:	4651      	mov	r1, sl
 80173e0:	47c8      	blx	r9
 80173e2:	682b      	ldr	r3, [r5, #0]
 80173e4:	eb03 0208 	add.w	r2, r3, r8
 80173e8:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 80173ec:	6850      	ldr	r0, [r2, #4]
 80173ee:	4651      	mov	r1, sl
 80173f0:	47c8      	blx	r9
 80173f2:	682a      	ldr	r2, [r5, #0]
 80173f4:	68ab      	ldr	r3, [r5, #8]
 80173f6:	4442      	add	r2, r8
 80173f8:	3b01      	subs	r3, #1
 80173fa:	6057      	str	r7, [r2, #4]
 80173fc:	60ab      	str	r3, [r5, #8]
 80173fe:	6835      	ldr	r5, [r6, #0]
 8017400:	686b      	ldr	r3, [r5, #4]
 8017402:	3401      	adds	r4, #1
 8017404:	429c      	cmp	r4, r3
 8017406:	d209      	bcs.n	801741c <rcutils_string_map_fini+0x6c>
 8017408:	682a      	ldr	r2, [r5, #0]
 801740a:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801740e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8017412:	2800      	cmp	r0, #0
 8017414:	d1df      	bne.n	80173d6 <rcutils_string_map_fini+0x26>
 8017416:	3401      	adds	r4, #1
 8017418:	42a3      	cmp	r3, r4
 801741a:	d8d7      	bhi.n	80173cc <rcutils_string_map_fini+0x1c>
 801741c:	2100      	movs	r1, #0
 801741e:	4630      	mov	r0, r6
 8017420:	f7ff ff34 	bl	801728c <rcutils_string_map_reserve>
 8017424:	4604      	mov	r4, r0
 8017426:	b118      	cbz	r0, 8017430 <rcutils_string_map_fini+0x80>
 8017428:	4620      	mov	r0, r4
 801742a:	b006      	add	sp, #24
 801742c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017430:	6835      	ldr	r5, [r6, #0]
 8017432:	350c      	adds	r5, #12
 8017434:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017436:	af01      	add	r7, sp, #4
 8017438:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801743a:	682b      	ldr	r3, [r5, #0]
 801743c:	603b      	str	r3, [r7, #0]
 801743e:	a801      	add	r0, sp, #4
 8017440:	f7f7 fff2 	bl	800f428 <rcutils_allocator_is_valid>
 8017444:	b148      	cbz	r0, 801745a <rcutils_string_map_fini+0xaa>
 8017446:	9b02      	ldr	r3, [sp, #8]
 8017448:	9905      	ldr	r1, [sp, #20]
 801744a:	6830      	ldr	r0, [r6, #0]
 801744c:	4798      	blx	r3
 801744e:	6034      	str	r4, [r6, #0]
 8017450:	2400      	movs	r4, #0
 8017452:	4620      	mov	r0, r4
 8017454:	b006      	add	sp, #24
 8017456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801745a:	240b      	movs	r4, #11
 801745c:	4620      	mov	r0, r4
 801745e:	b006      	add	sp, #24
 8017460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08017464 <rcutils_string_map_getn>:
 8017464:	b338      	cbz	r0, 80174b6 <rcutils_string_map_getn+0x52>
 8017466:	6800      	ldr	r0, [r0, #0]
 8017468:	b328      	cbz	r0, 80174b6 <rcutils_string_map_getn+0x52>
 801746a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801746e:	460e      	mov	r6, r1
 8017470:	b1c1      	cbz	r1, 80174a4 <rcutils_string_map_getn+0x40>
 8017472:	e9d0 9800 	ldrd	r9, r8, [r0]
 8017476:	f1b8 0f00 	cmp.w	r8, #0
 801747a:	d013      	beq.n	80174a4 <rcutils_string_map_getn+0x40>
 801747c:	4617      	mov	r7, r2
 801747e:	2400      	movs	r4, #0
 8017480:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 8017484:	4628      	mov	r0, r5
 8017486:	b155      	cbz	r5, 801749e <rcutils_string_map_getn+0x3a>
 8017488:	f7e8 ff0a 	bl	80002a0 <strlen>
 801748c:	42b8      	cmp	r0, r7
 801748e:	4602      	mov	r2, r0
 8017490:	4629      	mov	r1, r5
 8017492:	bf38      	it	cc
 8017494:	463a      	movcc	r2, r7
 8017496:	4630      	mov	r0, r6
 8017498:	f005 f86f 	bl	801c57a <strncmp>
 801749c:	b128      	cbz	r0, 80174aa <rcutils_string_map_getn+0x46>
 801749e:	3401      	adds	r4, #1
 80174a0:	45a0      	cmp	r8, r4
 80174a2:	d1ed      	bne.n	8017480 <rcutils_string_map_getn+0x1c>
 80174a4:	2000      	movs	r0, #0
 80174a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80174aa:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 80174ae:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80174b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80174b6:	4770      	bx	lr

080174b8 <rmw_get_zero_initialized_context>:
 80174b8:	b510      	push	{r4, lr}
 80174ba:	4903      	ldr	r1, [pc, #12]	@ (80174c8 <rmw_get_zero_initialized_context+0x10>)
 80174bc:	4604      	mov	r4, r0
 80174be:	2270      	movs	r2, #112	@ 0x70
 80174c0:	f005 f97f 	bl	801c7c2 <memcpy>
 80174c4:	4620      	mov	r0, r4
 80174c6:	bd10      	pop	{r4, pc}
 80174c8:	0801fe08 	.word	0x0801fe08

080174cc <rmw_get_zero_initialized_init_options>:
 80174cc:	b510      	push	{r4, lr}
 80174ce:	4903      	ldr	r1, [pc, #12]	@ (80174dc <rmw_get_zero_initialized_init_options+0x10>)
 80174d0:	4604      	mov	r4, r0
 80174d2:	2258      	movs	r2, #88	@ 0x58
 80174d4:	f005 f975 	bl	801c7c2 <memcpy>
 80174d8:	4620      	mov	r0, r4
 80174da:	bd10      	pop	{r4, pc}
 80174dc:	0801fe78 	.word	0x0801fe78

080174e0 <rmw_subscription_content_filter_options_fini>:
 80174e0:	b1b0      	cbz	r0, 8017510 <rmw_subscription_content_filter_options_fini+0x30>
 80174e2:	b538      	push	{r3, r4, r5, lr}
 80174e4:	4604      	mov	r4, r0
 80174e6:	4608      	mov	r0, r1
 80174e8:	460d      	mov	r5, r1
 80174ea:	f7f7 ff9d 	bl	800f428 <rcutils_allocator_is_valid>
 80174ee:	b168      	cbz	r0, 801750c <rmw_subscription_content_filter_options_fini+0x2c>
 80174f0:	6820      	ldr	r0, [r4, #0]
 80174f2:	b120      	cbz	r0, 80174fe <rmw_subscription_content_filter_options_fini+0x1e>
 80174f4:	686b      	ldr	r3, [r5, #4]
 80174f6:	6929      	ldr	r1, [r5, #16]
 80174f8:	4798      	blx	r3
 80174fa:	2300      	movs	r3, #0
 80174fc:	6023      	str	r3, [r4, #0]
 80174fe:	1d20      	adds	r0, r4, #4
 8017500:	f004 f85a 	bl	801b5b8 <rcutils_string_array_fini>
 8017504:	3800      	subs	r0, #0
 8017506:	bf18      	it	ne
 8017508:	2001      	movne	r0, #1
 801750a:	bd38      	pop	{r3, r4, r5, pc}
 801750c:	200b      	movs	r0, #11
 801750e:	bd38      	pop	{r3, r4, r5, pc}
 8017510:	200b      	movs	r0, #11
 8017512:	4770      	bx	lr

08017514 <rmw_get_default_subscription_options>:
 8017514:	2200      	movs	r2, #0
 8017516:	e9c0 2200 	strd	r2, r2, [r0]
 801751a:	6082      	str	r2, [r0, #8]
 801751c:	4770      	bx	lr
 801751e:	bf00      	nop

08017520 <rmw_time_equal>:
 8017520:	b570      	push	{r4, r5, r6, lr}
 8017522:	b084      	sub	sp, #16
 8017524:	ac04      	add	r4, sp, #16
 8017526:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801752a:	4925      	ldr	r1, [pc, #148]	@ (80175c0 <rmw_time_equal+0xa0>)
 801752c:	9c01      	ldr	r4, [sp, #4]
 801752e:	2202      	movs	r2, #2
 8017530:	4281      	cmp	r1, r0
 8017532:	41a2      	sbcs	r2, r4
 8017534:	d333      	bcc.n	801759e <rmw_time_equal+0x7e>
 8017536:	4603      	mov	r3, r0
 8017538:	4822      	ldr	r0, [pc, #136]	@ (80175c4 <rmw_time_equal+0xa4>)
 801753a:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 801753e:	fba3 3200 	umull	r3, r2, r3, r0
 8017542:	fb00 2204 	mla	r2, r0, r4, r2
 8017546:	43de      	mvns	r6, r3
 8017548:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801754c:	1a84      	subs	r4, r0, r2
 801754e:	428e      	cmp	r6, r1
 8017550:	41ac      	sbcs	r4, r5
 8017552:	d332      	bcc.n	80175ba <rmw_time_equal+0x9a>
 8017554:	eb11 0e03 	adds.w	lr, r1, r3
 8017558:	eb42 0005 	adc.w	r0, r2, r5
 801755c:	9b08      	ldr	r3, [sp, #32]
 801755e:	4918      	ldr	r1, [pc, #96]	@ (80175c0 <rmw_time_equal+0xa0>)
 8017560:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8017562:	2202      	movs	r2, #2
 8017564:	4299      	cmp	r1, r3
 8017566:	41aa      	sbcs	r2, r5
 8017568:	d31e      	bcc.n	80175a8 <rmw_time_equal+0x88>
 801756a:	4c16      	ldr	r4, [pc, #88]	@ (80175c4 <rmw_time_equal+0xa4>)
 801756c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801756e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017570:	fba3 3104 	umull	r3, r1, r3, r4
 8017574:	fb04 1105 	mla	r1, r4, r5, r1
 8017578:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801757c:	43dd      	mvns	r5, r3
 801757e:	ebac 0401 	sub.w	r4, ip, r1
 8017582:	4295      	cmp	r5, r2
 8017584:	41b4      	sbcs	r4, r6
 8017586:	d314      	bcc.n	80175b2 <rmw_time_equal+0x92>
 8017588:	18d2      	adds	r2, r2, r3
 801758a:	eb41 0306 	adc.w	r3, r1, r6
 801758e:	4283      	cmp	r3, r0
 8017590:	bf08      	it	eq
 8017592:	4572      	cmpeq	r2, lr
 8017594:	bf0c      	ite	eq
 8017596:	2001      	moveq	r0, #1
 8017598:	2000      	movne	r0, #0
 801759a:	b004      	add	sp, #16
 801759c:	bd70      	pop	{r4, r5, r6, pc}
 801759e:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80175a2:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80175a6:	e7d9      	b.n	801755c <rmw_time_equal+0x3c>
 80175a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80175ac:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80175b0:	e7ed      	b.n	801758e <rmw_time_equal+0x6e>
 80175b2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80175b6:	4663      	mov	r3, ip
 80175b8:	e7e9      	b.n	801758e <rmw_time_equal+0x6e>
 80175ba:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80175be:	e7cd      	b.n	801755c <rmw_time_equal+0x3c>
 80175c0:	25c17d04 	.word	0x25c17d04
 80175c4:	3b9aca00 	.word	0x3b9aca00

080175c8 <rmw_time_total_nsec>:
 80175c8:	b430      	push	{r4, r5}
 80175ca:	b084      	sub	sp, #16
 80175cc:	ac04      	add	r4, sp, #16
 80175ce:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80175d2:	4914      	ldr	r1, [pc, #80]	@ (8017624 <rmw_time_total_nsec+0x5c>)
 80175d4:	9c01      	ldr	r4, [sp, #4]
 80175d6:	2202      	movs	r2, #2
 80175d8:	4281      	cmp	r1, r0
 80175da:	41a2      	sbcs	r2, r4
 80175dc:	d315      	bcc.n	801760a <rmw_time_total_nsec+0x42>
 80175de:	4912      	ldr	r1, [pc, #72]	@ (8017628 <rmw_time_total_nsec+0x60>)
 80175e0:	4603      	mov	r3, r0
 80175e2:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 80175e6:	fba3 3201 	umull	r3, r2, r3, r1
 80175ea:	fb01 2204 	mla	r2, r1, r4, r2
 80175ee:	ea6f 0c03 	mvn.w	ip, r3
 80175f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80175f6:	1a8c      	subs	r4, r1, r2
 80175f8:	4584      	cmp	ip, r0
 80175fa:	41ac      	sbcs	r4, r5
 80175fc:	d30c      	bcc.n	8017618 <rmw_time_total_nsec+0x50>
 80175fe:	1818      	adds	r0, r3, r0
 8017600:	eb42 0105 	adc.w	r1, r2, r5
 8017604:	b004      	add	sp, #16
 8017606:	bc30      	pop	{r4, r5}
 8017608:	4770      	bx	lr
 801760a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801760e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017612:	b004      	add	sp, #16
 8017614:	bc30      	pop	{r4, r5}
 8017616:	4770      	bx	lr
 8017618:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801761c:	b004      	add	sp, #16
 801761e:	bc30      	pop	{r4, r5}
 8017620:	4770      	bx	lr
 8017622:	bf00      	nop
 8017624:	25c17d04 	.word	0x25c17d04
 8017628:	3b9aca00 	.word	0x3b9aca00

0801762c <rmw_get_zero_initialized_message_info>:
 801762c:	b510      	push	{r4, lr}
 801762e:	4c09      	ldr	r4, [pc, #36]	@ (8017654 <rmw_get_zero_initialized_message_info+0x28>)
 8017630:	4686      	mov	lr, r0
 8017632:	4684      	mov	ip, r0
 8017634:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017636:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801763a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801763c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8017642:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017646:	e894 0003 	ldmia.w	r4, {r0, r1}
 801764a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801764e:	4670      	mov	r0, lr
 8017650:	bd10      	pop	{r4, pc}
 8017652:	bf00      	nop
 8017654:	0801fed0 	.word	0x0801fed0

08017658 <rmw_validate_full_topic_name>:
 8017658:	2800      	cmp	r0, #0
 801765a:	d049      	beq.n	80176f0 <rmw_validate_full_topic_name+0x98>
 801765c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017660:	460e      	mov	r6, r1
 8017662:	2900      	cmp	r1, #0
 8017664:	d056      	beq.n	8017714 <rmw_validate_full_topic_name+0xbc>
 8017666:	4615      	mov	r5, r2
 8017668:	4604      	mov	r4, r0
 801766a:	f7e8 fe19 	bl	80002a0 <strlen>
 801766e:	b150      	cbz	r0, 8017686 <rmw_validate_full_topic_name+0x2e>
 8017670:	7823      	ldrb	r3, [r4, #0]
 8017672:	2b2f      	cmp	r3, #47	@ 0x2f
 8017674:	d00c      	beq.n	8017690 <rmw_validate_full_topic_name+0x38>
 8017676:	2302      	movs	r3, #2
 8017678:	6033      	str	r3, [r6, #0]
 801767a:	b10d      	cbz	r5, 8017680 <rmw_validate_full_topic_name+0x28>
 801767c:	2300      	movs	r3, #0
 801767e:	602b      	str	r3, [r5, #0]
 8017680:	2000      	movs	r0, #0
 8017682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017686:	2301      	movs	r3, #1
 8017688:	6033      	str	r3, [r6, #0]
 801768a:	2d00      	cmp	r5, #0
 801768c:	d1f6      	bne.n	801767c <rmw_validate_full_topic_name+0x24>
 801768e:	e7f7      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017690:	1e47      	subs	r7, r0, #1
 8017692:	5de3      	ldrb	r3, [r4, r7]
 8017694:	2b2f      	cmp	r3, #47	@ 0x2f
 8017696:	d03f      	beq.n	8017718 <rmw_validate_full_topic_name+0xc0>
 8017698:	1e63      	subs	r3, r4, #1
 801769a:	4621      	mov	r1, r4
 801769c:	eb03 0e00 	add.w	lr, r3, r0
 80176a0:	469c      	mov	ip, r3
 80176a2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80176a6:	2a5f      	cmp	r2, #95	@ 0x5f
 80176a8:	d006      	beq.n	80176b8 <rmw_validate_full_topic_name+0x60>
 80176aa:	d823      	bhi.n	80176f4 <rmw_validate_full_topic_name+0x9c>
 80176ac:	2a39      	cmp	r2, #57	@ 0x39
 80176ae:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80176b2:	d82b      	bhi.n	801770c <rmw_validate_full_topic_name+0xb4>
 80176b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80176b6:	d920      	bls.n	80176fa <rmw_validate_full_topic_name+0xa2>
 80176b8:	4573      	cmp	r3, lr
 80176ba:	d1f1      	bne.n	80176a0 <rmw_validate_full_topic_name+0x48>
 80176bc:	4c21      	ldr	r4, [pc, #132]	@ (8017744 <rmw_validate_full_topic_name+0xec>)
 80176be:	2300      	movs	r3, #0
 80176c0:	e003      	b.n	80176ca <rmw_validate_full_topic_name+0x72>
 80176c2:	4298      	cmp	r0, r3
 80176c4:	f101 0101 	add.w	r1, r1, #1
 80176c8:	d02c      	beq.n	8017724 <rmw_validate_full_topic_name+0xcc>
 80176ca:	429f      	cmp	r7, r3
 80176cc:	f103 0301 	add.w	r3, r3, #1
 80176d0:	d0f7      	beq.n	80176c2 <rmw_validate_full_topic_name+0x6a>
 80176d2:	780a      	ldrb	r2, [r1, #0]
 80176d4:	2a2f      	cmp	r2, #47	@ 0x2f
 80176d6:	d1f4      	bne.n	80176c2 <rmw_validate_full_topic_name+0x6a>
 80176d8:	784a      	ldrb	r2, [r1, #1]
 80176da:	2a2f      	cmp	r2, #47	@ 0x2f
 80176dc:	d02d      	beq.n	801773a <rmw_validate_full_topic_name+0xe2>
 80176de:	5ca2      	ldrb	r2, [r4, r2]
 80176e0:	0752      	lsls	r2, r2, #29
 80176e2:	d5ee      	bpl.n	80176c2 <rmw_validate_full_topic_name+0x6a>
 80176e4:	2206      	movs	r2, #6
 80176e6:	6032      	str	r2, [r6, #0]
 80176e8:	2d00      	cmp	r5, #0
 80176ea:	d0c9      	beq.n	8017680 <rmw_validate_full_topic_name+0x28>
 80176ec:	602b      	str	r3, [r5, #0]
 80176ee:	e7c7      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 80176f0:	200b      	movs	r0, #11
 80176f2:	4770      	bx	lr
 80176f4:	3a61      	subs	r2, #97	@ 0x61
 80176f6:	2a19      	cmp	r2, #25
 80176f8:	d9de      	bls.n	80176b8 <rmw_validate_full_topic_name+0x60>
 80176fa:	2304      	movs	r3, #4
 80176fc:	6033      	str	r3, [r6, #0]
 80176fe:	2d00      	cmp	r5, #0
 8017700:	d0be      	beq.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017702:	f1c4 0401 	rsb	r4, r4, #1
 8017706:	4464      	add	r4, ip
 8017708:	602c      	str	r4, [r5, #0]
 801770a:	e7b9      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 801770c:	f1b8 0f19 	cmp.w	r8, #25
 8017710:	d9d2      	bls.n	80176b8 <rmw_validate_full_topic_name+0x60>
 8017712:	e7f2      	b.n	80176fa <rmw_validate_full_topic_name+0xa2>
 8017714:	200b      	movs	r0, #11
 8017716:	e7b4      	b.n	8017682 <rmw_validate_full_topic_name+0x2a>
 8017718:	2303      	movs	r3, #3
 801771a:	6033      	str	r3, [r6, #0]
 801771c:	2d00      	cmp	r5, #0
 801771e:	d0af      	beq.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017720:	602f      	str	r7, [r5, #0]
 8017722:	e7ad      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017724:	28f7      	cmp	r0, #247	@ 0xf7
 8017726:	d802      	bhi.n	801772e <rmw_validate_full_topic_name+0xd6>
 8017728:	2300      	movs	r3, #0
 801772a:	6033      	str	r3, [r6, #0]
 801772c:	e7a8      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 801772e:	2307      	movs	r3, #7
 8017730:	6033      	str	r3, [r6, #0]
 8017732:	2d00      	cmp	r5, #0
 8017734:	d0a4      	beq.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017736:	23f6      	movs	r3, #246	@ 0xf6
 8017738:	e7d8      	b.n	80176ec <rmw_validate_full_topic_name+0x94>
 801773a:	2205      	movs	r2, #5
 801773c:	6032      	str	r2, [r6, #0]
 801773e:	2d00      	cmp	r5, #0
 8017740:	d1d4      	bne.n	80176ec <rmw_validate_full_topic_name+0x94>
 8017742:	e79d      	b.n	8017680 <rmw_validate_full_topic_name+0x28>
 8017744:	08020537 	.word	0x08020537

08017748 <rmw_validate_namespace_with_size>:
 8017748:	2800      	cmp	r0, #0
 801774a:	d031      	beq.n	80177b0 <rmw_validate_namespace_with_size+0x68>
 801774c:	b570      	push	{r4, r5, r6, lr}
 801774e:	4614      	mov	r4, r2
 8017750:	b0c2      	sub	sp, #264	@ 0x108
 8017752:	b1ba      	cbz	r2, 8017784 <rmw_validate_namespace_with_size+0x3c>
 8017754:	2901      	cmp	r1, #1
 8017756:	460e      	mov	r6, r1
 8017758:	461d      	mov	r5, r3
 801775a:	d102      	bne.n	8017762 <rmw_validate_namespace_with_size+0x1a>
 801775c:	7803      	ldrb	r3, [r0, #0]
 801775e:	2b2f      	cmp	r3, #47	@ 0x2f
 8017760:	d015      	beq.n	801778e <rmw_validate_namespace_with_size+0x46>
 8017762:	aa01      	add	r2, sp, #4
 8017764:	4669      	mov	r1, sp
 8017766:	f7ff ff77 	bl	8017658 <rmw_validate_full_topic_name>
 801776a:	b960      	cbnz	r0, 8017786 <rmw_validate_namespace_with_size+0x3e>
 801776c:	9b00      	ldr	r3, [sp, #0]
 801776e:	b163      	cbz	r3, 801778a <rmw_validate_namespace_with_size+0x42>
 8017770:	2b07      	cmp	r3, #7
 8017772:	d00a      	beq.n	801778a <rmw_validate_namespace_with_size+0x42>
 8017774:	1e5a      	subs	r2, r3, #1
 8017776:	2a05      	cmp	r2, #5
 8017778:	d81c      	bhi.n	80177b4 <rmw_validate_namespace_with_size+0x6c>
 801777a:	e8df f002 	tbb	[pc, r2]
 801777e:	0c0c      	.short	0x0c0c
 8017780:	0c0c0c0c 	.word	0x0c0c0c0c
 8017784:	200b      	movs	r0, #11
 8017786:	b042      	add	sp, #264	@ 0x108
 8017788:	bd70      	pop	{r4, r5, r6, pc}
 801778a:	2ef5      	cmp	r6, #245	@ 0xf5
 801778c:	d809      	bhi.n	80177a2 <rmw_validate_namespace_with_size+0x5a>
 801778e:	2300      	movs	r3, #0
 8017790:	6023      	str	r3, [r4, #0]
 8017792:	2000      	movs	r0, #0
 8017794:	e7f7      	b.n	8017786 <rmw_validate_namespace_with_size+0x3e>
 8017796:	6023      	str	r3, [r4, #0]
 8017798:	2d00      	cmp	r5, #0
 801779a:	d0fa      	beq.n	8017792 <rmw_validate_namespace_with_size+0x4a>
 801779c:	9b01      	ldr	r3, [sp, #4]
 801779e:	602b      	str	r3, [r5, #0]
 80177a0:	e7f7      	b.n	8017792 <rmw_validate_namespace_with_size+0x4a>
 80177a2:	2307      	movs	r3, #7
 80177a4:	6023      	str	r3, [r4, #0]
 80177a6:	2d00      	cmp	r5, #0
 80177a8:	d0f3      	beq.n	8017792 <rmw_validate_namespace_with_size+0x4a>
 80177aa:	23f4      	movs	r3, #244	@ 0xf4
 80177ac:	602b      	str	r3, [r5, #0]
 80177ae:	e7f0      	b.n	8017792 <rmw_validate_namespace_with_size+0x4a>
 80177b0:	200b      	movs	r0, #11
 80177b2:	4770      	bx	lr
 80177b4:	4a03      	ldr	r2, [pc, #12]	@ (80177c4 <rmw_validate_namespace_with_size+0x7c>)
 80177b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80177ba:	a802      	add	r0, sp, #8
 80177bc:	f7ff fcd4 	bl	8017168 <rcutils_snprintf>
 80177c0:	2001      	movs	r0, #1
 80177c2:	e7e0      	b.n	8017786 <rmw_validate_namespace_with_size+0x3e>
 80177c4:	0801f32c 	.word	0x0801f32c

080177c8 <rmw_validate_namespace>:
 80177c8:	b168      	cbz	r0, 80177e6 <rmw_validate_namespace+0x1e>
 80177ca:	b570      	push	{r4, r5, r6, lr}
 80177cc:	460d      	mov	r5, r1
 80177ce:	4616      	mov	r6, r2
 80177d0:	4604      	mov	r4, r0
 80177d2:	f7e8 fd65 	bl	80002a0 <strlen>
 80177d6:	4633      	mov	r3, r6
 80177d8:	4601      	mov	r1, r0
 80177da:	462a      	mov	r2, r5
 80177dc:	4620      	mov	r0, r4
 80177de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80177e2:	f7ff bfb1 	b.w	8017748 <rmw_validate_namespace_with_size>
 80177e6:	200b      	movs	r0, #11
 80177e8:	4770      	bx	lr
 80177ea:	bf00      	nop

080177ec <rmw_namespace_validation_result_string>:
 80177ec:	2807      	cmp	r0, #7
 80177ee:	bf9a      	itte	ls
 80177f0:	4b02      	ldrls	r3, [pc, #8]	@ (80177fc <rmw_namespace_validation_result_string+0x10>)
 80177f2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80177f6:	4802      	ldrhi	r0, [pc, #8]	@ (8017800 <rmw_namespace_validation_result_string+0x14>)
 80177f8:	4770      	bx	lr
 80177fa:	bf00      	nop
 80177fc:	0801ff08 	.word	0x0801ff08
 8017800:	0801f37c 	.word	0x0801f37c

08017804 <rmw_validate_node_name>:
 8017804:	2800      	cmp	r0, #0
 8017806:	d037      	beq.n	8017878 <rmw_validate_node_name+0x74>
 8017808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801780a:	460e      	mov	r6, r1
 801780c:	2900      	cmp	r1, #0
 801780e:	d035      	beq.n	801787c <rmw_validate_node_name+0x78>
 8017810:	4617      	mov	r7, r2
 8017812:	4604      	mov	r4, r0
 8017814:	f7e8 fd44 	bl	80002a0 <strlen>
 8017818:	b1d8      	cbz	r0, 8017852 <rmw_validate_node_name+0x4e>
 801781a:	1e63      	subs	r3, r4, #1
 801781c:	1819      	adds	r1, r3, r0
 801781e:	461a      	mov	r2, r3
 8017820:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8017824:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8017828:	f02e 0c20 	bic.w	ip, lr, #32
 801782c:	2d09      	cmp	r5, #9
 801782e:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8017832:	d915      	bls.n	8017860 <rmw_validate_node_name+0x5c>
 8017834:	f1bc 0f19 	cmp.w	ip, #25
 8017838:	d912      	bls.n	8017860 <rmw_validate_node_name+0x5c>
 801783a:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801783e:	d00f      	beq.n	8017860 <rmw_validate_node_name+0x5c>
 8017840:	2302      	movs	r3, #2
 8017842:	6033      	str	r3, [r6, #0]
 8017844:	b11f      	cbz	r7, 801784e <rmw_validate_node_name+0x4a>
 8017846:	f1c4 0401 	rsb	r4, r4, #1
 801784a:	4414      	add	r4, r2
 801784c:	603c      	str	r4, [r7, #0]
 801784e:	2000      	movs	r0, #0
 8017850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017852:	2301      	movs	r3, #1
 8017854:	6033      	str	r3, [r6, #0]
 8017856:	2f00      	cmp	r7, #0
 8017858:	d0f9      	beq.n	801784e <rmw_validate_node_name+0x4a>
 801785a:	2300      	movs	r3, #0
 801785c:	603b      	str	r3, [r7, #0]
 801785e:	e7f6      	b.n	801784e <rmw_validate_node_name+0x4a>
 8017860:	4299      	cmp	r1, r3
 8017862:	d1dc      	bne.n	801781e <rmw_validate_node_name+0x1a>
 8017864:	7823      	ldrb	r3, [r4, #0]
 8017866:	4a0c      	ldr	r2, [pc, #48]	@ (8017898 <rmw_validate_node_name+0x94>)
 8017868:	5cd3      	ldrb	r3, [r2, r3]
 801786a:	f013 0304 	ands.w	r3, r3, #4
 801786e:	d10e      	bne.n	801788e <rmw_validate_node_name+0x8a>
 8017870:	28ff      	cmp	r0, #255	@ 0xff
 8017872:	d805      	bhi.n	8017880 <rmw_validate_node_name+0x7c>
 8017874:	6033      	str	r3, [r6, #0]
 8017876:	e7ea      	b.n	801784e <rmw_validate_node_name+0x4a>
 8017878:	200b      	movs	r0, #11
 801787a:	4770      	bx	lr
 801787c:	200b      	movs	r0, #11
 801787e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017880:	2304      	movs	r3, #4
 8017882:	6033      	str	r3, [r6, #0]
 8017884:	2f00      	cmp	r7, #0
 8017886:	d0e2      	beq.n	801784e <rmw_validate_node_name+0x4a>
 8017888:	23fe      	movs	r3, #254	@ 0xfe
 801788a:	603b      	str	r3, [r7, #0]
 801788c:	e7df      	b.n	801784e <rmw_validate_node_name+0x4a>
 801788e:	2303      	movs	r3, #3
 8017890:	6033      	str	r3, [r6, #0]
 8017892:	2f00      	cmp	r7, #0
 8017894:	d1e1      	bne.n	801785a <rmw_validate_node_name+0x56>
 8017896:	e7da      	b.n	801784e <rmw_validate_node_name+0x4a>
 8017898:	08020537 	.word	0x08020537

0801789c <rmw_node_name_validation_result_string>:
 801789c:	2804      	cmp	r0, #4
 801789e:	bf9a      	itte	ls
 80178a0:	4b02      	ldrls	r3, [pc, #8]	@ (80178ac <rmw_node_name_validation_result_string+0x10>)
 80178a2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80178a6:	4802      	ldrhi	r0, [pc, #8]	@ (80178b0 <rmw_node_name_validation_result_string+0x14>)
 80178a8:	4770      	bx	lr
 80178aa:	bf00      	nop
 80178ac:	0801ff28 	.word	0x0801ff28
 80178b0:	0801f524 	.word	0x0801f524

080178b4 <get_memory>:
 80178b4:	4603      	mov	r3, r0
 80178b6:	6840      	ldr	r0, [r0, #4]
 80178b8:	b158      	cbz	r0, 80178d2 <get_memory+0x1e>
 80178ba:	6842      	ldr	r2, [r0, #4]
 80178bc:	605a      	str	r2, [r3, #4]
 80178be:	b10a      	cbz	r2, 80178c4 <get_memory+0x10>
 80178c0:	2100      	movs	r1, #0
 80178c2:	6011      	str	r1, [r2, #0]
 80178c4:	681a      	ldr	r2, [r3, #0]
 80178c6:	6042      	str	r2, [r0, #4]
 80178c8:	b102      	cbz	r2, 80178cc <get_memory+0x18>
 80178ca:	6010      	str	r0, [r2, #0]
 80178cc:	2200      	movs	r2, #0
 80178ce:	6002      	str	r2, [r0, #0]
 80178d0:	6018      	str	r0, [r3, #0]
 80178d2:	4770      	bx	lr

080178d4 <put_memory>:
 80178d4:	680b      	ldr	r3, [r1, #0]
 80178d6:	b10b      	cbz	r3, 80178dc <put_memory+0x8>
 80178d8:	684a      	ldr	r2, [r1, #4]
 80178da:	605a      	str	r2, [r3, #4]
 80178dc:	684a      	ldr	r2, [r1, #4]
 80178de:	b102      	cbz	r2, 80178e2 <put_memory+0xe>
 80178e0:	6013      	str	r3, [r2, #0]
 80178e2:	6803      	ldr	r3, [r0, #0]
 80178e4:	428b      	cmp	r3, r1
 80178e6:	6843      	ldr	r3, [r0, #4]
 80178e8:	bf08      	it	eq
 80178ea:	6002      	streq	r2, [r0, #0]
 80178ec:	604b      	str	r3, [r1, #4]
 80178ee:	b103      	cbz	r3, 80178f2 <put_memory+0x1e>
 80178f0:	6019      	str	r1, [r3, #0]
 80178f2:	2300      	movs	r3, #0
 80178f4:	600b      	str	r3, [r1, #0]
 80178f6:	6041      	str	r1, [r0, #4]
 80178f8:	4770      	bx	lr
 80178fa:	bf00      	nop

080178fc <rmw_destroy_client>:
 80178fc:	b570      	push	{r4, r5, r6, lr}
 80178fe:	b128      	cbz	r0, 801790c <rmw_destroy_client+0x10>
 8017900:	4604      	mov	r4, r0
 8017902:	6800      	ldr	r0, [r0, #0]
 8017904:	460d      	mov	r5, r1
 8017906:	f7f8 fb6b 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 801790a:	b910      	cbnz	r0, 8017912 <rmw_destroy_client+0x16>
 801790c:	2401      	movs	r4, #1
 801790e:	4620      	mov	r0, r4
 8017910:	bd70      	pop	{r4, r5, r6, pc}
 8017912:	6863      	ldr	r3, [r4, #4]
 8017914:	2b00      	cmp	r3, #0
 8017916:	d0f9      	beq.n	801790c <rmw_destroy_client+0x10>
 8017918:	2d00      	cmp	r5, #0
 801791a:	d0f7      	beq.n	801790c <rmw_destroy_client+0x10>
 801791c:	6828      	ldr	r0, [r5, #0]
 801791e:	f7f8 fb5f 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 8017922:	2800      	cmp	r0, #0
 8017924:	d0f2      	beq.n	801790c <rmw_destroy_client+0x10>
 8017926:	686e      	ldr	r6, [r5, #4]
 8017928:	2e00      	cmp	r6, #0
 801792a:	d0ef      	beq.n	801790c <rmw_destroy_client+0x10>
 801792c:	6864      	ldr	r4, [r4, #4]
 801792e:	6932      	ldr	r2, [r6, #16]
 8017930:	6920      	ldr	r0, [r4, #16]
 8017932:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017936:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801793a:	6819      	ldr	r1, [r3, #0]
 801793c:	f002 fba2 	bl	801a084 <uxr_buffer_cancel_data>
 8017940:	4602      	mov	r2, r0
 8017942:	6920      	ldr	r0, [r4, #16]
 8017944:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017948:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801794c:	f7f8 fac2 	bl	800fed4 <run_xrce_session>
 8017950:	6920      	ldr	r0, [r4, #16]
 8017952:	6932      	ldr	r2, [r6, #16]
 8017954:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017958:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801795c:	6819      	ldr	r1, [r3, #0]
 801795e:	f7f9 fb13 	bl	8010f88 <uxr_buffer_delete_entity>
 8017962:	4602      	mov	r2, r0
 8017964:	6920      	ldr	r0, [r4, #16]
 8017966:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801796a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801796e:	f7f8 fab1 	bl	800fed4 <run_xrce_session>
 8017972:	f080 0401 	eor.w	r4, r0, #1
 8017976:	b2e4      	uxtb	r4, r4
 8017978:	4628      	mov	r0, r5
 801797a:	0064      	lsls	r4, r4, #1
 801797c:	f7f8 f98a 	bl	800fc94 <rmw_uxrce_fini_client_memory>
 8017980:	e7c5      	b.n	801790e <rmw_destroy_client+0x12>
 8017982:	bf00      	nop

08017984 <rmw_get_gid_for_client>:
 8017984:	b1a8      	cbz	r0, 80179b2 <rmw_get_gid_for_client+0x2e>
 8017986:	b538      	push	{r3, r4, r5, lr}
 8017988:	460c      	mov	r4, r1
 801798a:	b1a1      	cbz	r1, 80179b6 <rmw_get_gid_for_client+0x32>
 801798c:	4605      	mov	r5, r0
 801798e:	6800      	ldr	r0, [r0, #0]
 8017990:	b120      	cbz	r0, 801799c <rmw_get_gid_for_client+0x18>
 8017992:	4b0a      	ldr	r3, [pc, #40]	@ (80179bc <rmw_get_gid_for_client+0x38>)
 8017994:	6819      	ldr	r1, [r3, #0]
 8017996:	f7e8 fc23 	bl	80001e0 <strcmp>
 801799a:	b940      	cbnz	r0, 80179ae <rmw_get_gid_for_client+0x2a>
 801799c:	686b      	ldr	r3, [r5, #4]
 801799e:	2000      	movs	r0, #0
 80179a0:	6060      	str	r0, [r4, #4]
 80179a2:	60a0      	str	r0, [r4, #8]
 80179a4:	60e0      	str	r0, [r4, #12]
 80179a6:	6120      	str	r0, [r4, #16]
 80179a8:	691b      	ldr	r3, [r3, #16]
 80179aa:	6063      	str	r3, [r4, #4]
 80179ac:	bd38      	pop	{r3, r4, r5, pc}
 80179ae:	200c      	movs	r0, #12
 80179b0:	bd38      	pop	{r3, r4, r5, pc}
 80179b2:	200b      	movs	r0, #11
 80179b4:	4770      	bx	lr
 80179b6:	200b      	movs	r0, #11
 80179b8:	bd38      	pop	{r3, r4, r5, pc}
 80179ba:	bf00      	nop
 80179bc:	0801ff3c 	.word	0x0801ff3c

080179c0 <rmw_get_implementation_identifier>:
 80179c0:	4b01      	ldr	r3, [pc, #4]	@ (80179c8 <rmw_get_implementation_identifier+0x8>)
 80179c2:	6818      	ldr	r0, [r3, #0]
 80179c4:	4770      	bx	lr
 80179c6:	bf00      	nop
 80179c8:	0801ff3c 	.word	0x0801ff3c

080179cc <rmw_init_options_init>:
 80179cc:	b084      	sub	sp, #16
 80179ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80179d0:	b083      	sub	sp, #12
 80179d2:	ad09      	add	r5, sp, #36	@ 0x24
 80179d4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80179d8:	b130      	cbz	r0, 80179e8 <rmw_init_options_init+0x1c>
 80179da:	4604      	mov	r4, r0
 80179dc:	4628      	mov	r0, r5
 80179de:	f7f7 fd23 	bl	800f428 <rcutils_allocator_is_valid>
 80179e2:	b108      	cbz	r0, 80179e8 <rmw_init_options_init+0x1c>
 80179e4:	68a6      	ldr	r6, [r4, #8]
 80179e6:	b12e      	cbz	r6, 80179f4 <rmw_init_options_init+0x28>
 80179e8:	200b      	movs	r0, #11
 80179ea:	b003      	add	sp, #12
 80179ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80179f0:	b004      	add	sp, #16
 80179f2:	4770      	bx	lr
 80179f4:	2200      	movs	r2, #0
 80179f6:	2300      	movs	r3, #0
 80179f8:	e9c4 2300 	strd	r2, r3, [r4]
 80179fc:	4b20      	ldr	r3, [pc, #128]	@ (8017a80 <rmw_init_options_init+0xb4>)
 80179fe:	681b      	ldr	r3, [r3, #0]
 8017a00:	60a3      	str	r3, [r4, #8]
 8017a02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017a04:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8017a08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8017a0c:	466f      	mov	r7, sp
 8017a0e:	682b      	ldr	r3, [r5, #0]
 8017a10:	f8cc 3000 	str.w	r3, [ip]
 8017a14:	4638      	mov	r0, r7
 8017a16:	63a6      	str	r6, [r4, #56]	@ 0x38
 8017a18:	60e6      	str	r6, [r4, #12]
 8017a1a:	f003 fe53 	bl	801b6c4 <rmw_get_default_security_options>
 8017a1e:	e897 0003 	ldmia.w	r7, {r0, r1}
 8017a22:	f104 0310 	add.w	r3, r4, #16
 8017a26:	e883 0003 	stmia.w	r3, {r0, r1}
 8017a2a:	2203      	movs	r2, #3
 8017a2c:	4815      	ldr	r0, [pc, #84]	@ (8017a84 <rmw_init_options_init+0xb8>)
 8017a2e:	4916      	ldr	r1, [pc, #88]	@ (8017a88 <rmw_init_options_init+0xbc>)
 8017a30:	f7f8 f870 	bl	800fb14 <rmw_uxrce_init_init_options_impl_memory>
 8017a34:	4813      	ldr	r0, [pc, #76]	@ (8017a84 <rmw_init_options_init+0xb8>)
 8017a36:	f7ff ff3d 	bl	80178b4 <get_memory>
 8017a3a:	b1f0      	cbz	r0, 8017a7a <rmw_init_options_init+0xae>
 8017a3c:	4a13      	ldr	r2, [pc, #76]	@ (8017a8c <rmw_init_options_init+0xc0>)
 8017a3e:	6883      	ldr	r3, [r0, #8]
 8017a40:	6851      	ldr	r1, [r2, #4]
 8017a42:	7810      	ldrb	r0, [r2, #0]
 8017a44:	6523      	str	r3, [r4, #80]	@ 0x50
 8017a46:	7418      	strb	r0, [r3, #16]
 8017a48:	6159      	str	r1, [r3, #20]
 8017a4a:	68d1      	ldr	r1, [r2, #12]
 8017a4c:	61d9      	str	r1, [r3, #28]
 8017a4e:	6911      	ldr	r1, [r2, #16]
 8017a50:	6219      	str	r1, [r3, #32]
 8017a52:	6951      	ldr	r1, [r2, #20]
 8017a54:	6892      	ldr	r2, [r2, #8]
 8017a56:	619a      	str	r2, [r3, #24]
 8017a58:	6259      	str	r1, [r3, #36]	@ 0x24
 8017a5a:	f7fa febf 	bl	80127dc <uxr_nanos>
 8017a5e:	f004 f95d 	bl	801bd1c <srand>
 8017a62:	f004 f989 	bl	801bd78 <rand>
 8017a66:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8017a68:	6298      	str	r0, [r3, #40]	@ 0x28
 8017a6a:	2800      	cmp	r0, #0
 8017a6c:	d0f9      	beq.n	8017a62 <rmw_init_options_init+0x96>
 8017a6e:	2000      	movs	r0, #0
 8017a70:	b003      	add	sp, #12
 8017a72:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017a76:	b004      	add	sp, #16
 8017a78:	4770      	bx	lr
 8017a7a:	2001      	movs	r0, #1
 8017a7c:	e7b5      	b.n	80179ea <rmw_init_options_init+0x1e>
 8017a7e:	bf00      	nop
 8017a80:	0801ff3c 	.word	0x0801ff3c
 8017a84:	2000c810 	.word	0x2000c810
 8017a88:	2000c78c 	.word	0x2000c78c
 8017a8c:	2000c660 	.word	0x2000c660

08017a90 <rmw_init_options_copy>:
 8017a90:	2800      	cmp	r0, #0
 8017a92:	d03e      	beq.n	8017b12 <rmw_init_options_copy+0x82>
 8017a94:	b570      	push	{r4, r5, r6, lr}
 8017a96:	460d      	mov	r5, r1
 8017a98:	b149      	cbz	r1, 8017aae <rmw_init_options_copy+0x1e>
 8017a9a:	4604      	mov	r4, r0
 8017a9c:	6880      	ldr	r0, [r0, #8]
 8017a9e:	b120      	cbz	r0, 8017aaa <rmw_init_options_copy+0x1a>
 8017aa0:	4b21      	ldr	r3, [pc, #132]	@ (8017b28 <rmw_init_options_copy+0x98>)
 8017aa2:	6819      	ldr	r1, [r3, #0]
 8017aa4:	f7e8 fb9c 	bl	80001e0 <strcmp>
 8017aa8:	bb78      	cbnz	r0, 8017b0a <rmw_init_options_copy+0x7a>
 8017aaa:	68ab      	ldr	r3, [r5, #8]
 8017aac:	b11b      	cbz	r3, 8017ab6 <rmw_init_options_copy+0x26>
 8017aae:	f04f 0c0b 	mov.w	ip, #11
 8017ab2:	4660      	mov	r0, ip
 8017ab4:	bd70      	pop	{r4, r5, r6, pc}
 8017ab6:	2258      	movs	r2, #88	@ 0x58
 8017ab8:	4621      	mov	r1, r4
 8017aba:	4628      	mov	r0, r5
 8017abc:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8017ac0:	f004 fe7f 	bl	801c7c2 <memcpy>
 8017ac4:	4630      	mov	r0, r6
 8017ac6:	f7f7 fcaf 	bl	800f428 <rcutils_allocator_is_valid>
 8017aca:	2800      	cmp	r0, #0
 8017acc:	d0ef      	beq.n	8017aae <rmw_init_options_copy+0x1e>
 8017ace:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017ad0:	b138      	cbz	r0, 8017ae2 <rmw_init_options_copy+0x52>
 8017ad2:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8017ad6:	4631      	mov	r1, r6
 8017ad8:	f003 fdc0 	bl	801b65c <rmw_enclave_options_copy>
 8017adc:	4684      	mov	ip, r0
 8017ade:	2800      	cmp	r0, #0
 8017ae0:	d1e7      	bne.n	8017ab2 <rmw_init_options_copy+0x22>
 8017ae2:	4812      	ldr	r0, [pc, #72]	@ (8017b2c <rmw_init_options_copy+0x9c>)
 8017ae4:	f7ff fee6 	bl	80178b4 <get_memory>
 8017ae8:	b1b8      	cbz	r0, 8017b1a <rmw_init_options_copy+0x8a>
 8017aea:	6883      	ldr	r3, [r0, #8]
 8017aec:	652b      	str	r3, [r5, #80]	@ 0x50
 8017aee:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8017af0:	3510      	adds	r5, #16
 8017af2:	f103 0410 	add.w	r4, r3, #16
 8017af6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017af8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017afa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8017afe:	f04f 0c00 	mov.w	ip, #0
 8017b02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8017b06:	4660      	mov	r0, ip
 8017b08:	bd70      	pop	{r4, r5, r6, pc}
 8017b0a:	f04f 0c0c 	mov.w	ip, #12
 8017b0e:	4660      	mov	r0, ip
 8017b10:	bd70      	pop	{r4, r5, r6, pc}
 8017b12:	f04f 0c0b 	mov.w	ip, #11
 8017b16:	4660      	mov	r0, ip
 8017b18:	4770      	bx	lr
 8017b1a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8017b1c:	4631      	mov	r1, r6
 8017b1e:	f003 fdbf 	bl	801b6a0 <rmw_enclave_options_fini>
 8017b22:	f04f 0c01 	mov.w	ip, #1
 8017b26:	e7c4      	b.n	8017ab2 <rmw_init_options_copy+0x22>
 8017b28:	0801ff3c 	.word	0x0801ff3c
 8017b2c:	2000c810 	.word	0x2000c810

08017b30 <rmw_init_options_fini>:
 8017b30:	2800      	cmp	r0, #0
 8017b32:	d035      	beq.n	8017ba0 <rmw_init_options_fini+0x70>
 8017b34:	b530      	push	{r4, r5, lr}
 8017b36:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8017b3a:	b097      	sub	sp, #92	@ 0x5c
 8017b3c:	4604      	mov	r4, r0
 8017b3e:	4628      	mov	r0, r5
 8017b40:	f7f7 fc72 	bl	800f428 <rcutils_allocator_is_valid>
 8017b44:	b320      	cbz	r0, 8017b90 <rmw_init_options_fini+0x60>
 8017b46:	68a0      	ldr	r0, [r4, #8]
 8017b48:	b120      	cbz	r0, 8017b54 <rmw_init_options_fini+0x24>
 8017b4a:	4b16      	ldr	r3, [pc, #88]	@ (8017ba4 <rmw_init_options_fini+0x74>)
 8017b4c:	6819      	ldr	r1, [r3, #0]
 8017b4e:	f7e8 fb47 	bl	80001e0 <strcmp>
 8017b52:	bb18      	cbnz	r0, 8017b9c <rmw_init_options_fini+0x6c>
 8017b54:	4b14      	ldr	r3, [pc, #80]	@ (8017ba8 <rmw_init_options_fini+0x78>)
 8017b56:	6819      	ldr	r1, [r3, #0]
 8017b58:	b1e9      	cbz	r1, 8017b96 <rmw_init_options_fini+0x66>
 8017b5a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8017b5c:	e001      	b.n	8017b62 <rmw_init_options_fini+0x32>
 8017b5e:	6849      	ldr	r1, [r1, #4]
 8017b60:	b1c9      	cbz	r1, 8017b96 <rmw_init_options_fini+0x66>
 8017b62:	688b      	ldr	r3, [r1, #8]
 8017b64:	429a      	cmp	r2, r3
 8017b66:	d1fa      	bne.n	8017b5e <rmw_init_options_fini+0x2e>
 8017b68:	480f      	ldr	r0, [pc, #60]	@ (8017ba8 <rmw_init_options_fini+0x78>)
 8017b6a:	f7ff feb3 	bl	80178d4 <put_memory>
 8017b6e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8017b70:	b118      	cbz	r0, 8017b7a <rmw_init_options_fini+0x4a>
 8017b72:	4629      	mov	r1, r5
 8017b74:	f003 fd94 	bl	801b6a0 <rmw_enclave_options_fini>
 8017b78:	b940      	cbnz	r0, 8017b8c <rmw_init_options_fini+0x5c>
 8017b7a:	4668      	mov	r0, sp
 8017b7c:	f7ff fca6 	bl	80174cc <rmw_get_zero_initialized_init_options>
 8017b80:	2258      	movs	r2, #88	@ 0x58
 8017b82:	4669      	mov	r1, sp
 8017b84:	4620      	mov	r0, r4
 8017b86:	f004 fe1c 	bl	801c7c2 <memcpy>
 8017b8a:	2000      	movs	r0, #0
 8017b8c:	b017      	add	sp, #92	@ 0x5c
 8017b8e:	bd30      	pop	{r4, r5, pc}
 8017b90:	200b      	movs	r0, #11
 8017b92:	b017      	add	sp, #92	@ 0x5c
 8017b94:	bd30      	pop	{r4, r5, pc}
 8017b96:	2001      	movs	r0, #1
 8017b98:	b017      	add	sp, #92	@ 0x5c
 8017b9a:	bd30      	pop	{r4, r5, pc}
 8017b9c:	200c      	movs	r0, #12
 8017b9e:	e7f5      	b.n	8017b8c <rmw_init_options_fini+0x5c>
 8017ba0:	200b      	movs	r0, #11
 8017ba2:	4770      	bx	lr
 8017ba4:	0801ff3c 	.word	0x0801ff3c
 8017ba8:	2000c810 	.word	0x2000c810

08017bac <rmw_init>:
 8017bac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017bb0:	b083      	sub	sp, #12
 8017bb2:	2800      	cmp	r0, #0
 8017bb4:	f000 80d4 	beq.w	8017d60 <rmw_init+0x1b4>
 8017bb8:	460e      	mov	r6, r1
 8017bba:	2900      	cmp	r1, #0
 8017bbc:	f000 80d0 	beq.w	8017d60 <rmw_init+0x1b4>
 8017bc0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8017bc2:	4605      	mov	r5, r0
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	f000 80cb 	beq.w	8017d60 <rmw_init+0x1b4>
 8017bca:	4b77      	ldr	r3, [pc, #476]	@ (8017da8 <rmw_init+0x1fc>)
 8017bcc:	6880      	ldr	r0, [r0, #8]
 8017bce:	681f      	ldr	r7, [r3, #0]
 8017bd0:	b128      	cbz	r0, 8017bde <rmw_init+0x32>
 8017bd2:	4639      	mov	r1, r7
 8017bd4:	f7e8 fb04 	bl	80001e0 <strcmp>
 8017bd8:	2800      	cmp	r0, #0
 8017bda:	f040 80d3 	bne.w	8017d84 <rmw_init+0x1d8>
 8017bde:	e9d5 2300 	ldrd	r2, r3, [r5]
 8017be2:	4c72      	ldr	r4, [pc, #456]	@ (8017dac <rmw_init+0x200>)
 8017be4:	4972      	ldr	r1, [pc, #456]	@ (8017db0 <rmw_init+0x204>)
 8017be6:	4873      	ldr	r0, [pc, #460]	@ (8017db4 <rmw_init+0x208>)
 8017be8:	60b7      	str	r7, [r6, #8]
 8017bea:	e9c6 2300 	strd	r2, r3, [r6]
 8017bee:	68eb      	ldr	r3, [r5, #12]
 8017bf0:	66b3      	str	r3, [r6, #104]	@ 0x68
 8017bf2:	2201      	movs	r2, #1
 8017bf4:	f7f7 ff2e 	bl	800fa54 <rmw_uxrce_init_session_memory>
 8017bf8:	4620      	mov	r0, r4
 8017bfa:	496f      	ldr	r1, [pc, #444]	@ (8017db8 <rmw_init+0x20c>)
 8017bfc:	2204      	movs	r2, #4
 8017bfe:	f7f7 ff69 	bl	800fad4 <rmw_uxrce_init_static_input_buffer_memory>
 8017c02:	f04f 0800 	mov.w	r8, #0
 8017c06:	486b      	ldr	r0, [pc, #428]	@ (8017db4 <rmw_init+0x208>)
 8017c08:	f884 800d 	strb.w	r8, [r4, #13]
 8017c0c:	f7ff fe52 	bl	80178b4 <get_memory>
 8017c10:	2800      	cmp	r0, #0
 8017c12:	f000 80b2 	beq.w	8017d7a <rmw_init+0x1ce>
 8017c16:	6884      	ldr	r4, [r0, #8]
 8017c18:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8017c1a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8017c1c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8017c20:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8017c24:	9101      	str	r1, [sp, #4]
 8017c26:	6a00      	ldr	r0, [r0, #32]
 8017c28:	9000      	str	r0, [sp, #0]
 8017c2a:	f104 0910 	add.w	r9, r4, #16
 8017c2e:	4661      	mov	r1, ip
 8017c30:	4648      	mov	r0, r9
 8017c32:	f001 fc7b 	bl	801952c <uxr_set_custom_transport_callbacks>
 8017c36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8017c3a:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8017c3e:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8017c42:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8017c46:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8017c4a:	495c      	ldr	r1, [pc, #368]	@ (8017dbc <rmw_init+0x210>)
 8017c4c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8017c50:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8017c54:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8017c58:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8017c5c:	4858      	ldr	r0, [pc, #352]	@ (8017dc0 <rmw_init+0x214>)
 8017c5e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8017c62:	2201      	movs	r2, #1
 8017c64:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8017c66:	f7f7 fed5 	bl	800fa14 <rmw_uxrce_init_node_memory>
 8017c6a:	4956      	ldr	r1, [pc, #344]	@ (8017dc4 <rmw_init+0x218>)
 8017c6c:	4856      	ldr	r0, [pc, #344]	@ (8017dc8 <rmw_init+0x21c>)
 8017c6e:	2205      	movs	r2, #5
 8017c70:	f7f7 feb0 	bl	800f9d4 <rmw_uxrce_init_subscription_memory>
 8017c74:	4955      	ldr	r1, [pc, #340]	@ (8017dcc <rmw_init+0x220>)
 8017c76:	4856      	ldr	r0, [pc, #344]	@ (8017dd0 <rmw_init+0x224>)
 8017c78:	220a      	movs	r2, #10
 8017c7a:	f7f7 fe8b 	bl	800f994 <rmw_uxrce_init_publisher_memory>
 8017c7e:	4955      	ldr	r1, [pc, #340]	@ (8017dd4 <rmw_init+0x228>)
 8017c80:	4855      	ldr	r0, [pc, #340]	@ (8017dd8 <rmw_init+0x22c>)
 8017c82:	2201      	movs	r2, #1
 8017c84:	f7f7 fe46 	bl	800f914 <rmw_uxrce_init_service_memory>
 8017c88:	4954      	ldr	r1, [pc, #336]	@ (8017ddc <rmw_init+0x230>)
 8017c8a:	4855      	ldr	r0, [pc, #340]	@ (8017de0 <rmw_init+0x234>)
 8017c8c:	2201      	movs	r2, #1
 8017c8e:	f7f7 fe61 	bl	800f954 <rmw_uxrce_init_client_memory>
 8017c92:	4954      	ldr	r1, [pc, #336]	@ (8017de4 <rmw_init+0x238>)
 8017c94:	4854      	ldr	r0, [pc, #336]	@ (8017de8 <rmw_init+0x23c>)
 8017c96:	220f      	movs	r2, #15
 8017c98:	f7f7 fefc 	bl	800fa94 <rmw_uxrce_init_topic_memory>
 8017c9c:	4953      	ldr	r1, [pc, #332]	@ (8017dec <rmw_init+0x240>)
 8017c9e:	4854      	ldr	r0, [pc, #336]	@ (8017df0 <rmw_init+0x244>)
 8017ca0:	2203      	movs	r2, #3
 8017ca2:	f7f7 ff37 	bl	800fb14 <rmw_uxrce_init_init_options_impl_memory>
 8017ca6:	4953      	ldr	r1, [pc, #332]	@ (8017df4 <rmw_init+0x248>)
 8017ca8:	4853      	ldr	r0, [pc, #332]	@ (8017df8 <rmw_init+0x24c>)
 8017caa:	2204      	movs	r2, #4
 8017cac:	f7f7 ff52 	bl	800fb54 <rmw_uxrce_init_wait_set_memory>
 8017cb0:	4952      	ldr	r1, [pc, #328]	@ (8017dfc <rmw_init+0x250>)
 8017cb2:	4853      	ldr	r0, [pc, #332]	@ (8017e00 <rmw_init+0x254>)
 8017cb4:	2204      	movs	r2, #4
 8017cb6:	f7f7 ff6d 	bl	800fb94 <rmw_uxrce_init_guard_condition_memory>
 8017cba:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8017cbc:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8017cbe:	4642      	mov	r2, r8
 8017cc0:	f000 fd92 	bl	80187e8 <rmw_uxrce_transport_init>
 8017cc4:	4607      	mov	r7, r0
 8017cc6:	2800      	cmp	r0, #0
 8017cc8:	d161      	bne.n	8017d8e <rmw_init+0x1e2>
 8017cca:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8017ccc:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8017cd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017cd2:	4628      	mov	r0, r5
 8017cd4:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8017cd8:	f7f9 fbea 	bl	80114b0 <uxr_init_session>
 8017cdc:	4628      	mov	r0, r5
 8017cde:	4949      	ldr	r1, [pc, #292]	@ (8017e04 <rmw_init+0x258>)
 8017ce0:	4622      	mov	r2, r4
 8017ce2:	f7f9 fc09 	bl	80114f8 <uxr_set_topic_callback>
 8017ce6:	4628      	mov	r0, r5
 8017ce8:	4947      	ldr	r1, [pc, #284]	@ (8017e08 <rmw_init+0x25c>)
 8017cea:	463a      	mov	r2, r7
 8017cec:	f7f9 fc00 	bl	80114f0 <uxr_set_status_callback>
 8017cf0:	4628      	mov	r0, r5
 8017cf2:	4946      	ldr	r1, [pc, #280]	@ (8017e0c <rmw_init+0x260>)
 8017cf4:	463a      	mov	r2, r7
 8017cf6:	f7f9 fc03 	bl	8011500 <uxr_set_request_callback>
 8017cfa:	4628      	mov	r0, r5
 8017cfc:	4944      	ldr	r1, [pc, #272]	@ (8017e10 <rmw_init+0x264>)
 8017cfe:	463a      	mov	r2, r7
 8017d00:	f7f9 fc02 	bl	8011508 <uxr_set_reply_callback>
 8017d04:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017d08:	2304      	movs	r3, #4
 8017d0a:	0092      	lsls	r2, r2, #2
 8017d0c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8017d10:	4628      	mov	r0, r5
 8017d12:	f7f9 fc27 	bl	8011564 <uxr_create_input_reliable_stream>
 8017d16:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017d1a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8017d1e:	2304      	movs	r3, #4
 8017d20:	0092      	lsls	r2, r2, #2
 8017d22:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8017d26:	4628      	mov	r0, r5
 8017d28:	f7f9 fc04 	bl	8011534 <uxr_create_output_reliable_stream>
 8017d2c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8017d30:	4628      	mov	r0, r5
 8017d32:	f7f9 fc11 	bl	8011558 <uxr_create_input_best_effort_stream>
 8017d36:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8017d3a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8017d3e:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8017d42:	3114      	adds	r1, #20
 8017d44:	4628      	mov	r0, r5
 8017d46:	f7f9 fbe3 	bl	8011510 <uxr_create_output_best_effort_stream>
 8017d4a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8017d4e:	4628      	mov	r0, r5
 8017d50:	f7fa f97a 	bl	8012048 <uxr_create_session>
 8017d54:	4605      	mov	r5, r0
 8017d56:	b140      	cbz	r0, 8017d6a <rmw_init+0x1be>
 8017d58:	4638      	mov	r0, r7
 8017d5a:	b003      	add	sp, #12
 8017d5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d60:	270b      	movs	r7, #11
 8017d62:	4638      	mov	r0, r7
 8017d64:	b003      	add	sp, #12
 8017d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d6a:	4648      	mov	r0, r9
 8017d6c:	f001 fc20 	bl	80195b0 <uxr_close_custom_transport>
 8017d70:	4810      	ldr	r0, [pc, #64]	@ (8017db4 <rmw_init+0x208>)
 8017d72:	4621      	mov	r1, r4
 8017d74:	f7ff fdae 	bl	80178d4 <put_memory>
 8017d78:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8017d7a:	2701      	movs	r7, #1
 8017d7c:	4638      	mov	r0, r7
 8017d7e:	b003      	add	sp, #12
 8017d80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d84:	270c      	movs	r7, #12
 8017d86:	4638      	mov	r0, r7
 8017d88:	b003      	add	sp, #12
 8017d8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d8e:	4648      	mov	r0, r9
 8017d90:	f001 fc0e 	bl	80195b0 <uxr_close_custom_transport>
 8017d94:	4807      	ldr	r0, [pc, #28]	@ (8017db4 <rmw_init+0x208>)
 8017d96:	4621      	mov	r1, r4
 8017d98:	f7ff fd9c 	bl	80178d4 <put_memory>
 8017d9c:	4638      	mov	r0, r7
 8017d9e:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8017da2:	b003      	add	sp, #12
 8017da4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017da8:	0801ff3c 	.word	0x0801ff3c
 8017dac:	2000e920 	.word	0x2000e920
 8017db0:	2000fa18 	.word	0x2000fa18
 8017db4:	20010fc0 	.word	0x20010fc0
 8017db8:	2000c820 	.word	0x2000c820
 8017dbc:	2000f960 	.word	0x2000f960
 8017dc0:	2000fa04 	.word	0x2000fa04
 8017dc4:	2000ec98 	.word	0x2000ec98
 8017dc8:	2000f0d0 	.word	0x2000f0d0
 8017dcc:	2000f0e0 	.word	0x2000f0e0
 8017dd0:	2000f950 	.word	0x2000f950
 8017dd4:	2000ebc0 	.word	0x2000ebc0
 8017dd8:	2000ec88 	.word	0x2000ec88
 8017ddc:	2000eae8 	.word	0x2000eae8
 8017de0:	2000ebb0 	.word	0x2000ebb0
 8017de4:	2000e930 	.word	0x2000e930
 8017de8:	2000ead4 	.word	0x2000ead4
 8017dec:	2000c78c 	.word	0x2000c78c
 8017df0:	2000c810 	.word	0x2000c810
 8017df4:	2000c70c 	.word	0x2000c70c
 8017df8:	2000c77c 	.word	0x2000c77c
 8017dfc:	2000c67c 	.word	0x2000c67c
 8017e00:	2000c6fc 	.word	0x2000c6fc
 8017e04:	0801b6d5 	.word	0x0801b6d5
 8017e08:	0801b6cd 	.word	0x0801b6cd
 8017e0c:	0801b76d 	.word	0x0801b76d
 8017e10:	0801b809 	.word	0x0801b809

08017e14 <rmw_context_fini>:
 8017e14:	4b17      	ldr	r3, [pc, #92]	@ (8017e74 <rmw_context_fini+0x60>)
 8017e16:	b570      	push	{r4, r5, r6, lr}
 8017e18:	681c      	ldr	r4, [r3, #0]
 8017e1a:	4605      	mov	r5, r0
 8017e1c:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8017e1e:	b33c      	cbz	r4, 8017e70 <rmw_context_fini+0x5c>
 8017e20:	2600      	movs	r6, #0
 8017e22:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8017e26:	691a      	ldr	r2, [r3, #16]
 8017e28:	4282      	cmp	r2, r0
 8017e2a:	d018      	beq.n	8017e5e <rmw_context_fini+0x4a>
 8017e2c:	2c00      	cmp	r4, #0
 8017e2e:	d1f8      	bne.n	8017e22 <rmw_context_fini+0xe>
 8017e30:	b188      	cbz	r0, 8017e56 <rmw_context_fini+0x42>
 8017e32:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017e36:	789b      	ldrb	r3, [r3, #2]
 8017e38:	2b01      	cmp	r3, #1
 8017e3a:	bf14      	ite	ne
 8017e3c:	210a      	movne	r1, #10
 8017e3e:	2100      	moveq	r1, #0
 8017e40:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017e44:	f7fa f8d8 	bl	8011ff8 <uxr_delete_session_retries>
 8017e48:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017e4a:	f7f7 fec3 	bl	800fbd4 <rmw_uxrce_fini_session_memory>
 8017e4e:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017e50:	3010      	adds	r0, #16
 8017e52:	f001 fbad 	bl	80195b0 <uxr_close_custom_transport>
 8017e56:	2300      	movs	r3, #0
 8017e58:	66eb      	str	r3, [r5, #108]	@ 0x6c
 8017e5a:	4630      	mov	r0, r6
 8017e5c:	bd70      	pop	{r4, r5, r6, pc}
 8017e5e:	f103 0018 	add.w	r0, r3, #24
 8017e62:	f000 f911 	bl	8018088 <rmw_destroy_node>
 8017e66:	4606      	mov	r6, r0
 8017e68:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8017e6a:	2c00      	cmp	r4, #0
 8017e6c:	d1d9      	bne.n	8017e22 <rmw_context_fini+0xe>
 8017e6e:	e7df      	b.n	8017e30 <rmw_context_fini+0x1c>
 8017e70:	4626      	mov	r6, r4
 8017e72:	e7dd      	b.n	8017e30 <rmw_context_fini+0x1c>
 8017e74:	2000fa04 	.word	0x2000fa04

08017e78 <create_topic>:
 8017e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e7c:	4604      	mov	r4, r0
 8017e7e:	b084      	sub	sp, #16
 8017e80:	4824      	ldr	r0, [pc, #144]	@ (8017f14 <create_topic+0x9c>)
 8017e82:	460f      	mov	r7, r1
 8017e84:	4616      	mov	r6, r2
 8017e86:	f7ff fd15 	bl	80178b4 <get_memory>
 8017e8a:	2800      	cmp	r0, #0
 8017e8c:	d03c      	beq.n	8017f08 <create_topic+0x90>
 8017e8e:	6923      	ldr	r3, [r4, #16]
 8017e90:	6885      	ldr	r5, [r0, #8]
 8017e92:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8017f1c <create_topic+0xa4>
 8017e96:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017e9a:	e9c5 6405 	strd	r6, r4, [r5, #20]
 8017e9e:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8017ea2:	1c42      	adds	r2, r0, #1
 8017ea4:	2102      	movs	r1, #2
 8017ea6:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8017eaa:	f7f9 fa45 	bl	8011338 <uxr_object_id>
 8017eae:	223c      	movs	r2, #60	@ 0x3c
 8017eb0:	6128      	str	r0, [r5, #16]
 8017eb2:	4641      	mov	r1, r8
 8017eb4:	4638      	mov	r0, r7
 8017eb6:	f7f8 f879 	bl	800ffac <generate_topic_name>
 8017eba:	b310      	cbz	r0, 8017f02 <create_topic+0x8a>
 8017ebc:	4f16      	ldr	r7, [pc, #88]	@ (8017f18 <create_topic+0xa0>)
 8017ebe:	4630      	mov	r0, r6
 8017ec0:	2264      	movs	r2, #100	@ 0x64
 8017ec2:	4639      	mov	r1, r7
 8017ec4:	f7f8 f842 	bl	800ff4c <generate_type_name>
 8017ec8:	b1d8      	cbz	r0, 8017f02 <create_topic+0x8a>
 8017eca:	6920      	ldr	r0, [r4, #16]
 8017ecc:	2306      	movs	r3, #6
 8017ece:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8017ed2:	f8cd 8000 	str.w	r8, [sp]
 8017ed6:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8017eda:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017ede:	6811      	ldr	r1, [r2, #0]
 8017ee0:	6963      	ldr	r3, [r4, #20]
 8017ee2:	692a      	ldr	r2, [r5, #16]
 8017ee4:	f7f9 f8cc 	bl	8011080 <uxr_buffer_create_topic_bin>
 8017ee8:	4602      	mov	r2, r0
 8017eea:	6920      	ldr	r0, [r4, #16]
 8017eec:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8017ef0:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8017ef4:	f7f7 ffee 	bl	800fed4 <run_xrce_session>
 8017ef8:	b118      	cbz	r0, 8017f02 <create_topic+0x8a>
 8017efa:	4628      	mov	r0, r5
 8017efc:	b004      	add	sp, #16
 8017efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f02:	4628      	mov	r0, r5
 8017f04:	f7f7 fedc 	bl	800fcc0 <rmw_uxrce_fini_topic_memory>
 8017f08:	2500      	movs	r5, #0
 8017f0a:	4628      	mov	r0, r5
 8017f0c:	b004      	add	sp, #16
 8017f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017f12:	bf00      	nop
 8017f14:	2000ead4 	.word	0x2000ead4
 8017f18:	200111cc 	.word	0x200111cc
 8017f1c:	20011230 	.word	0x20011230

08017f20 <destroy_topic>:
 8017f20:	b538      	push	{r3, r4, r5, lr}
 8017f22:	6984      	ldr	r4, [r0, #24]
 8017f24:	b1d4      	cbz	r4, 8017f5c <destroy_topic+0x3c>
 8017f26:	4605      	mov	r5, r0
 8017f28:	6920      	ldr	r0, [r4, #16]
 8017f2a:	692a      	ldr	r2, [r5, #16]
 8017f2c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8017f30:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8017f34:	6819      	ldr	r1, [r3, #0]
 8017f36:	f7f9 f827 	bl	8010f88 <uxr_buffer_delete_entity>
 8017f3a:	4602      	mov	r2, r0
 8017f3c:	6920      	ldr	r0, [r4, #16]
 8017f3e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8017f42:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8017f46:	f7f7 ffc5 	bl	800fed4 <run_xrce_session>
 8017f4a:	f080 0401 	eor.w	r4, r0, #1
 8017f4e:	b2e4      	uxtb	r4, r4
 8017f50:	4628      	mov	r0, r5
 8017f52:	0064      	lsls	r4, r4, #1
 8017f54:	f7f7 feb4 	bl	800fcc0 <rmw_uxrce_fini_topic_memory>
 8017f58:	4620      	mov	r0, r4
 8017f5a:	bd38      	pop	{r3, r4, r5, pc}
 8017f5c:	2401      	movs	r4, #1
 8017f5e:	4620      	mov	r0, r4
 8017f60:	bd38      	pop	{r3, r4, r5, pc}
 8017f62:	bf00      	nop

08017f64 <create_node>:
 8017f64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017f68:	b083      	sub	sp, #12
 8017f6a:	2b00      	cmp	r3, #0
 8017f6c:	d063      	beq.n	8018036 <create_node+0xd2>
 8017f6e:	4606      	mov	r6, r0
 8017f70:	4836      	ldr	r0, [pc, #216]	@ (801804c <create_node+0xe8>)
 8017f72:	460f      	mov	r7, r1
 8017f74:	4690      	mov	r8, r2
 8017f76:	461d      	mov	r5, r3
 8017f78:	f7ff fc9c 	bl	80178b4 <get_memory>
 8017f7c:	2800      	cmp	r0, #0
 8017f7e:	d05a      	beq.n	8018036 <create_node+0xd2>
 8017f80:	6884      	ldr	r4, [r0, #8]
 8017f82:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8017f84:	6123      	str	r3, [r4, #16]
 8017f86:	f7ff fd1b 	bl	80179c0 <rmw_get_implementation_identifier>
 8017f8a:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8017f8e:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8017f92:	f8c4 9020 	str.w	r9, [r4, #32]
 8017f96:	4630      	mov	r0, r6
 8017f98:	f7e8 f982 	bl	80002a0 <strlen>
 8017f9c:	1c42      	adds	r2, r0, #1
 8017f9e:	2a3c      	cmp	r2, #60	@ 0x3c
 8017fa0:	f104 0518 	add.w	r5, r4, #24
 8017fa4:	d844      	bhi.n	8018030 <create_node+0xcc>
 8017fa6:	4648      	mov	r0, r9
 8017fa8:	4631      	mov	r1, r6
 8017faa:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8017fae:	f004 fc08 	bl	801c7c2 <memcpy>
 8017fb2:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8017fb6:	4638      	mov	r0, r7
 8017fb8:	f7e8 f972 	bl	80002a0 <strlen>
 8017fbc:	1c42      	adds	r2, r0, #1
 8017fbe:	2a3c      	cmp	r2, #60	@ 0x3c
 8017fc0:	d836      	bhi.n	8018030 <create_node+0xcc>
 8017fc2:	4639      	mov	r1, r7
 8017fc4:	4648      	mov	r0, r9
 8017fc6:	f004 fbfc 	bl	801c7c2 <memcpy>
 8017fca:	6923      	ldr	r3, [r4, #16]
 8017fcc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8017fd0:	2101      	movs	r1, #1
 8017fd2:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8017fd6:	1842      	adds	r2, r0, r1
 8017fd8:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8017fdc:	f7f9 f9ac 	bl	8011338 <uxr_object_id>
 8017fe0:	6160      	str	r0, [r4, #20]
 8017fe2:	783b      	ldrb	r3, [r7, #0]
 8017fe4:	2b2f      	cmp	r3, #47	@ 0x2f
 8017fe6:	d128      	bne.n	801803a <create_node+0xd6>
 8017fe8:	787b      	ldrb	r3, [r7, #1]
 8017fea:	bb33      	cbnz	r3, 801803a <create_node+0xd6>
 8017fec:	4a18      	ldr	r2, [pc, #96]	@ (8018050 <create_node+0xec>)
 8017fee:	4819      	ldr	r0, [pc, #100]	@ (8018054 <create_node+0xf0>)
 8017ff0:	4633      	mov	r3, r6
 8017ff2:	213c      	movs	r1, #60	@ 0x3c
 8017ff4:	f004 f938 	bl	801c268 <sniprintf>
 8017ff8:	6920      	ldr	r0, [r4, #16]
 8017ffa:	4916      	ldr	r1, [pc, #88]	@ (8018054 <create_node+0xf0>)
 8017ffc:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8018000:	9100      	str	r1, [sp, #0]
 8018002:	2106      	movs	r1, #6
 8018004:	9101      	str	r1, [sp, #4]
 8018006:	6811      	ldr	r1, [r2, #0]
 8018008:	6962      	ldr	r2, [r4, #20]
 801800a:	fa1f f388 	uxth.w	r3, r8
 801800e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018012:	f7f9 f803 	bl	801101c <uxr_buffer_create_participant_bin>
 8018016:	4602      	mov	r2, r0
 8018018:	6920      	ldr	r0, [r4, #16]
 801801a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801801e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018022:	f7f7 ff57 	bl	800fed4 <run_xrce_session>
 8018026:	b118      	cbz	r0, 8018030 <create_node+0xcc>
 8018028:	4628      	mov	r0, r5
 801802a:	b003      	add	sp, #12
 801802c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018030:	4628      	mov	r0, r5
 8018032:	f7f7 fdd5 	bl	800fbe0 <rmw_uxrce_fini_node_memory>
 8018036:	2500      	movs	r5, #0
 8018038:	e7f6      	b.n	8018028 <create_node+0xc4>
 801803a:	4a07      	ldr	r2, [pc, #28]	@ (8018058 <create_node+0xf4>)
 801803c:	9600      	str	r6, [sp, #0]
 801803e:	463b      	mov	r3, r7
 8018040:	213c      	movs	r1, #60	@ 0x3c
 8018042:	4804      	ldr	r0, [pc, #16]	@ (8018054 <create_node+0xf0>)
 8018044:	f004 f910 	bl	801c268 <sniprintf>
 8018048:	e7d6      	b.n	8017ff8 <create_node+0x94>
 801804a:	bf00      	nop
 801804c:	2000fa04 	.word	0x2000fa04
 8018050:	0801f06c 	.word	0x0801f06c
 8018054:	2001126c 	.word	0x2001126c
 8018058:	0801f2d0 	.word	0x0801f2d0

0801805c <rmw_create_node>:
 801805c:	b191      	cbz	r1, 8018084 <rmw_create_node+0x28>
 801805e:	b410      	push	{r4}
 8018060:	4614      	mov	r4, r2
 8018062:	780a      	ldrb	r2, [r1, #0]
 8018064:	4603      	mov	r3, r0
 8018066:	4608      	mov	r0, r1
 8018068:	b142      	cbz	r2, 801807c <rmw_create_node+0x20>
 801806a:	b13c      	cbz	r4, 801807c <rmw_create_node+0x20>
 801806c:	7822      	ldrb	r2, [r4, #0]
 801806e:	b12a      	cbz	r2, 801807c <rmw_create_node+0x20>
 8018070:	4621      	mov	r1, r4
 8018072:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8018074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018078:	f7ff bf74 	b.w	8017f64 <create_node>
 801807c:	2000      	movs	r0, #0
 801807e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018082:	4770      	bx	lr
 8018084:	2000      	movs	r0, #0
 8018086:	4770      	bx	lr

08018088 <rmw_destroy_node>:
 8018088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801808a:	b328      	cbz	r0, 80180d8 <rmw_destroy_node+0x50>
 801808c:	4607      	mov	r7, r0
 801808e:	6800      	ldr	r0, [r0, #0]
 8018090:	b120      	cbz	r0, 801809c <rmw_destroy_node+0x14>
 8018092:	4b36      	ldr	r3, [pc, #216]	@ (801816c <rmw_destroy_node+0xe4>)
 8018094:	6819      	ldr	r1, [r3, #0]
 8018096:	f7e8 f8a3 	bl	80001e0 <strcmp>
 801809a:	b9e8      	cbnz	r0, 80180d8 <rmw_destroy_node+0x50>
 801809c:	687d      	ldr	r5, [r7, #4]
 801809e:	b1dd      	cbz	r5, 80180d8 <rmw_destroy_node+0x50>
 80180a0:	4b33      	ldr	r3, [pc, #204]	@ (8018170 <rmw_destroy_node+0xe8>)
 80180a2:	681c      	ldr	r4, [r3, #0]
 80180a4:	2c00      	cmp	r4, #0
 80180a6:	d05f      	beq.n	8018168 <rmw_destroy_node+0xe0>
 80180a8:	2600      	movs	r6, #0
 80180aa:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80180ae:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 80180b2:	429d      	cmp	r5, r3
 80180b4:	d013      	beq.n	80180de <rmw_destroy_node+0x56>
 80180b6:	2c00      	cmp	r4, #0
 80180b8:	d1f7      	bne.n	80180aa <rmw_destroy_node+0x22>
 80180ba:	4b2e      	ldr	r3, [pc, #184]	@ (8018174 <rmw_destroy_node+0xec>)
 80180bc:	681c      	ldr	r4, [r3, #0]
 80180be:	b1c4      	cbz	r4, 80180f2 <rmw_destroy_node+0x6a>
 80180c0:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80180c4:	6a0b      	ldr	r3, [r1, #32]
 80180c6:	429d      	cmp	r5, r3
 80180c8:	d1f9      	bne.n	80180be <rmw_destroy_node+0x36>
 80180ca:	317c      	adds	r1, #124	@ 0x7c
 80180cc:	4638      	mov	r0, r7
 80180ce:	f000 fad9 	bl	8018684 <rmw_destroy_subscription>
 80180d2:	2801      	cmp	r0, #1
 80180d4:	4606      	mov	r6, r0
 80180d6:	d1f2      	bne.n	80180be <rmw_destroy_node+0x36>
 80180d8:	2601      	movs	r6, #1
 80180da:	4630      	mov	r0, r6
 80180dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80180de:	3184      	adds	r1, #132	@ 0x84
 80180e0:	4638      	mov	r0, r7
 80180e2:	f7f7 fba5 	bl	800f830 <rmw_destroy_publisher>
 80180e6:	2801      	cmp	r0, #1
 80180e8:	4606      	mov	r6, r0
 80180ea:	d0f5      	beq.n	80180d8 <rmw_destroy_node+0x50>
 80180ec:	2c00      	cmp	r4, #0
 80180ee:	d1dc      	bne.n	80180aa <rmw_destroy_node+0x22>
 80180f0:	e7e3      	b.n	80180ba <rmw_destroy_node+0x32>
 80180f2:	4b21      	ldr	r3, [pc, #132]	@ (8018178 <rmw_destroy_node+0xf0>)
 80180f4:	681c      	ldr	r4, [r3, #0]
 80180f6:	b16c      	cbz	r4, 8018114 <rmw_destroy_node+0x8c>
 80180f8:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80180fc:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 80180fe:	429d      	cmp	r5, r3
 8018100:	d1f9      	bne.n	80180f6 <rmw_destroy_node+0x6e>
 8018102:	317c      	adds	r1, #124	@ 0x7c
 8018104:	4638      	mov	r0, r7
 8018106:	f000 f98b 	bl	8018420 <rmw_destroy_service>
 801810a:	2801      	cmp	r0, #1
 801810c:	4606      	mov	r6, r0
 801810e:	d0e3      	beq.n	80180d8 <rmw_destroy_node+0x50>
 8018110:	2c00      	cmp	r4, #0
 8018112:	d1f1      	bne.n	80180f8 <rmw_destroy_node+0x70>
 8018114:	4b19      	ldr	r3, [pc, #100]	@ (801817c <rmw_destroy_node+0xf4>)
 8018116:	681c      	ldr	r4, [r3, #0]
 8018118:	b16c      	cbz	r4, 8018136 <rmw_destroy_node+0xae>
 801811a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801811e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8018120:	429d      	cmp	r5, r3
 8018122:	d1f9      	bne.n	8018118 <rmw_destroy_node+0x90>
 8018124:	317c      	adds	r1, #124	@ 0x7c
 8018126:	4638      	mov	r0, r7
 8018128:	f7ff fbe8 	bl	80178fc <rmw_destroy_client>
 801812c:	2801      	cmp	r0, #1
 801812e:	4606      	mov	r6, r0
 8018130:	d0d2      	beq.n	80180d8 <rmw_destroy_node+0x50>
 8018132:	2c00      	cmp	r4, #0
 8018134:	d1f1      	bne.n	801811a <rmw_destroy_node+0x92>
 8018136:	6928      	ldr	r0, [r5, #16]
 8018138:	696a      	ldr	r2, [r5, #20]
 801813a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801813e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018142:	6819      	ldr	r1, [r3, #0]
 8018144:	f7f8 ff20 	bl	8010f88 <uxr_buffer_delete_entity>
 8018148:	4602      	mov	r2, r0
 801814a:	6928      	ldr	r0, [r5, #16]
 801814c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018150:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018154:	f7f7 febe 	bl	800fed4 <run_xrce_session>
 8018158:	2800      	cmp	r0, #0
 801815a:	bf08      	it	eq
 801815c:	2602      	moveq	r6, #2
 801815e:	4638      	mov	r0, r7
 8018160:	f7f7 fd3e 	bl	800fbe0 <rmw_uxrce_fini_node_memory>
 8018164:	4630      	mov	r0, r6
 8018166:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018168:	4626      	mov	r6, r4
 801816a:	e7a6      	b.n	80180ba <rmw_destroy_node+0x32>
 801816c:	0801ff3c 	.word	0x0801ff3c
 8018170:	2000f950 	.word	0x2000f950
 8018174:	2000f0d0 	.word	0x2000f0d0
 8018178:	2000ec88 	.word	0x2000ec88
 801817c:	2000ebb0 	.word	0x2000ebb0

08018180 <rmw_node_get_graph_guard_condition>:
 8018180:	6843      	ldr	r3, [r0, #4]
 8018182:	6918      	ldr	r0, [r3, #16]
 8018184:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 8018188:	4770      	bx	lr
 801818a:	bf00      	nop

0801818c <rmw_send_request>:
 801818c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018190:	4604      	mov	r4, r0
 8018192:	6800      	ldr	r0, [r0, #0]
 8018194:	b08a      	sub	sp, #40	@ 0x28
 8018196:	460e      	mov	r6, r1
 8018198:	4615      	mov	r5, r2
 801819a:	b128      	cbz	r0, 80181a8 <rmw_send_request+0x1c>
 801819c:	4b1e      	ldr	r3, [pc, #120]	@ (8018218 <rmw_send_request+0x8c>)
 801819e:	6819      	ldr	r1, [r3, #0]
 80181a0:	f7e8 f81e 	bl	80001e0 <strcmp>
 80181a4:	2800      	cmp	r0, #0
 80181a6:	d133      	bne.n	8018210 <rmw_send_request+0x84>
 80181a8:	6864      	ldr	r4, [r4, #4]
 80181aa:	6963      	ldr	r3, [r4, #20]
 80181ac:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 80181ae:	689b      	ldr	r3, [r3, #8]
 80181b0:	4798      	blx	r3
 80181b2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80181b6:	4630      	mov	r0, r6
 80181b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80181bc:	4798      	blx	r3
 80181be:	693b      	ldr	r3, [r7, #16]
 80181c0:	9000      	str	r0, [sp, #0]
 80181c2:	6922      	ldr	r2, [r4, #16]
 80181c4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80181c6:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80181ca:	ab02      	add	r3, sp, #8
 80181cc:	f7fa fba8 	bl	8012920 <uxr_prepare_output_stream>
 80181d0:	2300      	movs	r3, #0
 80181d2:	6028      	str	r0, [r5, #0]
 80181d4:	606b      	str	r3, [r5, #4]
 80181d6:	b190      	cbz	r0, 80181fe <rmw_send_request+0x72>
 80181d8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80181dc:	a902      	add	r1, sp, #8
 80181de:	4630      	mov	r0, r6
 80181e0:	4798      	blx	r3
 80181e2:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 80181e6:	6938      	ldr	r0, [r7, #16]
 80181e8:	2b01      	cmp	r3, #1
 80181ea:	d00c      	beq.n	8018206 <rmw_send_request+0x7a>
 80181ec:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 80181ee:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80181f2:	f7f9 fd65 	bl	8011cc0 <uxr_run_session_until_confirm_delivery>
 80181f6:	2000      	movs	r0, #0
 80181f8:	b00a      	add	sp, #40	@ 0x28
 80181fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80181fe:	2001      	movs	r0, #1
 8018200:	b00a      	add	sp, #40	@ 0x28
 8018202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018206:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801820a:	f7f9 f9c1 	bl	8011590 <uxr_flash_output_streams>
 801820e:	e7f2      	b.n	80181f6 <rmw_send_request+0x6a>
 8018210:	200c      	movs	r0, #12
 8018212:	b00a      	add	sp, #40	@ 0x28
 8018214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018218:	0801ff3c 	.word	0x0801ff3c

0801821c <rmw_take_request>:
 801821c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018220:	4605      	mov	r5, r0
 8018222:	6800      	ldr	r0, [r0, #0]
 8018224:	b089      	sub	sp, #36	@ 0x24
 8018226:	460c      	mov	r4, r1
 8018228:	4690      	mov	r8, r2
 801822a:	461e      	mov	r6, r3
 801822c:	b128      	cbz	r0, 801823a <rmw_take_request+0x1e>
 801822e:	4b28      	ldr	r3, [pc, #160]	@ (80182d0 <rmw_take_request+0xb4>)
 8018230:	6819      	ldr	r1, [r3, #0]
 8018232:	f7e7 ffd5 	bl	80001e0 <strcmp>
 8018236:	2800      	cmp	r0, #0
 8018238:	d146      	bne.n	80182c8 <rmw_take_request+0xac>
 801823a:	b10e      	cbz	r6, 8018240 <rmw_take_request+0x24>
 801823c:	2300      	movs	r3, #0
 801823e:	7033      	strb	r3, [r6, #0]
 8018240:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8018244:	f7f7 fdc8 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018248:	4648      	mov	r0, r9
 801824a:	f7f7 fd9d 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 801824e:	4607      	mov	r7, r0
 8018250:	b3b0      	cbz	r0, 80182c0 <rmw_take_request+0xa4>
 8018252:	6885      	ldr	r5, [r0, #8]
 8018254:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8018258:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 801825c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8018260:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8018264:	7423      	strb	r3, [r4, #16]
 8018266:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 801826a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801826e:	74e2      	strb	r2, [r4, #19]
 8018270:	f8a4 3011 	strh.w	r3, [r4, #17]
 8018274:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8018278:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 801827c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 8018280:	61e1      	str	r1, [r4, #28]
 8018282:	6162      	str	r2, [r4, #20]
 8018284:	61a3      	str	r3, [r4, #24]
 8018286:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801828a:	689b      	ldr	r3, [r3, #8]
 801828c:	4798      	blx	r3
 801828e:	6844      	ldr	r4, [r0, #4]
 8018290:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 8018294:	f105 0110 	add.w	r1, r5, #16
 8018298:	4668      	mov	r0, sp
 801829a:	f7f5 fefd 	bl	800e098 <ucdr_init_buffer>
 801829e:	68e3      	ldr	r3, [r4, #12]
 80182a0:	4641      	mov	r1, r8
 80182a2:	4668      	mov	r0, sp
 80182a4:	4798      	blx	r3
 80182a6:	4639      	mov	r1, r7
 80182a8:	4604      	mov	r4, r0
 80182aa:	480a      	ldr	r0, [pc, #40]	@ (80182d4 <rmw_take_request+0xb8>)
 80182ac:	f7ff fb12 	bl	80178d4 <put_memory>
 80182b0:	b106      	cbz	r6, 80182b4 <rmw_take_request+0x98>
 80182b2:	7034      	strb	r4, [r6, #0]
 80182b4:	f084 0001 	eor.w	r0, r4, #1
 80182b8:	b2c0      	uxtb	r0, r0
 80182ba:	b009      	add	sp, #36	@ 0x24
 80182bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182c0:	2001      	movs	r0, #1
 80182c2:	b009      	add	sp, #36	@ 0x24
 80182c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182c8:	200c      	movs	r0, #12
 80182ca:	b009      	add	sp, #36	@ 0x24
 80182cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80182d0:	0801ff3c 	.word	0x0801ff3c
 80182d4:	2000e920 	.word	0x2000e920

080182d8 <rmw_send_response>:
 80182d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80182da:	4605      	mov	r5, r0
 80182dc:	6800      	ldr	r0, [r0, #0]
 80182de:	b091      	sub	sp, #68	@ 0x44
 80182e0:	460c      	mov	r4, r1
 80182e2:	4616      	mov	r6, r2
 80182e4:	b128      	cbz	r0, 80182f2 <rmw_send_response+0x1a>
 80182e6:	4b28      	ldr	r3, [pc, #160]	@ (8018388 <rmw_send_response+0xb0>)
 80182e8:	6819      	ldr	r1, [r3, #0]
 80182ea:	f7e7 ff79 	bl	80001e0 <strcmp>
 80182ee:	2800      	cmp	r0, #0
 80182f0:	d141      	bne.n	8018376 <rmw_send_response+0x9e>
 80182f2:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80182f6:	9306      	str	r3, [sp, #24]
 80182f8:	4623      	mov	r3, r4
 80182fa:	9207      	str	r2, [sp, #28]
 80182fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018300:	686d      	ldr	r5, [r5, #4]
 8018302:	789b      	ldrb	r3, [r3, #2]
 8018304:	68a1      	ldr	r1, [r4, #8]
 8018306:	f88d 2017 	strb.w	r2, [sp, #23]
 801830a:	f88d 3016 	strb.w	r3, [sp, #22]
 801830e:	68e2      	ldr	r2, [r4, #12]
 8018310:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8018314:	6860      	ldr	r0, [r4, #4]
 8018316:	f8ad 3014 	strh.w	r3, [sp, #20]
 801831a:	ab02      	add	r3, sp, #8
 801831c:	c307      	stmia	r3!, {r0, r1, r2}
 801831e:	696b      	ldr	r3, [r5, #20]
 8018320:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8018322:	68db      	ldr	r3, [r3, #12]
 8018324:	4798      	blx	r3
 8018326:	6844      	ldr	r4, [r0, #4]
 8018328:	4630      	mov	r0, r6
 801832a:	6923      	ldr	r3, [r4, #16]
 801832c:	4798      	blx	r3
 801832e:	f100 0318 	add.w	r3, r0, #24
 8018332:	6938      	ldr	r0, [r7, #16]
 8018334:	9300      	str	r3, [sp, #0]
 8018336:	692a      	ldr	r2, [r5, #16]
 8018338:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801833a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801833e:	ab08      	add	r3, sp, #32
 8018340:	f7fa faee 	bl	8012920 <uxr_prepare_output_stream>
 8018344:	b910      	cbnz	r0, 801834c <rmw_send_response+0x74>
 8018346:	2001      	movs	r0, #1
 8018348:	b011      	add	sp, #68	@ 0x44
 801834a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801834c:	a902      	add	r1, sp, #8
 801834e:	a808      	add	r0, sp, #32
 8018350:	f7fb fc04 	bl	8013b5c <uxr_serialize_SampleIdentity>
 8018354:	68a3      	ldr	r3, [r4, #8]
 8018356:	a908      	add	r1, sp, #32
 8018358:	4630      	mov	r0, r6
 801835a:	4798      	blx	r3
 801835c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8018360:	6938      	ldr	r0, [r7, #16]
 8018362:	2b01      	cmp	r3, #1
 8018364:	d00a      	beq.n	801837c <rmw_send_response+0xa4>
 8018366:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8018368:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801836c:	f7f9 fca8 	bl	8011cc0 <uxr_run_session_until_confirm_delivery>
 8018370:	2000      	movs	r0, #0
 8018372:	b011      	add	sp, #68	@ 0x44
 8018374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018376:	200c      	movs	r0, #12
 8018378:	b011      	add	sp, #68	@ 0x44
 801837a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801837c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018380:	f7f9 f906 	bl	8011590 <uxr_flash_output_streams>
 8018384:	e7f4      	b.n	8018370 <rmw_send_response+0x98>
 8018386:	bf00      	nop
 8018388:	0801ff3c 	.word	0x0801ff3c

0801838c <rmw_take_response>:
 801838c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018390:	4604      	mov	r4, r0
 8018392:	6800      	ldr	r0, [r0, #0]
 8018394:	b088      	sub	sp, #32
 8018396:	4688      	mov	r8, r1
 8018398:	4617      	mov	r7, r2
 801839a:	461d      	mov	r5, r3
 801839c:	b120      	cbz	r0, 80183a8 <rmw_take_response+0x1c>
 801839e:	4b1e      	ldr	r3, [pc, #120]	@ (8018418 <rmw_take_response+0x8c>)
 80183a0:	6819      	ldr	r1, [r3, #0]
 80183a2:	f7e7 ff1d 	bl	80001e0 <strcmp>
 80183a6:	bb78      	cbnz	r0, 8018408 <rmw_take_response+0x7c>
 80183a8:	b10d      	cbz	r5, 80183ae <rmw_take_response+0x22>
 80183aa:	2300      	movs	r3, #0
 80183ac:	702b      	strb	r3, [r5, #0]
 80183ae:	6864      	ldr	r4, [r4, #4]
 80183b0:	f7f7 fd12 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 80183b4:	4620      	mov	r0, r4
 80183b6:	f7f7 fce7 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 80183ba:	4606      	mov	r6, r0
 80183bc:	b340      	cbz	r0, 8018410 <rmw_take_response+0x84>
 80183be:	6963      	ldr	r3, [r4, #20]
 80183c0:	6884      	ldr	r4, [r0, #8]
 80183c2:	68db      	ldr	r3, [r3, #12]
 80183c4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80183c8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80183cc:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80183d0:	4798      	blx	r3
 80183d2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80183d6:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80183da:	f104 0110 	add.w	r1, r4, #16
 80183de:	4668      	mov	r0, sp
 80183e0:	f7f5 fe5a 	bl	800e098 <ucdr_init_buffer>
 80183e4:	4639      	mov	r1, r7
 80183e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80183ea:	4668      	mov	r0, sp
 80183ec:	4798      	blx	r3
 80183ee:	4631      	mov	r1, r6
 80183f0:	4604      	mov	r4, r0
 80183f2:	480a      	ldr	r0, [pc, #40]	@ (801841c <rmw_take_response+0x90>)
 80183f4:	f7ff fa6e 	bl	80178d4 <put_memory>
 80183f8:	b105      	cbz	r5, 80183fc <rmw_take_response+0x70>
 80183fa:	702c      	strb	r4, [r5, #0]
 80183fc:	f084 0001 	eor.w	r0, r4, #1
 8018400:	b2c0      	uxtb	r0, r0
 8018402:	b008      	add	sp, #32
 8018404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018408:	200c      	movs	r0, #12
 801840a:	b008      	add	sp, #32
 801840c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018410:	2001      	movs	r0, #1
 8018412:	b008      	add	sp, #32
 8018414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018418:	0801ff3c 	.word	0x0801ff3c
 801841c:	2000e920 	.word	0x2000e920

08018420 <rmw_destroy_service>:
 8018420:	b570      	push	{r4, r5, r6, lr}
 8018422:	b128      	cbz	r0, 8018430 <rmw_destroy_service+0x10>
 8018424:	4604      	mov	r4, r0
 8018426:	6800      	ldr	r0, [r0, #0]
 8018428:	460d      	mov	r5, r1
 801842a:	f7f7 fdd9 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 801842e:	b910      	cbnz	r0, 8018436 <rmw_destroy_service+0x16>
 8018430:	2401      	movs	r4, #1
 8018432:	4620      	mov	r0, r4
 8018434:	bd70      	pop	{r4, r5, r6, pc}
 8018436:	6863      	ldr	r3, [r4, #4]
 8018438:	2b00      	cmp	r3, #0
 801843a:	d0f9      	beq.n	8018430 <rmw_destroy_service+0x10>
 801843c:	2d00      	cmp	r5, #0
 801843e:	d0f7      	beq.n	8018430 <rmw_destroy_service+0x10>
 8018440:	6828      	ldr	r0, [r5, #0]
 8018442:	f7f7 fdcd 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 8018446:	2800      	cmp	r0, #0
 8018448:	d0f2      	beq.n	8018430 <rmw_destroy_service+0x10>
 801844a:	686e      	ldr	r6, [r5, #4]
 801844c:	2e00      	cmp	r6, #0
 801844e:	d0ef      	beq.n	8018430 <rmw_destroy_service+0x10>
 8018450:	6864      	ldr	r4, [r4, #4]
 8018452:	6932      	ldr	r2, [r6, #16]
 8018454:	6920      	ldr	r0, [r4, #16]
 8018456:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801845a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801845e:	6819      	ldr	r1, [r3, #0]
 8018460:	f001 fe10 	bl	801a084 <uxr_buffer_cancel_data>
 8018464:	4602      	mov	r2, r0
 8018466:	6920      	ldr	r0, [r4, #16]
 8018468:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801846c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018470:	f7f7 fd30 	bl	800fed4 <run_xrce_session>
 8018474:	6920      	ldr	r0, [r4, #16]
 8018476:	6932      	ldr	r2, [r6, #16]
 8018478:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801847c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018480:	6819      	ldr	r1, [r3, #0]
 8018482:	f7f8 fd81 	bl	8010f88 <uxr_buffer_delete_entity>
 8018486:	4602      	mov	r2, r0
 8018488:	6920      	ldr	r0, [r4, #16]
 801848a:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801848e:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8018492:	f7f7 fd1f 	bl	800fed4 <run_xrce_session>
 8018496:	f080 0401 	eor.w	r4, r0, #1
 801849a:	b2e4      	uxtb	r4, r4
 801849c:	4628      	mov	r0, r5
 801849e:	0064      	lsls	r4, r4, #1
 80184a0:	f7f7 fbe2 	bl	800fc68 <rmw_uxrce_fini_service_memory>
 80184a4:	e7c5      	b.n	8018432 <rmw_destroy_service+0x12>
 80184a6:	bf00      	nop

080184a8 <rmw_create_subscription>:
 80184a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184ac:	b08d      	sub	sp, #52	@ 0x34
 80184ae:	2800      	cmp	r0, #0
 80184b0:	f000 80d1 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184b4:	460f      	mov	r7, r1
 80184b6:	2900      	cmp	r1, #0
 80184b8:	f000 80cd 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184bc:	4604      	mov	r4, r0
 80184be:	6800      	ldr	r0, [r0, #0]
 80184c0:	4615      	mov	r5, r2
 80184c2:	461e      	mov	r6, r3
 80184c4:	f7f7 fd8c 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 80184c8:	2800      	cmp	r0, #0
 80184ca:	f000 80c4 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184ce:	2d00      	cmp	r5, #0
 80184d0:	f000 80c1 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184d4:	782b      	ldrb	r3, [r5, #0]
 80184d6:	2b00      	cmp	r3, #0
 80184d8:	f000 80bd 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184dc:	2e00      	cmp	r6, #0
 80184de:	f000 80ba 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184e2:	485e      	ldr	r0, [pc, #376]	@ (801865c <rmw_create_subscription+0x1b4>)
 80184e4:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80184e8:	f7ff f9e4 	bl	80178b4 <get_memory>
 80184ec:	2800      	cmp	r0, #0
 80184ee:	f000 80b2 	beq.w	8018656 <rmw_create_subscription+0x1ae>
 80184f2:	6884      	ldr	r4, [r0, #8]
 80184f4:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 80184f8:	f7ff fa62 	bl	80179c0 <rmw_get_implementation_identifier>
 80184fc:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8018500:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8018502:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8018506:	4628      	mov	r0, r5
 8018508:	f7e7 feca 	bl	80002a0 <strlen>
 801850c:	3001      	adds	r0, #1
 801850e:	283c      	cmp	r0, #60	@ 0x3c
 8018510:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8018514:	f200 8098 	bhi.w	8018648 <rmw_create_subscription+0x1a0>
 8018518:	4a51      	ldr	r2, [pc, #324]	@ (8018660 <rmw_create_subscription+0x1b8>)
 801851a:	462b      	mov	r3, r5
 801851c:	213c      	movs	r1, #60	@ 0x3c
 801851e:	4650      	mov	r0, sl
 8018520:	f003 fea2 	bl	801c268 <sniprintf>
 8018524:	4631      	mov	r1, r6
 8018526:	f8c4 9020 	str.w	r9, [r4, #32]
 801852a:	2250      	movs	r2, #80	@ 0x50
 801852c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8018530:	f004 f947 	bl	801c7c2 <memcpy>
 8018534:	494b      	ldr	r1, [pc, #300]	@ (8018664 <rmw_create_subscription+0x1bc>)
 8018536:	4638      	mov	r0, r7
 8018538:	f7f7 fd60 	bl	800fffc <get_message_typesupport_handle>
 801853c:	2800      	cmp	r0, #0
 801853e:	f000 8083 	beq.w	8018648 <rmw_create_subscription+0x1a0>
 8018542:	6842      	ldr	r2, [r0, #4]
 8018544:	61a2      	str	r2, [r4, #24]
 8018546:	2a00      	cmp	r2, #0
 8018548:	d07e      	beq.n	8018648 <rmw_create_subscription+0x1a0>
 801854a:	4629      	mov	r1, r5
 801854c:	4633      	mov	r3, r6
 801854e:	4648      	mov	r0, r9
 8018550:	f7ff fc92 	bl	8017e78 <create_topic>
 8018554:	61e0      	str	r0, [r4, #28]
 8018556:	2800      	cmp	r0, #0
 8018558:	d07a      	beq.n	8018650 <rmw_create_subscription+0x1a8>
 801855a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801855e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8018562:	2104      	movs	r1, #4
 8018564:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8018568:	1c42      	adds	r2, r0, #1
 801856a:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801856e:	f7f8 fee3 	bl	8011338 <uxr_object_id>
 8018572:	6120      	str	r0, [r4, #16]
 8018574:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018578:	2506      	movs	r5, #6
 801857a:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801857e:	9500      	str	r5, [sp, #0]
 8018580:	6819      	ldr	r1, [r3, #0]
 8018582:	6922      	ldr	r2, [r4, #16]
 8018584:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8018588:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801858c:	f7f8 fdda 	bl	8011144 <uxr_buffer_create_subscriber_bin>
 8018590:	4602      	mov	r2, r0
 8018592:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018596:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801859a:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 801859e:	f7f7 fc99 	bl	800fed4 <run_xrce_session>
 80185a2:	2800      	cmp	r0, #0
 80185a4:	d050      	beq.n	8018648 <rmw_create_subscription+0x1a0>
 80185a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80185aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80185ae:	4629      	mov	r1, r5
 80185b0:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80185b4:	1c42      	adds	r2, r0, #1
 80185b6:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 80185ba:	f7f8 febd 	bl	8011338 <uxr_object_id>
 80185be:	af08      	add	r7, sp, #32
 80185c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80185c4:	69e3      	ldr	r3, [r4, #28]
 80185c6:	6160      	str	r0, [r4, #20]
 80185c8:	4631      	mov	r1, r6
 80185ca:	4638      	mov	r0, r7
 80185cc:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 80185d0:	9305      	str	r3, [sp, #20]
 80185d2:	f7f7 fc9f 	bl	800ff14 <convert_qos_profile>
 80185d6:	9503      	str	r5, [sp, #12]
 80185d8:	e897 0003 	ldmia.w	r7, {r0, r1}
 80185dc:	9b05      	ldr	r3, [sp, #20]
 80185de:	9001      	str	r0, [sp, #4]
 80185e0:	f8ad 1008 	strh.w	r1, [sp, #8]
 80185e4:	691b      	ldr	r3, [r3, #16]
 80185e6:	9300      	str	r3, [sp, #0]
 80185e8:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80185ec:	f8db 1000 	ldr.w	r1, [fp]
 80185f0:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 80185f4:	f7f8 fe3a 	bl	801126c <uxr_buffer_create_datareader_bin>
 80185f8:	4602      	mov	r2, r0
 80185fa:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80185fe:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8018602:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018606:	f7f7 fc65 	bl	800fed4 <run_xrce_session>
 801860a:	b1e8      	cbz	r0, 8018648 <rmw_create_subscription+0x1a0>
 801860c:	7a33      	ldrb	r3, [r6, #8]
 801860e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8018612:	2b02      	cmp	r3, #2
 8018614:	bf0c      	ite	eq
 8018616:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801861a:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 801861e:	9307      	str	r3, [sp, #28]
 8018620:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018624:	2200      	movs	r2, #0
 8018626:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 801862a:	ab0a      	add	r3, sp, #40	@ 0x28
 801862c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8018630:	9300      	str	r3, [sp, #0]
 8018632:	6962      	ldr	r2, [r4, #20]
 8018634:	9b07      	ldr	r3, [sp, #28]
 8018636:	6809      	ldr	r1, [r1, #0]
 8018638:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801863c:	f001 fcea 	bl	801a014 <uxr_buffer_request_data>
 8018640:	4640      	mov	r0, r8
 8018642:	b00d      	add	sp, #52	@ 0x34
 8018644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018648:	69e0      	ldr	r0, [r4, #28]
 801864a:	b108      	cbz	r0, 8018650 <rmw_create_subscription+0x1a8>
 801864c:	f7f7 fb38 	bl	800fcc0 <rmw_uxrce_fini_topic_memory>
 8018650:	4640      	mov	r0, r8
 8018652:	f7f7 faf3 	bl	800fc3c <rmw_uxrce_fini_subscription_memory>
 8018656:	f04f 0800 	mov.w	r8, #0
 801865a:	e7f1      	b.n	8018640 <rmw_create_subscription+0x198>
 801865c:	2000f0d0 	.word	0x2000f0d0
 8018660:	0801f06c 	.word	0x0801f06c
 8018664:	0801eed8 	.word	0x0801eed8

08018668 <rmw_subscription_get_actual_qos>:
 8018668:	b508      	push	{r3, lr}
 801866a:	4603      	mov	r3, r0
 801866c:	b140      	cbz	r0, 8018680 <rmw_subscription_get_actual_qos+0x18>
 801866e:	4608      	mov	r0, r1
 8018670:	b131      	cbz	r1, 8018680 <rmw_subscription_get_actual_qos+0x18>
 8018672:	6859      	ldr	r1, [r3, #4]
 8018674:	2250      	movs	r2, #80	@ 0x50
 8018676:	3128      	adds	r1, #40	@ 0x28
 8018678:	f004 f8a3 	bl	801c7c2 <memcpy>
 801867c:	2000      	movs	r0, #0
 801867e:	bd08      	pop	{r3, pc}
 8018680:	200b      	movs	r0, #11
 8018682:	bd08      	pop	{r3, pc}

08018684 <rmw_destroy_subscription>:
 8018684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018688:	b128      	cbz	r0, 8018696 <rmw_destroy_subscription+0x12>
 801868a:	4604      	mov	r4, r0
 801868c:	6800      	ldr	r0, [r0, #0]
 801868e:	460d      	mov	r5, r1
 8018690:	f7f7 fca6 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 8018694:	b918      	cbnz	r0, 801869e <rmw_destroy_subscription+0x1a>
 8018696:	2401      	movs	r4, #1
 8018698:	4620      	mov	r0, r4
 801869a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801869e:	6863      	ldr	r3, [r4, #4]
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	d0f8      	beq.n	8018696 <rmw_destroy_subscription+0x12>
 80186a4:	2d00      	cmp	r5, #0
 80186a6:	d0f6      	beq.n	8018696 <rmw_destroy_subscription+0x12>
 80186a8:	6828      	ldr	r0, [r5, #0]
 80186aa:	f7f7 fc99 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 80186ae:	2800      	cmp	r0, #0
 80186b0:	d0f1      	beq.n	8018696 <rmw_destroy_subscription+0x12>
 80186b2:	686c      	ldr	r4, [r5, #4]
 80186b4:	2c00      	cmp	r4, #0
 80186b6:	d0ee      	beq.n	8018696 <rmw_destroy_subscription+0x12>
 80186b8:	6a26      	ldr	r6, [r4, #32]
 80186ba:	6962      	ldr	r2, [r4, #20]
 80186bc:	6930      	ldr	r0, [r6, #16]
 80186be:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80186c2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80186c6:	6819      	ldr	r1, [r3, #0]
 80186c8:	f001 fcdc 	bl	801a084 <uxr_buffer_cancel_data>
 80186cc:	4602      	mov	r2, r0
 80186ce:	6930      	ldr	r0, [r6, #16]
 80186d0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80186d4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80186d8:	f7f7 fbfc 	bl	800fed4 <run_xrce_session>
 80186dc:	69e0      	ldr	r0, [r4, #28]
 80186de:	f7ff fc1f 	bl	8017f20 <destroy_topic>
 80186e2:	6a23      	ldr	r3, [r4, #32]
 80186e4:	6962      	ldr	r2, [r4, #20]
 80186e6:	6918      	ldr	r0, [r3, #16]
 80186e8:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80186ec:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80186f0:	6819      	ldr	r1, [r3, #0]
 80186f2:	f7f8 fc49 	bl	8010f88 <uxr_buffer_delete_entity>
 80186f6:	6a23      	ldr	r3, [r4, #32]
 80186f8:	6922      	ldr	r2, [r4, #16]
 80186fa:	4680      	mov	r8, r0
 80186fc:	6918      	ldr	r0, [r3, #16]
 80186fe:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8018702:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018706:	6819      	ldr	r1, [r3, #0]
 8018708:	f7f8 fc3e 	bl	8010f88 <uxr_buffer_delete_entity>
 801870c:	4607      	mov	r7, r0
 801870e:	6930      	ldr	r0, [r6, #16]
 8018710:	4642      	mov	r2, r8
 8018712:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018716:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801871a:	f7f7 fbdb 	bl	800fed4 <run_xrce_session>
 801871e:	4604      	mov	r4, r0
 8018720:	6930      	ldr	r0, [r6, #16]
 8018722:	463a      	mov	r2, r7
 8018724:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8018728:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801872c:	f7f7 fbd2 	bl	800fed4 <run_xrce_session>
 8018730:	4004      	ands	r4, r0
 8018732:	f084 0401 	eor.w	r4, r4, #1
 8018736:	b2e4      	uxtb	r4, r4
 8018738:	4628      	mov	r0, r5
 801873a:	0064      	lsls	r4, r4, #1
 801873c:	f7f7 fa7e 	bl	800fc3c <rmw_uxrce_fini_subscription_memory>
 8018740:	e7aa      	b.n	8018698 <rmw_destroy_subscription+0x14>
 8018742:	bf00      	nop

08018744 <rmw_take_with_info>:
 8018744:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018746:	4604      	mov	r4, r0
 8018748:	6800      	ldr	r0, [r0, #0]
 801874a:	b089      	sub	sp, #36	@ 0x24
 801874c:	460f      	mov	r7, r1
 801874e:	4615      	mov	r5, r2
 8018750:	b128      	cbz	r0, 801875e <rmw_take_with_info+0x1a>
 8018752:	4b23      	ldr	r3, [pc, #140]	@ (80187e0 <rmw_take_with_info+0x9c>)
 8018754:	6819      	ldr	r1, [r3, #0]
 8018756:	f7e7 fd43 	bl	80001e0 <strcmp>
 801875a:	2800      	cmp	r0, #0
 801875c:	d13d      	bne.n	80187da <rmw_take_with_info+0x96>
 801875e:	6864      	ldr	r4, [r4, #4]
 8018760:	b1fd      	cbz	r5, 80187a2 <rmw_take_with_info+0x5e>
 8018762:	2300      	movs	r3, #0
 8018764:	702b      	strb	r3, [r5, #0]
 8018766:	f7f7 fb37 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 801876a:	4620      	mov	r0, r4
 801876c:	f7f7 fb0c 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018770:	4606      	mov	r6, r0
 8018772:	b1e8      	cbz	r0, 80187b0 <rmw_take_with_info+0x6c>
 8018774:	6881      	ldr	r1, [r0, #8]
 8018776:	4668      	mov	r0, sp
 8018778:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801877c:	3110      	adds	r1, #16
 801877e:	f7f5 fc8b 	bl	800e098 <ucdr_init_buffer>
 8018782:	69a3      	ldr	r3, [r4, #24]
 8018784:	4639      	mov	r1, r7
 8018786:	68db      	ldr	r3, [r3, #12]
 8018788:	4668      	mov	r0, sp
 801878a:	4798      	blx	r3
 801878c:	4631      	mov	r1, r6
 801878e:	4604      	mov	r4, r0
 8018790:	4814      	ldr	r0, [pc, #80]	@ (80187e4 <rmw_take_with_info+0xa0>)
 8018792:	f7ff f89f 	bl	80178d4 <put_memory>
 8018796:	702c      	strb	r4, [r5, #0]
 8018798:	f084 0001 	eor.w	r0, r4, #1
 801879c:	b2c0      	uxtb	r0, r0
 801879e:	b009      	add	sp, #36	@ 0x24
 80187a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80187a2:	f7f7 fb19 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 80187a6:	4620      	mov	r0, r4
 80187a8:	f7f7 faee 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 80187ac:	4605      	mov	r5, r0
 80187ae:	b910      	cbnz	r0, 80187b6 <rmw_take_with_info+0x72>
 80187b0:	2001      	movs	r0, #1
 80187b2:	b009      	add	sp, #36	@ 0x24
 80187b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80187b6:	68a9      	ldr	r1, [r5, #8]
 80187b8:	4668      	mov	r0, sp
 80187ba:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80187be:	3110      	adds	r1, #16
 80187c0:	f7f5 fc6a 	bl	800e098 <ucdr_init_buffer>
 80187c4:	69a3      	ldr	r3, [r4, #24]
 80187c6:	4639      	mov	r1, r7
 80187c8:	68db      	ldr	r3, [r3, #12]
 80187ca:	4668      	mov	r0, sp
 80187cc:	4798      	blx	r3
 80187ce:	4629      	mov	r1, r5
 80187d0:	4604      	mov	r4, r0
 80187d2:	4804      	ldr	r0, [pc, #16]	@ (80187e4 <rmw_take_with_info+0xa0>)
 80187d4:	f7ff f87e 	bl	80178d4 <put_memory>
 80187d8:	e7de      	b.n	8018798 <rmw_take_with_info+0x54>
 80187da:	200c      	movs	r0, #12
 80187dc:	b009      	add	sp, #36	@ 0x24
 80187de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80187e0:	0801ff3c 	.word	0x0801ff3c
 80187e4:	2000e920 	.word	0x2000e920

080187e8 <rmw_uxrce_transport_init>:
 80187e8:	b508      	push	{r3, lr}
 80187ea:	b108      	cbz	r0, 80187f0 <rmw_uxrce_transport_init+0x8>
 80187ec:	f100 0210 	add.w	r2, r0, #16
 80187f0:	b139      	cbz	r1, 8018802 <rmw_uxrce_transport_init+0x1a>
 80187f2:	6949      	ldr	r1, [r1, #20]
 80187f4:	4610      	mov	r0, r2
 80187f6:	f000 fea7 	bl	8019548 <uxr_init_custom_transport>
 80187fa:	f080 0001 	eor.w	r0, r0, #1
 80187fe:	b2c0      	uxtb	r0, r0
 8018800:	bd08      	pop	{r3, pc}
 8018802:	4b04      	ldr	r3, [pc, #16]	@ (8018814 <rmw_uxrce_transport_init+0x2c>)
 8018804:	4610      	mov	r0, r2
 8018806:	6859      	ldr	r1, [r3, #4]
 8018808:	f000 fe9e 	bl	8019548 <uxr_init_custom_transport>
 801880c:	f080 0001 	eor.w	r0, r0, #1
 8018810:	b2c0      	uxtb	r0, r0
 8018812:	bd08      	pop	{r3, pc}
 8018814:	2000c660 	.word	0x2000c660

08018818 <rmw_wait>:
 8018818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801881c:	b089      	sub	sp, #36	@ 0x24
 801881e:	4607      	mov	r7, r0
 8018820:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8018822:	460e      	mov	r6, r1
 8018824:	4698      	mov	r8, r3
 8018826:	4691      	mov	r9, r2
 8018828:	2a00      	cmp	r2, #0
 801882a:	f000 811e 	beq.w	8018a6a <rmw_wait+0x252>
 801882e:	2c00      	cmp	r4, #0
 8018830:	f000 80ef 	beq.w	8018a12 <rmw_wait+0x1fa>
 8018834:	4bb5      	ldr	r3, [pc, #724]	@ (8018b0c <rmw_wait+0x2f4>)
 8018836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018838:	ad04      	add	r5, sp, #16
 801883a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 801883e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8018842:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018846:	f7fe fe6b 	bl	8017520 <rmw_time_equal>
 801884a:	2800      	cmp	r0, #0
 801884c:	f000 811b 	beq.w	8018a86 <rmw_wait+0x26e>
 8018850:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018854:	f7f7 fac0 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018858:	4bad      	ldr	r3, [pc, #692]	@ (8018b10 <rmw_wait+0x2f8>)
 801885a:	681c      	ldr	r4, [r3, #0]
 801885c:	b14c      	cbz	r4, 8018872 <rmw_wait+0x5a>
 801885e:	4623      	mov	r3, r4
 8018860:	2100      	movs	r1, #0
 8018862:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8018866:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801886a:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801886e:	2b00      	cmp	r3, #0
 8018870:	d1f7      	bne.n	8018862 <rmw_wait+0x4a>
 8018872:	f1b9 0f00 	cmp.w	r9, #0
 8018876:	d011      	beq.n	801889c <rmw_wait+0x84>
 8018878:	f8d9 1000 	ldr.w	r1, [r9]
 801887c:	b171      	cbz	r1, 801889c <rmw_wait+0x84>
 801887e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 8018882:	2300      	movs	r3, #0
 8018884:	2001      	movs	r0, #1
 8018886:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801888a:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 801888c:	6912      	ldr	r2, [r2, #16]
 801888e:	3301      	adds	r3, #1
 8018890:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8018894:	4299      	cmp	r1, r3
 8018896:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 801889a:	d1f4      	bne.n	8018886 <rmw_wait+0x6e>
 801889c:	f1b8 0f00 	cmp.w	r8, #0
 80188a0:	f000 8109 	beq.w	8018ab6 <rmw_wait+0x29e>
 80188a4:	f8d8 1000 	ldr.w	r1, [r8]
 80188a8:	2900      	cmp	r1, #0
 80188aa:	f000 8116 	beq.w	8018ada <rmw_wait+0x2c2>
 80188ae:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80188b2:	2300      	movs	r3, #0
 80188b4:	2001      	movs	r0, #1
 80188b6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80188ba:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80188bc:	6912      	ldr	r2, [r2, #16]
 80188be:	3301      	adds	r3, #1
 80188c0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80188c4:	4299      	cmp	r1, r3
 80188c6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80188ca:	d1f4      	bne.n	80188b6 <rmw_wait+0x9e>
 80188cc:	2f00      	cmp	r7, #0
 80188ce:	f000 8114 	beq.w	8018afa <rmw_wait+0x2e2>
 80188d2:	6839      	ldr	r1, [r7, #0]
 80188d4:	b171      	cbz	r1, 80188f4 <rmw_wait+0xdc>
 80188d6:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80188da:	2300      	movs	r3, #0
 80188dc:	2001      	movs	r0, #1
 80188de:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80188e2:	6a12      	ldr	r2, [r2, #32]
 80188e4:	6912      	ldr	r2, [r2, #16]
 80188e6:	3301      	adds	r3, #1
 80188e8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80188ec:	4299      	cmp	r1, r3
 80188ee:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80188f2:	d1f4      	bne.n	80188de <rmw_wait+0xc6>
 80188f4:	b344      	cbz	r4, 8018948 <rmw_wait+0x130>
 80188f6:	4622      	mov	r2, r4
 80188f8:	2300      	movs	r3, #0
 80188fa:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 80188fe:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8018902:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8018906:	440b      	add	r3, r1
 8018908:	b2db      	uxtb	r3, r3
 801890a:	2a00      	cmp	r2, #0
 801890c:	d1f5      	bne.n	80188fa <rmw_wait+0xe2>
 801890e:	2b00      	cmp	r3, #0
 8018910:	d075      	beq.n	80189fe <rmw_wait+0x1e6>
 8018912:	1c6a      	adds	r2, r5, #1
 8018914:	d00d      	beq.n	8018932 <rmw_wait+0x11a>
 8018916:	ee07 5a90 	vmov	s15, r5
 801891a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801891e:	ee07 3a90 	vmov	s15, r3
 8018922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801892a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801892e:	ee17 5a90 	vmov	r5, s15
 8018932:	68a0      	ldr	r0, [r4, #8]
 8018934:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8018938:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801893c:	2b00      	cmp	r3, #0
 801893e:	f040 808a 	bne.w	8018a56 <rmw_wait+0x23e>
 8018942:	6864      	ldr	r4, [r4, #4]
 8018944:	2c00      	cmp	r4, #0
 8018946:	d1f4      	bne.n	8018932 <rmw_wait+0x11a>
 8018948:	f1b9 0f00 	cmp.w	r9, #0
 801894c:	f000 80c3 	beq.w	8018ad6 <rmw_wait+0x2be>
 8018950:	f8d9 5000 	ldr.w	r5, [r9]
 8018954:	b185      	cbz	r5, 8018978 <rmw_wait+0x160>
 8018956:	2400      	movs	r4, #0
 8018958:	4625      	mov	r5, r4
 801895a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801895e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018962:	f7f7 fa11 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018966:	2800      	cmp	r0, #0
 8018968:	d06d      	beq.n	8018a46 <rmw_wait+0x22e>
 801896a:	f8d9 3000 	ldr.w	r3, [r9]
 801896e:	3401      	adds	r4, #1
 8018970:	42a3      	cmp	r3, r4
 8018972:	f04f 0501 	mov.w	r5, #1
 8018976:	d8f0      	bhi.n	801895a <rmw_wait+0x142>
 8018978:	f1b8 0f00 	cmp.w	r8, #0
 801897c:	d012      	beq.n	80189a4 <rmw_wait+0x18c>
 801897e:	f8d8 1000 	ldr.w	r1, [r8]
 8018982:	2400      	movs	r4, #0
 8018984:	b171      	cbz	r1, 80189a4 <rmw_wait+0x18c>
 8018986:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801898a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801898e:	f7f7 f9fb 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018992:	2800      	cmp	r0, #0
 8018994:	d047      	beq.n	8018a26 <rmw_wait+0x20e>
 8018996:	f8d8 3000 	ldr.w	r3, [r8]
 801899a:	3401      	adds	r4, #1
 801899c:	42a3      	cmp	r3, r4
 801899e:	f04f 0501 	mov.w	r5, #1
 80189a2:	d8f0      	bhi.n	8018986 <rmw_wait+0x16e>
 80189a4:	b17f      	cbz	r7, 80189c6 <rmw_wait+0x1ae>
 80189a6:	683b      	ldr	r3, [r7, #0]
 80189a8:	2400      	movs	r4, #0
 80189aa:	b163      	cbz	r3, 80189c6 <rmw_wait+0x1ae>
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80189b2:	f7f7 f9e9 	bl	800fd88 <rmw_uxrce_find_static_input_buffer_by_owner>
 80189b6:	2800      	cmp	r0, #0
 80189b8:	d03d      	beq.n	8018a36 <rmw_wait+0x21e>
 80189ba:	683b      	ldr	r3, [r7, #0]
 80189bc:	3401      	adds	r4, #1
 80189be:	42a3      	cmp	r3, r4
 80189c0:	f04f 0501 	mov.w	r5, #1
 80189c4:	d8f2      	bhi.n	80189ac <rmw_wait+0x194>
 80189c6:	b1a6      	cbz	r6, 80189f2 <rmw_wait+0x1da>
 80189c8:	6834      	ldr	r4, [r6, #0]
 80189ca:	b194      	cbz	r4, 80189f2 <rmw_wait+0x1da>
 80189cc:	2300      	movs	r3, #0
 80189ce:	461f      	mov	r7, r3
 80189d0:	e004      	b.n	80189dc <rmw_wait+0x1c4>
 80189d2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80189d6:	3301      	adds	r3, #1
 80189d8:	429c      	cmp	r4, r3
 80189da:	d00a      	beq.n	80189f2 <rmw_wait+0x1da>
 80189dc:	6870      	ldr	r0, [r6, #4]
 80189de:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 80189e2:	7c0a      	ldrb	r2, [r1, #16]
 80189e4:	2a00      	cmp	r2, #0
 80189e6:	d0f4      	beq.n	80189d2 <rmw_wait+0x1ba>
 80189e8:	3301      	adds	r3, #1
 80189ea:	429c      	cmp	r4, r3
 80189ec:	740f      	strb	r7, [r1, #16]
 80189ee:	4615      	mov	r5, r2
 80189f0:	d1f4      	bne.n	80189dc <rmw_wait+0x1c4>
 80189f2:	f085 0001 	eor.w	r0, r5, #1
 80189f6:	0040      	lsls	r0, r0, #1
 80189f8:	b009      	add	sp, #36	@ 0x24
 80189fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80189fe:	68a0      	ldr	r0, [r4, #8]
 8018a00:	2100      	movs	r1, #0
 8018a02:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018a06:	f7f9 f921 	bl	8011c4c <uxr_run_session_timeout>
 8018a0a:	6864      	ldr	r4, [r4, #4]
 8018a0c:	2c00      	cmp	r4, #0
 8018a0e:	d1f6      	bne.n	80189fe <rmw_wait+0x1e6>
 8018a10:	e79a      	b.n	8018948 <rmw_wait+0x130>
 8018a12:	f7f7 f9e1 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018a16:	4b3e      	ldr	r3, [pc, #248]	@ (8018b10 <rmw_wait+0x2f8>)
 8018a18:	681c      	ldr	r4, [r3, #0]
 8018a1a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018a1e:	2c00      	cmp	r4, #0
 8018a20:	f47f af1d 	bne.w	801885e <rmw_wait+0x46>
 8018a24:	e728      	b.n	8018878 <rmw_wait+0x60>
 8018a26:	e9d8 3200 	ldrd	r3, r2, [r8]
 8018a2a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018a2e:	3401      	adds	r4, #1
 8018a30:	429c      	cmp	r4, r3
 8018a32:	d3a8      	bcc.n	8018986 <rmw_wait+0x16e>
 8018a34:	e7b6      	b.n	80189a4 <rmw_wait+0x18c>
 8018a36:	e9d7 3200 	ldrd	r3, r2, [r7]
 8018a3a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018a3e:	3401      	adds	r4, #1
 8018a40:	42a3      	cmp	r3, r4
 8018a42:	d8b3      	bhi.n	80189ac <rmw_wait+0x194>
 8018a44:	e7bf      	b.n	80189c6 <rmw_wait+0x1ae>
 8018a46:	e9d9 3200 	ldrd	r3, r2, [r9]
 8018a4a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018a4e:	3401      	adds	r4, #1
 8018a50:	42a3      	cmp	r3, r4
 8018a52:	d882      	bhi.n	801895a <rmw_wait+0x142>
 8018a54:	e790      	b.n	8018978 <rmw_wait+0x160>
 8018a56:	4629      	mov	r1, r5
 8018a58:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8018a5c:	f7f9 f910 	bl	8011c80 <uxr_run_session_until_data>
 8018a60:	6864      	ldr	r4, [r4, #4]
 8018a62:	2c00      	cmp	r4, #0
 8018a64:	f47f af65 	bne.w	8018932 <rmw_wait+0x11a>
 8018a68:	e76e      	b.n	8018948 <rmw_wait+0x130>
 8018a6a:	b1f3      	cbz	r3, 8018aaa <rmw_wait+0x292>
 8018a6c:	2c00      	cmp	r4, #0
 8018a6e:	f47f aee1 	bne.w	8018834 <rmw_wait+0x1c>
 8018a72:	f7f7 f9b1 	bl	800fdd8 <rmw_uxrce_clean_expired_static_input_buffer>
 8018a76:	4b26      	ldr	r3, [pc, #152]	@ (8018b10 <rmw_wait+0x2f8>)
 8018a78:	681c      	ldr	r4, [r3, #0]
 8018a7a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018a7e:	2c00      	cmp	r4, #0
 8018a80:	f47f aeed 	bne.w	801885e <rmw_wait+0x46>
 8018a84:	e70a      	b.n	801889c <rmw_wait+0x84>
 8018a86:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8018a8a:	f7fe fd9d 	bl	80175c8 <rmw_time_total_nsec>
 8018a8e:	4a21      	ldr	r2, [pc, #132]	@ (8018b14 <rmw_wait+0x2fc>)
 8018a90:	2300      	movs	r3, #0
 8018a92:	f7e8 f961 	bl	8000d58 <__aeabi_uldivmod>
 8018a96:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8018a9a:	f171 0100 	sbcs.w	r1, r1, #0
 8018a9e:	4605      	mov	r5, r0
 8018aa0:	f6ff aed8 	blt.w	8018854 <rmw_wait+0x3c>
 8018aa4:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8018aa8:	e6d4      	b.n	8018854 <rmw_wait+0x3c>
 8018aaa:	2800      	cmp	r0, #0
 8018aac:	d1de      	bne.n	8018a6c <rmw_wait+0x254>
 8018aae:	2900      	cmp	r1, #0
 8018ab0:	d1dc      	bne.n	8018a6c <rmw_wait+0x254>
 8018ab2:	4608      	mov	r0, r1
 8018ab4:	e7a0      	b.n	80189f8 <rmw_wait+0x1e0>
 8018ab6:	2f00      	cmp	r7, #0
 8018ab8:	f47f af0b 	bne.w	80188d2 <rmw_wait+0xba>
 8018abc:	2c00      	cmp	r4, #0
 8018abe:	f47f af1a 	bne.w	80188f6 <rmw_wait+0xde>
 8018ac2:	f1b9 0f00 	cmp.w	r9, #0
 8018ac6:	d027      	beq.n	8018b18 <rmw_wait+0x300>
 8018ac8:	f8d9 3000 	ldr.w	r3, [r9]
 8018acc:	4625      	mov	r5, r4
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	f47f af41 	bne.w	8018956 <rmw_wait+0x13e>
 8018ad4:	e777      	b.n	80189c6 <rmw_wait+0x1ae>
 8018ad6:	464d      	mov	r5, r9
 8018ad8:	e74e      	b.n	8018978 <rmw_wait+0x160>
 8018ada:	2f00      	cmp	r7, #0
 8018adc:	f47f aef9 	bne.w	80188d2 <rmw_wait+0xba>
 8018ae0:	2c00      	cmp	r4, #0
 8018ae2:	f47f af08 	bne.w	80188f6 <rmw_wait+0xde>
 8018ae6:	f1b9 0f00 	cmp.w	r9, #0
 8018aea:	d015      	beq.n	8018b18 <rmw_wait+0x300>
 8018aec:	f8d9 3000 	ldr.w	r3, [r9]
 8018af0:	2b00      	cmp	r3, #0
 8018af2:	f47f af30 	bne.w	8018956 <rmw_wait+0x13e>
 8018af6:	2500      	movs	r5, #0
 8018af8:	e743      	b.n	8018982 <rmw_wait+0x16a>
 8018afa:	2c00      	cmp	r4, #0
 8018afc:	f47f aefb 	bne.w	80188f6 <rmw_wait+0xde>
 8018b00:	f1b9 0f00 	cmp.w	r9, #0
 8018b04:	f47f af24 	bne.w	8018950 <rmw_wait+0x138>
 8018b08:	e7f5      	b.n	8018af6 <rmw_wait+0x2de>
 8018b0a:	bf00      	nop
 8018b0c:	0801ed48 	.word	0x0801ed48
 8018b10:	20010fc0 	.word	0x20010fc0
 8018b14:	000f4240 	.word	0x000f4240
 8018b18:	464d      	mov	r5, r9
 8018b1a:	e754      	b.n	80189c6 <rmw_wait+0x1ae>

08018b1c <rmw_create_wait_set>:
 8018b1c:	b508      	push	{r3, lr}
 8018b1e:	4803      	ldr	r0, [pc, #12]	@ (8018b2c <rmw_create_wait_set+0x10>)
 8018b20:	f7fe fec8 	bl	80178b4 <get_memory>
 8018b24:	b108      	cbz	r0, 8018b2a <rmw_create_wait_set+0xe>
 8018b26:	6880      	ldr	r0, [r0, #8]
 8018b28:	3010      	adds	r0, #16
 8018b2a:	bd08      	pop	{r3, pc}
 8018b2c:	2000c77c 	.word	0x2000c77c

08018b30 <rmw_destroy_wait_set>:
 8018b30:	b508      	push	{r3, lr}
 8018b32:	4b08      	ldr	r3, [pc, #32]	@ (8018b54 <rmw_destroy_wait_set+0x24>)
 8018b34:	6819      	ldr	r1, [r3, #0]
 8018b36:	b911      	cbnz	r1, 8018b3e <rmw_destroy_wait_set+0xe>
 8018b38:	e00a      	b.n	8018b50 <rmw_destroy_wait_set+0x20>
 8018b3a:	6849      	ldr	r1, [r1, #4]
 8018b3c:	b141      	cbz	r1, 8018b50 <rmw_destroy_wait_set+0x20>
 8018b3e:	688b      	ldr	r3, [r1, #8]
 8018b40:	3310      	adds	r3, #16
 8018b42:	4298      	cmp	r0, r3
 8018b44:	d1f9      	bne.n	8018b3a <rmw_destroy_wait_set+0xa>
 8018b46:	4803      	ldr	r0, [pc, #12]	@ (8018b54 <rmw_destroy_wait_set+0x24>)
 8018b48:	f7fe fec4 	bl	80178d4 <put_memory>
 8018b4c:	2000      	movs	r0, #0
 8018b4e:	bd08      	pop	{r3, pc}
 8018b50:	2001      	movs	r0, #1
 8018b52:	bd08      	pop	{r3, pc}
 8018b54:	2000c77c 	.word	0x2000c77c

08018b58 <rosidl_runtime_c__String__init>:
 8018b58:	b1b0      	cbz	r0, 8018b88 <rosidl_runtime_c__String__init+0x30>
 8018b5a:	b510      	push	{r4, lr}
 8018b5c:	b086      	sub	sp, #24
 8018b5e:	4604      	mov	r4, r0
 8018b60:	a801      	add	r0, sp, #4
 8018b62:	f7f6 fc35 	bl	800f3d0 <rcutils_get_default_allocator>
 8018b66:	9b01      	ldr	r3, [sp, #4]
 8018b68:	9905      	ldr	r1, [sp, #20]
 8018b6a:	2001      	movs	r0, #1
 8018b6c:	4798      	blx	r3
 8018b6e:	6020      	str	r0, [r4, #0]
 8018b70:	b138      	cbz	r0, 8018b82 <rosidl_runtime_c__String__init+0x2a>
 8018b72:	2200      	movs	r2, #0
 8018b74:	2301      	movs	r3, #1
 8018b76:	7002      	strb	r2, [r0, #0]
 8018b78:	4618      	mov	r0, r3
 8018b7a:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8018b7e:	b006      	add	sp, #24
 8018b80:	bd10      	pop	{r4, pc}
 8018b82:	2000      	movs	r0, #0
 8018b84:	b006      	add	sp, #24
 8018b86:	bd10      	pop	{r4, pc}
 8018b88:	2000      	movs	r0, #0
 8018b8a:	4770      	bx	lr

08018b8c <rosidl_runtime_c__String__fini>:
 8018b8c:	b320      	cbz	r0, 8018bd8 <rosidl_runtime_c__String__fini+0x4c>
 8018b8e:	b510      	push	{r4, lr}
 8018b90:	6803      	ldr	r3, [r0, #0]
 8018b92:	b086      	sub	sp, #24
 8018b94:	4604      	mov	r4, r0
 8018b96:	b173      	cbz	r3, 8018bb6 <rosidl_runtime_c__String__fini+0x2a>
 8018b98:	6883      	ldr	r3, [r0, #8]
 8018b9a:	b1f3      	cbz	r3, 8018bda <rosidl_runtime_c__String__fini+0x4e>
 8018b9c:	a801      	add	r0, sp, #4
 8018b9e:	f7f6 fc17 	bl	800f3d0 <rcutils_get_default_allocator>
 8018ba2:	9b02      	ldr	r3, [sp, #8]
 8018ba4:	9905      	ldr	r1, [sp, #20]
 8018ba6:	6820      	ldr	r0, [r4, #0]
 8018ba8:	4798      	blx	r3
 8018baa:	2300      	movs	r3, #0
 8018bac:	e9c4 3300 	strd	r3, r3, [r4]
 8018bb0:	60a3      	str	r3, [r4, #8]
 8018bb2:	b006      	add	sp, #24
 8018bb4:	bd10      	pop	{r4, pc}
 8018bb6:	6843      	ldr	r3, [r0, #4]
 8018bb8:	b9db      	cbnz	r3, 8018bf2 <rosidl_runtime_c__String__fini+0x66>
 8018bba:	6883      	ldr	r3, [r0, #8]
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d0f8      	beq.n	8018bb2 <rosidl_runtime_c__String__fini+0x26>
 8018bc0:	4b12      	ldr	r3, [pc, #72]	@ (8018c0c <rosidl_runtime_c__String__fini+0x80>)
 8018bc2:	4813      	ldr	r0, [pc, #76]	@ (8018c10 <rosidl_runtime_c__String__fini+0x84>)
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	2251      	movs	r2, #81	@ 0x51
 8018bc8:	68db      	ldr	r3, [r3, #12]
 8018bca:	2101      	movs	r1, #1
 8018bcc:	f003 face 	bl	801c16c <fwrite>
 8018bd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018bd4:	f002 ff8a 	bl	801baec <exit>
 8018bd8:	4770      	bx	lr
 8018bda:	4b0c      	ldr	r3, [pc, #48]	@ (8018c0c <rosidl_runtime_c__String__fini+0x80>)
 8018bdc:	480d      	ldr	r0, [pc, #52]	@ (8018c14 <rosidl_runtime_c__String__fini+0x88>)
 8018bde:	681b      	ldr	r3, [r3, #0]
 8018be0:	224c      	movs	r2, #76	@ 0x4c
 8018be2:	68db      	ldr	r3, [r3, #12]
 8018be4:	2101      	movs	r1, #1
 8018be6:	f003 fac1 	bl	801c16c <fwrite>
 8018bea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018bee:	f002 ff7d 	bl	801baec <exit>
 8018bf2:	4b06      	ldr	r3, [pc, #24]	@ (8018c0c <rosidl_runtime_c__String__fini+0x80>)
 8018bf4:	4808      	ldr	r0, [pc, #32]	@ (8018c18 <rosidl_runtime_c__String__fini+0x8c>)
 8018bf6:	681b      	ldr	r3, [r3, #0]
 8018bf8:	224e      	movs	r2, #78	@ 0x4e
 8018bfa:	68db      	ldr	r3, [r3, #12]
 8018bfc:	2101      	movs	r1, #1
 8018bfe:	f003 fab5 	bl	801c16c <fwrite>
 8018c02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018c06:	f002 ff71 	bl	801baec <exit>
 8018c0a:	bf00      	nop
 8018c0c:	20002dc0 	.word	0x20002dc0
 8018c10:	0801f6c8 	.word	0x0801f6c8
 8018c14:	0801f628 	.word	0x0801f628
 8018c18:	0801f678 	.word	0x0801f678

08018c1c <sensor_msgs__msg__Imu__get_type_hash>:
 8018c1c:	4800      	ldr	r0, [pc, #0]	@ (8018c20 <sensor_msgs__msg__Imu__get_type_hash+0x4>)
 8018c1e:	4770      	bx	lr
 8018c20:	20001404 	.word	0x20001404

08018c24 <sensor_msgs__msg__Imu__get_type_description>:
 8018c24:	b570      	push	{r4, r5, r6, lr}
 8018c26:	4e15      	ldr	r6, [pc, #84]	@ (8018c7c <sensor_msgs__msg__Imu__get_type_description+0x58>)
 8018c28:	7835      	ldrb	r5, [r6, #0]
 8018c2a:	b10d      	cbz	r5, 8018c30 <sensor_msgs__msg__Imu__get_type_description+0xc>
 8018c2c:	4814      	ldr	r0, [pc, #80]	@ (8018c80 <sensor_msgs__msg__Imu__get_type_description+0x5c>)
 8018c2e:	bd70      	pop	{r4, r5, r6, pc}
 8018c30:	4628      	mov	r0, r5
 8018c32:	f000 f957 	bl	8018ee4 <builtin_interfaces__msg__Time__get_type_description>
 8018c36:	300c      	adds	r0, #12
 8018c38:	c807      	ldmia	r0, {r0, r1, r2}
 8018c3a:	4c12      	ldr	r4, [pc, #72]	@ (8018c84 <sensor_msgs__msg__Imu__get_type_description+0x60>)
 8018c3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018c40:	4628      	mov	r0, r5
 8018c42:	f000 fa9f 	bl	8019184 <geometry_msgs__msg__Quaternion__get_type_description>
 8018c46:	300c      	adds	r0, #12
 8018c48:	c807      	ldmia	r0, {r0, r1, r2}
 8018c4a:	f104 0318 	add.w	r3, r4, #24
 8018c4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018c52:	4628      	mov	r0, r5
 8018c54:	f7f7 fd22 	bl	801069c <geometry_msgs__msg__Vector3__get_type_description>
 8018c58:	300c      	adds	r0, #12
 8018c5a:	c807      	ldmia	r0, {r0, r1, r2}
 8018c5c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8018c60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018c64:	4628      	mov	r0, r5
 8018c66:	f000 f8c9 	bl	8018dfc <std_msgs__msg__Header__get_type_description>
 8018c6a:	300c      	adds	r0, #12
 8018c6c:	c807      	ldmia	r0, {r0, r1, r2}
 8018c6e:	3448      	adds	r4, #72	@ 0x48
 8018c70:	2301      	movs	r3, #1
 8018c72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018c76:	7033      	strb	r3, [r6, #0]
 8018c78:	4801      	ldr	r0, [pc, #4]	@ (8018c80 <sensor_msgs__msg__Imu__get_type_description+0x5c>)
 8018c7a:	bd70      	pop	{r4, r5, r6, pc}
 8018c7c:	2001135d 	.word	0x2001135d
 8018c80:	0801ff70 	.word	0x0801ff70
 8018c84:	200018f4 	.word	0x200018f4

08018c88 <sensor_msgs__msg__Imu__get_type_description_sources>:
 8018c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018c8a:	4d26      	ldr	r5, [pc, #152]	@ (8018d24 <sensor_msgs__msg__Imu__get_type_description_sources+0x9c>)
 8018c8c:	782f      	ldrb	r7, [r5, #0]
 8018c8e:	b10f      	cbz	r7, 8018c94 <sensor_msgs__msg__Imu__get_type_description_sources+0xc>
 8018c90:	4825      	ldr	r0, [pc, #148]	@ (8018d28 <sensor_msgs__msg__Imu__get_type_description_sources+0xa0>)
 8018c92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018c94:	4e25      	ldr	r6, [pc, #148]	@ (8018d2c <sensor_msgs__msg__Imu__get_type_description_sources+0xa4>)
 8018c96:	4c26      	ldr	r4, [pc, #152]	@ (8018d30 <sensor_msgs__msg__Imu__get_type_description_sources+0xa8>)
 8018c98:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8018c9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018c9c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8018c9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018ca0:	6833      	ldr	r3, [r6, #0]
 8018ca2:	4626      	mov	r6, r4
 8018ca4:	4638      	mov	r0, r7
 8018ca6:	f846 3b04 	str.w	r3, [r6], #4
 8018caa:	f000 f927 	bl	8018efc <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018cae:	4684      	mov	ip, r0
 8018cb0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cb4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cb6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cbc:	4638      	mov	r0, r7
 8018cbe:	f8dc 3000 	ldr.w	r3, [ip]
 8018cc2:	6033      	str	r3, [r6, #0]
 8018cc4:	f000 fa6a 	bl	801919c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8018cc8:	4684      	mov	ip, r0
 8018cca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cce:	f104 0628 	add.w	r6, r4, #40	@ 0x28
 8018cd2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cd4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cd8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cda:	4638      	mov	r0, r7
 8018cdc:	f8dc 3000 	ldr.w	r3, [ip]
 8018ce0:	6033      	str	r3, [r6, #0]
 8018ce2:	f7f7 fce7 	bl	80106b4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8018ce6:	4684      	mov	ip, r0
 8018ce8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cec:	f104 064c 	add.w	r6, r4, #76	@ 0x4c
 8018cf0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cf2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018cf6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8018cf8:	4638      	mov	r0, r7
 8018cfa:	f8dc 3000 	ldr.w	r3, [ip]
 8018cfe:	6033      	str	r3, [r6, #0]
 8018d00:	f000 f894 	bl	8018e2c <std_msgs__msg__Header__get_individual_type_description_source>
 8018d04:	2301      	movs	r3, #1
 8018d06:	4684      	mov	ip, r0
 8018d08:	702b      	strb	r3, [r5, #0]
 8018d0a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d0e:	3470      	adds	r4, #112	@ 0x70
 8018d10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018d18:	f8dc 3000 	ldr.w	r3, [ip]
 8018d1c:	4802      	ldr	r0, [pc, #8]	@ (8018d28 <sensor_msgs__msg__Imu__get_type_description_sources+0xa0>)
 8018d1e:	6023      	str	r3, [r4, #0]
 8018d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d22:	bf00      	nop
 8018d24:	2001135c 	.word	0x2001135c
 8018d28:	0801ff40 	.word	0x0801ff40
 8018d2c:	0801ff4c 	.word	0x0801ff4c
 8018d30:	200112a8 	.word	0x200112a8

08018d34 <sensor_msgs__msg__Imu__init>:
 8018d34:	b3d8      	cbz	r0, 8018dae <sensor_msgs__msg__Imu__init+0x7a>
 8018d36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d38:	4604      	mov	r4, r0
 8018d3a:	f000 f8a3 	bl	8018e84 <std_msgs__msg__Header__init>
 8018d3e:	b190      	cbz	r0, 8018d66 <sensor_msgs__msg__Imu__init+0x32>
 8018d40:	f104 0518 	add.w	r5, r4, #24
 8018d44:	4628      	mov	r0, r5
 8018d46:	f000 fa4b 	bl	80191e0 <geometry_msgs__msg__Quaternion__init>
 8018d4a:	b358      	cbz	r0, 8018da4 <sensor_msgs__msg__Imu__init+0x70>
 8018d4c:	f104 0680 	add.w	r6, r4, #128	@ 0x80
 8018d50:	4630      	mov	r0, r6
 8018d52:	f7f7 fccf 	bl	80106f4 <geometry_msgs__msg__Vector3__init>
 8018d56:	b1b8      	cbz	r0, 8018d88 <sensor_msgs__msg__Imu__init+0x54>
 8018d58:	f104 07e0 	add.w	r7, r4, #224	@ 0xe0
 8018d5c:	4638      	mov	r0, r7
 8018d5e:	f7f7 fcc9 	bl	80106f4 <geometry_msgs__msg__Vector3__init>
 8018d62:	b330      	cbz	r0, 8018db2 <sensor_msgs__msg__Imu__init+0x7e>
 8018d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d66:	4620      	mov	r0, r4
 8018d68:	f000 f8ac 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8018d6c:	f104 0018 	add.w	r0, r4, #24
 8018d70:	f000 fa4a 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 8018d74:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 8018d78:	f7f7 fcc0 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018d7c:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 8018d80:	f7f7 fcbc 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018d84:	2000      	movs	r0, #0
 8018d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018d88:	4620      	mov	r0, r4
 8018d8a:	f000 f89b 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8018d8e:	4628      	mov	r0, r5
 8018d90:	f000 fa3a 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 8018d94:	4630      	mov	r0, r6
 8018d96:	f7f7 fcb1 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018d9a:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 8018d9e:	f7f7 fcad 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018da2:	e7ef      	b.n	8018d84 <sensor_msgs__msg__Imu__init+0x50>
 8018da4:	4620      	mov	r0, r4
 8018da6:	f000 f88d 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8018daa:	4628      	mov	r0, r5
 8018dac:	e7e0      	b.n	8018d70 <sensor_msgs__msg__Imu__init+0x3c>
 8018dae:	2000      	movs	r0, #0
 8018db0:	4770      	bx	lr
 8018db2:	4620      	mov	r0, r4
 8018db4:	f000 f886 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8018db8:	4628      	mov	r0, r5
 8018dba:	f000 fa25 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 8018dbe:	4630      	mov	r0, r6
 8018dc0:	f7f7 fc9c 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018dc4:	4638      	mov	r0, r7
 8018dc6:	f7f7 fc99 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018dca:	e7db      	b.n	8018d84 <sensor_msgs__msg__Imu__init+0x50>

08018dcc <sensor_msgs__msg__Imu__fini>:
 8018dcc:	b188      	cbz	r0, 8018df2 <sensor_msgs__msg__Imu__fini+0x26>
 8018dce:	b510      	push	{r4, lr}
 8018dd0:	4604      	mov	r4, r0
 8018dd2:	f000 f877 	bl	8018ec4 <std_msgs__msg__Header__fini>
 8018dd6:	f104 0018 	add.w	r0, r4, #24
 8018dda:	f000 fa15 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 8018dde:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 8018de2:	f7f7 fc8b 	bl	80106fc <geometry_msgs__msg__Vector3__fini>
 8018de6:	f104 00e0 	add.w	r0, r4, #224	@ 0xe0
 8018dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018dee:	f7f7 bc85 	b.w	80106fc <geometry_msgs__msg__Vector3__fini>
 8018df2:	4770      	bx	lr

08018df4 <std_msgs__msg__Header__get_type_hash>:
 8018df4:	4800      	ldr	r0, [pc, #0]	@ (8018df8 <std_msgs__msg__Header__get_type_hash+0x4>)
 8018df6:	4770      	bx	lr
 8018df8:	20001c50 	.word	0x20001c50

08018dfc <std_msgs__msg__Header__get_type_description>:
 8018dfc:	b510      	push	{r4, lr}
 8018dfe:	4c08      	ldr	r4, [pc, #32]	@ (8018e20 <std_msgs__msg__Header__get_type_description+0x24>)
 8018e00:	7820      	ldrb	r0, [r4, #0]
 8018e02:	b108      	cbz	r0, 8018e08 <std_msgs__msg__Header__get_type_description+0xc>
 8018e04:	4807      	ldr	r0, [pc, #28]	@ (8018e24 <std_msgs__msg__Header__get_type_description+0x28>)
 8018e06:	bd10      	pop	{r4, pc}
 8018e08:	f000 f86c 	bl	8018ee4 <builtin_interfaces__msg__Time__get_type_description>
 8018e0c:	300c      	adds	r0, #12
 8018e0e:	c807      	ldmia	r0, {r0, r1, r2}
 8018e10:	4b05      	ldr	r3, [pc, #20]	@ (8018e28 <std_msgs__msg__Header__get_type_description+0x2c>)
 8018e12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8018e16:	2301      	movs	r3, #1
 8018e18:	4802      	ldr	r0, [pc, #8]	@ (8018e24 <std_msgs__msg__Header__get_type_description+0x28>)
 8018e1a:	7023      	strb	r3, [r4, #0]
 8018e1c:	bd10      	pop	{r4, pc}
 8018e1e:	bf00      	nop
 8018e20:	200113a9 	.word	0x200113a9
 8018e24:	0801ffc4 	.word	0x0801ffc4
 8018e28:	20001dc8 	.word	0x20001dc8

08018e2c <std_msgs__msg__Header__get_individual_type_description_source>:
 8018e2c:	4800      	ldr	r0, [pc, #0]	@ (8018e30 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8018e2e:	4770      	bx	lr
 8018e30:	0801ffa0 	.word	0x0801ffa0

08018e34 <std_msgs__msg__Header__get_type_description_sources>:
 8018e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018e36:	4e0f      	ldr	r6, [pc, #60]	@ (8018e74 <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8018e38:	7837      	ldrb	r7, [r6, #0]
 8018e3a:	b10f      	cbz	r7, 8018e40 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8018e3c:	480e      	ldr	r0, [pc, #56]	@ (8018e78 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018e3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e40:	4d0e      	ldr	r5, [pc, #56]	@ (8018e7c <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8018e42:	4c0f      	ldr	r4, [pc, #60]	@ (8018e80 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8018e44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e4c:	682b      	ldr	r3, [r5, #0]
 8018e4e:	f844 3b04 	str.w	r3, [r4], #4
 8018e52:	4638      	mov	r0, r7
 8018e54:	f000 f852 	bl	8018efc <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8018e58:	2301      	movs	r3, #1
 8018e5a:	4684      	mov	ip, r0
 8018e5c:	7033      	strb	r3, [r6, #0]
 8018e5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e64:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018e6a:	f8dc 3000 	ldr.w	r3, [ip]
 8018e6e:	4802      	ldr	r0, [pc, #8]	@ (8018e78 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8018e70:	6023      	str	r3, [r4, #0]
 8018e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018e74:	200113a8 	.word	0x200113a8
 8018e78:	0801ff94 	.word	0x0801ff94
 8018e7c:	0801ffa0 	.word	0x0801ffa0
 8018e80:	20011360 	.word	0x20011360

08018e84 <std_msgs__msg__Header__init>:
 8018e84:	b1d8      	cbz	r0, 8018ebe <std_msgs__msg__Header__init+0x3a>
 8018e86:	b538      	push	{r3, r4, r5, lr}
 8018e88:	4604      	mov	r4, r0
 8018e8a:	f000 f857 	bl	8018f3c <builtin_interfaces__msg__Time__init>
 8018e8e:	b130      	cbz	r0, 8018e9e <std_msgs__msg__Header__init+0x1a>
 8018e90:	f104 0508 	add.w	r5, r4, #8
 8018e94:	4628      	mov	r0, r5
 8018e96:	f7ff fe5f 	bl	8018b58 <rosidl_runtime_c__String__init>
 8018e9a:	b148      	cbz	r0, 8018eb0 <std_msgs__msg__Header__init+0x2c>
 8018e9c:	bd38      	pop	{r3, r4, r5, pc}
 8018e9e:	4620      	mov	r0, r4
 8018ea0:	f000 f850 	bl	8018f44 <builtin_interfaces__msg__Time__fini>
 8018ea4:	f104 0008 	add.w	r0, r4, #8
 8018ea8:	f7ff fe70 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8018eac:	2000      	movs	r0, #0
 8018eae:	bd38      	pop	{r3, r4, r5, pc}
 8018eb0:	4620      	mov	r0, r4
 8018eb2:	f000 f847 	bl	8018f44 <builtin_interfaces__msg__Time__fini>
 8018eb6:	4628      	mov	r0, r5
 8018eb8:	f7ff fe68 	bl	8018b8c <rosidl_runtime_c__String__fini>
 8018ebc:	e7f6      	b.n	8018eac <std_msgs__msg__Header__init+0x28>
 8018ebe:	2000      	movs	r0, #0
 8018ec0:	4770      	bx	lr
 8018ec2:	bf00      	nop

08018ec4 <std_msgs__msg__Header__fini>:
 8018ec4:	b148      	cbz	r0, 8018eda <std_msgs__msg__Header__fini+0x16>
 8018ec6:	b510      	push	{r4, lr}
 8018ec8:	4604      	mov	r4, r0
 8018eca:	f000 f83b 	bl	8018f44 <builtin_interfaces__msg__Time__fini>
 8018ece:	f104 0008 	add.w	r0, r4, #8
 8018ed2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ed6:	f7ff be59 	b.w	8018b8c <rosidl_runtime_c__String__fini>
 8018eda:	4770      	bx	lr

08018edc <builtin_interfaces__msg__Time__get_type_hash>:
 8018edc:	4800      	ldr	r0, [pc, #0]	@ (8018ee0 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8018ede:	4770      	bx	lr
 8018ee0:	20001eac 	.word	0x20001eac

08018ee4 <builtin_interfaces__msg__Time__get_type_description>:
 8018ee4:	4b03      	ldr	r3, [pc, #12]	@ (8018ef4 <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8018ee6:	781a      	ldrb	r2, [r3, #0]
 8018ee8:	b90a      	cbnz	r2, 8018eee <builtin_interfaces__msg__Time__get_type_description+0xa>
 8018eea:	2201      	movs	r2, #1
 8018eec:	701a      	strb	r2, [r3, #0]
 8018eee:	4802      	ldr	r0, [pc, #8]	@ (8018ef8 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8018ef0:	4770      	bx	lr
 8018ef2:	bf00      	nop
 8018ef4:	200113d1 	.word	0x200113d1
 8018ef8:	08020018 	.word	0x08020018

08018efc <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8018efc:	4800      	ldr	r0, [pc, #0]	@ (8018f00 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8018efe:	4770      	bx	lr
 8018f00:	0801fff4 	.word	0x0801fff4

08018f04 <builtin_interfaces__msg__Time__get_type_description_sources>:
 8018f04:	4b09      	ldr	r3, [pc, #36]	@ (8018f2c <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8018f06:	781a      	ldrb	r2, [r3, #0]
 8018f08:	b96a      	cbnz	r2, 8018f26 <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8018f0a:	b430      	push	{r4, r5}
 8018f0c:	4d08      	ldr	r5, [pc, #32]	@ (8018f30 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8018f0e:	4c09      	ldr	r4, [pc, #36]	@ (8018f34 <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8018f10:	2201      	movs	r2, #1
 8018f12:	701a      	strb	r2, [r3, #0]
 8018f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018f1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f1c:	682b      	ldr	r3, [r5, #0]
 8018f1e:	4806      	ldr	r0, [pc, #24]	@ (8018f38 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8018f20:	6023      	str	r3, [r4, #0]
 8018f22:	bc30      	pop	{r4, r5}
 8018f24:	4770      	bx	lr
 8018f26:	4804      	ldr	r0, [pc, #16]	@ (8018f38 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8018f28:	4770      	bx	lr
 8018f2a:	bf00      	nop
 8018f2c:	200113d0 	.word	0x200113d0
 8018f30:	0801fff4 	.word	0x0801fff4
 8018f34:	200113ac 	.word	0x200113ac
 8018f38:	0801ffe8 	.word	0x0801ffe8

08018f3c <builtin_interfaces__msg__Time__init>:
 8018f3c:	3800      	subs	r0, #0
 8018f3e:	bf18      	it	ne
 8018f40:	2001      	movne	r0, #1
 8018f42:	4770      	bx	lr

08018f44 <builtin_interfaces__msg__Time__fini>:
 8018f44:	4770      	bx	lr
 8018f46:	bf00      	nop

08018f48 <geometry_msgs__msg__Point__get_type_hash>:
 8018f48:	4800      	ldr	r0, [pc, #0]	@ (8018f4c <geometry_msgs__msg__Point__get_type_hash+0x4>)
 8018f4a:	4770      	bx	lr
 8018f4c:	20002138 	.word	0x20002138

08018f50 <geometry_msgs__msg__Point__get_type_description>:
 8018f50:	4b03      	ldr	r3, [pc, #12]	@ (8018f60 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8018f52:	781a      	ldrb	r2, [r3, #0]
 8018f54:	b90a      	cbnz	r2, 8018f5a <geometry_msgs__msg__Point__get_type_description+0xa>
 8018f56:	2201      	movs	r2, #1
 8018f58:	701a      	strb	r2, [r3, #0]
 8018f5a:	4802      	ldr	r0, [pc, #8]	@ (8018f64 <geometry_msgs__msg__Point__get_type_description+0x14>)
 8018f5c:	4770      	bx	lr
 8018f5e:	bf00      	nop
 8018f60:	200113f9 	.word	0x200113f9
 8018f64:	0802006c 	.word	0x0802006c

08018f68 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8018f68:	4800      	ldr	r0, [pc, #0]	@ (8018f6c <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 8018f6a:	4770      	bx	lr
 8018f6c:	08020048 	.word	0x08020048

08018f70 <geometry_msgs__msg__Point__get_type_description_sources>:
 8018f70:	4b09      	ldr	r3, [pc, #36]	@ (8018f98 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8018f72:	781a      	ldrb	r2, [r3, #0]
 8018f74:	b96a      	cbnz	r2, 8018f92 <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8018f76:	b430      	push	{r4, r5}
 8018f78:	4d08      	ldr	r5, [pc, #32]	@ (8018f9c <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 8018f7a:	4c09      	ldr	r4, [pc, #36]	@ (8018fa0 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 8018f7c:	2201      	movs	r2, #1
 8018f7e:	701a      	strb	r2, [r3, #0]
 8018f80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018f82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018f88:	682b      	ldr	r3, [r5, #0]
 8018f8a:	4806      	ldr	r0, [pc, #24]	@ (8018fa4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8018f8c:	6023      	str	r3, [r4, #0]
 8018f8e:	bc30      	pop	{r4, r5}
 8018f90:	4770      	bx	lr
 8018f92:	4804      	ldr	r0, [pc, #16]	@ (8018fa4 <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8018f94:	4770      	bx	lr
 8018f96:	bf00      	nop
 8018f98:	200113f8 	.word	0x200113f8
 8018f9c:	08020048 	.word	0x08020048
 8018fa0:	200113d4 	.word	0x200113d4
 8018fa4:	0802003c 	.word	0x0802003c

08018fa8 <geometry_msgs__msg__Pose__get_type_hash>:
 8018fa8:	4800      	ldr	r0, [pc, #0]	@ (8018fac <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 8018faa:	4770      	bx	lr
 8018fac:	200022b4 	.word	0x200022b4

08018fb0 <geometry_msgs__msg__Pose__get_type_description>:
 8018fb0:	b570      	push	{r4, r5, r6, lr}
 8018fb2:	4e0c      	ldr	r6, [pc, #48]	@ (8018fe4 <geometry_msgs__msg__Pose__get_type_description+0x34>)
 8018fb4:	7835      	ldrb	r5, [r6, #0]
 8018fb6:	b10d      	cbz	r5, 8018fbc <geometry_msgs__msg__Pose__get_type_description+0xc>
 8018fb8:	480b      	ldr	r0, [pc, #44]	@ (8018fe8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8018fba:	bd70      	pop	{r4, r5, r6, pc}
 8018fbc:	4628      	mov	r0, r5
 8018fbe:	f7ff ffc7 	bl	8018f50 <geometry_msgs__msg__Point__get_type_description>
 8018fc2:	300c      	adds	r0, #12
 8018fc4:	c807      	ldmia	r0, {r0, r1, r2}
 8018fc6:	4c09      	ldr	r4, [pc, #36]	@ (8018fec <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8018fc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018fcc:	4628      	mov	r0, r5
 8018fce:	f000 f8d9 	bl	8019184 <geometry_msgs__msg__Quaternion__get_type_description>
 8018fd2:	300c      	adds	r0, #12
 8018fd4:	c807      	ldmia	r0, {r0, r1, r2}
 8018fd6:	3418      	adds	r4, #24
 8018fd8:	2301      	movs	r3, #1
 8018fda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8018fde:	7033      	strb	r3, [r6, #0]
 8018fe0:	4801      	ldr	r0, [pc, #4]	@ (8018fe8 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8018fe2:	bd70      	pop	{r4, r5, r6, pc}
 8018fe4:	20011469 	.word	0x20011469
 8018fe8:	080200c0 	.word	0x080200c0
 8018fec:	20002360 	.word	0x20002360

08018ff0 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8018ff0:	4800      	ldr	r0, [pc, #0]	@ (8018ff4 <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 8018ff2:	4770      	bx	lr
 8018ff4:	0802009c 	.word	0x0802009c

08018ff8 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8018ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ffa:	4e17      	ldr	r6, [pc, #92]	@ (8019058 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 8018ffc:	7837      	ldrb	r7, [r6, #0]
 8018ffe:	b10f      	cbz	r7, 8019004 <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8019000:	4816      	ldr	r0, [pc, #88]	@ (801905c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8019002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019004:	4d16      	ldr	r5, [pc, #88]	@ (8019060 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 8019006:	4c17      	ldr	r4, [pc, #92]	@ (8019064 <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8019008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801900a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801900c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801900e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019010:	682b      	ldr	r3, [r5, #0]
 8019012:	4625      	mov	r5, r4
 8019014:	4638      	mov	r0, r7
 8019016:	f845 3b04 	str.w	r3, [r5], #4
 801901a:	f7ff ffa5 	bl	8018f68 <geometry_msgs__msg__Point__get_individual_type_description_source>
 801901e:	4684      	mov	ip, r0
 8019020:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019024:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019026:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801902a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801902c:	4638      	mov	r0, r7
 801902e:	f8dc 3000 	ldr.w	r3, [ip]
 8019032:	602b      	str	r3, [r5, #0]
 8019034:	f000 f8b2 	bl	801919c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8019038:	2301      	movs	r3, #1
 801903a:	4684      	mov	ip, r0
 801903c:	7033      	strb	r3, [r6, #0]
 801903e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019042:	3428      	adds	r4, #40	@ 0x28
 8019044:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019046:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801904a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801904c:	f8dc 3000 	ldr.w	r3, [ip]
 8019050:	4802      	ldr	r0, [pc, #8]	@ (801905c <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8019052:	6023      	str	r3, [r4, #0]
 8019054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019056:	bf00      	nop
 8019058:	20011468 	.word	0x20011468
 801905c:	08020090 	.word	0x08020090
 8019060:	0802009c 	.word	0x0802009c
 8019064:	200113fc 	.word	0x200113fc

08019068 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8019068:	4800      	ldr	r0, [pc, #0]	@ (801906c <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 801906a:	4770      	bx	lr
 801906c:	20002480 	.word	0x20002480

08019070 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8019070:	b570      	push	{r4, r5, r6, lr}
 8019072:	4e11      	ldr	r6, [pc, #68]	@ (80190b8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 8019074:	7835      	ldrb	r5, [r6, #0]
 8019076:	b10d      	cbz	r5, 801907c <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8019078:	4810      	ldr	r0, [pc, #64]	@ (80190bc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801907a:	bd70      	pop	{r4, r5, r6, pc}
 801907c:	4628      	mov	r0, r5
 801907e:	f7ff ff67 	bl	8018f50 <geometry_msgs__msg__Point__get_type_description>
 8019082:	300c      	adds	r0, #12
 8019084:	c807      	ldmia	r0, {r0, r1, r2}
 8019086:	4c0e      	ldr	r4, [pc, #56]	@ (80190c0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8019088:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801908c:	4628      	mov	r0, r5
 801908e:	f7ff ff8f 	bl	8018fb0 <geometry_msgs__msg__Pose__get_type_description>
 8019092:	300c      	adds	r0, #12
 8019094:	c807      	ldmia	r0, {r0, r1, r2}
 8019096:	f104 0318 	add.w	r3, r4, #24
 801909a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801909e:	4628      	mov	r0, r5
 80190a0:	f000 f870 	bl	8019184 <geometry_msgs__msg__Quaternion__get_type_description>
 80190a4:	300c      	adds	r0, #12
 80190a6:	c807      	ldmia	r0, {r0, r1, r2}
 80190a8:	3430      	adds	r4, #48	@ 0x30
 80190aa:	2301      	movs	r3, #1
 80190ac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80190b0:	7033      	strb	r3, [r6, #0]
 80190b2:	4802      	ldr	r0, [pc, #8]	@ (80190bc <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 80190b4:	bd70      	pop	{r4, r5, r6, pc}
 80190b6:	bf00      	nop
 80190b8:	200114fd 	.word	0x200114fd
 80190bc:	08020114 	.word	0x08020114
 80190c0:	200025f8 	.word	0x200025f8

080190c4 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 80190c4:	4800      	ldr	r0, [pc, #0]	@ (80190c8 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 80190c6:	4770      	bx	lr
 80190c8:	080200f0 	.word	0x080200f0

080190cc <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 80190cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80190ce:	4e1e      	ldr	r6, [pc, #120]	@ (8019148 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 80190d0:	7837      	ldrb	r7, [r6, #0]
 80190d2:	b10f      	cbz	r7, 80190d8 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 80190d4:	481d      	ldr	r0, [pc, #116]	@ (801914c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 80190d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80190d8:	4d1d      	ldr	r5, [pc, #116]	@ (8019150 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 80190da:	4c1e      	ldr	r4, [pc, #120]	@ (8019154 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 80190dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80190e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80190e4:	682b      	ldr	r3, [r5, #0]
 80190e6:	4625      	mov	r5, r4
 80190e8:	4638      	mov	r0, r7
 80190ea:	f845 3b04 	str.w	r3, [r5], #4
 80190ee:	f7ff ff3b 	bl	8018f68 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80190f2:	4684      	mov	ip, r0
 80190f4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80190f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80190fa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80190fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019100:	4638      	mov	r0, r7
 8019102:	f8dc 3000 	ldr.w	r3, [ip]
 8019106:	602b      	str	r3, [r5, #0]
 8019108:	f7ff ff72 	bl	8018ff0 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 801910c:	4684      	mov	ip, r0
 801910e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019112:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 8019116:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019118:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801911c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801911e:	4638      	mov	r0, r7
 8019120:	f8dc 3000 	ldr.w	r3, [ip]
 8019124:	602b      	str	r3, [r5, #0]
 8019126:	f000 f839 	bl	801919c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801912a:	2301      	movs	r3, #1
 801912c:	4684      	mov	ip, r0
 801912e:	7033      	strb	r3, [r6, #0]
 8019130:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019134:	344c      	adds	r4, #76	@ 0x4c
 8019136:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019138:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801913c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801913e:	f8dc 3000 	ldr.w	r3, [ip]
 8019142:	4802      	ldr	r0, [pc, #8]	@ (801914c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 8019144:	6023      	str	r3, [r4, #0]
 8019146:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019148:	200114fc 	.word	0x200114fc
 801914c:	080200e4 	.word	0x080200e4
 8019150:	080200f0 	.word	0x080200f0
 8019154:	2001146c 	.word	0x2001146c

08019158 <geometry_msgs__msg__PoseWithCovariance__init>:
 8019158:	b150      	cbz	r0, 8019170 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 801915a:	b510      	push	{r4, lr}
 801915c:	4604      	mov	r4, r0
 801915e:	f002 fbd5 	bl	801b90c <geometry_msgs__msg__Pose__init>
 8019162:	b100      	cbz	r0, 8019166 <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 8019164:	bd10      	pop	{r4, pc}
 8019166:	4620      	mov	r0, r4
 8019168:	f002 fbf0 	bl	801b94c <geometry_msgs__msg__Pose__fini>
 801916c:	2000      	movs	r0, #0
 801916e:	bd10      	pop	{r4, pc}
 8019170:	2000      	movs	r0, #0
 8019172:	4770      	bx	lr

08019174 <geometry_msgs__msg__PoseWithCovariance__fini>:
 8019174:	b108      	cbz	r0, 801917a <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 8019176:	f002 bbe9 	b.w	801b94c <geometry_msgs__msg__Pose__fini>
 801917a:	4770      	bx	lr

0801917c <geometry_msgs__msg__Quaternion__get_type_hash>:
 801917c:	4800      	ldr	r0, [pc, #0]	@ (8019180 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 801917e:	4770      	bx	lr
 8019180:	20002754 	.word	0x20002754

08019184 <geometry_msgs__msg__Quaternion__get_type_description>:
 8019184:	4b03      	ldr	r3, [pc, #12]	@ (8019194 <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 8019186:	781a      	ldrb	r2, [r3, #0]
 8019188:	b90a      	cbnz	r2, 801918e <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 801918a:	2201      	movs	r2, #1
 801918c:	701a      	strb	r2, [r3, #0]
 801918e:	4802      	ldr	r0, [pc, #8]	@ (8019198 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8019190:	4770      	bx	lr
 8019192:	bf00      	nop
 8019194:	20011525 	.word	0x20011525
 8019198:	08020168 	.word	0x08020168

0801919c <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 801919c:	4800      	ldr	r0, [pc, #0]	@ (80191a0 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 801919e:	4770      	bx	lr
 80191a0:	08020144 	.word	0x08020144

080191a4 <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 80191a4:	4b09      	ldr	r3, [pc, #36]	@ (80191cc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 80191a6:	781a      	ldrb	r2, [r3, #0]
 80191a8:	b96a      	cbnz	r2, 80191c6 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 80191aa:	b430      	push	{r4, r5}
 80191ac:	4d08      	ldr	r5, [pc, #32]	@ (80191d0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 80191ae:	4c09      	ldr	r4, [pc, #36]	@ (80191d4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 80191b0:	2201      	movs	r2, #1
 80191b2:	701a      	strb	r2, [r3, #0]
 80191b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80191ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80191bc:	682b      	ldr	r3, [r5, #0]
 80191be:	4806      	ldr	r0, [pc, #24]	@ (80191d8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80191c0:	6023      	str	r3, [r4, #0]
 80191c2:	bc30      	pop	{r4, r5}
 80191c4:	4770      	bx	lr
 80191c6:	4804      	ldr	r0, [pc, #16]	@ (80191d8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80191c8:	4770      	bx	lr
 80191ca:	bf00      	nop
 80191cc:	20011524 	.word	0x20011524
 80191d0:	08020144 	.word	0x08020144
 80191d4:	20011500 	.word	0x20011500
 80191d8:	08020138 	.word	0x08020138
 80191dc:	00000000 	.word	0x00000000

080191e0 <geometry_msgs__msg__Quaternion__init>:
 80191e0:	b160      	cbz	r0, 80191fc <geometry_msgs__msg__Quaternion__init+0x1c>
 80191e2:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8019200 <geometry_msgs__msg__Quaternion__init+0x20>
 80191e6:	2200      	movs	r2, #0
 80191e8:	2300      	movs	r3, #0
 80191ea:	e9c0 2300 	strd	r2, r3, [r0]
 80191ee:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80191f2:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80191f6:	ed80 7b06 	vstr	d7, [r0, #24]
 80191fa:	2001      	movs	r0, #1
 80191fc:	4770      	bx	lr
 80191fe:	bf00      	nop
 8019200:	00000000 	.word	0x00000000
 8019204:	3ff00000 	.word	0x3ff00000

08019208 <geometry_msgs__msg__Quaternion__fini>:
 8019208:	4770      	bx	lr
 801920a:	bf00      	nop

0801920c <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 801920c:	4800      	ldr	r0, [pc, #0]	@ (8019210 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 801920e:	4770      	bx	lr
 8019210:	20002950 	.word	0x20002950

08019214 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8019214:	b570      	push	{r4, r5, r6, lr}
 8019216:	4e0c      	ldr	r6, [pc, #48]	@ (8019248 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8019218:	7835      	ldrb	r5, [r6, #0]
 801921a:	b10d      	cbz	r5, 8019220 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 801921c:	480b      	ldr	r0, [pc, #44]	@ (801924c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801921e:	bd70      	pop	{r4, r5, r6, pc}
 8019220:	4628      	mov	r0, r5
 8019222:	f7f7 f9c7 	bl	80105b4 <geometry_msgs__msg__Twist__get_type_description>
 8019226:	300c      	adds	r0, #12
 8019228:	c807      	ldmia	r0, {r0, r1, r2}
 801922a:	4c09      	ldr	r4, [pc, #36]	@ (8019250 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 801922c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019230:	4628      	mov	r0, r5
 8019232:	f7f7 fa33 	bl	801069c <geometry_msgs__msg__Vector3__get_type_description>
 8019236:	300c      	adds	r0, #12
 8019238:	c807      	ldmia	r0, {r0, r1, r2}
 801923a:	3418      	adds	r4, #24
 801923c:	2301      	movs	r3, #1
 801923e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8019242:	7033      	strb	r3, [r6, #0]
 8019244:	4801      	ldr	r0, [pc, #4]	@ (801924c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8019246:	bd70      	pop	{r4, r5, r6, pc}
 8019248:	20011595 	.word	0x20011595
 801924c:	080201bc 	.word	0x080201bc
 8019250:	20002acc 	.word	0x20002acc

08019254 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8019254:	4800      	ldr	r0, [pc, #0]	@ (8019258 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8019256:	4770      	bx	lr
 8019258:	08020198 	.word	0x08020198

0801925c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 801925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801925e:	4e17      	ldr	r6, [pc, #92]	@ (80192bc <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8019260:	7837      	ldrb	r7, [r6, #0]
 8019262:	b10f      	cbz	r7, 8019268 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8019264:	4816      	ldr	r0, [pc, #88]	@ (80192c0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8019266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019268:	4d16      	ldr	r5, [pc, #88]	@ (80192c4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 801926a:	4c17      	ldr	r4, [pc, #92]	@ (80192c8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 801926c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801926e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019270:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019272:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019274:	682b      	ldr	r3, [r5, #0]
 8019276:	4625      	mov	r5, r4
 8019278:	4638      	mov	r0, r7
 801927a:	f845 3b04 	str.w	r3, [r5], #4
 801927e:	f7f7 f9b1 	bl	80105e4 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8019282:	4684      	mov	ip, r0
 8019284:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8019288:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801928a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801928e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019290:	4638      	mov	r0, r7
 8019292:	f8dc 3000 	ldr.w	r3, [ip]
 8019296:	602b      	str	r3, [r5, #0]
 8019298:	f7f7 fa0c 	bl	80106b4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 801929c:	2301      	movs	r3, #1
 801929e:	4684      	mov	ip, r0
 80192a0:	7033      	strb	r3, [r6, #0]
 80192a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192a6:	3428      	adds	r4, #40	@ 0x28
 80192a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80192ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80192b0:	f8dc 3000 	ldr.w	r3, [ip]
 80192b4:	4802      	ldr	r0, [pc, #8]	@ (80192c0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80192b6:	6023      	str	r3, [r4, #0]
 80192b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80192ba:	bf00      	nop
 80192bc:	20011594 	.word	0x20011594
 80192c0:	0802018c 	.word	0x0802018c
 80192c4:	08020198 	.word	0x08020198
 80192c8:	20011528 	.word	0x20011528

080192cc <geometry_msgs__msg__TwistWithCovariance__init>:
 80192cc:	b150      	cbz	r0, 80192e4 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80192ce:	b510      	push	{r4, lr}
 80192d0:	4604      	mov	r4, r0
 80192d2:	f7f7 f9b3 	bl	801063c <geometry_msgs__msg__Twist__init>
 80192d6:	b100      	cbz	r0, 80192da <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 80192d8:	bd10      	pop	{r4, pc}
 80192da:	4620      	mov	r0, r4
 80192dc:	f7f7 f9ce 	bl	801067c <geometry_msgs__msg__Twist__fini>
 80192e0:	2000      	movs	r0, #0
 80192e2:	bd10      	pop	{r4, pc}
 80192e4:	2000      	movs	r0, #0
 80192e6:	4770      	bx	lr

080192e8 <geometry_msgs__msg__TwistWithCovariance__fini>:
 80192e8:	b108      	cbz	r0, 80192ee <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 80192ea:	f7f7 b9c7 	b.w	801067c <geometry_msgs__msg__Twist__fini>
 80192ee:	4770      	bx	lr

080192f0 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 80192f0:	f002 bb0c 	b.w	801b90c <geometry_msgs__msg__Pose__init>

080192f4 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 80192f4:	f002 bb2a 	b.w	801b94c <geometry_msgs__msg__Pose__fini>

080192f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 80192f8:	b510      	push	{r4, lr}
 80192fa:	f002 fb37 	bl	801b96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80192fe:	4c07      	ldr	r4, [pc, #28]	@ (801931c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8019300:	60e0      	str	r0, [r4, #12]
 8019302:	f7f7 fa35 	bl	8010770 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8019306:	4b06      	ldr	r3, [pc, #24]	@ (8019320 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019308:	64a0      	str	r0, [r4, #72]	@ 0x48
 801930a:	681a      	ldr	r2, [r3, #0]
 801930c:	b10a      	cbz	r2, 8019312 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801930e:	4804      	ldr	r0, [pc, #16]	@ (8019320 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019310:	bd10      	pop	{r4, pc}
 8019312:	4a04      	ldr	r2, [pc, #16]	@ (8019324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8019314:	4802      	ldr	r0, [pc, #8]	@ (8019320 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8019316:	6812      	ldr	r2, [r2, #0]
 8019318:	601a      	str	r2, [r3, #0]
 801931a:	bd10      	pop	{r4, pc}
 801931c:	20002c08 	.word	0x20002c08
 8019320:	20002bf0 	.word	0x20002bf0
 8019324:	20000408 	.word	0x20000408

08019328 <get_serialized_size_geometry_msgs__msg__Pose>:
 8019328:	b570      	push	{r4, r5, r6, lr}
 801932a:	4604      	mov	r4, r0
 801932c:	b148      	cbz	r0, 8019342 <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 801932e:	460d      	mov	r5, r1
 8019330:	f002 fb2a 	bl	801b988 <get_serialized_size_geometry_msgs__msg__Point>
 8019334:	4606      	mov	r6, r0
 8019336:	1829      	adds	r1, r5, r0
 8019338:	f104 0018 	add.w	r0, r4, #24
 801933c:	f7f7 faca 	bl	80108d4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8019340:	4430      	add	r0, r6
 8019342:	bd70      	pop	{r4, r5, r6, pc}

08019344 <_Pose__cdr_deserialize>:
 8019344:	b570      	push	{r4, r5, r6, lr}
 8019346:	460c      	mov	r4, r1
 8019348:	b189      	cbz	r1, 801936e <_Pose__cdr_deserialize+0x2a>
 801934a:	4605      	mov	r5, r0
 801934c:	f002 fba8 	bl	801baa0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019350:	6843      	ldr	r3, [r0, #4]
 8019352:	4621      	mov	r1, r4
 8019354:	68db      	ldr	r3, [r3, #12]
 8019356:	4628      	mov	r0, r5
 8019358:	4798      	blx	r3
 801935a:	f7f7 fb6f 	bl	8010a3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801935e:	6843      	ldr	r3, [r0, #4]
 8019360:	f104 0118 	add.w	r1, r4, #24
 8019364:	4628      	mov	r0, r5
 8019366:	68db      	ldr	r3, [r3, #12]
 8019368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801936c:	4718      	bx	r3
 801936e:	4608      	mov	r0, r1
 8019370:	bd70      	pop	{r4, r5, r6, pc}
 8019372:	bf00      	nop

08019374 <_Pose__cdr_serialize>:
 8019374:	b198      	cbz	r0, 801939e <_Pose__cdr_serialize+0x2a>
 8019376:	b570      	push	{r4, r5, r6, lr}
 8019378:	460d      	mov	r5, r1
 801937a:	4604      	mov	r4, r0
 801937c:	f002 fb90 	bl	801baa0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 8019380:	6843      	ldr	r3, [r0, #4]
 8019382:	4629      	mov	r1, r5
 8019384:	689b      	ldr	r3, [r3, #8]
 8019386:	4620      	mov	r0, r4
 8019388:	4798      	blx	r3
 801938a:	f7f7 fb57 	bl	8010a3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801938e:	6843      	ldr	r3, [r0, #4]
 8019390:	4629      	mov	r1, r5
 8019392:	f104 0018 	add.w	r0, r4, #24
 8019396:	689b      	ldr	r3, [r3, #8]
 8019398:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801939c:	4718      	bx	r3
 801939e:	4770      	bx	lr

080193a0 <_Pose__get_serialized_size>:
 80193a0:	b538      	push	{r3, r4, r5, lr}
 80193a2:	4604      	mov	r4, r0
 80193a4:	b148      	cbz	r0, 80193ba <_Pose__get_serialized_size+0x1a>
 80193a6:	2100      	movs	r1, #0
 80193a8:	f002 faee 	bl	801b988 <get_serialized_size_geometry_msgs__msg__Point>
 80193ac:	4605      	mov	r5, r0
 80193ae:	4601      	mov	r1, r0
 80193b0:	f104 0018 	add.w	r0, r4, #24
 80193b4:	f7f7 fa8e 	bl	80108d4 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80193b8:	4428      	add	r0, r5
 80193ba:	bd38      	pop	{r3, r4, r5, pc}

080193bc <_Pose__max_serialized_size>:
 80193bc:	b510      	push	{r4, lr}
 80193be:	b082      	sub	sp, #8
 80193c0:	2301      	movs	r3, #1
 80193c2:	2100      	movs	r1, #0
 80193c4:	f10d 0007 	add.w	r0, sp, #7
 80193c8:	f88d 3007 	strb.w	r3, [sp, #7]
 80193cc:	f002 fb4e 	bl	801ba6c <max_serialized_size_geometry_msgs__msg__Point>
 80193d0:	4604      	mov	r4, r0
 80193d2:	4601      	mov	r1, r0
 80193d4:	f10d 0007 	add.w	r0, sp, #7
 80193d8:	f7f7 fb0e 	bl	80109f8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80193dc:	4420      	add	r0, r4
 80193de:	b002      	add	sp, #8
 80193e0:	bd10      	pop	{r4, pc}
 80193e2:	bf00      	nop

080193e4 <max_serialized_size_geometry_msgs__msg__Pose>:
 80193e4:	2301      	movs	r3, #1
 80193e6:	b570      	push	{r4, r5, r6, lr}
 80193e8:	7003      	strb	r3, [r0, #0]
 80193ea:	4605      	mov	r5, r0
 80193ec:	460e      	mov	r6, r1
 80193ee:	f002 fb3d 	bl	801ba6c <max_serialized_size_geometry_msgs__msg__Point>
 80193f2:	4604      	mov	r4, r0
 80193f4:	1831      	adds	r1, r6, r0
 80193f6:	4628      	mov	r0, r5
 80193f8:	f7f7 fafe 	bl	80109f8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80193fc:	4420      	add	r0, r4
 80193fe:	bd70      	pop	{r4, r5, r6, pc}

08019400 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8019400:	4800      	ldr	r0, [pc, #0]	@ (8019404 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 8019402:	4770      	bx	lr
 8019404:	20002c80 	.word	0x20002c80

08019408 <ucdr_serialize_string>:
 8019408:	b538      	push	{r3, r4, r5, lr}
 801940a:	4605      	mov	r5, r0
 801940c:	4608      	mov	r0, r1
 801940e:	460c      	mov	r4, r1
 8019410:	f7e6 ff46 	bl	80002a0 <strlen>
 8019414:	4621      	mov	r1, r4
 8019416:	1c42      	adds	r2, r0, #1
 8019418:	4628      	mov	r0, r5
 801941a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801941e:	f7f7 bd57 	b.w	8010ed0 <ucdr_serialize_sequence_char>
 8019422:	bf00      	nop

08019424 <ucdr_deserialize_string>:
 8019424:	b500      	push	{lr}
 8019426:	b083      	sub	sp, #12
 8019428:	ab01      	add	r3, sp, #4
 801942a:	f7f7 fd63 	bl	8010ef4 <ucdr_deserialize_sequence_char>
 801942e:	b003      	add	sp, #12
 8019430:	f85d fb04 	ldr.w	pc, [sp], #4

08019434 <get_custom_error>:
 8019434:	4b01      	ldr	r3, [pc, #4]	@ (801943c <get_custom_error+0x8>)
 8019436:	7818      	ldrb	r0, [r3, #0]
 8019438:	4770      	bx	lr
 801943a:	bf00      	nop
 801943c:	20011596 	.word	0x20011596

08019440 <recv_custom_msg>:
 8019440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019444:	b089      	sub	sp, #36	@ 0x24
 8019446:	4693      	mov	fp, r2
 8019448:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 801944c:	9104      	str	r1, [sp, #16]
 801944e:	2100      	movs	r1, #0
 8019450:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8019454:	9305      	str	r3, [sp, #20]
 8019456:	4604      	mov	r4, r0
 8019458:	f88d 101e 	strb.w	r1, [sp, #30]
 801945c:	b332      	cbz	r2, 80194ac <recv_custom_msg+0x6c>
 801945e:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 8019462:	f10d 091f 	add.w	r9, sp, #31
 8019466:	f10d 0814 	add.w	r8, sp, #20
 801946a:	f10d 071e 	add.w	r7, sp, #30
 801946e:	f44f 7600 	mov.w	r6, #512	@ 0x200
 8019472:	e004      	b.n	801947e <recv_custom_msg+0x3e>
 8019474:	9b05      	ldr	r3, [sp, #20]
 8019476:	2b00      	cmp	r3, #0
 8019478:	dd10      	ble.n	801949c <recv_custom_msg+0x5c>
 801947a:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 801947e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8019482:	e9cd 6700 	strd	r6, r7, [sp]
 8019486:	4623      	mov	r3, r4
 8019488:	4622      	mov	r2, r4
 801948a:	4629      	mov	r1, r5
 801948c:	4650      	mov	r0, sl
 801948e:	f001 f8f9 	bl	801a684 <uxr_read_framed_msg>
 8019492:	2800      	cmp	r0, #0
 8019494:	d0ee      	beq.n	8019474 <recv_custom_msg+0x34>
 8019496:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801949a:	b1a3      	cbz	r3, 80194c6 <recv_custom_msg+0x86>
 801949c:	4b0e      	ldr	r3, [pc, #56]	@ (80194d8 <recv_custom_msg+0x98>)
 801949e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80194a2:	701a      	strb	r2, [r3, #0]
 80194a4:	2000      	movs	r0, #0
 80194a6:	b009      	add	sp, #36	@ 0x24
 80194a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194ac:	f10d 021f 	add.w	r2, sp, #31
 80194b0:	9200      	str	r2, [sp, #0]
 80194b2:	4601      	mov	r1, r0
 80194b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80194b8:	47a8      	blx	r5
 80194ba:	2800      	cmp	r0, #0
 80194bc:	d0ee      	beq.n	801949c <recv_custom_msg+0x5c>
 80194be:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	d1ea      	bne.n	801949c <recv_custom_msg+0x5c>
 80194c6:	9b04      	ldr	r3, [sp, #16]
 80194c8:	f8cb 0000 	str.w	r0, [fp]
 80194cc:	2001      	movs	r0, #1
 80194ce:	601c      	str	r4, [r3, #0]
 80194d0:	b009      	add	sp, #36	@ 0x24
 80194d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194d6:	bf00      	nop
 80194d8:	20011596 	.word	0x20011596

080194dc <send_custom_msg>:
 80194dc:	b570      	push	{r4, r5, r6, lr}
 80194de:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 80194e2:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 80194e6:	b086      	sub	sp, #24
 80194e8:	4616      	mov	r6, r2
 80194ea:	b965      	cbnz	r5, 8019506 <send_custom_msg+0x2a>
 80194ec:	f10d 0317 	add.w	r3, sp, #23
 80194f0:	47a0      	blx	r4
 80194f2:	b108      	cbz	r0, 80194f8 <send_custom_msg+0x1c>
 80194f4:	42b0      	cmp	r0, r6
 80194f6:	d014      	beq.n	8019522 <send_custom_msg+0x46>
 80194f8:	4b0b      	ldr	r3, [pc, #44]	@ (8019528 <send_custom_msg+0x4c>)
 80194fa:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80194fe:	701a      	strb	r2, [r3, #0]
 8019500:	2000      	movs	r0, #0
 8019502:	b006      	add	sp, #24
 8019504:	bd70      	pop	{r4, r5, r6, pc}
 8019506:	f10d 0217 	add.w	r2, sp, #23
 801950a:	9202      	str	r2, [sp, #8]
 801950c:	2200      	movs	r2, #0
 801950e:	e9cd 6200 	strd	r6, r2, [sp]
 8019512:	460b      	mov	r3, r1
 8019514:	4602      	mov	r2, r0
 8019516:	4621      	mov	r1, r4
 8019518:	f200 2002 	addw	r0, r0, #514	@ 0x202
 801951c:	f000 fed4 	bl	801a2c8 <uxr_write_framed_msg>
 8019520:	e7e7      	b.n	80194f2 <send_custom_msg+0x16>
 8019522:	2001      	movs	r0, #1
 8019524:	b006      	add	sp, #24
 8019526:	bd70      	pop	{r4, r5, r6, pc}
 8019528:	20011596 	.word	0x20011596

0801952c <uxr_set_custom_transport_callbacks>:
 801952c:	b410      	push	{r4}
 801952e:	9c01      	ldr	r4, [sp, #4]
 8019530:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8019534:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8019538:	9b02      	ldr	r3, [sp, #8]
 801953a:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 801953e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019542:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8019546:	4770      	bx	lr

08019548 <uxr_init_custom_transport>:
 8019548:	b538      	push	{r3, r4, r5, lr}
 801954a:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 801954e:	b303      	cbz	r3, 8019592 <uxr_init_custom_transport+0x4a>
 8019550:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8019554:	4604      	mov	r4, r0
 8019556:	b1e2      	cbz	r2, 8019592 <uxr_init_custom_transport+0x4a>
 8019558:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 801955c:	b1ca      	cbz	r2, 8019592 <uxr_init_custom_transport+0x4a>
 801955e:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8019562:	b1b2      	cbz	r2, 8019592 <uxr_init_custom_transport+0x4a>
 8019564:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8019568:	4798      	blx	r3
 801956a:	4605      	mov	r5, r0
 801956c:	b188      	cbz	r0, 8019592 <uxr_init_custom_transport+0x4a>
 801956e:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8019572:	b98b      	cbnz	r3, 8019598 <uxr_init_custom_transport+0x50>
 8019574:	490b      	ldr	r1, [pc, #44]	@ (80195a4 <uxr_init_custom_transport+0x5c>)
 8019576:	4b0c      	ldr	r3, [pc, #48]	@ (80195a8 <uxr_init_custom_transport+0x60>)
 8019578:	4a0c      	ldr	r2, [pc, #48]	@ (80195ac <uxr_init_custom_transport+0x64>)
 801957a:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 801957e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019582:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8019586:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 801958a:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 801958e:	4628      	mov	r0, r5
 8019590:	bd38      	pop	{r3, r4, r5, pc}
 8019592:	2500      	movs	r5, #0
 8019594:	4628      	mov	r0, r5
 8019596:	bd38      	pop	{r3, r4, r5, pc}
 8019598:	2100      	movs	r1, #0
 801959a:	f204 2002 	addw	r0, r4, #514	@ 0x202
 801959e:	f000 fe8d 	bl	801a2bc <uxr_init_framing_io>
 80195a2:	e7e7      	b.n	8019574 <uxr_init_custom_transport+0x2c>
 80195a4:	080194dd 	.word	0x080194dd
 80195a8:	08019441 	.word	0x08019441
 80195ac:	08019435 	.word	0x08019435

080195b0 <uxr_close_custom_transport>:
 80195b0:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 80195b4:	4718      	bx	r3
 80195b6:	bf00      	nop

080195b8 <uxr_init_input_best_effort_stream>:
 80195b8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80195bc:	8003      	strh	r3, [r0, #0]
 80195be:	4770      	bx	lr

080195c0 <uxr_reset_input_best_effort_stream>:
 80195c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80195c4:	8003      	strh	r3, [r0, #0]
 80195c6:	4770      	bx	lr

080195c8 <uxr_receive_best_effort_message>:
 80195c8:	b538      	push	{r3, r4, r5, lr}
 80195ca:	4604      	mov	r4, r0
 80195cc:	8800      	ldrh	r0, [r0, #0]
 80195ce:	460d      	mov	r5, r1
 80195d0:	f000 fe5e 	bl	801a290 <uxr_seq_num_cmp>
 80195d4:	4603      	mov	r3, r0
 80195d6:	2b00      	cmp	r3, #0
 80195d8:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 80195dc:	bfb8      	it	lt
 80195de:	8025      	strhlt	r5, [r4, #0]
 80195e0:	bd38      	pop	{r3, r4, r5, pc}
 80195e2:	bf00      	nop

080195e4 <on_full_input_buffer>:
 80195e4:	b570      	push	{r4, r5, r6, lr}
 80195e6:	4605      	mov	r5, r0
 80195e8:	460c      	mov	r4, r1
 80195ea:	682b      	ldr	r3, [r5, #0]
 80195ec:	6809      	ldr	r1, [r1, #0]
 80195ee:	8920      	ldrh	r0, [r4, #8]
 80195f0:	6862      	ldr	r2, [r4, #4]
 80195f2:	fbb2 f2f0 	udiv	r2, r2, r0
 80195f6:	1a5b      	subs	r3, r3, r1
 80195f8:	fbb3 f3f2 	udiv	r3, r3, r2
 80195fc:	3301      	adds	r3, #1
 80195fe:	b29b      	uxth	r3, r3
 8019600:	fbb3 f6f0 	udiv	r6, r3, r0
 8019604:	fb00 3316 	mls	r3, r0, r6, r3
 8019608:	b29b      	uxth	r3, r3
 801960a:	fb02 f303 	mul.w	r3, r2, r3
 801960e:	1d18      	adds	r0, r3, #4
 8019610:	4408      	add	r0, r1
 8019612:	7d26      	ldrb	r6, [r4, #20]
 8019614:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8019618:	b116      	cbz	r6, 8019620 <on_full_input_buffer+0x3c>
 801961a:	2600      	movs	r6, #0
 801961c:	f840 6c04 	str.w	r6, [r0, #-4]
 8019620:	2a03      	cmp	r2, #3
 8019622:	d801      	bhi.n	8019628 <on_full_input_buffer+0x44>
 8019624:	2001      	movs	r0, #1
 8019626:	bd70      	pop	{r4, r5, r6, pc}
 8019628:	3308      	adds	r3, #8
 801962a:	4419      	add	r1, r3
 801962c:	4628      	mov	r0, r5
 801962e:	692b      	ldr	r3, [r5, #16]
 8019630:	3a04      	subs	r2, #4
 8019632:	f7f4 fd29 	bl	800e088 <ucdr_init_buffer_origin>
 8019636:	4628      	mov	r0, r5
 8019638:	4902      	ldr	r1, [pc, #8]	@ (8019644 <on_full_input_buffer+0x60>)
 801963a:	4622      	mov	r2, r4
 801963c:	f7f4 fd00 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 8019640:	2000      	movs	r0, #0
 8019642:	bd70      	pop	{r4, r5, r6, pc}
 8019644:	080195e5 	.word	0x080195e5

08019648 <uxr_init_input_reliable_stream>:
 8019648:	b500      	push	{lr}
 801964a:	e9c0 1200 	strd	r1, r2, [r0]
 801964e:	f04f 0e00 	mov.w	lr, #0
 8019652:	9a01      	ldr	r2, [sp, #4]
 8019654:	8103      	strh	r3, [r0, #8]
 8019656:	6102      	str	r2, [r0, #16]
 8019658:	f880 e014 	strb.w	lr, [r0, #20]
 801965c:	b1d3      	cbz	r3, 8019694 <uxr_init_input_reliable_stream+0x4c>
 801965e:	f8c1 e000 	str.w	lr, [r1]
 8019662:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019666:	f1bc 0f01 	cmp.w	ip, #1
 801966a:	d913      	bls.n	8019694 <uxr_init_input_reliable_stream+0x4c>
 801966c:	2301      	movs	r3, #1
 801966e:	fbb3 f1fc 	udiv	r1, r3, ip
 8019672:	fb0c 3111 	mls	r1, ip, r1, r3
 8019676:	b289      	uxth	r1, r1
 8019678:	6842      	ldr	r2, [r0, #4]
 801967a:	fbb2 f2fc 	udiv	r2, r2, ip
 801967e:	fb01 f202 	mul.w	r2, r1, r2
 8019682:	6801      	ldr	r1, [r0, #0]
 8019684:	f841 e002 	str.w	lr, [r1, r2]
 8019688:	3301      	adds	r3, #1
 801968a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801968e:	b29b      	uxth	r3, r3
 8019690:	459c      	cmp	ip, r3
 8019692:	d8ec      	bhi.n	801966e <uxr_init_input_reliable_stream+0x26>
 8019694:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019698:	60c3      	str	r3, [r0, #12]
 801969a:	f85d fb04 	ldr.w	pc, [sp], #4
 801969e:	bf00      	nop

080196a0 <uxr_reset_input_reliable_stream>:
 80196a0:	8901      	ldrh	r1, [r0, #8]
 80196a2:	b1e9      	cbz	r1, 80196e0 <uxr_reset_input_reliable_stream+0x40>
 80196a4:	f04f 0c00 	mov.w	ip, #0
 80196a8:	b500      	push	{lr}
 80196aa:	4663      	mov	r3, ip
 80196ac:	46e6      	mov	lr, ip
 80196ae:	fbb3 f2f1 	udiv	r2, r3, r1
 80196b2:	fb01 3312 	mls	r3, r1, r2, r3
 80196b6:	b29b      	uxth	r3, r3
 80196b8:	6842      	ldr	r2, [r0, #4]
 80196ba:	fbb2 f2f1 	udiv	r2, r2, r1
 80196be:	fb03 f202 	mul.w	r2, r3, r2
 80196c2:	6803      	ldr	r3, [r0, #0]
 80196c4:	f843 e002 	str.w	lr, [r3, r2]
 80196c8:	f10c 0c01 	add.w	ip, ip, #1
 80196cc:	8901      	ldrh	r1, [r0, #8]
 80196ce:	fa1f f38c 	uxth.w	r3, ip
 80196d2:	4299      	cmp	r1, r3
 80196d4:	d8eb      	bhi.n	80196ae <uxr_reset_input_reliable_stream+0xe>
 80196d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80196da:	60c3      	str	r3, [r0, #12]
 80196dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80196e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80196e4:	60c3      	str	r3, [r0, #12]
 80196e6:	4770      	bx	lr

080196e8 <uxr_receive_reliable_message>:
 80196e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80196ec:	4604      	mov	r4, r0
 80196ee:	460d      	mov	r5, r1
 80196f0:	8901      	ldrh	r1, [r0, #8]
 80196f2:	8980      	ldrh	r0, [r0, #12]
 80196f4:	4690      	mov	r8, r2
 80196f6:	461f      	mov	r7, r3
 80196f8:	f000 fdc2 	bl	801a280 <uxr_seq_num_add>
 80196fc:	4629      	mov	r1, r5
 80196fe:	4606      	mov	r6, r0
 8019700:	89a0      	ldrh	r0, [r4, #12]
 8019702:	f000 fdc5 	bl	801a290 <uxr_seq_num_cmp>
 8019706:	2800      	cmp	r0, #0
 8019708:	db0a      	blt.n	8019720 <uxr_receive_reliable_message+0x38>
 801970a:	2600      	movs	r6, #0
 801970c:	89e0      	ldrh	r0, [r4, #14]
 801970e:	4629      	mov	r1, r5
 8019710:	f000 fdbe 	bl	801a290 <uxr_seq_num_cmp>
 8019714:	2800      	cmp	r0, #0
 8019716:	bfb8      	it	lt
 8019718:	81e5      	strhlt	r5, [r4, #14]
 801971a:	4630      	mov	r0, r6
 801971c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019720:	4630      	mov	r0, r6
 8019722:	4629      	mov	r1, r5
 8019724:	f000 fdb4 	bl	801a290 <uxr_seq_num_cmp>
 8019728:	2800      	cmp	r0, #0
 801972a:	dbee      	blt.n	801970a <uxr_receive_reliable_message+0x22>
 801972c:	6923      	ldr	r3, [r4, #16]
 801972e:	4640      	mov	r0, r8
 8019730:	4798      	blx	r3
 8019732:	2101      	movs	r1, #1
 8019734:	4606      	mov	r6, r0
 8019736:	89a0      	ldrh	r0, [r4, #12]
 8019738:	f000 fda2 	bl	801a280 <uxr_seq_num_add>
 801973c:	b90e      	cbnz	r6, 8019742 <uxr_receive_reliable_message+0x5a>
 801973e:	4285      	cmp	r5, r0
 8019740:	d046      	beq.n	80197d0 <uxr_receive_reliable_message+0xe8>
 8019742:	8921      	ldrh	r1, [r4, #8]
 8019744:	fbb5 f2f1 	udiv	r2, r5, r1
 8019748:	fb01 5212 	mls	r2, r1, r2, r5
 801974c:	b292      	uxth	r2, r2
 801974e:	6863      	ldr	r3, [r4, #4]
 8019750:	6820      	ldr	r0, [r4, #0]
 8019752:	fbb3 f3f1 	udiv	r3, r3, r1
 8019756:	fb02 f303 	mul.w	r3, r2, r3
 801975a:	3304      	adds	r3, #4
 801975c:	4418      	add	r0, r3
 801975e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8019762:	2b00      	cmp	r3, #0
 8019764:	d1d1      	bne.n	801970a <uxr_receive_reliable_message+0x22>
 8019766:	4641      	mov	r1, r8
 8019768:	463a      	mov	r2, r7
 801976a:	f003 f82a 	bl	801c7c2 <memcpy>
 801976e:	8921      	ldrh	r1, [r4, #8]
 8019770:	fbb5 f2f1 	udiv	r2, r5, r1
 8019774:	fb01 5212 	mls	r2, r1, r2, r5
 8019778:	b292      	uxth	r2, r2
 801977a:	6863      	ldr	r3, [r4, #4]
 801977c:	fbb3 f3f1 	udiv	r3, r3, r1
 8019780:	fb02 f303 	mul.w	r3, r2, r3
 8019784:	6822      	ldr	r2, [r4, #0]
 8019786:	50d7      	str	r7, [r2, r3]
 8019788:	9a06      	ldr	r2, [sp, #24]
 801978a:	2301      	movs	r3, #1
 801978c:	7013      	strb	r3, [r2, #0]
 801978e:	2e00      	cmp	r6, #0
 8019790:	d0bb      	beq.n	801970a <uxr_receive_reliable_message+0x22>
 8019792:	89a6      	ldrh	r6, [r4, #12]
 8019794:	2101      	movs	r1, #1
 8019796:	4630      	mov	r0, r6
 8019798:	f000 fd72 	bl	801a280 <uxr_seq_num_add>
 801979c:	8921      	ldrh	r1, [r4, #8]
 801979e:	fbb0 f2f1 	udiv	r2, r0, r1
 80197a2:	fb01 0212 	mls	r2, r1, r2, r0
 80197a6:	b292      	uxth	r2, r2
 80197a8:	6863      	ldr	r3, [r4, #4]
 80197aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80197ae:	4606      	mov	r6, r0
 80197b0:	fb02 f303 	mul.w	r3, r2, r3
 80197b4:	6820      	ldr	r0, [r4, #0]
 80197b6:	3304      	adds	r3, #4
 80197b8:	4418      	add	r0, r3
 80197ba:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d0a3      	beq.n	801970a <uxr_receive_reliable_message+0x22>
 80197c2:	6923      	ldr	r3, [r4, #16]
 80197c4:	4798      	blx	r3
 80197c6:	2802      	cmp	r0, #2
 80197c8:	d005      	beq.n	80197d6 <uxr_receive_reliable_message+0xee>
 80197ca:	2801      	cmp	r0, #1
 80197cc:	d0e2      	beq.n	8019794 <uxr_receive_reliable_message+0xac>
 80197ce:	e79c      	b.n	801970a <uxr_receive_reliable_message+0x22>
 80197d0:	9b06      	ldr	r3, [sp, #24]
 80197d2:	81a5      	strh	r5, [r4, #12]
 80197d4:	701e      	strb	r6, [r3, #0]
 80197d6:	2601      	movs	r6, #1
 80197d8:	e798      	b.n	801970c <uxr_receive_reliable_message+0x24>
 80197da:	bf00      	nop

080197dc <uxr_next_input_reliable_buffer_available>:
 80197dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80197e0:	4604      	mov	r4, r0
 80197e2:	460f      	mov	r7, r1
 80197e4:	8980      	ldrh	r0, [r0, #12]
 80197e6:	2101      	movs	r1, #1
 80197e8:	4690      	mov	r8, r2
 80197ea:	f000 fd49 	bl	801a280 <uxr_seq_num_add>
 80197ee:	8921      	ldrh	r1, [r4, #8]
 80197f0:	fbb0 f2f1 	udiv	r2, r0, r1
 80197f4:	fb01 0212 	mls	r2, r1, r2, r0
 80197f8:	b292      	uxth	r2, r2
 80197fa:	6863      	ldr	r3, [r4, #4]
 80197fc:	6826      	ldr	r6, [r4, #0]
 80197fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8019802:	fb02 f303 	mul.w	r3, r2, r3
 8019806:	3304      	adds	r3, #4
 8019808:	441e      	add	r6, r3
 801980a:	f856 9c04 	ldr.w	r9, [r6, #-4]
 801980e:	f1b9 0f00 	cmp.w	r9, #0
 8019812:	d023      	beq.n	801985c <uxr_next_input_reliable_buffer_available+0x80>
 8019814:	6923      	ldr	r3, [r4, #16]
 8019816:	4605      	mov	r5, r0
 8019818:	4630      	mov	r0, r6
 801981a:	4798      	blx	r3
 801981c:	4682      	mov	sl, r0
 801981e:	b300      	cbz	r0, 8019862 <uxr_next_input_reliable_buffer_available+0x86>
 8019820:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8019824:	2101      	movs	r1, #1
 8019826:	4650      	mov	r0, sl
 8019828:	f000 fd2a 	bl	801a280 <uxr_seq_num_add>
 801982c:	8921      	ldrh	r1, [r4, #8]
 801982e:	fbb0 f2f1 	udiv	r2, r0, r1
 8019832:	4682      	mov	sl, r0
 8019834:	fb01 0212 	mls	r2, r1, r2, r0
 8019838:	e9d4 0300 	ldrd	r0, r3, [r4]
 801983c:	b292      	uxth	r2, r2
 801983e:	fbb3 f3f1 	udiv	r3, r3, r1
 8019842:	fb02 f303 	mul.w	r3, r2, r3
 8019846:	3304      	adds	r3, #4
 8019848:	4418      	add	r0, r3
 801984a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801984e:	b12b      	cbz	r3, 801985c <uxr_next_input_reliable_buffer_available+0x80>
 8019850:	6923      	ldr	r3, [r4, #16]
 8019852:	4798      	blx	r3
 8019854:	2802      	cmp	r0, #2
 8019856:	d01b      	beq.n	8019890 <uxr_next_input_reliable_buffer_available+0xb4>
 8019858:	2801      	cmp	r0, #1
 801985a:	d0e3      	beq.n	8019824 <uxr_next_input_reliable_buffer_available+0x48>
 801985c:	2000      	movs	r0, #0
 801985e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019862:	464a      	mov	r2, r9
 8019864:	4631      	mov	r1, r6
 8019866:	4638      	mov	r0, r7
 8019868:	f7f4 fc16 	bl	800e098 <ucdr_init_buffer>
 801986c:	8921      	ldrh	r1, [r4, #8]
 801986e:	fbb5 f2f1 	udiv	r2, r5, r1
 8019872:	fb01 5212 	mls	r2, r1, r2, r5
 8019876:	b292      	uxth	r2, r2
 8019878:	6863      	ldr	r3, [r4, #4]
 801987a:	fbb3 f3f1 	udiv	r3, r3, r1
 801987e:	fb02 f303 	mul.w	r3, r2, r3
 8019882:	6822      	ldr	r2, [r4, #0]
 8019884:	f842 a003 	str.w	sl, [r2, r3]
 8019888:	81a5      	strh	r5, [r4, #12]
 801988a:	2001      	movs	r0, #1
 801988c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019890:	eb06 0108 	add.w	r1, r6, r8
 8019894:	8926      	ldrh	r6, [r4, #8]
 8019896:	fbb5 f0f6 	udiv	r0, r5, r6
 801989a:	fb06 5010 	mls	r0, r6, r0, r5
 801989e:	b280      	uxth	r0, r0
 80198a0:	6863      	ldr	r3, [r4, #4]
 80198a2:	fbb3 f3f6 	udiv	r3, r3, r6
 80198a6:	fb00 f303 	mul.w	r3, r0, r3
 80198aa:	6820      	ldr	r0, [r4, #0]
 80198ac:	2500      	movs	r5, #0
 80198ae:	50c5      	str	r5, [r0, r3]
 80198b0:	eba9 0208 	sub.w	r2, r9, r8
 80198b4:	4638      	mov	r0, r7
 80198b6:	f7f4 fbef 	bl	800e098 <ucdr_init_buffer>
 80198ba:	4903      	ldr	r1, [pc, #12]	@ (80198c8 <uxr_next_input_reliable_buffer_available+0xec>)
 80198bc:	4622      	mov	r2, r4
 80198be:	4638      	mov	r0, r7
 80198c0:	f7f4 fbbe 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 80198c4:	4655      	mov	r5, sl
 80198c6:	e7df      	b.n	8019888 <uxr_next_input_reliable_buffer_available+0xac>
 80198c8:	080195e5 	.word	0x080195e5

080198cc <uxr_process_heartbeat>:
 80198cc:	b538      	push	{r3, r4, r5, lr}
 80198ce:	4611      	mov	r1, r2
 80198d0:	4604      	mov	r4, r0
 80198d2:	89c0      	ldrh	r0, [r0, #14]
 80198d4:	4615      	mov	r5, r2
 80198d6:	f000 fcdb 	bl	801a290 <uxr_seq_num_cmp>
 80198da:	2800      	cmp	r0, #0
 80198dc:	bfb8      	it	lt
 80198de:	81e5      	strhlt	r5, [r4, #14]
 80198e0:	bd38      	pop	{r3, r4, r5, pc}
 80198e2:	bf00      	nop

080198e4 <uxr_compute_acknack>:
 80198e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80198e8:	8903      	ldrh	r3, [r0, #8]
 80198ea:	8985      	ldrh	r5, [r0, #12]
 80198ec:	4604      	mov	r4, r0
 80198ee:	460e      	mov	r6, r1
 80198f0:	2b00      	cmp	r3, #0
 80198f2:	d048      	beq.n	8019986 <uxr_compute_acknack+0xa2>
 80198f4:	4628      	mov	r0, r5
 80198f6:	2701      	movs	r7, #1
 80198f8:	e003      	b.n	8019902 <uxr_compute_acknack+0x1e>
 80198fa:	4567      	cmp	r7, ip
 80198fc:	d243      	bcs.n	8019986 <uxr_compute_acknack+0xa2>
 80198fe:	89a0      	ldrh	r0, [r4, #12]
 8019900:	3701      	adds	r7, #1
 8019902:	b2b9      	uxth	r1, r7
 8019904:	f000 fcbc 	bl	801a280 <uxr_seq_num_add>
 8019908:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801990c:	fbb0 f2fc 	udiv	r2, r0, ip
 8019910:	e9d4 1300 	ldrd	r1, r3, [r4]
 8019914:	fb0c 0212 	mls	r2, ip, r2, r0
 8019918:	b292      	uxth	r2, r2
 801991a:	fbb3 f3fc 	udiv	r3, r3, ip
 801991e:	fb02 f303 	mul.w	r3, r2, r3
 8019922:	58cb      	ldr	r3, [r1, r3]
 8019924:	2b00      	cmp	r3, #0
 8019926:	d1e8      	bne.n	80198fa <uxr_compute_acknack+0x16>
 8019928:	8030      	strh	r0, [r6, #0]
 801992a:	2101      	movs	r1, #1
 801992c:	89e5      	ldrh	r5, [r4, #14]
 801992e:	f000 fcab 	bl	801a288 <uxr_seq_num_sub>
 8019932:	4601      	mov	r1, r0
 8019934:	4628      	mov	r0, r5
 8019936:	f000 fca7 	bl	801a288 <uxr_seq_num_sub>
 801993a:	4605      	mov	r5, r0
 801993c:	4607      	mov	r7, r0
 801993e:	b1f8      	cbz	r0, 8019980 <uxr_compute_acknack+0x9c>
 8019940:	f04f 0900 	mov.w	r9, #0
 8019944:	464d      	mov	r5, r9
 8019946:	f04f 0801 	mov.w	r8, #1
 801994a:	fa1f f189 	uxth.w	r1, r9
 801994e:	8830      	ldrh	r0, [r6, #0]
 8019950:	f000 fc96 	bl	801a280 <uxr_seq_num_add>
 8019954:	8921      	ldrh	r1, [r4, #8]
 8019956:	fbb0 f3f1 	udiv	r3, r0, r1
 801995a:	fb03 0011 	mls	r0, r3, r1, r0
 801995e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019962:	b280      	uxth	r0, r0
 8019964:	fbb3 f3f1 	udiv	r3, r3, r1
 8019968:	fb00 f303 	mul.w	r3, r0, r3
 801996c:	fa08 f109 	lsl.w	r1, r8, r9
 8019970:	58d3      	ldr	r3, [r2, r3]
 8019972:	f109 0901 	add.w	r9, r9, #1
 8019976:	b90b      	cbnz	r3, 801997c <uxr_compute_acknack+0x98>
 8019978:	4329      	orrs	r1, r5
 801997a:	b28d      	uxth	r5, r1
 801997c:	454f      	cmp	r7, r9
 801997e:	d1e4      	bne.n	801994a <uxr_compute_acknack+0x66>
 8019980:	4628      	mov	r0, r5
 8019982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019986:	4628      	mov	r0, r5
 8019988:	e7ce      	b.n	8019928 <uxr_compute_acknack+0x44>
 801998a:	bf00      	nop

0801998c <uxr_init_output_best_effort_stream>:
 801998c:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8019990:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8019994:	6001      	str	r1, [r0, #0]
 8019996:	7303      	strb	r3, [r0, #12]
 8019998:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801999c:	4770      	bx	lr
 801999e:	bf00      	nop

080199a0 <uxr_reset_output_best_effort_stream>:
 80199a0:	7b02      	ldrb	r2, [r0, #12]
 80199a2:	6042      	str	r2, [r0, #4]
 80199a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80199a8:	81c3      	strh	r3, [r0, #14]
 80199aa:	4770      	bx	lr

080199ac <uxr_prepare_best_effort_buffer_to_write>:
 80199ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80199ae:	4604      	mov	r4, r0
 80199b0:	b083      	sub	sp, #12
 80199b2:	6840      	ldr	r0, [r0, #4]
 80199b4:	460d      	mov	r5, r1
 80199b6:	4616      	mov	r6, r2
 80199b8:	f7f8 fef0 	bl	801279c <uxr_submessage_padding>
 80199bc:	6863      	ldr	r3, [r4, #4]
 80199be:	4418      	add	r0, r3
 80199c0:	68a3      	ldr	r3, [r4, #8]
 80199c2:	1942      	adds	r2, r0, r5
 80199c4:	4293      	cmp	r3, r2
 80199c6:	bf2c      	ite	cs
 80199c8:	2701      	movcs	r7, #1
 80199ca:	2700      	movcc	r7, #0
 80199cc:	d202      	bcs.n	80199d4 <uxr_prepare_best_effort_buffer_to_write+0x28>
 80199ce:	4638      	mov	r0, r7
 80199d0:	b003      	add	sp, #12
 80199d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80199d4:	9000      	str	r0, [sp, #0]
 80199d6:	6821      	ldr	r1, [r4, #0]
 80199d8:	4630      	mov	r0, r6
 80199da:	2300      	movs	r3, #0
 80199dc:	f7f4 fb4a 	bl	800e074 <ucdr_init_buffer_origin_offset>
 80199e0:	6863      	ldr	r3, [r4, #4]
 80199e2:	4638      	mov	r0, r7
 80199e4:	442b      	add	r3, r5
 80199e6:	6063      	str	r3, [r4, #4]
 80199e8:	b003      	add	sp, #12
 80199ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080199ec <uxr_prepare_best_effort_buffer_to_send>:
 80199ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80199f0:	4604      	mov	r4, r0
 80199f2:	461d      	mov	r5, r3
 80199f4:	6840      	ldr	r0, [r0, #4]
 80199f6:	7b23      	ldrb	r3, [r4, #12]
 80199f8:	4298      	cmp	r0, r3
 80199fa:	bf8c      	ite	hi
 80199fc:	2601      	movhi	r6, #1
 80199fe:	2600      	movls	r6, #0
 8019a00:	d802      	bhi.n	8019a08 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8019a02:	4630      	mov	r0, r6
 8019a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019a08:	4688      	mov	r8, r1
 8019a0a:	89e0      	ldrh	r0, [r4, #14]
 8019a0c:	2101      	movs	r1, #1
 8019a0e:	4617      	mov	r7, r2
 8019a10:	f000 fc36 	bl	801a280 <uxr_seq_num_add>
 8019a14:	6823      	ldr	r3, [r4, #0]
 8019a16:	81e0      	strh	r0, [r4, #14]
 8019a18:	8028      	strh	r0, [r5, #0]
 8019a1a:	f8c8 3000 	str.w	r3, [r8]
 8019a1e:	6863      	ldr	r3, [r4, #4]
 8019a20:	603b      	str	r3, [r7, #0]
 8019a22:	7b23      	ldrb	r3, [r4, #12]
 8019a24:	6063      	str	r3, [r4, #4]
 8019a26:	4630      	mov	r0, r6
 8019a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019a2c <on_full_output_buffer>:
 8019a2c:	b538      	push	{r3, r4, r5, lr}
 8019a2e:	460c      	mov	r4, r1
 8019a30:	6803      	ldr	r3, [r0, #0]
 8019a32:	6809      	ldr	r1, [r1, #0]
 8019a34:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019a38:	6862      	ldr	r2, [r4, #4]
 8019a3a:	fbb2 f2fc 	udiv	r2, r2, ip
 8019a3e:	1a5b      	subs	r3, r3, r1
 8019a40:	fbb3 f3f2 	udiv	r3, r3, r2
 8019a44:	3301      	adds	r3, #1
 8019a46:	b29b      	uxth	r3, r3
 8019a48:	fbb3 fefc 	udiv	lr, r3, ip
 8019a4c:	fb0c 331e 	mls	r3, ip, lr, r3
 8019a50:	b29b      	uxth	r3, r3
 8019a52:	fb02 f303 	mul.w	r3, r2, r3
 8019a56:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8019a5a:	58ca      	ldr	r2, [r1, r3]
 8019a5c:	4463      	add	r3, ip
 8019a5e:	eba2 020c 	sub.w	r2, r2, ip
 8019a62:	3308      	adds	r3, #8
 8019a64:	4605      	mov	r5, r0
 8019a66:	4419      	add	r1, r3
 8019a68:	3a04      	subs	r2, #4
 8019a6a:	6903      	ldr	r3, [r0, #16]
 8019a6c:	f7f4 fb0c 	bl	800e088 <ucdr_init_buffer_origin>
 8019a70:	4628      	mov	r0, r5
 8019a72:	4903      	ldr	r1, [pc, #12]	@ (8019a80 <on_full_output_buffer+0x54>)
 8019a74:	4622      	mov	r2, r4
 8019a76:	f7f4 fae3 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 8019a7a:	2000      	movs	r0, #0
 8019a7c:	bd38      	pop	{r3, r4, r5, pc}
 8019a7e:	bf00      	nop
 8019a80:	08019a2d 	.word	0x08019a2d

08019a84 <uxr_init_output_reliable_stream>:
 8019a84:	b410      	push	{r4}
 8019a86:	f89d c004 	ldrb.w	ip, [sp, #4]
 8019a8a:	8103      	strh	r3, [r0, #8]
 8019a8c:	e9c0 1200 	strd	r1, r2, [r0]
 8019a90:	f880 c00c 	strb.w	ip, [r0, #12]
 8019a94:	b1d3      	cbz	r3, 8019acc <uxr_init_output_reliable_stream+0x48>
 8019a96:	f8c1 c000 	str.w	ip, [r1]
 8019a9a:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019a9e:	f1bc 0f01 	cmp.w	ip, #1
 8019aa2:	d913      	bls.n	8019acc <uxr_init_output_reliable_stream+0x48>
 8019aa4:	2301      	movs	r3, #1
 8019aa6:	fbb3 f1fc 	udiv	r1, r3, ip
 8019aaa:	fb0c 3111 	mls	r1, ip, r1, r3
 8019aae:	b289      	uxth	r1, r1
 8019ab0:	6842      	ldr	r2, [r0, #4]
 8019ab2:	6804      	ldr	r4, [r0, #0]
 8019ab4:	fbb2 f2fc 	udiv	r2, r2, ip
 8019ab8:	fb01 f202 	mul.w	r2, r1, r2
 8019abc:	7b01      	ldrb	r1, [r0, #12]
 8019abe:	50a1      	str	r1, [r4, r2]
 8019ac0:	3301      	adds	r3, #1
 8019ac2:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8019ac6:	b29b      	uxth	r3, r3
 8019ac8:	459c      	cmp	ip, r3
 8019aca:	d8ec      	bhi.n	8019aa6 <uxr_init_output_reliable_stream+0x22>
 8019acc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019ad0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019ad4:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8019ad8:	4905      	ldr	r1, [pc, #20]	@ (8019af0 <uxr_init_output_reliable_stream+0x6c>)
 8019ada:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019ade:	f8c0 100e 	str.w	r1, [r0, #14]
 8019ae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019ae6:	2300      	movs	r3, #0
 8019ae8:	8242      	strh	r2, [r0, #18]
 8019aea:	8403      	strh	r3, [r0, #32]
 8019aec:	4770      	bx	lr
 8019aee:	bf00      	nop
 8019af0:	ffff0000 	.word	0xffff0000

08019af4 <uxr_reset_output_reliable_stream>:
 8019af4:	8901      	ldrh	r1, [r0, #8]
 8019af6:	b1b1      	cbz	r1, 8019b26 <uxr_reset_output_reliable_stream+0x32>
 8019af8:	f04f 0c00 	mov.w	ip, #0
 8019afc:	4663      	mov	r3, ip
 8019afe:	fbb3 f2f1 	udiv	r2, r3, r1
 8019b02:	fb01 3312 	mls	r3, r1, r2, r3
 8019b06:	b29b      	uxth	r3, r3
 8019b08:	6842      	ldr	r2, [r0, #4]
 8019b0a:	fbb2 f2f1 	udiv	r2, r2, r1
 8019b0e:	6801      	ldr	r1, [r0, #0]
 8019b10:	fb03 f202 	mul.w	r2, r3, r2
 8019b14:	7b03      	ldrb	r3, [r0, #12]
 8019b16:	508b      	str	r3, [r1, r2]
 8019b18:	f10c 0c01 	add.w	ip, ip, #1
 8019b1c:	8901      	ldrh	r1, [r0, #8]
 8019b1e:	fa1f f38c 	uxth.w	r3, ip
 8019b22:	4299      	cmp	r1, r3
 8019b24:	d8eb      	bhi.n	8019afe <uxr_reset_output_reliable_stream+0xa>
 8019b26:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019b2a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8019b2e:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8019b32:	4904      	ldr	r1, [pc, #16]	@ (8019b44 <uxr_reset_output_reliable_stream+0x50>)
 8019b34:	f8c0 100e 	str.w	r1, [r0, #14]
 8019b38:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019b3c:	2300      	movs	r3, #0
 8019b3e:	8242      	strh	r2, [r0, #18]
 8019b40:	8403      	strh	r3, [r0, #32]
 8019b42:	4770      	bx	lr
 8019b44:	ffff0000 	.word	0xffff0000

08019b48 <uxr_prepare_reliable_buffer_to_write>:
 8019b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019b4c:	4604      	mov	r4, r0
 8019b4e:	b091      	sub	sp, #68	@ 0x44
 8019b50:	8900      	ldrh	r0, [r0, #8]
 8019b52:	89e7      	ldrh	r7, [r4, #14]
 8019b54:	6823      	ldr	r3, [r4, #0]
 8019b56:	9204      	str	r2, [sp, #16]
 8019b58:	fbb7 f2f0 	udiv	r2, r7, r0
 8019b5c:	fb00 7212 	mls	r2, r0, r2, r7
 8019b60:	b292      	uxth	r2, r2
 8019b62:	6865      	ldr	r5, [r4, #4]
 8019b64:	fbb5 f5f0 	udiv	r5, r5, r0
 8019b68:	fb05 3202 	mla	r2, r5, r2, r3
 8019b6c:	3204      	adds	r2, #4
 8019b6e:	f852 ac04 	ldr.w	sl, [r2, #-4]
 8019b72:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8019b76:	9203      	str	r2, [sp, #12]
 8019b78:	4688      	mov	r8, r1
 8019b7a:	f1a5 0904 	sub.w	r9, r5, #4
 8019b7e:	2800      	cmp	r0, #0
 8019b80:	f000 8143 	beq.w	8019e0a <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8019b84:	2100      	movs	r1, #0
 8019b86:	460e      	mov	r6, r1
 8019b88:	b28a      	uxth	r2, r1
 8019b8a:	fbb2 fcf0 	udiv	ip, r2, r0
 8019b8e:	fb00 221c 	mls	r2, r0, ip, r2
 8019b92:	b292      	uxth	r2, r2
 8019b94:	fb05 f202 	mul.w	r2, r5, r2
 8019b98:	3101      	adds	r1, #1
 8019b9a:	589a      	ldr	r2, [r3, r2]
 8019b9c:	455a      	cmp	r2, fp
 8019b9e:	bf04      	itt	eq
 8019ba0:	3601      	addeq	r6, #1
 8019ba2:	b2b6      	uxtheq	r6, r6
 8019ba4:	4281      	cmp	r1, r0
 8019ba6:	d1ef      	bne.n	8019b88 <uxr_prepare_reliable_buffer_to_write+0x40>
 8019ba8:	4650      	mov	r0, sl
 8019baa:	2104      	movs	r1, #4
 8019bac:	9605      	str	r6, [sp, #20]
 8019bae:	f7f4 fa77 	bl	800e0a0 <ucdr_alignment>
 8019bb2:	4482      	add	sl, r0
 8019bb4:	eb0a 0208 	add.w	r2, sl, r8
 8019bb8:	454a      	cmp	r2, r9
 8019bba:	f240 80ca 	bls.w	8019d52 <uxr_prepare_reliable_buffer_to_write+0x20a>
 8019bbe:	7b22      	ldrb	r2, [r4, #12]
 8019bc0:	4442      	add	r2, r8
 8019bc2:	454a      	cmp	r2, r9
 8019bc4:	f240 80b2 	bls.w	8019d2c <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8019bc8:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8019bcc:	32fc      	adds	r2, #252	@ 0xfc
 8019bce:	fa1f f389 	uxth.w	r3, r9
 8019bd2:	441a      	add	r2, r3
 8019bd4:	b292      	uxth	r2, r2
 8019bd6:	fb06 fb02 	mul.w	fp, r6, r2
 8019bda:	45c3      	cmp	fp, r8
 8019bdc:	9205      	str	r2, [sp, #20]
 8019bde:	9206      	str	r2, [sp, #24]
 8019be0:	f0c0 80b3 	bcc.w	8019d4a <uxr_prepare_reliable_buffer_to_write+0x202>
 8019be4:	f10a 0204 	add.w	r2, sl, #4
 8019be8:	454a      	cmp	r2, r9
 8019bea:	f080 80db 	bcs.w	8019da4 <uxr_prepare_reliable_buffer_to_write+0x25c>
 8019bee:	f1a3 0b04 	sub.w	fp, r3, #4
 8019bf2:	ebab 0b0a 	sub.w	fp, fp, sl
 8019bf6:	9b05      	ldr	r3, [sp, #20]
 8019bf8:	fa1f fb8b 	uxth.w	fp, fp
 8019bfc:	eba8 080b 	sub.w	r8, r8, fp
 8019c00:	fbb8 fcf3 	udiv	ip, r8, r3
 8019c04:	fb03 831c 	mls	r3, r3, ip, r8
 8019c08:	fa1f fc8c 	uxth.w	ip, ip
 8019c0c:	2b00      	cmp	r3, #0
 8019c0e:	f040 80c1 	bne.w	8019d94 <uxr_prepare_reliable_buffer_to_write+0x24c>
 8019c12:	45b4      	cmp	ip, r6
 8019c14:	f200 8099 	bhi.w	8019d4a <uxr_prepare_reliable_buffer_to_write+0x202>
 8019c18:	f10d 0820 	add.w	r8, sp, #32
 8019c1c:	f1bc 0f00 	cmp.w	ip, #0
 8019c20:	d040      	beq.n	8019ca4 <uxr_prepare_reliable_buffer_to_write+0x15c>
 8019c22:	f8cd a01c 	str.w	sl, [sp, #28]
 8019c26:	2600      	movs	r6, #0
 8019c28:	f8dd a014 	ldr.w	sl, [sp, #20]
 8019c2c:	9505      	str	r5, [sp, #20]
 8019c2e:	f10d 0820 	add.w	r8, sp, #32
 8019c32:	4665      	mov	r5, ip
 8019c34:	e000      	b.n	8019c38 <uxr_prepare_reliable_buffer_to_write+0xf0>
 8019c36:	46d3      	mov	fp, sl
 8019c38:	8921      	ldrh	r1, [r4, #8]
 8019c3a:	fbb7 f2f1 	udiv	r2, r7, r1
 8019c3e:	fb01 7212 	mls	r2, r1, r2, r7
 8019c42:	b292      	uxth	r2, r2
 8019c44:	6863      	ldr	r3, [r4, #4]
 8019c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8019c4a:	6821      	ldr	r1, [r4, #0]
 8019c4c:	fb02 f303 	mul.w	r3, r2, r3
 8019c50:	3304      	adds	r3, #4
 8019c52:	4419      	add	r1, r3
 8019c54:	4640      	mov	r0, r8
 8019c56:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8019c5a:	9200      	str	r2, [sp, #0]
 8019c5c:	2300      	movs	r3, #0
 8019c5e:	464a      	mov	r2, r9
 8019c60:	f7f4 fa08 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8019c64:	465a      	mov	r2, fp
 8019c66:	2300      	movs	r3, #0
 8019c68:	210d      	movs	r1, #13
 8019c6a:	4640      	mov	r0, r8
 8019c6c:	f7f8 fd56 	bl	801271c <uxr_buffer_submessage_header>
 8019c70:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019c74:	fbb7 f2fc 	udiv	r2, r7, ip
 8019c78:	fb0c 7212 	mls	r2, ip, r2, r7
 8019c7c:	b292      	uxth	r2, r2
 8019c7e:	6863      	ldr	r3, [r4, #4]
 8019c80:	fbb3 f3fc 	udiv	r3, r3, ip
 8019c84:	fb02 f303 	mul.w	r3, r2, r3
 8019c88:	6822      	ldr	r2, [r4, #0]
 8019c8a:	4638      	mov	r0, r7
 8019c8c:	f842 9003 	str.w	r9, [r2, r3]
 8019c90:	2101      	movs	r1, #1
 8019c92:	f000 faf5 	bl	801a280 <uxr_seq_num_add>
 8019c96:	3601      	adds	r6, #1
 8019c98:	42ae      	cmp	r6, r5
 8019c9a:	4607      	mov	r7, r0
 8019c9c:	d1cb      	bne.n	8019c36 <uxr_prepare_reliable_buffer_to_write+0xee>
 8019c9e:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019ca2:	9d05      	ldr	r5, [sp, #20]
 8019ca4:	8920      	ldrh	r0, [r4, #8]
 8019ca6:	fbb7 f1f0 	udiv	r1, r7, r0
 8019caa:	fb00 7111 	mls	r1, r0, r1, r7
 8019cae:	b289      	uxth	r1, r1
 8019cb0:	6863      	ldr	r3, [r4, #4]
 8019cb2:	fbb3 f3f0 	udiv	r3, r3, r0
 8019cb6:	fb01 f303 	mul.w	r3, r1, r3
 8019cba:	6821      	ldr	r1, [r4, #0]
 8019cbc:	3304      	adds	r3, #4
 8019cbe:	4419      	add	r1, r3
 8019cc0:	464a      	mov	r2, r9
 8019cc2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8019cc6:	9000      	str	r0, [sp, #0]
 8019cc8:	2300      	movs	r3, #0
 8019cca:	4640      	mov	r0, r8
 8019ccc:	f7f4 f9d2 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8019cd0:	4640      	mov	r0, r8
 8019cd2:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8019cd6:	2302      	movs	r3, #2
 8019cd8:	fa1f f288 	uxth.w	r2, r8
 8019cdc:	210d      	movs	r1, #13
 8019cde:	f7f8 fd1d 	bl	801271c <uxr_buffer_submessage_header>
 8019ce2:	8926      	ldrh	r6, [r4, #8]
 8019ce4:	9b03      	ldr	r3, [sp, #12]
 8019ce6:	7b20      	ldrb	r0, [r4, #12]
 8019ce8:	f1a5 0208 	sub.w	r2, r5, #8
 8019cec:	f10a 0104 	add.w	r1, sl, #4
 8019cf0:	fbb7 f5f6 	udiv	r5, r7, r6
 8019cf4:	fb06 7515 	mls	r5, r6, r5, r7
 8019cf8:	440b      	add	r3, r1
 8019cfa:	b2ad      	uxth	r5, r5
 8019cfc:	4619      	mov	r1, r3
 8019cfe:	3004      	adds	r0, #4
 8019d00:	6863      	ldr	r3, [r4, #4]
 8019d02:	fbb3 f3f6 	udiv	r3, r3, r6
 8019d06:	fb05 f303 	mul.w	r3, r5, r3
 8019d0a:	6825      	ldr	r5, [r4, #0]
 8019d0c:	4440      	add	r0, r8
 8019d0e:	50e8      	str	r0, [r5, r3]
 8019d10:	9d04      	ldr	r5, [sp, #16]
 8019d12:	eba2 020a 	sub.w	r2, r2, sl
 8019d16:	4628      	mov	r0, r5
 8019d18:	f7f4 f9be 	bl	800e098 <ucdr_init_buffer>
 8019d1c:	493c      	ldr	r1, [pc, #240]	@ (8019e10 <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 8019d1e:	4622      	mov	r2, r4
 8019d20:	4628      	mov	r0, r5
 8019d22:	f7f4 f98d 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 8019d26:	81e7      	strh	r7, [r4, #14]
 8019d28:	2001      	movs	r0, #1
 8019d2a:	e00f      	b.n	8019d4c <uxr_prepare_reliable_buffer_to_write+0x204>
 8019d2c:	2101      	movs	r1, #1
 8019d2e:	89e0      	ldrh	r0, [r4, #14]
 8019d30:	f000 faa6 	bl	801a280 <uxr_seq_num_add>
 8019d34:	8921      	ldrh	r1, [r4, #8]
 8019d36:	4605      	mov	r5, r0
 8019d38:	8a60      	ldrh	r0, [r4, #18]
 8019d3a:	f000 faa1 	bl	801a280 <uxr_seq_num_add>
 8019d3e:	4601      	mov	r1, r0
 8019d40:	4628      	mov	r0, r5
 8019d42:	f000 faa5 	bl	801a290 <uxr_seq_num_cmp>
 8019d46:	2800      	cmp	r0, #0
 8019d48:	dd45      	ble.n	8019dd6 <uxr_prepare_reliable_buffer_to_write+0x28e>
 8019d4a:	2000      	movs	r0, #0
 8019d4c:	b011      	add	sp, #68	@ 0x44
 8019d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d52:	8921      	ldrh	r1, [r4, #8]
 8019d54:	8a60      	ldrh	r0, [r4, #18]
 8019d56:	9205      	str	r2, [sp, #20]
 8019d58:	f000 fa92 	bl	801a280 <uxr_seq_num_add>
 8019d5c:	4601      	mov	r1, r0
 8019d5e:	4638      	mov	r0, r7
 8019d60:	f000 fa96 	bl	801a290 <uxr_seq_num_cmp>
 8019d64:	2800      	cmp	r0, #0
 8019d66:	9a05      	ldr	r2, [sp, #20]
 8019d68:	dcef      	bgt.n	8019d4a <uxr_prepare_reliable_buffer_to_write+0x202>
 8019d6a:	8926      	ldrh	r6, [r4, #8]
 8019d6c:	fbb7 f5f6 	udiv	r5, r7, r6
 8019d70:	fb06 7515 	mls	r5, r6, r5, r7
 8019d74:	b2ad      	uxth	r5, r5
 8019d76:	6863      	ldr	r3, [r4, #4]
 8019d78:	6824      	ldr	r4, [r4, #0]
 8019d7a:	fbb3 f3f6 	udiv	r3, r3, r6
 8019d7e:	fb05 f303 	mul.w	r3, r5, r3
 8019d82:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8019d86:	50e2      	str	r2, [r4, r3]
 8019d88:	2300      	movs	r3, #0
 8019d8a:	f8cd a000 	str.w	sl, [sp]
 8019d8e:	f7f4 f971 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8019d92:	e7c9      	b.n	8019d28 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019d94:	f10c 0c01 	add.w	ip, ip, #1
 8019d98:	fa1f fc8c 	uxth.w	ip, ip
 8019d9c:	45b4      	cmp	ip, r6
 8019d9e:	9306      	str	r3, [sp, #24]
 8019da0:	d8d3      	bhi.n	8019d4a <uxr_prepare_reliable_buffer_to_write+0x202>
 8019da2:	e739      	b.n	8019c18 <uxr_prepare_reliable_buffer_to_write+0xd0>
 8019da4:	4638      	mov	r0, r7
 8019da6:	2101      	movs	r1, #1
 8019da8:	9307      	str	r3, [sp, #28]
 8019daa:	f000 fa69 	bl	801a280 <uxr_seq_num_add>
 8019dae:	8921      	ldrh	r1, [r4, #8]
 8019db0:	6862      	ldr	r2, [r4, #4]
 8019db2:	4607      	mov	r7, r0
 8019db4:	fbb0 f0f1 	udiv	r0, r0, r1
 8019db8:	fb01 7010 	mls	r0, r1, r0, r7
 8019dbc:	b280      	uxth	r0, r0
 8019dbe:	fbb2 f1f1 	udiv	r1, r2, r1
 8019dc2:	6822      	ldr	r2, [r4, #0]
 8019dc4:	fb00 f101 	mul.w	r1, r0, r1
 8019dc8:	3104      	adds	r1, #4
 8019dca:	1853      	adds	r3, r2, r1
 8019dcc:	9303      	str	r3, [sp, #12]
 8019dce:	f853 ac04 	ldr.w	sl, [r3, #-4]
 8019dd2:	9b07      	ldr	r3, [sp, #28]
 8019dd4:	e70b      	b.n	8019bee <uxr_prepare_reliable_buffer_to_write+0xa6>
 8019dd6:	8921      	ldrh	r1, [r4, #8]
 8019dd8:	fbb5 f2f1 	udiv	r2, r5, r1
 8019ddc:	fb01 5212 	mls	r2, r1, r2, r5
 8019de0:	b292      	uxth	r2, r2
 8019de2:	6863      	ldr	r3, [r4, #4]
 8019de4:	fbb3 f3f1 	udiv	r3, r3, r1
 8019de8:	6821      	ldr	r1, [r4, #0]
 8019dea:	9804      	ldr	r0, [sp, #16]
 8019dec:	fb02 f303 	mul.w	r3, r2, r3
 8019df0:	3304      	adds	r3, #4
 8019df2:	7b22      	ldrb	r2, [r4, #12]
 8019df4:	4419      	add	r1, r3
 8019df6:	4442      	add	r2, r8
 8019df8:	f841 2c04 	str.w	r2, [r1, #-4]
 8019dfc:	7b23      	ldrb	r3, [r4, #12]
 8019dfe:	9300      	str	r3, [sp, #0]
 8019e00:	2300      	movs	r3, #0
 8019e02:	f7f4 f937 	bl	800e074 <ucdr_init_buffer_origin_offset>
 8019e06:	81e5      	strh	r5, [r4, #14]
 8019e08:	e78e      	b.n	8019d28 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8019e0a:	4606      	mov	r6, r0
 8019e0c:	e6cc      	b.n	8019ba8 <uxr_prepare_reliable_buffer_to_write+0x60>
 8019e0e:	bf00      	nop
 8019e10:	08019a2d 	.word	0x08019a2d

08019e14 <uxr_prepare_next_reliable_buffer_to_send>:
 8019e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e16:	4604      	mov	r4, r0
 8019e18:	460f      	mov	r7, r1
 8019e1a:	8a00      	ldrh	r0, [r0, #16]
 8019e1c:	2101      	movs	r1, #1
 8019e1e:	4615      	mov	r5, r2
 8019e20:	461e      	mov	r6, r3
 8019e22:	f000 fa2d 	bl	801a280 <uxr_seq_num_add>
 8019e26:	8030      	strh	r0, [r6, #0]
 8019e28:	8922      	ldrh	r2, [r4, #8]
 8019e2a:	fbb0 f3f2 	udiv	r3, r0, r2
 8019e2e:	fb02 0c13 	mls	ip, r2, r3, r0
 8019e32:	fa1f fc8c 	uxth.w	ip, ip
 8019e36:	6863      	ldr	r3, [r4, #4]
 8019e38:	fbb3 f3f2 	udiv	r3, r3, r2
 8019e3c:	fb0c fc03 	mul.w	ip, ip, r3
 8019e40:	6823      	ldr	r3, [r4, #0]
 8019e42:	89e1      	ldrh	r1, [r4, #14]
 8019e44:	f10c 0c04 	add.w	ip, ip, #4
 8019e48:	4463      	add	r3, ip
 8019e4a:	603b      	str	r3, [r7, #0]
 8019e4c:	6823      	ldr	r3, [r4, #0]
 8019e4e:	4463      	add	r3, ip
 8019e50:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019e54:	602b      	str	r3, [r5, #0]
 8019e56:	f000 fa1b 	bl	801a290 <uxr_seq_num_cmp>
 8019e5a:	2800      	cmp	r0, #0
 8019e5c:	dd01      	ble.n	8019e62 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 8019e5e:	2000      	movs	r0, #0
 8019e60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019e62:	7b23      	ldrb	r3, [r4, #12]
 8019e64:	682a      	ldr	r2, [r5, #0]
 8019e66:	429a      	cmp	r2, r3
 8019e68:	d9f9      	bls.n	8019e5e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019e6a:	8a61      	ldrh	r1, [r4, #18]
 8019e6c:	8a20      	ldrh	r0, [r4, #16]
 8019e6e:	f000 fa0b 	bl	801a288 <uxr_seq_num_sub>
 8019e72:	8923      	ldrh	r3, [r4, #8]
 8019e74:	4283      	cmp	r3, r0
 8019e76:	d0f2      	beq.n	8019e5e <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8019e78:	8830      	ldrh	r0, [r6, #0]
 8019e7a:	89e3      	ldrh	r3, [r4, #14]
 8019e7c:	8220      	strh	r0, [r4, #16]
 8019e7e:	4298      	cmp	r0, r3
 8019e80:	d001      	beq.n	8019e86 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 8019e82:	2001      	movs	r0, #1
 8019e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019e86:	2101      	movs	r1, #1
 8019e88:	f000 f9fa 	bl	801a280 <uxr_seq_num_add>
 8019e8c:	81e0      	strh	r0, [r4, #14]
 8019e8e:	e7f8      	b.n	8019e82 <uxr_prepare_next_reliable_buffer_to_send+0x6e>

08019e90 <uxr_update_output_stream_heartbeat_timestamp>:
 8019e90:	b570      	push	{r4, r5, r6, lr}
 8019e92:	8a01      	ldrh	r1, [r0, #16]
 8019e94:	4604      	mov	r4, r0
 8019e96:	8a40      	ldrh	r0, [r0, #18]
 8019e98:	4615      	mov	r5, r2
 8019e9a:	461e      	mov	r6, r3
 8019e9c:	f000 f9f8 	bl	801a290 <uxr_seq_num_cmp>
 8019ea0:	2800      	cmp	r0, #0
 8019ea2:	db07      	blt.n	8019eb4 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8019ea4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8019ea8:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8019eac:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019eb0:	2000      	movs	r0, #0
 8019eb2:	bd70      	pop	{r4, r5, r6, pc}
 8019eb4:	f894 3020 	ldrb.w	r3, [r4, #32]
 8019eb8:	b953      	cbnz	r3, 8019ed0 <uxr_update_output_stream_heartbeat_timestamp+0x40>
 8019eba:	2301      	movs	r3, #1
 8019ebc:	f884 3020 	strb.w	r3, [r4, #32]
 8019ec0:	3564      	adds	r5, #100	@ 0x64
 8019ec2:	f04f 0000 	mov.w	r0, #0
 8019ec6:	f146 0600 	adc.w	r6, r6, #0
 8019eca:	e9c4 5606 	strd	r5, r6, [r4, #24]
 8019ece:	bd70      	pop	{r4, r5, r6, pc}
 8019ed0:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8019ed4:	428d      	cmp	r5, r1
 8019ed6:	eb76 0202 	sbcs.w	r2, r6, r2
 8019eda:	dbf1      	blt.n	8019ec0 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8019edc:	3301      	adds	r3, #1
 8019ede:	3564      	adds	r5, #100	@ 0x64
 8019ee0:	f884 3020 	strb.w	r3, [r4, #32]
 8019ee4:	f04f 0001 	mov.w	r0, #1
 8019ee8:	f146 0600 	adc.w	r6, r6, #0
 8019eec:	e7ed      	b.n	8019eca <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 8019eee:	bf00      	nop

08019ef0 <uxr_begin_output_nack_buffer_it>:
 8019ef0:	8a40      	ldrh	r0, [r0, #18]
 8019ef2:	4770      	bx	lr

08019ef4 <uxr_next_reliable_nack_buffer_to_send>:
 8019ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ef8:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 8019efc:	f1b8 0f00 	cmp.w	r8, #0
 8019f00:	d104      	bne.n	8019f0c <uxr_next_reliable_nack_buffer_to_send+0x18>
 8019f02:	f04f 0800 	mov.w	r8, #0
 8019f06:	4640      	mov	r0, r8
 8019f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019f0c:	4604      	mov	r4, r0
 8019f0e:	460e      	mov	r6, r1
 8019f10:	8818      	ldrh	r0, [r3, #0]
 8019f12:	4617      	mov	r7, r2
 8019f14:	461d      	mov	r5, r3
 8019f16:	e019      	b.n	8019f4c <uxr_next_reliable_nack_buffer_to_send+0x58>
 8019f18:	8921      	ldrh	r1, [r4, #8]
 8019f1a:	8828      	ldrh	r0, [r5, #0]
 8019f1c:	fbb0 fcf1 	udiv	ip, r0, r1
 8019f20:	e9d4 3200 	ldrd	r3, r2, [r4]
 8019f24:	fb01 0c1c 	mls	ip, r1, ip, r0
 8019f28:	fa1f fc8c 	uxth.w	ip, ip
 8019f2c:	fbb2 f2f1 	udiv	r2, r2, r1
 8019f30:	fb02 fc0c 	mul.w	ip, r2, ip
 8019f34:	f10c 0c04 	add.w	ip, ip, #4
 8019f38:	4463      	add	r3, ip
 8019f3a:	6033      	str	r3, [r6, #0]
 8019f3c:	6823      	ldr	r3, [r4, #0]
 8019f3e:	4463      	add	r3, ip
 8019f40:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8019f44:	603b      	str	r3, [r7, #0]
 8019f46:	7b22      	ldrb	r2, [r4, #12]
 8019f48:	429a      	cmp	r2, r3
 8019f4a:	d1dc      	bne.n	8019f06 <uxr_next_reliable_nack_buffer_to_send+0x12>
 8019f4c:	2101      	movs	r1, #1
 8019f4e:	f000 f997 	bl	801a280 <uxr_seq_num_add>
 8019f52:	8028      	strh	r0, [r5, #0]
 8019f54:	8a21      	ldrh	r1, [r4, #16]
 8019f56:	f000 f99b 	bl	801a290 <uxr_seq_num_cmp>
 8019f5a:	2800      	cmp	r0, #0
 8019f5c:	dddc      	ble.n	8019f18 <uxr_next_reliable_nack_buffer_to_send+0x24>
 8019f5e:	2300      	movs	r3, #0
 8019f60:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8019f64:	e7cd      	b.n	8019f02 <uxr_next_reliable_nack_buffer_to_send+0xe>
 8019f66:	bf00      	nop

08019f68 <uxr_process_acknack>:
 8019f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019f6a:	4604      	mov	r4, r0
 8019f6c:	460e      	mov	r6, r1
 8019f6e:	4610      	mov	r0, r2
 8019f70:	2101      	movs	r1, #1
 8019f72:	f000 f989 	bl	801a288 <uxr_seq_num_sub>
 8019f76:	8a61      	ldrh	r1, [r4, #18]
 8019f78:	f000 f986 	bl	801a288 <uxr_seq_num_sub>
 8019f7c:	b1c0      	cbz	r0, 8019fb0 <uxr_process_acknack+0x48>
 8019f7e:	4605      	mov	r5, r0
 8019f80:	2700      	movs	r7, #0
 8019f82:	2101      	movs	r1, #1
 8019f84:	8a60      	ldrh	r0, [r4, #18]
 8019f86:	f000 f97b 	bl	801a280 <uxr_seq_num_add>
 8019f8a:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8019f8e:	fbb0 f1fc 	udiv	r1, r0, ip
 8019f92:	e9d4 2300 	ldrd	r2, r3, [r4]
 8019f96:	fb0c 0111 	mls	r1, ip, r1, r0
 8019f9a:	b289      	uxth	r1, r1
 8019f9c:	3701      	adds	r7, #1
 8019f9e:	fbb3 f3fc 	udiv	r3, r3, ip
 8019fa2:	fb01 f303 	mul.w	r3, r1, r3
 8019fa6:	42bd      	cmp	r5, r7
 8019fa8:	7b21      	ldrb	r1, [r4, #12]
 8019faa:	8260      	strh	r0, [r4, #18]
 8019fac:	50d1      	str	r1, [r2, r3]
 8019fae:	d1e8      	bne.n	8019f82 <uxr_process_acknack+0x1a>
 8019fb0:	3e00      	subs	r6, #0
 8019fb2:	f04f 0300 	mov.w	r3, #0
 8019fb6:	bf18      	it	ne
 8019fb8:	2601      	movne	r6, #1
 8019fba:	f884 3020 	strb.w	r3, [r4, #32]
 8019fbe:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 8019fc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019fc4 <uxr_is_output_up_to_date>:
 8019fc4:	8a01      	ldrh	r1, [r0, #16]
 8019fc6:	8a40      	ldrh	r0, [r0, #18]
 8019fc8:	b508      	push	{r3, lr}
 8019fca:	f000 f961 	bl	801a290 <uxr_seq_num_cmp>
 8019fce:	fab0 f080 	clz	r0, r0
 8019fd2:	0940      	lsrs	r0, r0, #5
 8019fd4:	bd08      	pop	{r3, pc}
 8019fd6:	bf00      	nop

08019fd8 <get_available_free_slots>:
 8019fd8:	8901      	ldrh	r1, [r0, #8]
 8019fda:	b1c1      	cbz	r1, 801a00e <get_available_free_slots+0x36>
 8019fdc:	b530      	push	{r4, r5, lr}
 8019fde:	2200      	movs	r2, #0
 8019fe0:	6843      	ldr	r3, [r0, #4]
 8019fe2:	6805      	ldr	r5, [r0, #0]
 8019fe4:	7b04      	ldrb	r4, [r0, #12]
 8019fe6:	fbb3 fef1 	udiv	lr, r3, r1
 8019fea:	4610      	mov	r0, r2
 8019fec:	b293      	uxth	r3, r2
 8019fee:	fbb3 fcf1 	udiv	ip, r3, r1
 8019ff2:	fb01 331c 	mls	r3, r1, ip, r3
 8019ff6:	b29b      	uxth	r3, r3
 8019ff8:	fb0e f303 	mul.w	r3, lr, r3
 8019ffc:	3201      	adds	r2, #1
 8019ffe:	58eb      	ldr	r3, [r5, r3]
 801a000:	429c      	cmp	r4, r3
 801a002:	bf04      	itt	eq
 801a004:	3001      	addeq	r0, #1
 801a006:	b280      	uxtheq	r0, r0
 801a008:	4291      	cmp	r1, r2
 801a00a:	d1ef      	bne.n	8019fec <get_available_free_slots+0x14>
 801a00c:	bd30      	pop	{r4, r5, pc}
 801a00e:	4608      	mov	r0, r1
 801a010:	4770      	bx	lr
 801a012:	bf00      	nop

0801a014 <uxr_buffer_request_data>:
 801a014:	b530      	push	{r4, r5, lr}
 801a016:	b095      	sub	sp, #84	@ 0x54
 801a018:	e9cd 2104 	strd	r2, r1, [sp, #16]
 801a01c:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 801a01e:	f88d 301c 	strb.w	r3, [sp, #28]
 801a022:	2200      	movs	r2, #0
 801a024:	2d00      	cmp	r5, #0
 801a026:	bf14      	ite	ne
 801a028:	2101      	movne	r1, #1
 801a02a:	4611      	moveq	r1, r2
 801a02c:	4604      	mov	r4, r0
 801a02e:	f88d 201d 	strb.w	r2, [sp, #29]
 801a032:	f88d 201e 	strb.w	r2, [sp, #30]
 801a036:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 801a03a:	d021      	beq.n	801a080 <uxr_buffer_request_data+0x6c>
 801a03c:	682a      	ldr	r2, [r5, #0]
 801a03e:	686b      	ldr	r3, [r5, #4]
 801a040:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 801a044:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a048:	2210      	movs	r2, #16
 801a04a:	2308      	movs	r3, #8
 801a04c:	2100      	movs	r1, #0
 801a04e:	e9cd 3100 	strd	r3, r1, [sp]
 801a052:	4620      	mov	r0, r4
 801a054:	9905      	ldr	r1, [sp, #20]
 801a056:	ab0c      	add	r3, sp, #48	@ 0x30
 801a058:	f7f8 f8dc 	bl	8012214 <uxr_prepare_stream_to_write_submessage>
 801a05c:	b918      	cbnz	r0, 801a066 <uxr_buffer_request_data+0x52>
 801a05e:	4604      	mov	r4, r0
 801a060:	4620      	mov	r0, r4
 801a062:	b015      	add	sp, #84	@ 0x54
 801a064:	bd30      	pop	{r4, r5, pc}
 801a066:	9904      	ldr	r1, [sp, #16]
 801a068:	aa06      	add	r2, sp, #24
 801a06a:	4620      	mov	r0, r4
 801a06c:	f7f8 fa0c 	bl	8012488 <uxr_init_base_object_request>
 801a070:	a906      	add	r1, sp, #24
 801a072:	4604      	mov	r4, r0
 801a074:	a80c      	add	r0, sp, #48	@ 0x30
 801a076:	f7f9 fcc3 	bl	8013a00 <uxr_serialize_READ_DATA_Payload>
 801a07a:	4620      	mov	r0, r4
 801a07c:	b015      	add	sp, #84	@ 0x54
 801a07e:	bd30      	pop	{r4, r5, pc}
 801a080:	2208      	movs	r2, #8
 801a082:	e7e2      	b.n	801a04a <uxr_buffer_request_data+0x36>

0801a084 <uxr_buffer_cancel_data>:
 801a084:	b510      	push	{r4, lr}
 801a086:	b094      	sub	sp, #80	@ 0x50
 801a088:	2300      	movs	r3, #0
 801a08a:	9301      	str	r3, [sp, #4]
 801a08c:	9205      	str	r2, [sp, #20]
 801a08e:	f8ad 301c 	strh.w	r3, [sp, #28]
 801a092:	2201      	movs	r2, #1
 801a094:	f88d 301e 	strb.w	r3, [sp, #30]
 801a098:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 801a09c:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801a0a0:	2308      	movs	r3, #8
 801a0a2:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 801a0a6:	9300      	str	r3, [sp, #0]
 801a0a8:	2210      	movs	r2, #16
 801a0aa:	ab0c      	add	r3, sp, #48	@ 0x30
 801a0ac:	4604      	mov	r4, r0
 801a0ae:	f7f8 f8b1 	bl	8012214 <uxr_prepare_stream_to_write_submessage>
 801a0b2:	b918      	cbnz	r0, 801a0bc <uxr_buffer_cancel_data+0x38>
 801a0b4:	4604      	mov	r4, r0
 801a0b6:	4620      	mov	r0, r4
 801a0b8:	b014      	add	sp, #80	@ 0x50
 801a0ba:	bd10      	pop	{r4, pc}
 801a0bc:	9905      	ldr	r1, [sp, #20]
 801a0be:	aa06      	add	r2, sp, #24
 801a0c0:	4620      	mov	r0, r4
 801a0c2:	f7f8 f9e1 	bl	8012488 <uxr_init_base_object_request>
 801a0c6:	a906      	add	r1, sp, #24
 801a0c8:	4604      	mov	r4, r0
 801a0ca:	a80c      	add	r0, sp, #48	@ 0x30
 801a0cc:	f7f9 fc98 	bl	8013a00 <uxr_serialize_READ_DATA_Payload>
 801a0d0:	4620      	mov	r0, r4
 801a0d2:	b014      	add	sp, #80	@ 0x50
 801a0d4:	bd10      	pop	{r4, pc}
 801a0d6:	bf00      	nop

0801a0d8 <read_submessage_format>:
 801a0d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a0dc:	b095      	sub	sp, #84	@ 0x54
 801a0de:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 801a0e2:	b113      	cbz	r3, 801a0ea <read_submessage_format+0x12>
 801a0e4:	b015      	add	sp, #84	@ 0x54
 801a0e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a0ea:	460c      	mov	r4, r1
 801a0ec:	4616      	mov	r6, r2
 801a0ee:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 801a0f2:	461d      	mov	r5, r3
 801a0f4:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 801a0f6:	9304      	str	r3, [sp, #16]
 801a0f8:	1a52      	subs	r2, r2, r1
 801a0fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a0fc:	9305      	str	r3, [sp, #20]
 801a0fe:	4680      	mov	r8, r0
 801a100:	a80c      	add	r0, sp, #48	@ 0x30
 801a102:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 801a106:	f7f3 ffc7 	bl	800e098 <ucdr_init_buffer>
 801a10a:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a10e:	a80c      	add	r0, sp, #48	@ 0x30
 801a110:	f7f3 ff96 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 801a114:	69e3      	ldr	r3, [r4, #28]
 801a116:	b35b      	cbz	r3, 801a170 <read_submessage_format+0x98>
 801a118:	f1b9 0f07 	cmp.w	r9, #7
 801a11c:	751d      	strb	r5, [r3, #20]
 801a11e:	d043      	beq.n	801a1a8 <read_submessage_format+0xd0>
 801a120:	f1b9 0f08 	cmp.w	r9, #8
 801a124:	d032      	beq.n	801a18c <read_submessage_format+0xb4>
 801a126:	f1b9 0f06 	cmp.w	r9, #6
 801a12a:	d008      	beq.n	801a13e <read_submessage_format+0x66>
 801a12c:	2201      	movs	r2, #1
 801a12e:	751a      	strb	r2, [r3, #20]
 801a130:	4631      	mov	r1, r6
 801a132:	4620      	mov	r0, r4
 801a134:	f7f4 f800 	bl	800e138 <ucdr_advance_buffer>
 801a138:	b015      	add	sp, #84	@ 0x54
 801a13a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a13e:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a142:	2d00      	cmp	r5, #0
 801a144:	d0f2      	beq.n	801a12c <read_submessage_format+0x54>
 801a146:	ab0c      	add	r3, sp, #48	@ 0x30
 801a148:	e9cd 3600 	strd	r3, r6, [sp]
 801a14c:	2306      	movs	r3, #6
 801a14e:	f88d 3016 	strb.w	r3, [sp, #22]
 801a152:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 801a156:	9302      	str	r3, [sp, #8]
 801a158:	463a      	mov	r2, r7
 801a15a:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801a15e:	4640      	mov	r0, r8
 801a160:	47a8      	blx	r5
 801a162:	69e3      	ldr	r3, [r4, #28]
 801a164:	2201      	movs	r2, #1
 801a166:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d1de      	bne.n	801a12c <read_submessage_format+0x54>
 801a16e:	e7df      	b.n	801a130 <read_submessage_format+0x58>
 801a170:	f1b9 0f07 	cmp.w	r9, #7
 801a174:	d032      	beq.n	801a1dc <read_submessage_format+0x104>
 801a176:	f1b9 0f08 	cmp.w	r9, #8
 801a17a:	d02a      	beq.n	801a1d2 <read_submessage_format+0xfa>
 801a17c:	f1b9 0f06 	cmp.w	r9, #6
 801a180:	d1d6      	bne.n	801a130 <read_submessage_format+0x58>
 801a182:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801a186:	2d00      	cmp	r5, #0
 801a188:	d1dd      	bne.n	801a146 <read_submessage_format+0x6e>
 801a18a:	e7d1      	b.n	801a130 <read_submessage_format+0x58>
 801a18c:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801a190:	2a00      	cmp	r2, #0
 801a192:	d0cb      	beq.n	801a12c <read_submessage_format+0x54>
 801a194:	a906      	add	r1, sp, #24
 801a196:	a80c      	add	r0, sp, #48	@ 0x30
 801a198:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a19a:	f7f9 fd05 	bl	8013ba8 <uxr_deserialize_SampleIdentity>
 801a19e:	bb28      	cbnz	r0, 801a1ec <read_submessage_format+0x114>
 801a1a0:	69e3      	ldr	r3, [r4, #28]
 801a1a2:	2b00      	cmp	r3, #0
 801a1a4:	d1c2      	bne.n	801a12c <read_submessage_format+0x54>
 801a1a6:	e7c3      	b.n	801a130 <read_submessage_format+0x58>
 801a1a8:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 801a1ac:	b16a      	cbz	r2, 801a1ca <read_submessage_format+0xf2>
 801a1ae:	a906      	add	r1, sp, #24
 801a1b0:	a80c      	add	r0, sp, #48	@ 0x30
 801a1b2:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 801a1b4:	f7f9 f9d8 	bl	8013568 <uxr_deserialize_BaseObjectRequest>
 801a1b8:	2800      	cmp	r0, #0
 801a1ba:	d13a      	bne.n	801a232 <read_submessage_format+0x15a>
 801a1bc:	68a2      	ldr	r2, [r4, #8]
 801a1be:	69e3      	ldr	r3, [r4, #28]
 801a1c0:	4432      	add	r2, r6
 801a1c2:	60a2      	str	r2, [r4, #8]
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d1b1      	bne.n	801a12c <read_submessage_format+0x54>
 801a1c8:	e7b2      	b.n	801a130 <read_submessage_format+0x58>
 801a1ca:	68a2      	ldr	r2, [r4, #8]
 801a1cc:	4432      	add	r2, r6
 801a1ce:	60a2      	str	r2, [r4, #8]
 801a1d0:	e7ac      	b.n	801a12c <read_submessage_format+0x54>
 801a1d2:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 801a1d6:	2b00      	cmp	r3, #0
 801a1d8:	d1dc      	bne.n	801a194 <read_submessage_format+0xbc>
 801a1da:	e7a9      	b.n	801a130 <read_submessage_format+0x58>
 801a1dc:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d1e4      	bne.n	801a1ae <read_submessage_format+0xd6>
 801a1e4:	68a3      	ldr	r3, [r4, #8]
 801a1e6:	4433      	add	r3, r6
 801a1e8:	60a3      	str	r3, [r4, #8]
 801a1ea:	e7a1      	b.n	801a130 <read_submessage_format+0x58>
 801a1ec:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a1f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a1f2:	1a52      	subs	r2, r2, r1
 801a1f4:	1aed      	subs	r5, r5, r3
 801a1f6:	a80c      	add	r0, sp, #48	@ 0x30
 801a1f8:	f7f3 ff4e 	bl	800e098 <ucdr_init_buffer>
 801a1fc:	4435      	add	r5, r6
 801a1fe:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a202:	a80c      	add	r0, sp, #48	@ 0x30
 801a204:	f7f3 ff1c 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 801a208:	b2ad      	uxth	r5, r5
 801a20a:	ab0c      	add	r3, sp, #48	@ 0x30
 801a20c:	9300      	str	r3, [sp, #0]
 801a20e:	9501      	str	r5, [sp, #4]
 801a210:	2108      	movs	r1, #8
 801a212:	f88d 1016 	strb.w	r1, [sp, #22]
 801a216:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 801a21a:	9102      	str	r1, [sp, #8]
 801a21c:	ab06      	add	r3, sp, #24
 801a21e:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 801a222:	9905      	ldr	r1, [sp, #20]
 801a224:	463a      	mov	r2, r7
 801a226:	4640      	mov	r0, r8
 801a228:	47a8      	blx	r5
 801a22a:	2301      	movs	r3, #1
 801a22c:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a230:	e7b6      	b.n	801a1a0 <read_submessage_format+0xc8>
 801a232:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 801a236:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a238:	1a52      	subs	r2, r2, r1
 801a23a:	1aed      	subs	r5, r5, r3
 801a23c:	a80c      	add	r0, sp, #48	@ 0x30
 801a23e:	f7f3 ff2b 	bl	800e098 <ucdr_init_buffer>
 801a242:	4435      	add	r5, r6
 801a244:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 801a248:	a80c      	add	r0, sp, #48	@ 0x30
 801a24a:	f7f3 fef9 	bl	800e040 <ucdr_set_on_full_buffer_callback>
 801a24e:	b2ad      	uxth	r5, r5
 801a250:	ab0c      	add	r3, sp, #48	@ 0x30
 801a252:	9300      	str	r3, [sp, #0]
 801a254:	9501      	str	r5, [sp, #4]
 801a256:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 801a25a:	2107      	movs	r1, #7
 801a25c:	f88d 1016 	strb.w	r1, [sp, #22]
 801a260:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 801a264:	9102      	str	r1, [sp, #8]
 801a266:	ba5b      	rev16	r3, r3
 801a268:	b29b      	uxth	r3, r3
 801a26a:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801a26e:	9905      	ldr	r1, [sp, #20]
 801a270:	463a      	mov	r2, r7
 801a272:	4640      	mov	r0, r8
 801a274:	47a8      	blx	r5
 801a276:	2301      	movs	r3, #1
 801a278:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 801a27c:	e79e      	b.n	801a1bc <read_submessage_format+0xe4>
 801a27e:	bf00      	nop

0801a280 <uxr_seq_num_add>:
 801a280:	4408      	add	r0, r1
 801a282:	b280      	uxth	r0, r0
 801a284:	4770      	bx	lr
 801a286:	bf00      	nop

0801a288 <uxr_seq_num_sub>:
 801a288:	1a40      	subs	r0, r0, r1
 801a28a:	b280      	uxth	r0, r0
 801a28c:	4770      	bx	lr
 801a28e:	bf00      	nop

0801a290 <uxr_seq_num_cmp>:
 801a290:	4288      	cmp	r0, r1
 801a292:	d010      	beq.n	801a2b6 <uxr_seq_num_cmp+0x26>
 801a294:	d207      	bcs.n	801a2a6 <uxr_seq_num_cmp+0x16>
 801a296:	1a09      	subs	r1, r1, r0
 801a298:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a29c:	bfb4      	ite	lt
 801a29e:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801a2a2:	2001      	movge	r0, #1
 801a2a4:	4770      	bx	lr
 801a2a6:	1a41      	subs	r1, r0, r1
 801a2a8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 801a2ac:	bfcc      	ite	gt
 801a2ae:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801a2b2:	2001      	movle	r0, #1
 801a2b4:	4770      	bx	lr
 801a2b6:	2000      	movs	r0, #0
 801a2b8:	4770      	bx	lr
 801a2ba:	bf00      	nop

0801a2bc <uxr_init_framing_io>:
 801a2bc:	2300      	movs	r3, #0
 801a2be:	7041      	strb	r1, [r0, #1]
 801a2c0:	7003      	strb	r3, [r0, #0]
 801a2c2:	8583      	strh	r3, [r0, #44]	@ 0x2c
 801a2c4:	4770      	bx	lr
 801a2c6:	bf00      	nop

0801a2c8 <uxr_write_framed_msg>:
 801a2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a2cc:	f890 c001 	ldrb.w	ip, [r0, #1]
 801a2d0:	4617      	mov	r7, r2
 801a2d2:	227e      	movs	r2, #126	@ 0x7e
 801a2d4:	b085      	sub	sp, #20
 801a2d6:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 801a2da:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 801a2de:	2a01      	cmp	r2, #1
 801a2e0:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 801a2e4:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 801a2e8:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 801a2ec:	4604      	mov	r4, r0
 801a2ee:	460e      	mov	r6, r1
 801a2f0:	469a      	mov	sl, r3
 801a2f2:	f240 812e 	bls.w	801a552 <uxr_write_framed_msg+0x28a>
 801a2f6:	2003      	movs	r0, #3
 801a2f8:	2102      	movs	r1, #2
 801a2fa:	f04f 0905 	mov.w	r9, #5
 801a2fe:	2204      	movs	r2, #4
 801a300:	4686      	mov	lr, r0
 801a302:	460b      	mov	r3, r1
 801a304:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 801a308:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 801a30c:	f1bc 0f01 	cmp.w	ip, #1
 801a310:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a314:	4421      	add	r1, r4
 801a316:	f240 8110 	bls.w	801a53a <uxr_write_framed_msg+0x272>
 801a31a:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 801a31e:	fa5f fc8b 	uxtb.w	ip, fp
 801a322:	f3cb 2107 	ubfx	r1, fp, #8, #8
 801a326:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 801a32a:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 801a32e:	f1be 0f01 	cmp.w	lr, #1
 801a332:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 801a336:	b2ed      	uxtb	r5, r5
 801a338:	d94c      	bls.n	801a3d4 <uxr_write_framed_msg+0x10c>
 801a33a:	4420      	add	r0, r4
 801a33c:	2d01      	cmp	r5, #1
 801a33e:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801a342:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a346:	d95d      	bls.n	801a404 <uxr_write_framed_msg+0x13c>
 801a348:	18a0      	adds	r0, r4, r2
 801a34a:	3201      	adds	r2, #1
 801a34c:	b2d2      	uxtb	r2, r2
 801a34e:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a352:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a356:	f1bb 0f00 	cmp.w	fp, #0
 801a35a:	f000 8108 	beq.w	801a56e <uxr_write_framed_msg+0x2a6>
 801a35e:	f04f 0c00 	mov.w	ip, #0
 801a362:	4661      	mov	r1, ip
 801a364:	46de      	mov	lr, fp
 801a366:	46e3      	mov	fp, ip
 801a368:	46d4      	mov	ip, sl
 801a36a:	468a      	mov	sl, r1
 801a36c:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 801a578 <uxr_write_framed_msg+0x2b0>
 801a370:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a374:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a378:	2901      	cmp	r1, #1
 801a37a:	d91b      	bls.n	801a3b4 <uxr_write_framed_msg+0xec>
 801a37c:	2a29      	cmp	r2, #41	@ 0x29
 801a37e:	d84e      	bhi.n	801a41e <uxr_write_framed_msg+0x156>
 801a380:	18a1      	adds	r1, r4, r2
 801a382:	3201      	adds	r2, #1
 801a384:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 801a388:	b2d2      	uxtb	r2, r2
 801a38a:	ea8b 0303 	eor.w	r3, fp, r3
 801a38e:	b2db      	uxtb	r3, r3
 801a390:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a394:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 801a398:	f10a 0a01 	add.w	sl, sl, #1
 801a39c:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801a3a0:	45d6      	cmp	lr, sl
 801a3a2:	d95a      	bls.n	801a45a <uxr_write_framed_msg+0x192>
 801a3a4:	f81c 300a 	ldrb.w	r3, [ip, sl]
 801a3a8:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a3ac:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801a3b0:	2901      	cmp	r1, #1
 801a3b2:	d8e3      	bhi.n	801a37c <uxr_write_framed_msg+0xb4>
 801a3b4:	1c51      	adds	r1, r2, #1
 801a3b6:	b2c9      	uxtb	r1, r1
 801a3b8:	2929      	cmp	r1, #41	@ 0x29
 801a3ba:	d830      	bhi.n	801a41e <uxr_write_framed_msg+0x156>
 801a3bc:	18a1      	adds	r1, r4, r2
 801a3be:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801a3c2:	3202      	adds	r2, #2
 801a3c4:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 801a3c8:	f083 0020 	eor.w	r0, r3, #32
 801a3cc:	b2d2      	uxtb	r2, r2
 801a3ce:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801a3d2:	e7da      	b.n	801a38a <uxr_write_framed_msg+0xc2>
 801a3d4:	eb04 0e00 	add.w	lr, r4, r0
 801a3d8:	f08c 0c20 	eor.w	ip, ip, #32
 801a3dc:	1c82      	adds	r2, r0, #2
 801a3de:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 801a3e2:	b2d2      	uxtb	r2, r2
 801a3e4:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a3e8:	2d01      	cmp	r5, #1
 801a3ea:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 801a3ee:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a3f2:	d907      	bls.n	801a404 <uxr_write_framed_msg+0x13c>
 801a3f4:	4422      	add	r2, r4
 801a3f6:	3003      	adds	r0, #3
 801a3f8:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 801a3fc:	b2c2      	uxtb	r2, r0
 801a3fe:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a402:	e7ac      	b.n	801a35e <uxr_write_framed_msg+0x96>
 801a404:	18a0      	adds	r0, r4, r2
 801a406:	f081 0120 	eor.w	r1, r1, #32
 801a40a:	3202      	adds	r2, #2
 801a40c:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 801a410:	b2d2      	uxtb	r2, r2
 801a412:	217d      	movs	r1, #125	@ 0x7d
 801a414:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801a418:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a41c:	e79f      	b.n	801a35e <uxr_write_framed_msg+0x96>
 801a41e:	e9cd ba00 	strd	fp, sl, [sp]
 801a422:	2500      	movs	r5, #0
 801a424:	46e2      	mov	sl, ip
 801a426:	46f3      	mov	fp, lr
 801a428:	e000      	b.n	801a42c <uxr_write_framed_msg+0x164>
 801a42a:	b190      	cbz	r0, 801a452 <uxr_write_framed_msg+0x18a>
 801a42c:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a430:	1b52      	subs	r2, r2, r5
 801a432:	4643      	mov	r3, r8
 801a434:	4421      	add	r1, r4
 801a436:	4638      	mov	r0, r7
 801a438:	47b0      	blx	r6
 801a43a:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a43e:	4405      	add	r5, r0
 801a440:	4295      	cmp	r5, r2
 801a442:	d3f2      	bcc.n	801a42a <uxr_write_framed_msg+0x162>
 801a444:	46d4      	mov	ip, sl
 801a446:	46de      	mov	lr, fp
 801a448:	f8dd a004 	ldr.w	sl, [sp, #4]
 801a44c:	f8dd b000 	ldr.w	fp, [sp]
 801a450:	d06f      	beq.n	801a532 <uxr_write_framed_msg+0x26a>
 801a452:	2000      	movs	r0, #0
 801a454:	b005      	add	sp, #20
 801a456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a45a:	46dc      	mov	ip, fp
 801a45c:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a460:	f8ad c00c 	strh.w	ip, [sp, #12]
 801a464:	46f3      	mov	fp, lr
 801a466:	fa5f fc8c 	uxtb.w	ip, ip
 801a46a:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a46e:	2b01      	cmp	r3, #1
 801a470:	f04f 0900 	mov.w	r9, #0
 801a474:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 801a478:	d930      	bls.n	801a4dc <uxr_write_framed_msg+0x214>
 801a47a:	2a29      	cmp	r2, #41	@ 0x29
 801a47c:	d91c      	bls.n	801a4b8 <uxr_write_framed_msg+0x1f0>
 801a47e:	2500      	movs	r5, #0
 801a480:	e001      	b.n	801a486 <uxr_write_framed_msg+0x1be>
 801a482:	2800      	cmp	r0, #0
 801a484:	d0e5      	beq.n	801a452 <uxr_write_framed_msg+0x18a>
 801a486:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a48a:	1b52      	subs	r2, r2, r5
 801a48c:	4643      	mov	r3, r8
 801a48e:	4421      	add	r1, r4
 801a490:	4638      	mov	r0, r7
 801a492:	47b0      	blx	r6
 801a494:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a498:	4405      	add	r5, r0
 801a49a:	4295      	cmp	r5, r2
 801a49c:	d3f1      	bcc.n	801a482 <uxr_write_framed_msg+0x1ba>
 801a49e:	d1d8      	bne.n	801a452 <uxr_write_framed_msg+0x18a>
 801a4a0:	f109 0310 	add.w	r3, r9, #16
 801a4a4:	446b      	add	r3, sp
 801a4a6:	2200      	movs	r2, #0
 801a4a8:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 801a4ac:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a4b0:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a4b4:	2b01      	cmp	r3, #1
 801a4b6:	d911      	bls.n	801a4dc <uxr_write_framed_msg+0x214>
 801a4b8:	18a3      	adds	r3, r4, r2
 801a4ba:	3201      	adds	r2, #1
 801a4bc:	b2d2      	uxtb	r2, r2
 801a4be:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801a4c2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a4c6:	f1b9 0f00 	cmp.w	r9, #0
 801a4ca:	d119      	bne.n	801a500 <uxr_write_framed_msg+0x238>
 801a4cc:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801a4d0:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801a4d4:	2b01      	cmp	r3, #1
 801a4d6:	f04f 0901 	mov.w	r9, #1
 801a4da:	d8ce      	bhi.n	801a47a <uxr_write_framed_msg+0x1b2>
 801a4dc:	1c53      	adds	r3, r2, #1
 801a4de:	b2db      	uxtb	r3, r3
 801a4e0:	2b29      	cmp	r3, #41	@ 0x29
 801a4e2:	d8cc      	bhi.n	801a47e <uxr_write_framed_msg+0x1b6>
 801a4e4:	18a3      	adds	r3, r4, r2
 801a4e6:	3202      	adds	r2, #2
 801a4e8:	f08c 0c20 	eor.w	ip, ip, #32
 801a4ec:	b2d2      	uxtb	r2, r2
 801a4ee:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 801a4f2:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 801a4f6:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801a4fa:	f1b9 0f00 	cmp.w	r9, #0
 801a4fe:	d0e5      	beq.n	801a4cc <uxr_write_framed_msg+0x204>
 801a500:	2500      	movs	r5, #0
 801a502:	e001      	b.n	801a508 <uxr_write_framed_msg+0x240>
 801a504:	2800      	cmp	r0, #0
 801a506:	d0a4      	beq.n	801a452 <uxr_write_framed_msg+0x18a>
 801a508:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 801a50c:	1b52      	subs	r2, r2, r5
 801a50e:	4643      	mov	r3, r8
 801a510:	4421      	add	r1, r4
 801a512:	4638      	mov	r0, r7
 801a514:	47b0      	blx	r6
 801a516:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801a51a:	4405      	add	r5, r0
 801a51c:	4295      	cmp	r5, r2
 801a51e:	d3f1      	bcc.n	801a504 <uxr_write_framed_msg+0x23c>
 801a520:	d197      	bne.n	801a452 <uxr_write_framed_msg+0x18a>
 801a522:	2300      	movs	r3, #0
 801a524:	fa1f f08b 	uxth.w	r0, fp
 801a528:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a52c:	b005      	add	sp, #20
 801a52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a532:	2300      	movs	r3, #0
 801a534:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 801a538:	e732      	b.n	801a3a0 <uxr_write_framed_msg+0xd8>
 801a53a:	44a6      	add	lr, r4
 801a53c:	f085 0520 	eor.w	r5, r5, #32
 801a540:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a544:	4610      	mov	r0, r2
 801a546:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 801a54a:	464a      	mov	r2, r9
 801a54c:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 801a550:	e6e5      	b.n	801a31e <uxr_write_framed_msg+0x56>
 801a552:	f08c 0c20 	eor.w	ip, ip, #32
 801a556:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 801a55a:	2103      	movs	r1, #3
 801a55c:	2004      	movs	r0, #4
 801a55e:	f04f 0906 	mov.w	r9, #6
 801a562:	2205      	movs	r2, #5
 801a564:	4686      	mov	lr, r0
 801a566:	460b      	mov	r3, r1
 801a568:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 801a56c:	e6ca      	b.n	801a304 <uxr_write_framed_msg+0x3c>
 801a56e:	f8ad b00c 	strh.w	fp, [sp, #12]
 801a572:	46dc      	mov	ip, fp
 801a574:	e779      	b.n	801a46a <uxr_write_framed_msg+0x1a2>
 801a576:	bf00      	nop
 801a578:	08020200 	.word	0x08020200

0801a57c <uxr_framing_read_transport>:
 801a57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a580:	4604      	mov	r4, r0
 801a582:	b083      	sub	sp, #12
 801a584:	461f      	mov	r7, r3
 801a586:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 801a58a:	4689      	mov	r9, r1
 801a58c:	4692      	mov	sl, r2
 801a58e:	f7f8 f90b 	bl	80127a8 <uxr_millis>
 801a592:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a596:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 801a59a:	42b3      	cmp	r3, r6
 801a59c:	4680      	mov	r8, r0
 801a59e:	d062      	beq.n	801a666 <uxr_framing_read_transport+0xea>
 801a5a0:	d81c      	bhi.n	801a5dc <uxr_framing_read_transport+0x60>
 801a5a2:	1e75      	subs	r5, r6, #1
 801a5a4:	1aed      	subs	r5, r5, r3
 801a5a6:	b2ed      	uxtb	r5, r5
 801a5a8:	2600      	movs	r6, #0
 801a5aa:	455d      	cmp	r5, fp
 801a5ac:	d81f      	bhi.n	801a5ee <uxr_framing_read_transport+0x72>
 801a5ae:	19ab      	adds	r3, r5, r6
 801a5b0:	455b      	cmp	r3, fp
 801a5b2:	bf84      	itt	hi
 801a5b4:	ebab 0b05 	subhi.w	fp, fp, r5
 801a5b8:	fa5f f68b 	uxtbhi.w	r6, fp
 801a5bc:	b9e5      	cbnz	r5, 801a5f8 <uxr_framing_read_transport+0x7c>
 801a5be:	f04f 0b00 	mov.w	fp, #0
 801a5c2:	f7f8 f8f1 	bl	80127a8 <uxr_millis>
 801a5c6:	683b      	ldr	r3, [r7, #0]
 801a5c8:	eba0 0108 	sub.w	r1, r0, r8
 801a5cc:	1a5b      	subs	r3, r3, r1
 801a5ce:	4658      	mov	r0, fp
 801a5d0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a5d4:	603b      	str	r3, [r7, #0]
 801a5d6:	b003      	add	sp, #12
 801a5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5dc:	2e00      	cmp	r6, #0
 801a5de:	d04a      	beq.n	801a676 <uxr_framing_read_transport+0xfa>
 801a5e0:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 801a5e4:	b2dd      	uxtb	r5, r3
 801a5e6:	3e01      	subs	r6, #1
 801a5e8:	455d      	cmp	r5, fp
 801a5ea:	b2f6      	uxtb	r6, r6
 801a5ec:	d9df      	bls.n	801a5ae <uxr_framing_read_transport+0x32>
 801a5ee:	fa5f f58b 	uxtb.w	r5, fp
 801a5f2:	2600      	movs	r6, #0
 801a5f4:	2d00      	cmp	r5, #0
 801a5f6:	d0e2      	beq.n	801a5be <uxr_framing_read_transport+0x42>
 801a5f8:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 801a5fc:	3102      	adds	r1, #2
 801a5fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a600:	9300      	str	r3, [sp, #0]
 801a602:	683b      	ldr	r3, [r7, #0]
 801a604:	4421      	add	r1, r4
 801a606:	462a      	mov	r2, r5
 801a608:	4650      	mov	r0, sl
 801a60a:	47c8      	blx	r9
 801a60c:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a610:	4a1b      	ldr	r2, [pc, #108]	@ (801a680 <uxr_framing_read_transport+0x104>)
 801a612:	4403      	add	r3, r0
 801a614:	0859      	lsrs	r1, r3, #1
 801a616:	4683      	mov	fp, r0
 801a618:	fba2 0101 	umull	r0, r1, r2, r1
 801a61c:	0889      	lsrs	r1, r1, #2
 801a61e:	222a      	movs	r2, #42	@ 0x2a
 801a620:	fb02 3111 	mls	r1, r2, r1, r3
 801a624:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 801a628:	f1bb 0f00 	cmp.w	fp, #0
 801a62c:	d0c7      	beq.n	801a5be <uxr_framing_read_transport+0x42>
 801a62e:	45ab      	cmp	fp, r5
 801a630:	d1c7      	bne.n	801a5c2 <uxr_framing_read_transport+0x46>
 801a632:	2e00      	cmp	r6, #0
 801a634:	d0c5      	beq.n	801a5c2 <uxr_framing_read_transport+0x46>
 801a636:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a638:	9300      	str	r3, [sp, #0]
 801a63a:	3102      	adds	r1, #2
 801a63c:	4632      	mov	r2, r6
 801a63e:	4421      	add	r1, r4
 801a640:	2300      	movs	r3, #0
 801a642:	4650      	mov	r0, sl
 801a644:	47c8      	blx	r9
 801a646:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 801a64a:	4a0d      	ldr	r2, [pc, #52]	@ (801a680 <uxr_framing_read_transport+0x104>)
 801a64c:	4403      	add	r3, r0
 801a64e:	0859      	lsrs	r1, r3, #1
 801a650:	fba2 2101 	umull	r2, r1, r2, r1
 801a654:	0889      	lsrs	r1, r1, #2
 801a656:	222a      	movs	r2, #42	@ 0x2a
 801a658:	fb02 3311 	mls	r3, r2, r1, r3
 801a65c:	eb00 0b05 	add.w	fp, r0, r5
 801a660:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 801a664:	e7ad      	b.n	801a5c2 <uxr_framing_read_transport+0x46>
 801a666:	2600      	movs	r6, #0
 801a668:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 801a66c:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 801a66e:	d9be      	bls.n	801a5ee <uxr_framing_read_transport+0x72>
 801a670:	2529      	movs	r5, #41	@ 0x29
 801a672:	2102      	movs	r1, #2
 801a674:	e7c3      	b.n	801a5fe <uxr_framing_read_transport+0x82>
 801a676:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 801a67a:	b2dd      	uxtb	r5, r3
 801a67c:	e795      	b.n	801a5aa <uxr_framing_read_transport+0x2e>
 801a67e:	bf00      	nop
 801a680:	30c30c31 	.word	0x30c30c31

0801a684 <uxr_read_framed_msg>:
 801a684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a688:	461d      	mov	r5, r3
 801a68a:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 801a68e:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 801a692:	b085      	sub	sp, #20
 801a694:	459c      	cmp	ip, r3
 801a696:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 801a69a:	4604      	mov	r4, r0
 801a69c:	460f      	mov	r7, r1
 801a69e:	4616      	mov	r6, r2
 801a6a0:	f000 81ae 	beq.w	801aa00 <uxr_read_framed_msg+0x37c>
 801a6a4:	2000      	movs	r0, #0
 801a6a6:	4639      	mov	r1, r7
 801a6a8:	2800      	cmp	r0, #0
 801a6aa:	d138      	bne.n	801a71e <uxr_read_framed_msg+0x9a>
 801a6ac:	468a      	mov	sl, r1
 801a6ae:	7823      	ldrb	r3, [r4, #0]
 801a6b0:	2b07      	cmp	r3, #7
 801a6b2:	d8fd      	bhi.n	801a6b0 <uxr_read_framed_msg+0x2c>
 801a6b4:	e8df f013 	tbh	[pc, r3, lsl #1]
 801a6b8:	0116013b 	.word	0x0116013b
 801a6bc:	00cd00f0 	.word	0x00cd00f0
 801a6c0:	005a00a0 	.word	0x005a00a0
 801a6c4:	00080037 	.word	0x00080037
 801a6c8:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a6cc:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a6d0:	4290      	cmp	r0, r2
 801a6d2:	f000 8167 	beq.w	801a9a4 <uxr_read_framed_msg+0x320>
 801a6d6:	18a3      	adds	r3, r4, r2
 801a6d8:	1c57      	adds	r7, r2, #1
 801a6da:	49c7      	ldr	r1, [pc, #796]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a6dc:	f893 c002 	ldrb.w	ip, [r3, #2]
 801a6e0:	087b      	lsrs	r3, r7, #1
 801a6e2:	fba1 8303 	umull	r8, r3, r1, r3
 801a6e6:	089b      	lsrs	r3, r3, #2
 801a6e8:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a6ec:	fb08 7313 	mls	r3, r8, r3, r7
 801a6f0:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 801a6f4:	b2df      	uxtb	r7, r3
 801a6f6:	f000 81b2 	beq.w	801aa5e <uxr_read_framed_msg+0x3da>
 801a6fa:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 801a6fe:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 801a702:	f000 8220 	beq.w	801ab46 <uxr_read_framed_msg+0x4c2>
 801a706:	4661      	mov	r1, ip
 801a708:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 801a70a:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 801a70c:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 801a710:	b29b      	uxth	r3, r3
 801a712:	2100      	movs	r1, #0
 801a714:	429a      	cmp	r2, r3
 801a716:	86a3      	strh	r3, [r4, #52]	@ 0x34
 801a718:	7021      	strb	r1, [r4, #0]
 801a71a:	f000 8198 	beq.w	801aa4e <uxr_read_framed_msg+0x3ca>
 801a71e:	2000      	movs	r0, #0
 801a720:	b005      	add	sp, #20
 801a722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a726:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a72a:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a72e:	4297      	cmp	r7, r2
 801a730:	f000 8148 	beq.w	801a9c4 <uxr_read_framed_msg+0x340>
 801a734:	18a3      	adds	r3, r4, r2
 801a736:	f102 0c01 	add.w	ip, r2, #1
 801a73a:	49af      	ldr	r1, [pc, #700]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a73c:	7898      	ldrb	r0, [r3, #2]
 801a73e:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a742:	fba1 8303 	umull	r8, r3, r1, r3
 801a746:	089b      	lsrs	r3, r3, #2
 801a748:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a74c:	fb08 c313 	mls	r3, r8, r3, ip
 801a750:	287d      	cmp	r0, #125	@ 0x7d
 801a752:	fa5f fc83 	uxtb.w	ip, r3
 801a756:	f000 8194 	beq.w	801aa82 <uxr_read_framed_msg+0x3fe>
 801a75a:	287e      	cmp	r0, #126	@ 0x7e
 801a75c:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a760:	f000 8200 	beq.w	801ab64 <uxr_read_framed_msg+0x4e0>
 801a764:	2307      	movs	r3, #7
 801a766:	86a0      	strh	r0, [r4, #52]	@ 0x34
 801a768:	7023      	strb	r3, [r4, #0]
 801a76a:	e7a0      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a76c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a76e:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a770:	429f      	cmp	r7, r3
 801a772:	f240 8164 	bls.w	801aa3e <uxr_read_framed_msg+0x3ba>
 801a776:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 801a9f8 <uxr_read_framed_msg+0x374>
 801a77a:	f8cd a00c 	str.w	sl, [sp, #12]
 801a77e:	212a      	movs	r1, #42	@ 0x2a
 801a780:	e01f      	b.n	801a7c2 <uxr_read_framed_msg+0x13e>
 801a782:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a786:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 801a78a:	f000 80ea 	beq.w	801a962 <uxr_read_framed_msg+0x2de>
 801a78e:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a792:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a796:	f000 8142 	beq.w	801aa1e <uxr_read_framed_msg+0x39a>
 801a79a:	f805 e003 	strb.w	lr, [r5, r3]
 801a79e:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 801a7a0:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 801a7a2:	4f96      	ldr	r7, [pc, #600]	@ (801a9fc <uxr_read_framed_msg+0x378>)
 801a7a4:	ea80 020e 	eor.w	r2, r0, lr
 801a7a8:	b2d2      	uxtb	r2, r2
 801a7aa:	3301      	adds	r3, #1
 801a7ac:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 801a7b0:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 801a7b2:	b29b      	uxth	r3, r3
 801a7b4:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801a7b8:	42bb      	cmp	r3, r7
 801a7ba:	8663      	strh	r3, [r4, #50]	@ 0x32
 801a7bc:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a7be:	f080 80e7 	bcs.w	801a990 <uxr_read_framed_msg+0x30c>
 801a7c2:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 801a7c6:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a7ca:	f100 0c01 	add.w	ip, r0, #1
 801a7ce:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 801a7d2:	fba9 e20e 	umull	lr, r2, r9, lr
 801a7d6:	0892      	lsrs	r2, r2, #2
 801a7d8:	fb01 c212 	mls	r2, r1, r2, ip
 801a7dc:	4580      	cmp	r8, r0
 801a7de:	eb04 0a00 	add.w	sl, r4, r0
 801a7e2:	fa5f fc82 	uxtb.w	ip, r2
 801a7e6:	d1cc      	bne.n	801a782 <uxr_read_framed_msg+0xfe>
 801a7e8:	42bb      	cmp	r3, r7
 801a7ea:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a7ee:	f040 8128 	bne.w	801aa42 <uxr_read_framed_msg+0x3be>
 801a7f2:	2306      	movs	r3, #6
 801a7f4:	7023      	strb	r3, [r4, #0]
 801a7f6:	e75a      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a7f8:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a7fc:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a800:	4297      	cmp	r7, r2
 801a802:	f000 80cf 	beq.w	801a9a4 <uxr_read_framed_msg+0x320>
 801a806:	18a3      	adds	r3, r4, r2
 801a808:	f102 0c01 	add.w	ip, r2, #1
 801a80c:	497a      	ldr	r1, [pc, #488]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a80e:	7898      	ldrb	r0, [r3, #2]
 801a810:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a814:	fba1 8303 	umull	r8, r3, r1, r3
 801a818:	089b      	lsrs	r3, r3, #2
 801a81a:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a81e:	fb08 c313 	mls	r3, r8, r3, ip
 801a822:	287d      	cmp	r0, #125	@ 0x7d
 801a824:	fa5f fc83 	uxtb.w	ip, r3
 801a828:	f000 813d 	beq.w	801aaa6 <uxr_read_framed_msg+0x422>
 801a82c:	287e      	cmp	r0, #126	@ 0x7e
 801a82e:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a832:	f000 8188 	beq.w	801ab46 <uxr_read_framed_msg+0x4c2>
 801a836:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 801a838:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801a83a:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 801a83e:	b29b      	uxth	r3, r3
 801a840:	2200      	movs	r2, #0
 801a842:	428b      	cmp	r3, r1
 801a844:	8623      	strh	r3, [r4, #48]	@ 0x30
 801a846:	8662      	strh	r2, [r4, #50]	@ 0x32
 801a848:	86e2      	strh	r2, [r4, #54]	@ 0x36
 801a84a:	f240 80f5 	bls.w	801aa38 <uxr_read_framed_msg+0x3b4>
 801a84e:	7022      	strb	r2, [r4, #0]
 801a850:	e765      	b.n	801a71e <uxr_read_framed_msg+0x9a>
 801a852:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a856:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a85a:	4297      	cmp	r7, r2
 801a85c:	f000 80b2 	beq.w	801a9c4 <uxr_read_framed_msg+0x340>
 801a860:	18a3      	adds	r3, r4, r2
 801a862:	f102 0c01 	add.w	ip, r2, #1
 801a866:	4964      	ldr	r1, [pc, #400]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a868:	7898      	ldrb	r0, [r3, #2]
 801a86a:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a86e:	fba1 8303 	umull	r8, r3, r1, r3
 801a872:	089b      	lsrs	r3, r3, #2
 801a874:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a878:	fb08 c313 	mls	r3, r8, r3, ip
 801a87c:	287d      	cmp	r0, #125	@ 0x7d
 801a87e:	fa5f fc83 	uxtb.w	ip, r3
 801a882:	f000 813b 	beq.w	801aafc <uxr_read_framed_msg+0x478>
 801a886:	287e      	cmp	r0, #126	@ 0x7e
 801a888:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a88c:	f000 816a 	beq.w	801ab64 <uxr_read_framed_msg+0x4e0>
 801a890:	2304      	movs	r3, #4
 801a892:	8620      	strh	r0, [r4, #48]	@ 0x30
 801a894:	7023      	strb	r3, [r4, #0]
 801a896:	e70a      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a898:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 801a89c:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a8a0:	4297      	cmp	r7, r2
 801a8a2:	f000 80c4 	beq.w	801aa2e <uxr_read_framed_msg+0x3aa>
 801a8a6:	18a3      	adds	r3, r4, r2
 801a8a8:	f102 0c01 	add.w	ip, r2, #1
 801a8ac:	4952      	ldr	r1, [pc, #328]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a8ae:	7898      	ldrb	r0, [r3, #2]
 801a8b0:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a8b4:	fba1 8303 	umull	r8, r3, r1, r3
 801a8b8:	089b      	lsrs	r3, r3, #2
 801a8ba:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a8be:	fb08 c313 	mls	r3, r8, r3, ip
 801a8c2:	287d      	cmp	r0, #125	@ 0x7d
 801a8c4:	fa5f fc83 	uxtb.w	ip, r3
 801a8c8:	f000 812b 	beq.w	801ab22 <uxr_read_framed_msg+0x49e>
 801a8cc:	287e      	cmp	r0, #126	@ 0x7e
 801a8ce:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a8d2:	f000 8155 	beq.w	801ab80 <uxr_read_framed_msg+0x4fc>
 801a8d6:	7863      	ldrb	r3, [r4, #1]
 801a8d8:	4283      	cmp	r3, r0
 801a8da:	bf0c      	ite	eq
 801a8dc:	2303      	moveq	r3, #3
 801a8de:	2300      	movne	r3, #0
 801a8e0:	7023      	strb	r3, [r4, #0]
 801a8e2:	e6e4      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a8e4:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 801a8e8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a8ec:	2300      	movs	r3, #0
 801a8ee:	4290      	cmp	r0, r2
 801a8f0:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 801a8f4:	d06b      	beq.n	801a9ce <uxr_read_framed_msg+0x34a>
 801a8f6:	18a3      	adds	r3, r4, r2
 801a8f8:	f102 0c01 	add.w	ip, r2, #1
 801a8fc:	493e      	ldr	r1, [pc, #248]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a8fe:	789f      	ldrb	r7, [r3, #2]
 801a900:	ea4f 035c 	mov.w	r3, ip, lsr #1
 801a904:	fba1 8303 	umull	r8, r3, r1, r3
 801a908:	089b      	lsrs	r3, r3, #2
 801a90a:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 801a90e:	fb08 c313 	mls	r3, r8, r3, ip
 801a912:	2f7d      	cmp	r7, #125	@ 0x7d
 801a914:	fa5f fc83 	uxtb.w	ip, r3
 801a918:	f000 80d8 	beq.w	801aacc <uxr_read_framed_msg+0x448>
 801a91c:	2f7e      	cmp	r7, #126	@ 0x7e
 801a91e:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 801a922:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 801a926:	d052      	beq.n	801a9ce <uxr_read_framed_msg+0x34a>
 801a928:	2302      	movs	r3, #2
 801a92a:	7023      	strb	r3, [r4, #0]
 801a92c:	e6bf      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a92e:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 801a932:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 801a936:	4930      	ldr	r1, [pc, #192]	@ (801a9f8 <uxr_read_framed_msg+0x374>)
 801a938:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 801a93c:	e004      	b.n	801a948 <uxr_read_framed_msg+0x2c4>
 801a93e:	78bb      	ldrb	r3, [r7, #2]
 801a940:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801a944:	2b7e      	cmp	r3, #126	@ 0x7e
 801a946:	d02a      	beq.n	801a99e <uxr_read_framed_msg+0x31a>
 801a948:	1c50      	adds	r0, r2, #1
 801a94a:	0843      	lsrs	r3, r0, #1
 801a94c:	fba1 e303 	umull	lr, r3, r1, r3
 801a950:	089b      	lsrs	r3, r3, #2
 801a952:	fb0c 0013 	mls	r0, ip, r3, r0
 801a956:	4590      	cmp	r8, r2
 801a958:	eb04 0702 	add.w	r7, r4, r2
 801a95c:	b2c2      	uxtb	r2, r0
 801a95e:	d1ee      	bne.n	801a93e <uxr_read_framed_msg+0x2ba>
 801a960:	e6dd      	b.n	801a71e <uxr_read_framed_msg+0x9a>
 801a962:	3002      	adds	r0, #2
 801a964:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 801a968:	eb04 0a02 	add.w	sl, r4, r2
 801a96c:	fba9 e20e 	umull	lr, r2, r9, lr
 801a970:	0892      	lsrs	r2, r2, #2
 801a972:	45e0      	cmp	r8, ip
 801a974:	fb01 0012 	mls	r0, r1, r2, r0
 801a978:	f43f af36 	beq.w	801a7e8 <uxr_read_framed_msg+0x164>
 801a97c:	f89a e002 	ldrb.w	lr, [sl, #2]
 801a980:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 801a984:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a988:	d049      	beq.n	801aa1e <uxr_read_framed_msg+0x39a>
 801a98a:	f08e 0e20 	eor.w	lr, lr, #32
 801a98e:	e704      	b.n	801a79a <uxr_read_framed_msg+0x116>
 801a990:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801a994:	f43f af2d 	beq.w	801a7f2 <uxr_read_framed_msg+0x16e>
 801a998:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 801a99c:	d151      	bne.n	801aa42 <uxr_read_framed_msg+0x3be>
 801a99e:	2301      	movs	r3, #1
 801a9a0:	7023      	strb	r3, [r4, #0]
 801a9a2:	e684      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801a9a4:	4651      	mov	r1, sl
 801a9a6:	f8cd b000 	str.w	fp, [sp]
 801a9aa:	2301      	movs	r3, #1
 801a9ac:	9301      	str	r3, [sp, #4]
 801a9ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a9b0:	9103      	str	r1, [sp, #12]
 801a9b2:	4632      	mov	r2, r6
 801a9b4:	4620      	mov	r0, r4
 801a9b6:	f7ff fde1 	bl	801a57c <uxr_framing_read_transport>
 801a9ba:	fab0 f080 	clz	r0, r0
 801a9be:	9903      	ldr	r1, [sp, #12]
 801a9c0:	0940      	lsrs	r0, r0, #5
 801a9c2:	e671      	b.n	801a6a8 <uxr_read_framed_msg+0x24>
 801a9c4:	4651      	mov	r1, sl
 801a9c6:	f8cd b000 	str.w	fp, [sp]
 801a9ca:	2302      	movs	r3, #2
 801a9cc:	e7ee      	b.n	801a9ac <uxr_read_framed_msg+0x328>
 801a9ce:	2304      	movs	r3, #4
 801a9d0:	9301      	str	r3, [sp, #4]
 801a9d2:	f8cd b000 	str.w	fp, [sp]
 801a9d6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a9d8:	4632      	mov	r2, r6
 801a9da:	4651      	mov	r1, sl
 801a9dc:	4620      	mov	r0, r4
 801a9de:	f7ff fdcd 	bl	801a57c <uxr_framing_read_transport>
 801a9e2:	2800      	cmp	r0, #0
 801a9e4:	f47f ae63 	bne.w	801a6ae <uxr_read_framed_msg+0x2a>
 801a9e8:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 801a9ec:	387e      	subs	r0, #126	@ 0x7e
 801a9ee:	4651      	mov	r1, sl
 801a9f0:	bf18      	it	ne
 801a9f2:	2001      	movne	r0, #1
 801a9f4:	e658      	b.n	801a6a8 <uxr_read_framed_msg+0x24>
 801a9f6:	bf00      	nop
 801a9f8:	30c30c31 	.word	0x30c30c31
 801a9fc:	08020200 	.word	0x08020200
 801aa00:	2305      	movs	r3, #5
 801aa02:	9301      	str	r3, [sp, #4]
 801aa04:	f8cd b000 	str.w	fp, [sp]
 801aa08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801aa0a:	f7ff fdb7 	bl	801a57c <uxr_framing_read_transport>
 801aa0e:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 801aa12:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 801aa16:	429a      	cmp	r2, r3
 801aa18:	f43f ae81 	beq.w	801a71e <uxr_read_framed_msg+0x9a>
 801aa1c:	e642      	b.n	801a6a4 <uxr_read_framed_msg+0x20>
 801aa1e:	42bb      	cmp	r3, r7
 801aa20:	f8dd a00c 	ldr.w	sl, [sp, #12]
 801aa24:	f43f aee5 	beq.w	801a7f2 <uxr_read_framed_msg+0x16e>
 801aa28:	2301      	movs	r3, #1
 801aa2a:	7023      	strb	r3, [r4, #0]
 801aa2c:	e63f      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801aa2e:	4651      	mov	r1, sl
 801aa30:	f8cd b000 	str.w	fp, [sp]
 801aa34:	2303      	movs	r3, #3
 801aa36:	e7b9      	b.n	801a9ac <uxr_read_framed_msg+0x328>
 801aa38:	2305      	movs	r3, #5
 801aa3a:	7023      	strb	r3, [r4, #0]
 801aa3c:	e637      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801aa3e:	f43f aed8 	beq.w	801a7f2 <uxr_read_framed_msg+0x16e>
 801aa42:	1afb      	subs	r3, r7, r3
 801aa44:	3302      	adds	r3, #2
 801aa46:	e9cd b300 	strd	fp, r3, [sp]
 801aa4a:	4651      	mov	r1, sl
 801aa4c:	e7af      	b.n	801a9ae <uxr_read_framed_msg+0x32a>
 801aa4e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801aa50:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 801aa54:	7013      	strb	r3, [r2, #0]
 801aa56:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 801aa58:	b005      	add	sp, #20
 801aa5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa5e:	4287      	cmp	r7, r0
 801aa60:	d0a0      	beq.n	801a9a4 <uxr_read_framed_msg+0x320>
 801aa62:	4423      	add	r3, r4
 801aa64:	3202      	adds	r2, #2
 801aa66:	7898      	ldrb	r0, [r3, #2]
 801aa68:	0853      	lsrs	r3, r2, #1
 801aa6a:	fba1 e303 	umull	lr, r3, r1, r3
 801aa6e:	089b      	lsrs	r3, r3, #2
 801aa70:	fb08 2213 	mls	r2, r8, r3, r2
 801aa74:	287e      	cmp	r0, #126	@ 0x7e
 801aa76:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aa7a:	d064      	beq.n	801ab46 <uxr_read_framed_msg+0x4c2>
 801aa7c:	f080 0120 	eor.w	r1, r0, #32
 801aa80:	e642      	b.n	801a708 <uxr_read_framed_msg+0x84>
 801aa82:	45bc      	cmp	ip, r7
 801aa84:	d09e      	beq.n	801a9c4 <uxr_read_framed_msg+0x340>
 801aa86:	4423      	add	r3, r4
 801aa88:	3202      	adds	r2, #2
 801aa8a:	7898      	ldrb	r0, [r3, #2]
 801aa8c:	0853      	lsrs	r3, r2, #1
 801aa8e:	fba1 e303 	umull	lr, r3, r1, r3
 801aa92:	089b      	lsrs	r3, r3, #2
 801aa94:	fb08 2213 	mls	r2, r8, r3, r2
 801aa98:	287e      	cmp	r0, #126	@ 0x7e
 801aa9a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aa9e:	d061      	beq.n	801ab64 <uxr_read_framed_msg+0x4e0>
 801aaa0:	f080 0020 	eor.w	r0, r0, #32
 801aaa4:	e65e      	b.n	801a764 <uxr_read_framed_msg+0xe0>
 801aaa6:	4567      	cmp	r7, ip
 801aaa8:	f43f af7c 	beq.w	801a9a4 <uxr_read_framed_msg+0x320>
 801aaac:	4423      	add	r3, r4
 801aaae:	3202      	adds	r2, #2
 801aab0:	7898      	ldrb	r0, [r3, #2]
 801aab2:	0853      	lsrs	r3, r2, #1
 801aab4:	fba1 e303 	umull	lr, r3, r1, r3
 801aab8:	089b      	lsrs	r3, r3, #2
 801aaba:	fb08 2213 	mls	r2, r8, r3, r2
 801aabe:	287e      	cmp	r0, #126	@ 0x7e
 801aac0:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aac4:	d03f      	beq.n	801ab46 <uxr_read_framed_msg+0x4c2>
 801aac6:	f080 0020 	eor.w	r0, r0, #32
 801aaca:	e6b4      	b.n	801a836 <uxr_read_framed_msg+0x1b2>
 801aacc:	4560      	cmp	r0, ip
 801aace:	f43f af7e 	beq.w	801a9ce <uxr_read_framed_msg+0x34a>
 801aad2:	4423      	add	r3, r4
 801aad4:	3202      	adds	r2, #2
 801aad6:	7898      	ldrb	r0, [r3, #2]
 801aad8:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801aadc:	0853      	lsrs	r3, r2, #1
 801aade:	fba1 e303 	umull	lr, r3, r1, r3
 801aae2:	089b      	lsrs	r3, r3, #2
 801aae4:	fb08 2213 	mls	r2, r8, r3, r2
 801aae8:	287e      	cmp	r0, #126	@ 0x7e
 801aaea:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801aaee:	f43f af6e 	beq.w	801a9ce <uxr_read_framed_msg+0x34a>
 801aaf2:	f080 0020 	eor.w	r0, r0, #32
 801aaf6:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 801aafa:	e715      	b.n	801a928 <uxr_read_framed_msg+0x2a4>
 801aafc:	4567      	cmp	r7, ip
 801aafe:	f43f af61 	beq.w	801a9c4 <uxr_read_framed_msg+0x340>
 801ab02:	4423      	add	r3, r4
 801ab04:	3202      	adds	r2, #2
 801ab06:	7898      	ldrb	r0, [r3, #2]
 801ab08:	0853      	lsrs	r3, r2, #1
 801ab0a:	fba1 e303 	umull	lr, r3, r1, r3
 801ab0e:	089b      	lsrs	r3, r3, #2
 801ab10:	fb08 2213 	mls	r2, r8, r3, r2
 801ab14:	287e      	cmp	r0, #126	@ 0x7e
 801ab16:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801ab1a:	d023      	beq.n	801ab64 <uxr_read_framed_msg+0x4e0>
 801ab1c:	f080 0020 	eor.w	r0, r0, #32
 801ab20:	e6b6      	b.n	801a890 <uxr_read_framed_msg+0x20c>
 801ab22:	45bc      	cmp	ip, r7
 801ab24:	d083      	beq.n	801aa2e <uxr_read_framed_msg+0x3aa>
 801ab26:	4423      	add	r3, r4
 801ab28:	3202      	adds	r2, #2
 801ab2a:	7898      	ldrb	r0, [r3, #2]
 801ab2c:	0853      	lsrs	r3, r2, #1
 801ab2e:	fba1 e303 	umull	lr, r3, r1, r3
 801ab32:	089b      	lsrs	r3, r3, #2
 801ab34:	fb08 2213 	mls	r2, r8, r3, r2
 801ab38:	287e      	cmp	r0, #126	@ 0x7e
 801ab3a:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801ab3e:	d01f      	beq.n	801ab80 <uxr_read_framed_msg+0x4fc>
 801ab40:	f080 0020 	eor.w	r0, r0, #32
 801ab44:	e6c7      	b.n	801a8d6 <uxr_read_framed_msg+0x252>
 801ab46:	2701      	movs	r7, #1
 801ab48:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801ab4a:	f8cd b000 	str.w	fp, [sp]
 801ab4e:	9701      	str	r7, [sp, #4]
 801ab50:	4632      	mov	r2, r6
 801ab52:	4651      	mov	r1, sl
 801ab54:	4620      	mov	r0, r4
 801ab56:	f7ff fd11 	bl	801a57c <uxr_framing_read_transport>
 801ab5a:	2800      	cmp	r0, #0
 801ab5c:	f47f ada7 	bne.w	801a6ae <uxr_read_framed_msg+0x2a>
 801ab60:	7027      	strb	r7, [r4, #0]
 801ab62:	e5a4      	b.n	801a6ae <uxr_read_framed_msg+0x2a>
 801ab64:	f8cd b000 	str.w	fp, [sp]
 801ab68:	2302      	movs	r3, #2
 801ab6a:	9301      	str	r3, [sp, #4]
 801ab6c:	4632      	mov	r2, r6
 801ab6e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801ab70:	4651      	mov	r1, sl
 801ab72:	4620      	mov	r0, r4
 801ab74:	f7ff fd02 	bl	801a57c <uxr_framing_read_transport>
 801ab78:	2800      	cmp	r0, #0
 801ab7a:	f47f ad98 	bne.w	801a6ae <uxr_read_framed_msg+0x2a>
 801ab7e:	e70e      	b.n	801a99e <uxr_read_framed_msg+0x31a>
 801ab80:	f8cd b000 	str.w	fp, [sp]
 801ab84:	2303      	movs	r3, #3
 801ab86:	e7f0      	b.n	801ab6a <uxr_read_framed_msg+0x4e6>

0801ab88 <rcl_get_automatic_discovery_range>:
 801ab88:	b530      	push	{r4, r5, lr}
 801ab8a:	b083      	sub	sp, #12
 801ab8c:	2300      	movs	r3, #0
 801ab8e:	9301      	str	r3, [sp, #4]
 801ab90:	b1c0      	cbz	r0, 801abc4 <rcl_get_automatic_discovery_range+0x3c>
 801ab92:	4604      	mov	r4, r0
 801ab94:	a901      	add	r1, sp, #4
 801ab96:	4818      	ldr	r0, [pc, #96]	@ (801abf8 <rcl_get_automatic_discovery_range+0x70>)
 801ab98:	f7fc f9dc 	bl	8016f54 <rcutils_get_env>
 801ab9c:	b110      	cbz	r0, 801aba4 <rcl_get_automatic_discovery_range+0x1c>
 801ab9e:	2001      	movs	r0, #1
 801aba0:	b003      	add	sp, #12
 801aba2:	bd30      	pop	{r4, r5, pc}
 801aba4:	9d01      	ldr	r5, [sp, #4]
 801aba6:	782b      	ldrb	r3, [r5, #0]
 801aba8:	b923      	cbnz	r3, 801abb4 <rcl_get_automatic_discovery_range+0x2c>
 801abaa:	2303      	movs	r3, #3
 801abac:	7023      	strb	r3, [r4, #0]
 801abae:	2000      	movs	r0, #0
 801abb0:	b003      	add	sp, #12
 801abb2:	bd30      	pop	{r4, r5, pc}
 801abb4:	4911      	ldr	r1, [pc, #68]	@ (801abfc <rcl_get_automatic_discovery_range+0x74>)
 801abb6:	4628      	mov	r0, r5
 801abb8:	f7e5 fb12 	bl	80001e0 <strcmp>
 801abbc:	b928      	cbnz	r0, 801abca <rcl_get_automatic_discovery_range+0x42>
 801abbe:	2301      	movs	r3, #1
 801abc0:	7023      	strb	r3, [r4, #0]
 801abc2:	e7f4      	b.n	801abae <rcl_get_automatic_discovery_range+0x26>
 801abc4:	200b      	movs	r0, #11
 801abc6:	b003      	add	sp, #12
 801abc8:	bd30      	pop	{r4, r5, pc}
 801abca:	490d      	ldr	r1, [pc, #52]	@ (801ac00 <rcl_get_automatic_discovery_range+0x78>)
 801abcc:	4628      	mov	r0, r5
 801abce:	f7e5 fb07 	bl	80001e0 <strcmp>
 801abd2:	b168      	cbz	r0, 801abf0 <rcl_get_automatic_discovery_range+0x68>
 801abd4:	490b      	ldr	r1, [pc, #44]	@ (801ac04 <rcl_get_automatic_discovery_range+0x7c>)
 801abd6:	4628      	mov	r0, r5
 801abd8:	f7e5 fb02 	bl	80001e0 <strcmp>
 801abdc:	2800      	cmp	r0, #0
 801abde:	d0e4      	beq.n	801abaa <rcl_get_automatic_discovery_range+0x22>
 801abe0:	4909      	ldr	r1, [pc, #36]	@ (801ac08 <rcl_get_automatic_discovery_range+0x80>)
 801abe2:	4628      	mov	r0, r5
 801abe4:	f7e5 fafc 	bl	80001e0 <strcmp>
 801abe8:	b910      	cbnz	r0, 801abf0 <rcl_get_automatic_discovery_range+0x68>
 801abea:	2304      	movs	r3, #4
 801abec:	7023      	strb	r3, [r4, #0]
 801abee:	e7de      	b.n	801abae <rcl_get_automatic_discovery_range+0x26>
 801abf0:	2302      	movs	r3, #2
 801abf2:	7023      	strb	r3, [r4, #0]
 801abf4:	e7db      	b.n	801abae <rcl_get_automatic_discovery_range+0x26>
 801abf6:	bf00      	nop
 801abf8:	0801f730 	.word	0x0801f730
 801abfc:	0801f750 	.word	0x0801f750
 801ac00:	0801f754 	.word	0x0801f754
 801ac04:	0801f760 	.word	0x0801f760
 801ac08:	0801f768 	.word	0x0801f768

0801ac0c <rcl_automatic_discovery_range_to_string>:
 801ac0c:	2804      	cmp	r0, #4
 801ac0e:	bf9a      	itte	ls
 801ac10:	4b02      	ldrls	r3, [pc, #8]	@ (801ac1c <rcl_automatic_discovery_range_to_string+0x10>)
 801ac12:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 801ac16:	2000      	movhi	r0, #0
 801ac18:	4770      	bx	lr
 801ac1a:	bf00      	nop
 801ac1c:	08020400 	.word	0x08020400

0801ac20 <rcl_get_discovery_static_peers>:
 801ac20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ac24:	b08c      	sub	sp, #48	@ 0x30
 801ac26:	2300      	movs	r3, #0
 801ac28:	9304      	str	r3, [sp, #16]
 801ac2a:	2800      	cmp	r0, #0
 801ac2c:	d04e      	beq.n	801accc <rcl_get_discovery_static_peers+0xac>
 801ac2e:	460d      	mov	r5, r1
 801ac30:	2900      	cmp	r1, #0
 801ac32:	d04b      	beq.n	801accc <rcl_get_discovery_static_peers+0xac>
 801ac34:	4604      	mov	r4, r0
 801ac36:	a904      	add	r1, sp, #16
 801ac38:	482d      	ldr	r0, [pc, #180]	@ (801acf0 <rcl_get_discovery_static_peers+0xd0>)
 801ac3a:	f7fc f98b 	bl	8016f54 <rcutils_get_env>
 801ac3e:	b118      	cbz	r0, 801ac48 <rcl_get_discovery_static_peers+0x28>
 801ac40:	2001      	movs	r0, #1
 801ac42:	b00c      	add	sp, #48	@ 0x30
 801ac44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ac48:	9b04      	ldr	r3, [sp, #16]
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d0f8      	beq.n	801ac40 <rcl_get_discovery_static_peers+0x20>
 801ac4e:	af05      	add	r7, sp, #20
 801ac50:	4638      	mov	r0, r7
 801ac52:	f000 fc7f 	bl	801b554 <rcutils_get_zero_initialized_string_array>
 801ac56:	f105 0308 	add.w	r3, r5, #8
 801ac5a:	9703      	str	r7, [sp, #12]
 801ac5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ac60:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ac64:	9804      	ldr	r0, [sp, #16]
 801ac66:	e895 000c 	ldmia.w	r5, {r2, r3}
 801ac6a:	213b      	movs	r1, #59	@ 0x3b
 801ac6c:	f000 fbc2 	bl	801b3f4 <rcutils_split>
 801ac70:	2800      	cmp	r0, #0
 801ac72:	d1e5      	bne.n	801ac40 <rcl_get_discovery_static_peers+0x20>
 801ac74:	9905      	ldr	r1, [sp, #20]
 801ac76:	462a      	mov	r2, r5
 801ac78:	4620      	mov	r0, r4
 801ac7a:	f000 fcc3 	bl	801b604 <rmw_discovery_options_init>
 801ac7e:	4606      	mov	r6, r0
 801ac80:	bb90      	cbnz	r0, 801ace8 <rcl_get_discovery_static_peers+0xc8>
 801ac82:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801ac86:	f1b9 0f00 	cmp.w	r9, #0
 801ac8a:	d026      	beq.n	801acda <rcl_get_discovery_static_peers+0xba>
 801ac8c:	f8dd a018 	ldr.w	sl, [sp, #24]
 801ac90:	4680      	mov	r8, r0
 801ac92:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 801ac96:	4628      	mov	r0, r5
 801ac98:	f7e5 fb02 	bl	80002a0 <strlen>
 801ac9c:	28ff      	cmp	r0, #255	@ 0xff
 801ac9e:	4629      	mov	r1, r5
 801aca0:	ea4f 2506 	mov.w	r5, r6, lsl #8
 801aca4:	d816      	bhi.n	801acd4 <rcl_get_discovery_static_peers+0xb4>
 801aca6:	6860      	ldr	r0, [r4, #4]
 801aca8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801acac:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801acb0:	f001 fc75 	bl	801c59e <strncpy>
 801acb4:	6863      	ldr	r3, [r4, #4]
 801acb6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801acba:	3601      	adds	r6, #1
 801acbc:	442b      	add	r3, r5
 801acbe:	454e      	cmp	r6, r9
 801acc0:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 801acc4:	d209      	bcs.n	801acda <rcl_get_discovery_static_peers+0xba>
 801acc6:	f8dd a018 	ldr.w	sl, [sp, #24]
 801acca:	e7e2      	b.n	801ac92 <rcl_get_discovery_static_peers+0x72>
 801accc:	200b      	movs	r0, #11
 801acce:	b00c      	add	sp, #48	@ 0x30
 801acd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801acd4:	3601      	adds	r6, #1
 801acd6:	454e      	cmp	r6, r9
 801acd8:	d3db      	bcc.n	801ac92 <rcl_get_discovery_static_peers+0x72>
 801acda:	4638      	mov	r0, r7
 801acdc:	f000 fc6c 	bl	801b5b8 <rcutils_string_array_fini>
 801ace0:	3800      	subs	r0, #0
 801ace2:	bf18      	it	ne
 801ace4:	2001      	movne	r0, #1
 801ace6:	e7ac      	b.n	801ac42 <rcl_get_discovery_static_peers+0x22>
 801ace8:	f7f9 f9bc 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 801acec:	e7a9      	b.n	801ac42 <rcl_get_discovery_static_peers+0x22>
 801acee:	bf00      	nop
 801acf0:	0801f778 	.word	0x0801f778

0801acf4 <rcl_get_default_domain_id>:
 801acf4:	b530      	push	{r4, r5, lr}
 801acf6:	b083      	sub	sp, #12
 801acf8:	2300      	movs	r3, #0
 801acfa:	9300      	str	r3, [sp, #0]
 801acfc:	b1f0      	cbz	r0, 801ad3c <rcl_get_default_domain_id+0x48>
 801acfe:	4604      	mov	r4, r0
 801ad00:	4669      	mov	r1, sp
 801ad02:	4812      	ldr	r0, [pc, #72]	@ (801ad4c <rcl_get_default_domain_id+0x58>)
 801ad04:	f7fc f926 	bl	8016f54 <rcutils_get_env>
 801ad08:	4602      	mov	r2, r0
 801ad0a:	b108      	cbz	r0, 801ad10 <rcl_get_default_domain_id+0x1c>
 801ad0c:	2001      	movs	r0, #1
 801ad0e:	e004      	b.n	801ad1a <rcl_get_default_domain_id+0x26>
 801ad10:	9800      	ldr	r0, [sp, #0]
 801ad12:	b108      	cbz	r0, 801ad18 <rcl_get_default_domain_id+0x24>
 801ad14:	7803      	ldrb	r3, [r0, #0]
 801ad16:	b913      	cbnz	r3, 801ad1e <rcl_get_default_domain_id+0x2a>
 801ad18:	2000      	movs	r0, #0
 801ad1a:	b003      	add	sp, #12
 801ad1c:	bd30      	pop	{r4, r5, pc}
 801ad1e:	a901      	add	r1, sp, #4
 801ad20:	9201      	str	r2, [sp, #4]
 801ad22:	f001 f90b 	bl	801bf3c <strtoul>
 801ad26:	4605      	mov	r5, r0
 801ad28:	b158      	cbz	r0, 801ad42 <rcl_get_default_domain_id+0x4e>
 801ad2a:	1c43      	adds	r3, r0, #1
 801ad2c:	d104      	bne.n	801ad38 <rcl_get_default_domain_id+0x44>
 801ad2e:	f001 fd13 	bl	801c758 <__errno>
 801ad32:	6803      	ldr	r3, [r0, #0]
 801ad34:	2b22      	cmp	r3, #34	@ 0x22
 801ad36:	d0e9      	beq.n	801ad0c <rcl_get_default_domain_id+0x18>
 801ad38:	6025      	str	r5, [r4, #0]
 801ad3a:	e7ed      	b.n	801ad18 <rcl_get_default_domain_id+0x24>
 801ad3c:	200b      	movs	r0, #11
 801ad3e:	b003      	add	sp, #12
 801ad40:	bd30      	pop	{r4, r5, pc}
 801ad42:	9b01      	ldr	r3, [sp, #4]
 801ad44:	781b      	ldrb	r3, [r3, #0]
 801ad46:	2b00      	cmp	r3, #0
 801ad48:	d0f6      	beq.n	801ad38 <rcl_get_default_domain_id+0x44>
 801ad4a:	e7df      	b.n	801ad0c <rcl_get_default_domain_id+0x18>
 801ad4c:	0801f858 	.word	0x0801f858

0801ad50 <rcl_expand_topic_name>:
 801ad50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ad54:	b08b      	sub	sp, #44	@ 0x2c
 801ad56:	9306      	str	r3, [sp, #24]
 801ad58:	2800      	cmp	r0, #0
 801ad5a:	f000 80ad 	beq.w	801aeb8 <rcl_expand_topic_name+0x168>
 801ad5e:	460e      	mov	r6, r1
 801ad60:	2900      	cmp	r1, #0
 801ad62:	f000 80a9 	beq.w	801aeb8 <rcl_expand_topic_name+0x168>
 801ad66:	4617      	mov	r7, r2
 801ad68:	2a00      	cmp	r2, #0
 801ad6a:	f000 80a5 	beq.w	801aeb8 <rcl_expand_topic_name+0x168>
 801ad6e:	2b00      	cmp	r3, #0
 801ad70:	f000 80a2 	beq.w	801aeb8 <rcl_expand_topic_name+0x168>
 801ad74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ad76:	2b00      	cmp	r3, #0
 801ad78:	f000 809e 	beq.w	801aeb8 <rcl_expand_topic_name+0x168>
 801ad7c:	2200      	movs	r2, #0
 801ad7e:	a909      	add	r1, sp, #36	@ 0x24
 801ad80:	4680      	mov	r8, r0
 801ad82:	f000 fa45 	bl	801b210 <rcl_validate_topic_name>
 801ad86:	4605      	mov	r5, r0
 801ad88:	2800      	cmp	r0, #0
 801ad8a:	f040 8096 	bne.w	801aeba <rcl_expand_topic_name+0x16a>
 801ad8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ad90:	2b00      	cmp	r3, #0
 801ad92:	f040 809a 	bne.w	801aeca <rcl_expand_topic_name+0x17a>
 801ad96:	4602      	mov	r2, r0
 801ad98:	a909      	add	r1, sp, #36	@ 0x24
 801ad9a:	4630      	mov	r0, r6
 801ad9c:	f7fc fd32 	bl	8017804 <rmw_validate_node_name>
 801ada0:	2800      	cmp	r0, #0
 801ada2:	f040 808e 	bne.w	801aec2 <rcl_expand_topic_name+0x172>
 801ada6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ada8:	2a00      	cmp	r2, #0
 801adaa:	f040 8093 	bne.w	801aed4 <rcl_expand_topic_name+0x184>
 801adae:	a909      	add	r1, sp, #36	@ 0x24
 801adb0:	4638      	mov	r0, r7
 801adb2:	f7fc fd09 	bl	80177c8 <rmw_validate_namespace>
 801adb6:	2800      	cmp	r0, #0
 801adb8:	f040 8083 	bne.w	801aec2 <rcl_expand_topic_name+0x172>
 801adbc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801adbe:	2d00      	cmp	r5, #0
 801adc0:	f040 80f5 	bne.w	801afae <rcl_expand_topic_name+0x25e>
 801adc4:	217b      	movs	r1, #123	@ 0x7b
 801adc6:	4640      	mov	r0, r8
 801adc8:	f001 fbca 	bl	801c560 <strchr>
 801adcc:	f898 3000 	ldrb.w	r3, [r8]
 801add0:	2b2f      	cmp	r3, #47	@ 0x2f
 801add2:	4604      	mov	r4, r0
 801add4:	f000 809f 	beq.w	801af16 <rcl_expand_topic_name+0x1c6>
 801add8:	2b7e      	cmp	r3, #126	@ 0x7e
 801adda:	f040 80ea 	bne.w	801afb2 <rcl_expand_topic_name+0x262>
 801adde:	4638      	mov	r0, r7
 801ade0:	f7e5 fa5e 	bl	80002a0 <strlen>
 801ade4:	4a86      	ldr	r2, [pc, #536]	@ (801b000 <rcl_expand_topic_name+0x2b0>)
 801ade6:	4b87      	ldr	r3, [pc, #540]	@ (801b004 <rcl_expand_topic_name+0x2b4>)
 801ade8:	2801      	cmp	r0, #1
 801adea:	bf08      	it	eq
 801adec:	4613      	moveq	r3, r2
 801adee:	9302      	str	r3, [sp, #8]
 801adf0:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 801adf2:	9300      	str	r3, [sp, #0]
 801adf4:	e9cd 7603 	strd	r7, r6, [sp, #12]
 801adf8:	f108 0301 	add.w	r3, r8, #1
 801adfc:	9305      	str	r3, [sp, #20]
 801adfe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801ae02:	9301      	str	r3, [sp, #4]
 801ae04:	ab14      	add	r3, sp, #80	@ 0x50
 801ae06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ae08:	f7fc f8bc 	bl	8016f84 <rcutils_format_string_limit>
 801ae0c:	4682      	mov	sl, r0
 801ae0e:	2800      	cmp	r0, #0
 801ae10:	f000 80e1 	beq.w	801afd6 <rcl_expand_topic_name+0x286>
 801ae14:	2c00      	cmp	r4, #0
 801ae16:	f000 8085 	beq.w	801af24 <rcl_expand_topic_name+0x1d4>
 801ae1a:	217b      	movs	r1, #123	@ 0x7b
 801ae1c:	f001 fba0 	bl	801c560 <strchr>
 801ae20:	46d1      	mov	r9, sl
 801ae22:	4604      	mov	r4, r0
 801ae24:	9507      	str	r5, [sp, #28]
 801ae26:	464d      	mov	r5, r9
 801ae28:	2c00      	cmp	r4, #0
 801ae2a:	f000 80a1 	beq.w	801af70 <rcl_expand_topic_name+0x220>
 801ae2e:	217d      	movs	r1, #125	@ 0x7d
 801ae30:	4628      	mov	r0, r5
 801ae32:	f001 fb95 	bl	801c560 <strchr>
 801ae36:	eba0 0904 	sub.w	r9, r0, r4
 801ae3a:	f109 0b01 	add.w	fp, r9, #1
 801ae3e:	4872      	ldr	r0, [pc, #456]	@ (801b008 <rcl_expand_topic_name+0x2b8>)
 801ae40:	465a      	mov	r2, fp
 801ae42:	4621      	mov	r1, r4
 801ae44:	f001 fb99 	bl	801c57a <strncmp>
 801ae48:	2800      	cmp	r0, #0
 801ae4a:	d069      	beq.n	801af20 <rcl_expand_topic_name+0x1d0>
 801ae4c:	486f      	ldr	r0, [pc, #444]	@ (801b00c <rcl_expand_topic_name+0x2bc>)
 801ae4e:	465a      	mov	r2, fp
 801ae50:	4621      	mov	r1, r4
 801ae52:	f001 fb92 	bl	801c57a <strncmp>
 801ae56:	b130      	cbz	r0, 801ae66 <rcl_expand_topic_name+0x116>
 801ae58:	486d      	ldr	r0, [pc, #436]	@ (801b010 <rcl_expand_topic_name+0x2c0>)
 801ae5a:	465a      	mov	r2, fp
 801ae5c:	4621      	mov	r1, r4
 801ae5e:	f001 fb8c 	bl	801c57a <strncmp>
 801ae62:	2800      	cmp	r0, #0
 801ae64:	d138      	bne.n	801aed8 <rcl_expand_topic_name+0x188>
 801ae66:	46b9      	mov	r9, r7
 801ae68:	ab16      	add	r3, sp, #88	@ 0x58
 801ae6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801ae6e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ae72:	ab14      	add	r3, sp, #80	@ 0x50
 801ae74:	4620      	mov	r0, r4
 801ae76:	cb0c      	ldmia	r3, {r2, r3}
 801ae78:	4659      	mov	r1, fp
 801ae7a:	f7fc f9d7 	bl	801722c <rcutils_strndup>
 801ae7e:	4604      	mov	r4, r0
 801ae80:	2800      	cmp	r0, #0
 801ae82:	f000 8099 	beq.w	801afb8 <rcl_expand_topic_name+0x268>
 801ae86:	464a      	mov	r2, r9
 801ae88:	4628      	mov	r0, r5
 801ae8a:	ab14      	add	r3, sp, #80	@ 0x50
 801ae8c:	4621      	mov	r1, r4
 801ae8e:	f7fc f8b3 	bl	8016ff8 <rcutils_repl_str>
 801ae92:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ae94:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801ae96:	4605      	mov	r5, r0
 801ae98:	4620      	mov	r0, r4
 801ae9a:	4798      	blx	r3
 801ae9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801ae9e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801aea0:	4650      	mov	r0, sl
 801aea2:	4798      	blx	r3
 801aea4:	2d00      	cmp	r5, #0
 801aea6:	f000 8091 	beq.w	801afcc <rcl_expand_topic_name+0x27c>
 801aeaa:	217b      	movs	r1, #123	@ 0x7b
 801aeac:	4628      	mov	r0, r5
 801aeae:	f001 fb57 	bl	801c560 <strchr>
 801aeb2:	46aa      	mov	sl, r5
 801aeb4:	4604      	mov	r4, r0
 801aeb6:	e7b7      	b.n	801ae28 <rcl_expand_topic_name+0xd8>
 801aeb8:	250b      	movs	r5, #11
 801aeba:	4628      	mov	r0, r5
 801aebc:	b00b      	add	sp, #44	@ 0x2c
 801aebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aec2:	f7f9 f8cf 	bl	8014064 <rcl_convert_rmw_ret_to_rcl_ret>
 801aec6:	4605      	mov	r5, r0
 801aec8:	e7f7      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801aeca:	2567      	movs	r5, #103	@ 0x67
 801aecc:	4628      	mov	r0, r5
 801aece:	b00b      	add	sp, #44	@ 0x2c
 801aed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aed4:	25c9      	movs	r5, #201	@ 0xc9
 801aed6:	e7f0      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801aed8:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 801aedc:	9806      	ldr	r0, [sp, #24]
 801aede:	1c61      	adds	r1, r4, #1
 801aee0:	f7fc fac0 	bl	8017464 <rcutils_string_map_getn>
 801aee4:	4681      	mov	r9, r0
 801aee6:	2800      	cmp	r0, #0
 801aee8:	d1be      	bne.n	801ae68 <rcl_expand_topic_name+0x118>
 801aeea:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801aeec:	ab16      	add	r3, sp, #88	@ 0x58
 801aeee:	6010      	str	r0, [r2, #0]
 801aef0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801aef4:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801aef8:	ab14      	add	r3, sp, #80	@ 0x50
 801aefa:	cb0c      	ldmia	r3, {r2, r3}
 801aefc:	4659      	mov	r1, fp
 801aefe:	4620      	mov	r0, r4
 801af00:	f7fc f994 	bl	801722c <rcutils_strndup>
 801af04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801af06:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801af08:	4798      	blx	r3
 801af0a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801af0c:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801af0e:	4650      	mov	r0, sl
 801af10:	4798      	blx	r3
 801af12:	2569      	movs	r5, #105	@ 0x69
 801af14:	e7d1      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801af16:	2800      	cmp	r0, #0
 801af18:	d061      	beq.n	801afde <rcl_expand_topic_name+0x28e>
 801af1a:	46c1      	mov	r9, r8
 801af1c:	46aa      	mov	sl, r5
 801af1e:	e781      	b.n	801ae24 <rcl_expand_topic_name+0xd4>
 801af20:	46b1      	mov	r9, r6
 801af22:	e7a1      	b.n	801ae68 <rcl_expand_topic_name+0x118>
 801af24:	f89a 3000 	ldrb.w	r3, [sl]
 801af28:	2b2f      	cmp	r3, #47	@ 0x2f
 801af2a:	d01d      	beq.n	801af68 <rcl_expand_topic_name+0x218>
 801af2c:	4638      	mov	r0, r7
 801af2e:	f7e5 f9b7 	bl	80002a0 <strlen>
 801af32:	4a38      	ldr	r2, [pc, #224]	@ (801b014 <rcl_expand_topic_name+0x2c4>)
 801af34:	4b38      	ldr	r3, [pc, #224]	@ (801b018 <rcl_expand_topic_name+0x2c8>)
 801af36:	f8cd a010 	str.w	sl, [sp, #16]
 801af3a:	2801      	cmp	r0, #1
 801af3c:	bf18      	it	ne
 801af3e:	4613      	movne	r3, r2
 801af40:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801af44:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801af48:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801af4a:	9703      	str	r7, [sp, #12]
 801af4c:	9200      	str	r2, [sp, #0]
 801af4e:	ab14      	add	r3, sp, #80	@ 0x50
 801af50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801af52:	f7fc f817 	bl	8016f84 <rcutils_format_string_limit>
 801af56:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801af58:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801af5a:	4604      	mov	r4, r0
 801af5c:	4650      	mov	r0, sl
 801af5e:	4798      	blx	r3
 801af60:	46a2      	mov	sl, r4
 801af62:	4653      	mov	r3, sl
 801af64:	2b00      	cmp	r3, #0
 801af66:	d036      	beq.n	801afd6 <rcl_expand_topic_name+0x286>
 801af68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801af6a:	f8c3 a000 	str.w	sl, [r3]
 801af6e:	e7a4      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801af70:	4653      	mov	r3, sl
 801af72:	9d07      	ldr	r5, [sp, #28]
 801af74:	2b00      	cmp	r3, #0
 801af76:	d1d5      	bne.n	801af24 <rcl_expand_topic_name+0x1d4>
 801af78:	f898 3000 	ldrb.w	r3, [r8]
 801af7c:	2b2f      	cmp	r3, #47	@ 0x2f
 801af7e:	d0f3      	beq.n	801af68 <rcl_expand_topic_name+0x218>
 801af80:	4638      	mov	r0, r7
 801af82:	f7e5 f98d 	bl	80002a0 <strlen>
 801af86:	4a23      	ldr	r2, [pc, #140]	@ (801b014 <rcl_expand_topic_name+0x2c4>)
 801af88:	4b23      	ldr	r3, [pc, #140]	@ (801b018 <rcl_expand_topic_name+0x2c8>)
 801af8a:	f8cd 8010 	str.w	r8, [sp, #16]
 801af8e:	2801      	cmp	r0, #1
 801af90:	bf18      	it	ne
 801af92:	4613      	movne	r3, r2
 801af94:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801af98:	e9cd 1301 	strd	r1, r3, [sp, #4]
 801af9c:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801af9e:	9703      	str	r7, [sp, #12]
 801afa0:	9200      	str	r2, [sp, #0]
 801afa2:	ab14      	add	r3, sp, #80	@ 0x50
 801afa4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801afa6:	f7fb ffed 	bl	8016f84 <rcutils_format_string_limit>
 801afaa:	4682      	mov	sl, r0
 801afac:	e7d9      	b.n	801af62 <rcl_expand_topic_name+0x212>
 801afae:	25ca      	movs	r5, #202	@ 0xca
 801afb0:	e783      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801afb2:	2800      	cmp	r0, #0
 801afb4:	d1b1      	bne.n	801af1a <rcl_expand_topic_name+0x1ca>
 801afb6:	e7e3      	b.n	801af80 <rcl_expand_topic_name+0x230>
 801afb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801afba:	6018      	str	r0, [r3, #0]
 801afbc:	f7f4 fa60 	bl	800f480 <rcutils_reset_error>
 801afc0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801afc2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801afc4:	4650      	mov	r0, sl
 801afc6:	4798      	blx	r3
 801afc8:	250a      	movs	r5, #10
 801afca:	e776      	b.n	801aeba <rcl_expand_topic_name+0x16a>
 801afcc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801afce:	601d      	str	r5, [r3, #0]
 801afd0:	f7f4 fa56 	bl	800f480 <rcutils_reset_error>
 801afd4:	e7f8      	b.n	801afc8 <rcl_expand_topic_name+0x278>
 801afd6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801afd8:	2300      	movs	r3, #0
 801afda:	6013      	str	r3, [r2, #0]
 801afdc:	e7f4      	b.n	801afc8 <rcl_expand_topic_name+0x278>
 801afde:	ab17      	add	r3, sp, #92	@ 0x5c
 801afe0:	e893 0003 	ldmia.w	r3, {r0, r1}
 801afe4:	e88d 0003 	stmia.w	sp, {r0, r1}
 801afe8:	ab14      	add	r3, sp, #80	@ 0x50
 801afea:	cb0e      	ldmia	r3, {r1, r2, r3}
 801afec:	4640      	mov	r0, r8
 801afee:	f7fc f8e7 	bl	80171c0 <rcutils_strdup>
 801aff2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aff4:	6018      	str	r0, [r3, #0]
 801aff6:	2800      	cmp	r0, #0
 801aff8:	f47f af5f 	bne.w	801aeba <rcl_expand_topic_name+0x16a>
 801affc:	e7e8      	b.n	801afd0 <rcl_expand_topic_name+0x280>
 801affe:	bf00      	nop
 801b000:	0801f068 	.word	0x0801f068
 801b004:	0801f868 	.word	0x0801f868
 801b008:	0801f870 	.word	0x0801f870
 801b00c:	0801f878 	.word	0x0801f878
 801b010:	0801f880 	.word	0x0801f880
 801b014:	0801f2d0 	.word	0x0801f2d0
 801b018:	0801f078 	.word	0x0801f078

0801b01c <rcl_get_default_topic_name_substitutions>:
 801b01c:	2800      	cmp	r0, #0
 801b01e:	bf0c      	ite	eq
 801b020:	200b      	moveq	r0, #11
 801b022:	2000      	movne	r0, #0
 801b024:	4770      	bx	lr
 801b026:	bf00      	nop

0801b028 <rcl_get_zero_initialized_guard_condition>:
 801b028:	4a03      	ldr	r2, [pc, #12]	@ (801b038 <rcl_get_zero_initialized_guard_condition+0x10>)
 801b02a:	4603      	mov	r3, r0
 801b02c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b030:	e883 0003 	stmia.w	r3, {r0, r1}
 801b034:	4618      	mov	r0, r3
 801b036:	4770      	bx	lr
 801b038:	08020414 	.word	0x08020414

0801b03c <rcl_guard_condition_init>:
 801b03c:	b082      	sub	sp, #8
 801b03e:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b040:	b087      	sub	sp, #28
 801b042:	ac0c      	add	r4, sp, #48	@ 0x30
 801b044:	e884 000c 	stmia.w	r4, {r2, r3}
 801b048:	46a6      	mov	lr, r4
 801b04a:	460d      	mov	r5, r1
 801b04c:	4604      	mov	r4, r0
 801b04e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b052:	f10d 0c04 	add.w	ip, sp, #4
 801b056:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b05a:	f8de 3000 	ldr.w	r3, [lr]
 801b05e:	f8cc 3000 	str.w	r3, [ip]
 801b062:	a801      	add	r0, sp, #4
 801b064:	f7f4 f9e0 	bl	800f428 <rcutils_allocator_is_valid>
 801b068:	b338      	cbz	r0, 801b0ba <rcl_guard_condition_init+0x7e>
 801b06a:	b334      	cbz	r4, 801b0ba <rcl_guard_condition_init+0x7e>
 801b06c:	6866      	ldr	r6, [r4, #4]
 801b06e:	b9ee      	cbnz	r6, 801b0ac <rcl_guard_condition_init+0x70>
 801b070:	b31d      	cbz	r5, 801b0ba <rcl_guard_condition_init+0x7e>
 801b072:	4628      	mov	r0, r5
 801b074:	f7f9 f810 	bl	8014098 <rcl_context_is_valid>
 801b078:	b308      	cbz	r0, 801b0be <rcl_guard_condition_init+0x82>
 801b07a:	9b01      	ldr	r3, [sp, #4]
 801b07c:	9905      	ldr	r1, [sp, #20]
 801b07e:	201c      	movs	r0, #28
 801b080:	4798      	blx	r3
 801b082:	4607      	mov	r7, r0
 801b084:	6060      	str	r0, [r4, #4]
 801b086:	b310      	cbz	r0, 801b0ce <rcl_guard_condition_init+0x92>
 801b088:	6828      	ldr	r0, [r5, #0]
 801b08a:	3028      	adds	r0, #40	@ 0x28
 801b08c:	f000 fc06 	bl	801b89c <rmw_create_guard_condition>
 801b090:	6038      	str	r0, [r7, #0]
 801b092:	6860      	ldr	r0, [r4, #4]
 801b094:	6807      	ldr	r7, [r0, #0]
 801b096:	b1a7      	cbz	r7, 801b0c2 <rcl_guard_condition_init+0x86>
 801b098:	2301      	movs	r3, #1
 801b09a:	ac01      	add	r4, sp, #4
 801b09c:	7103      	strb	r3, [r0, #4]
 801b09e:	f100 0708 	add.w	r7, r0, #8
 801b0a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b0a4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b0a6:	6823      	ldr	r3, [r4, #0]
 801b0a8:	603b      	str	r3, [r7, #0]
 801b0aa:	e000      	b.n	801b0ae <rcl_guard_condition_init+0x72>
 801b0ac:	2664      	movs	r6, #100	@ 0x64
 801b0ae:	4630      	mov	r0, r6
 801b0b0:	b007      	add	sp, #28
 801b0b2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801b0b6:	b002      	add	sp, #8
 801b0b8:	4770      	bx	lr
 801b0ba:	260b      	movs	r6, #11
 801b0bc:	e7f7      	b.n	801b0ae <rcl_guard_condition_init+0x72>
 801b0be:	2665      	movs	r6, #101	@ 0x65
 801b0c0:	e7f5      	b.n	801b0ae <rcl_guard_condition_init+0x72>
 801b0c2:	9b02      	ldr	r3, [sp, #8]
 801b0c4:	9905      	ldr	r1, [sp, #20]
 801b0c6:	4798      	blx	r3
 801b0c8:	2601      	movs	r6, #1
 801b0ca:	6067      	str	r7, [r4, #4]
 801b0cc:	e7ef      	b.n	801b0ae <rcl_guard_condition_init+0x72>
 801b0ce:	260a      	movs	r6, #10
 801b0d0:	e7ed      	b.n	801b0ae <rcl_guard_condition_init+0x72>
 801b0d2:	bf00      	nop

0801b0d4 <rcl_guard_condition_init_from_rmw>:
 801b0d4:	b082      	sub	sp, #8
 801b0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b0da:	b086      	sub	sp, #24
 801b0dc:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 801b0e0:	4604      	mov	r4, r0
 801b0e2:	f84c 3f04 	str.w	r3, [ip, #4]!
 801b0e6:	460e      	mov	r6, r1
 801b0e8:	4617      	mov	r7, r2
 801b0ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b0ee:	f10d 0e04 	add.w	lr, sp, #4
 801b0f2:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b0f6:	f8dc 3000 	ldr.w	r3, [ip]
 801b0fa:	f8ce 3000 	str.w	r3, [lr]
 801b0fe:	a801      	add	r0, sp, #4
 801b100:	f7f4 f992 	bl	800f428 <rcutils_allocator_is_valid>
 801b104:	b350      	cbz	r0, 801b15c <rcl_guard_condition_init_from_rmw+0x88>
 801b106:	b34c      	cbz	r4, 801b15c <rcl_guard_condition_init_from_rmw+0x88>
 801b108:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b10c:	f1b8 0f00 	cmp.w	r8, #0
 801b110:	d11e      	bne.n	801b150 <rcl_guard_condition_init_from_rmw+0x7c>
 801b112:	b31f      	cbz	r7, 801b15c <rcl_guard_condition_init_from_rmw+0x88>
 801b114:	4638      	mov	r0, r7
 801b116:	f7f8 ffbf 	bl	8014098 <rcl_context_is_valid>
 801b11a:	b328      	cbz	r0, 801b168 <rcl_guard_condition_init_from_rmw+0x94>
 801b11c:	9b01      	ldr	r3, [sp, #4]
 801b11e:	9905      	ldr	r1, [sp, #20]
 801b120:	201c      	movs	r0, #28
 801b122:	4798      	blx	r3
 801b124:	4605      	mov	r5, r0
 801b126:	6060      	str	r0, [r4, #4]
 801b128:	b358      	cbz	r0, 801b182 <rcl_guard_condition_init_from_rmw+0xae>
 801b12a:	b1fe      	cbz	r6, 801b16c <rcl_guard_condition_init_from_rmw+0x98>
 801b12c:	6006      	str	r6, [r0, #0]
 801b12e:	f880 8004 	strb.w	r8, [r0, #4]
 801b132:	ac01      	add	r4, sp, #4
 801b134:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b136:	f105 0c08 	add.w	ip, r5, #8
 801b13a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b13e:	6823      	ldr	r3, [r4, #0]
 801b140:	f8cc 3000 	str.w	r3, [ip]
 801b144:	2000      	movs	r0, #0
 801b146:	b006      	add	sp, #24
 801b148:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b14c:	b002      	add	sp, #8
 801b14e:	4770      	bx	lr
 801b150:	2064      	movs	r0, #100	@ 0x64
 801b152:	b006      	add	sp, #24
 801b154:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b158:	b002      	add	sp, #8
 801b15a:	4770      	bx	lr
 801b15c:	200b      	movs	r0, #11
 801b15e:	b006      	add	sp, #24
 801b160:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b164:	b002      	add	sp, #8
 801b166:	4770      	bx	lr
 801b168:	2065      	movs	r0, #101	@ 0x65
 801b16a:	e7f2      	b.n	801b152 <rcl_guard_condition_init_from_rmw+0x7e>
 801b16c:	6838      	ldr	r0, [r7, #0]
 801b16e:	3028      	adds	r0, #40	@ 0x28
 801b170:	f000 fb94 	bl	801b89c <rmw_create_guard_condition>
 801b174:	6028      	str	r0, [r5, #0]
 801b176:	6865      	ldr	r5, [r4, #4]
 801b178:	682e      	ldr	r6, [r5, #0]
 801b17a:	b126      	cbz	r6, 801b186 <rcl_guard_condition_init_from_rmw+0xb2>
 801b17c:	2301      	movs	r3, #1
 801b17e:	712b      	strb	r3, [r5, #4]
 801b180:	e7d7      	b.n	801b132 <rcl_guard_condition_init_from_rmw+0x5e>
 801b182:	200a      	movs	r0, #10
 801b184:	e7e5      	b.n	801b152 <rcl_guard_condition_init_from_rmw+0x7e>
 801b186:	4628      	mov	r0, r5
 801b188:	9b02      	ldr	r3, [sp, #8]
 801b18a:	9905      	ldr	r1, [sp, #20]
 801b18c:	4798      	blx	r3
 801b18e:	2001      	movs	r0, #1
 801b190:	6066      	str	r6, [r4, #4]
 801b192:	e7de      	b.n	801b152 <rcl_guard_condition_init_from_rmw+0x7e>

0801b194 <rcl_guard_condition_fini>:
 801b194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b196:	b1d8      	cbz	r0, 801b1d0 <rcl_guard_condition_fini+0x3c>
 801b198:	4604      	mov	r4, r0
 801b19a:	6840      	ldr	r0, [r0, #4]
 801b19c:	b158      	cbz	r0, 801b1b6 <rcl_guard_condition_fini+0x22>
 801b19e:	6803      	ldr	r3, [r0, #0]
 801b1a0:	68c6      	ldr	r6, [r0, #12]
 801b1a2:	6987      	ldr	r7, [r0, #24]
 801b1a4:	b153      	cbz	r3, 801b1bc <rcl_guard_condition_fini+0x28>
 801b1a6:	7905      	ldrb	r5, [r0, #4]
 801b1a8:	b955      	cbnz	r5, 801b1c0 <rcl_guard_condition_fini+0x2c>
 801b1aa:	4639      	mov	r1, r7
 801b1ac:	47b0      	blx	r6
 801b1ae:	2300      	movs	r3, #0
 801b1b0:	6063      	str	r3, [r4, #4]
 801b1b2:	4628      	mov	r0, r5
 801b1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b1b6:	4605      	mov	r5, r0
 801b1b8:	4628      	mov	r0, r5
 801b1ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b1bc:	461d      	mov	r5, r3
 801b1be:	e7f4      	b.n	801b1aa <rcl_guard_condition_fini+0x16>
 801b1c0:	4618      	mov	r0, r3
 801b1c2:	f000 fb7f 	bl	801b8c4 <rmw_destroy_guard_condition>
 801b1c6:	1e05      	subs	r5, r0, #0
 801b1c8:	bf18      	it	ne
 801b1ca:	2501      	movne	r5, #1
 801b1cc:	6860      	ldr	r0, [r4, #4]
 801b1ce:	e7ec      	b.n	801b1aa <rcl_guard_condition_fini+0x16>
 801b1d0:	250b      	movs	r5, #11
 801b1d2:	4628      	mov	r0, r5
 801b1d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b1d6:	bf00      	nop

0801b1d8 <rcl_guard_condition_get_default_options>:
 801b1d8:	b510      	push	{r4, lr}
 801b1da:	4604      	mov	r4, r0
 801b1dc:	f7f4 f8f8 	bl	800f3d0 <rcutils_get_default_allocator>
 801b1e0:	4620      	mov	r0, r4
 801b1e2:	bd10      	pop	{r4, pc}

0801b1e4 <rcl_trigger_guard_condition>:
 801b1e4:	b148      	cbz	r0, 801b1fa <rcl_trigger_guard_condition+0x16>
 801b1e6:	b508      	push	{r3, lr}
 801b1e8:	6843      	ldr	r3, [r0, #4]
 801b1ea:	b143      	cbz	r3, 801b1fe <rcl_trigger_guard_condition+0x1a>
 801b1ec:	6818      	ldr	r0, [r3, #0]
 801b1ee:	f000 fb7d 	bl	801b8ec <rmw_trigger_guard_condition>
 801b1f2:	3800      	subs	r0, #0
 801b1f4:	bf18      	it	ne
 801b1f6:	2001      	movne	r0, #1
 801b1f8:	bd08      	pop	{r3, pc}
 801b1fa:	200b      	movs	r0, #11
 801b1fc:	4770      	bx	lr
 801b1fe:	200b      	movs	r0, #11
 801b200:	bd08      	pop	{r3, pc}
 801b202:	bf00      	nop

0801b204 <rcl_guard_condition_get_rmw_handle>:
 801b204:	b110      	cbz	r0, 801b20c <rcl_guard_condition_get_rmw_handle+0x8>
 801b206:	6840      	ldr	r0, [r0, #4]
 801b208:	b100      	cbz	r0, 801b20c <rcl_guard_condition_get_rmw_handle+0x8>
 801b20a:	6800      	ldr	r0, [r0, #0]
 801b20c:	4770      	bx	lr
 801b20e:	bf00      	nop

0801b210 <rcl_validate_topic_name>:
 801b210:	2800      	cmp	r0, #0
 801b212:	d06b      	beq.n	801b2ec <rcl_validate_topic_name+0xdc>
 801b214:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b218:	460d      	mov	r5, r1
 801b21a:	2900      	cmp	r1, #0
 801b21c:	d06d      	beq.n	801b2fa <rcl_validate_topic_name+0xea>
 801b21e:	4616      	mov	r6, r2
 801b220:	4604      	mov	r4, r0
 801b222:	f7e5 f83d 	bl	80002a0 <strlen>
 801b226:	b190      	cbz	r0, 801b24e <rcl_validate_topic_name+0x3e>
 801b228:	7821      	ldrb	r1, [r4, #0]
 801b22a:	4a71      	ldr	r2, [pc, #452]	@ (801b3f0 <rcl_validate_topic_name+0x1e0>)
 801b22c:	5c53      	ldrb	r3, [r2, r1]
 801b22e:	f013 0304 	ands.w	r3, r3, #4
 801b232:	d15d      	bne.n	801b2f0 <rcl_validate_topic_name+0xe0>
 801b234:	1e47      	subs	r7, r0, #1
 801b236:	f814 c007 	ldrb.w	ip, [r4, r7]
 801b23a:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801b23e:	d10d      	bne.n	801b25c <rcl_validate_topic_name+0x4c>
 801b240:	2302      	movs	r3, #2
 801b242:	602b      	str	r3, [r5, #0]
 801b244:	b146      	cbz	r6, 801b258 <rcl_validate_topic_name+0x48>
 801b246:	6037      	str	r7, [r6, #0]
 801b248:	2000      	movs	r0, #0
 801b24a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b24e:	2301      	movs	r3, #1
 801b250:	602b      	str	r3, [r5, #0]
 801b252:	b10e      	cbz	r6, 801b258 <rcl_validate_topic_name+0x48>
 801b254:	2300      	movs	r3, #0
 801b256:	6033      	str	r3, [r6, #0]
 801b258:	2000      	movs	r0, #0
 801b25a:	e7f6      	b.n	801b24a <rcl_validate_topic_name+0x3a>
 801b25c:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801b260:	469a      	mov	sl, r3
 801b262:	469e      	mov	lr, r3
 801b264:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 801b268:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 801b26c:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801b270:	d85b      	bhi.n	801b32a <rcl_validate_topic_name+0x11a>
 801b272:	e8df f00c 	tbb	[pc, ip]
 801b276:	4463      	.short	0x4463
 801b278:	44444444 	.word	0x44444444
 801b27c:	44444444 	.word	0x44444444
 801b280:	5a5a5a44 	.word	0x5a5a5a44
 801b284:	5a5a5a5a 	.word	0x5a5a5a5a
 801b288:	44444444 	.word	0x44444444
 801b28c:	44444444 	.word	0x44444444
 801b290:	44444444 	.word	0x44444444
 801b294:	44444444 	.word	0x44444444
 801b298:	44444444 	.word	0x44444444
 801b29c:	44444444 	.word	0x44444444
 801b2a0:	5a5a4444 	.word	0x5a5a4444
 801b2a4:	5a2e5a5a 	.word	0x5a2e5a5a
 801b2a8:	44444444 	.word	0x44444444
 801b2ac:	44444444 	.word	0x44444444
 801b2b0:	44444444 	.word	0x44444444
 801b2b4:	44444444 	.word	0x44444444
 801b2b8:	44444444 	.word	0x44444444
 801b2bc:	44444444 	.word	0x44444444
 801b2c0:	5a284444 	.word	0x5a284444
 801b2c4:	6b73      	.short	0x6b73
 801b2c6:	f1ba 0f00 	cmp.w	sl, #0
 801b2ca:	d13a      	bne.n	801b342 <rcl_validate_topic_name+0x132>
 801b2cc:	4673      	mov	r3, lr
 801b2ce:	f04f 0a01 	mov.w	sl, #1
 801b2d2:	f10e 0e01 	add.w	lr, lr, #1
 801b2d6:	4570      	cmp	r0, lr
 801b2d8:	d1c4      	bne.n	801b264 <rcl_validate_topic_name+0x54>
 801b2da:	f1ba 0f00 	cmp.w	sl, #0
 801b2de:	d048      	beq.n	801b372 <rcl_validate_topic_name+0x162>
 801b2e0:	2205      	movs	r2, #5
 801b2e2:	602a      	str	r2, [r5, #0]
 801b2e4:	2e00      	cmp	r6, #0
 801b2e6:	d0b7      	beq.n	801b258 <rcl_validate_topic_name+0x48>
 801b2e8:	6033      	str	r3, [r6, #0]
 801b2ea:	e7b5      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b2ec:	200b      	movs	r0, #11
 801b2ee:	4770      	bx	lr
 801b2f0:	2304      	movs	r3, #4
 801b2f2:	602b      	str	r3, [r5, #0]
 801b2f4:	2e00      	cmp	r6, #0
 801b2f6:	d1ad      	bne.n	801b254 <rcl_validate_topic_name+0x44>
 801b2f8:	e7ae      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b2fa:	200b      	movs	r0, #11
 801b2fc:	e7a5      	b.n	801b24a <rcl_validate_topic_name+0x3a>
 801b2fe:	f812 c009 	ldrb.w	ip, [r2, r9]
 801b302:	f01c 0f04 	tst.w	ip, #4
 801b306:	d0e4      	beq.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b308:	f1ba 0f00 	cmp.w	sl, #0
 801b30c:	d0e1      	beq.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b30e:	f1be 0f00 	cmp.w	lr, #0
 801b312:	d0de      	beq.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b314:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 801b318:	4563      	cmp	r3, ip
 801b31a:	d1da      	bne.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b31c:	2309      	movs	r3, #9
 801b31e:	602b      	str	r3, [r5, #0]
 801b320:	2e00      	cmp	r6, #0
 801b322:	d099      	beq.n	801b258 <rcl_validate_topic_name+0x48>
 801b324:	f8c6 e000 	str.w	lr, [r6]
 801b328:	e796      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b32a:	f1ba 0f00 	cmp.w	sl, #0
 801b32e:	bf0c      	ite	eq
 801b330:	2303      	moveq	r3, #3
 801b332:	2308      	movne	r3, #8
 801b334:	602b      	str	r3, [r5, #0]
 801b336:	2e00      	cmp	r6, #0
 801b338:	d1f4      	bne.n	801b324 <rcl_validate_topic_name+0x114>
 801b33a:	e78d      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b33c:	f1ba 0f00 	cmp.w	sl, #0
 801b340:	d0c7      	beq.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b342:	2308      	movs	r3, #8
 801b344:	602b      	str	r3, [r5, #0]
 801b346:	2e00      	cmp	r6, #0
 801b348:	d1ec      	bne.n	801b324 <rcl_validate_topic_name+0x114>
 801b34a:	e785      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b34c:	f1be 0f00 	cmp.w	lr, #0
 801b350:	d0bf      	beq.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b352:	2306      	movs	r3, #6
 801b354:	602b      	str	r3, [r5, #0]
 801b356:	2e00      	cmp	r6, #0
 801b358:	d1e4      	bne.n	801b324 <rcl_validate_topic_name+0x114>
 801b35a:	e77d      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b35c:	f1ba 0f00 	cmp.w	sl, #0
 801b360:	d104      	bne.n	801b36c <rcl_validate_topic_name+0x15c>
 801b362:	2305      	movs	r3, #5
 801b364:	602b      	str	r3, [r5, #0]
 801b366:	2e00      	cmp	r6, #0
 801b368:	d1dc      	bne.n	801b324 <rcl_validate_topic_name+0x114>
 801b36a:	e775      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b36c:	f04f 0a00 	mov.w	sl, #0
 801b370:	e7af      	b.n	801b2d2 <rcl_validate_topic_name+0xc2>
 801b372:	297e      	cmp	r1, #126	@ 0x7e
 801b374:	d01d      	beq.n	801b3b2 <rcl_validate_topic_name+0x1a2>
 801b376:	2101      	movs	r1, #1
 801b378:	e006      	b.n	801b388 <rcl_validate_topic_name+0x178>
 801b37a:	458e      	cmp	lr, r1
 801b37c:	f104 0401 	add.w	r4, r4, #1
 801b380:	f101 0301 	add.w	r3, r1, #1
 801b384:	d912      	bls.n	801b3ac <rcl_validate_topic_name+0x19c>
 801b386:	4619      	mov	r1, r3
 801b388:	4557      	cmp	r7, sl
 801b38a:	f10a 0a01 	add.w	sl, sl, #1
 801b38e:	d0f4      	beq.n	801b37a <rcl_validate_topic_name+0x16a>
 801b390:	7823      	ldrb	r3, [r4, #0]
 801b392:	2b2f      	cmp	r3, #47	@ 0x2f
 801b394:	d1f1      	bne.n	801b37a <rcl_validate_topic_name+0x16a>
 801b396:	7863      	ldrb	r3, [r4, #1]
 801b398:	5cd3      	ldrb	r3, [r2, r3]
 801b39a:	075b      	lsls	r3, r3, #29
 801b39c:	d5ed      	bpl.n	801b37a <rcl_validate_topic_name+0x16a>
 801b39e:	2304      	movs	r3, #4
 801b3a0:	602b      	str	r3, [r5, #0]
 801b3a2:	2e00      	cmp	r6, #0
 801b3a4:	f43f af58 	beq.w	801b258 <rcl_validate_topic_name+0x48>
 801b3a8:	6031      	str	r1, [r6, #0]
 801b3aa:	e755      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b3ac:	2300      	movs	r3, #0
 801b3ae:	602b      	str	r3, [r5, #0]
 801b3b0:	e752      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b3b2:	4653      	mov	r3, sl
 801b3b4:	2101      	movs	r1, #1
 801b3b6:	e00a      	b.n	801b3ce <rcl_validate_topic_name+0x1be>
 801b3b8:	2b01      	cmp	r3, #1
 801b3ba:	d012      	beq.n	801b3e2 <rcl_validate_topic_name+0x1d2>
 801b3bc:	458e      	cmp	lr, r1
 801b3be:	f103 0301 	add.w	r3, r3, #1
 801b3c2:	f104 0401 	add.w	r4, r4, #1
 801b3c6:	f101 0001 	add.w	r0, r1, #1
 801b3ca:	d9ef      	bls.n	801b3ac <rcl_validate_topic_name+0x19c>
 801b3cc:	4601      	mov	r1, r0
 801b3ce:	429f      	cmp	r7, r3
 801b3d0:	d0f4      	beq.n	801b3bc <rcl_validate_topic_name+0x1ac>
 801b3d2:	7820      	ldrb	r0, [r4, #0]
 801b3d4:	282f      	cmp	r0, #47	@ 0x2f
 801b3d6:	d1ef      	bne.n	801b3b8 <rcl_validate_topic_name+0x1a8>
 801b3d8:	7860      	ldrb	r0, [r4, #1]
 801b3da:	5c10      	ldrb	r0, [r2, r0]
 801b3dc:	0740      	lsls	r0, r0, #29
 801b3de:	d5ed      	bpl.n	801b3bc <rcl_validate_topic_name+0x1ac>
 801b3e0:	e7dd      	b.n	801b39e <rcl_validate_topic_name+0x18e>
 801b3e2:	2207      	movs	r2, #7
 801b3e4:	602a      	str	r2, [r5, #0]
 801b3e6:	2e00      	cmp	r6, #0
 801b3e8:	f47f af7e 	bne.w	801b2e8 <rcl_validate_topic_name+0xd8>
 801b3ec:	e734      	b.n	801b258 <rcl_validate_topic_name+0x48>
 801b3ee:	bf00      	nop
 801b3f0:	08020537 	.word	0x08020537

0801b3f4 <rcutils_split>:
 801b3f4:	b082      	sub	sp, #8
 801b3f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3fa:	b08b      	sub	sp, #44	@ 0x2c
 801b3fc:	ac14      	add	r4, sp, #80	@ 0x50
 801b3fe:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 801b400:	e884 000c 	stmia.w	r4, {r2, r3}
 801b404:	2f00      	cmp	r7, #0
 801b406:	f000 8091 	beq.w	801b52c <rcutils_split+0x138>
 801b40a:	4606      	mov	r6, r0
 801b40c:	2800      	cmp	r0, #0
 801b40e:	d072      	beq.n	801b4f6 <rcutils_split+0x102>
 801b410:	7804      	ldrb	r4, [r0, #0]
 801b412:	2c00      	cmp	r4, #0
 801b414:	d06f      	beq.n	801b4f6 <rcutils_split+0x102>
 801b416:	460d      	mov	r5, r1
 801b418:	f7e4 ff42 	bl	80002a0 <strlen>
 801b41c:	1833      	adds	r3, r6, r0
 801b41e:	1b64      	subs	r4, r4, r5
 801b420:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b424:	4681      	mov	r9, r0
 801b426:	fab4 f484 	clz	r4, r4
 801b42a:	0964      	lsrs	r4, r4, #5
 801b42c:	42ab      	cmp	r3, r5
 801b42e:	bf08      	it	eq
 801b430:	f1a9 0901 	subeq.w	r9, r9, #1
 801b434:	454c      	cmp	r4, r9
 801b436:	d26a      	bcs.n	801b50e <rcutils_split+0x11a>
 801b438:	1933      	adds	r3, r6, r4
 801b43a:	eb06 0009 	add.w	r0, r6, r9
 801b43e:	2101      	movs	r1, #1
 801b440:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b444:	42aa      	cmp	r2, r5
 801b446:	bf08      	it	eq
 801b448:	3101      	addeq	r1, #1
 801b44a:	4283      	cmp	r3, r0
 801b44c:	d1f8      	bne.n	801b440 <rcutils_split+0x4c>
 801b44e:	aa14      	add	r2, sp, #80	@ 0x50
 801b450:	4638      	mov	r0, r7
 801b452:	f000 f88f 	bl	801b574 <rcutils_string_array_init>
 801b456:	2800      	cmp	r0, #0
 801b458:	d141      	bne.n	801b4de <rcutils_split+0xea>
 801b45a:	687a      	ldr	r2, [r7, #4]
 801b45c:	4680      	mov	r8, r0
 801b45e:	46a2      	mov	sl, r4
 801b460:	e002      	b.n	801b468 <rcutils_split+0x74>
 801b462:	3401      	adds	r4, #1
 801b464:	454c      	cmp	r4, r9
 801b466:	d222      	bcs.n	801b4ae <rcutils_split+0xba>
 801b468:	5d33      	ldrb	r3, [r6, r4]
 801b46a:	42ab      	cmp	r3, r5
 801b46c:	d1f9      	bne.n	801b462 <rcutils_split+0x6e>
 801b46e:	4554      	cmp	r4, sl
 801b470:	eba4 0b0a 	sub.w	fp, r4, sl
 801b474:	d038      	beq.n	801b4e8 <rcutils_split+0xf4>
 801b476:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b478:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b47a:	9201      	str	r2, [sp, #4]
 801b47c:	f10b 0002 	add.w	r0, fp, #2
 801b480:	4798      	blx	r3
 801b482:	9a01      	ldr	r2, [sp, #4]
 801b484:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b488:	687a      	ldr	r2, [r7, #4]
 801b48a:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801b48e:	eb06 030a 	add.w	r3, r6, sl
 801b492:	f10b 0101 	add.w	r1, fp, #1
 801b496:	2800      	cmp	r0, #0
 801b498:	d04e      	beq.n	801b538 <rcutils_split+0x144>
 801b49a:	4a2d      	ldr	r2, [pc, #180]	@ (801b550 <rcutils_split+0x15c>)
 801b49c:	f000 fee4 	bl	801c268 <sniprintf>
 801b4a0:	687a      	ldr	r2, [r7, #4]
 801b4a2:	f108 0801 	add.w	r8, r8, #1
 801b4a6:	3401      	adds	r4, #1
 801b4a8:	454c      	cmp	r4, r9
 801b4aa:	46a2      	mov	sl, r4
 801b4ac:	d3dc      	bcc.n	801b468 <rcutils_split+0x74>
 801b4ae:	4554      	cmp	r4, sl
 801b4b0:	d035      	beq.n	801b51e <rcutils_split+0x12a>
 801b4b2:	eba4 040a 	sub.w	r4, r4, sl
 801b4b6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801b4b8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801b4ba:	9201      	str	r2, [sp, #4]
 801b4bc:	1ca0      	adds	r0, r4, #2
 801b4be:	4798      	blx	r3
 801b4c0:	9a01      	ldr	r2, [sp, #4]
 801b4c2:	687b      	ldr	r3, [r7, #4]
 801b4c4:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 801b4c8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801b4cc:	2800      	cmp	r0, #0
 801b4ce:	d035      	beq.n	801b53c <rcutils_split+0x148>
 801b4d0:	4a1f      	ldr	r2, [pc, #124]	@ (801b550 <rcutils_split+0x15c>)
 801b4d2:	eb06 030a 	add.w	r3, r6, sl
 801b4d6:	1c61      	adds	r1, r4, #1
 801b4d8:	f000 fec6 	bl	801c268 <sniprintf>
 801b4dc:	2000      	movs	r0, #0
 801b4de:	b00b      	add	sp, #44	@ 0x2c
 801b4e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b4e4:	b002      	add	sp, #8
 801b4e6:	4770      	bx	lr
 801b4e8:	683b      	ldr	r3, [r7, #0]
 801b4ea:	3b01      	subs	r3, #1
 801b4ec:	2100      	movs	r1, #0
 801b4ee:	603b      	str	r3, [r7, #0]
 801b4f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b4f4:	e7d7      	b.n	801b4a6 <rcutils_split+0xb2>
 801b4f6:	a802      	add	r0, sp, #8
 801b4f8:	ac02      	add	r4, sp, #8
 801b4fa:	f000 f82b 	bl	801b554 <rcutils_get_zero_initialized_string_array>
 801b4fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b500:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801b502:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b506:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 801b50a:	2000      	movs	r0, #0
 801b50c:	e7e7      	b.n	801b4de <rcutils_split+0xea>
 801b50e:	aa14      	add	r2, sp, #80	@ 0x50
 801b510:	2101      	movs	r1, #1
 801b512:	4638      	mov	r0, r7
 801b514:	f000 f82e 	bl	801b574 <rcutils_string_array_init>
 801b518:	2800      	cmp	r0, #0
 801b51a:	d1e0      	bne.n	801b4de <rcutils_split+0xea>
 801b51c:	687a      	ldr	r2, [r7, #4]
 801b51e:	683b      	ldr	r3, [r7, #0]
 801b520:	3b01      	subs	r3, #1
 801b522:	2100      	movs	r1, #0
 801b524:	603b      	str	r3, [r7, #0]
 801b526:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 801b52a:	e7ee      	b.n	801b50a <rcutils_split+0x116>
 801b52c:	200b      	movs	r0, #11
 801b52e:	b00b      	add	sp, #44	@ 0x2c
 801b530:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b534:	b002      	add	sp, #8
 801b536:	4770      	bx	lr
 801b538:	f8c7 8000 	str.w	r8, [r7]
 801b53c:	4638      	mov	r0, r7
 801b53e:	f000 f83b 	bl	801b5b8 <rcutils_string_array_fini>
 801b542:	b908      	cbnz	r0, 801b548 <rcutils_split+0x154>
 801b544:	200a      	movs	r0, #10
 801b546:	e7ca      	b.n	801b4de <rcutils_split+0xea>
 801b548:	f7f3 ff9a 	bl	800f480 <rcutils_reset_error>
 801b54c:	e7fa      	b.n	801b544 <rcutils_split+0x150>
 801b54e:	bf00      	nop
 801b550:	0801f06c 	.word	0x0801f06c

0801b554 <rcutils_get_zero_initialized_string_array>:
 801b554:	b510      	push	{r4, lr}
 801b556:	4c06      	ldr	r4, [pc, #24]	@ (801b570 <rcutils_get_zero_initialized_string_array+0x1c>)
 801b558:	4686      	mov	lr, r0
 801b55a:	4684      	mov	ip, r0
 801b55c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b55e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b562:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 801b566:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 801b56a:	4670      	mov	r0, lr
 801b56c:	bd10      	pop	{r4, pc}
 801b56e:	bf00      	nop
 801b570:	0802041c 	.word	0x0802041c

0801b574 <rcutils_string_array_init>:
 801b574:	b1da      	cbz	r2, 801b5ae <rcutils_string_array_init+0x3a>
 801b576:	b570      	push	{r4, r5, r6, lr}
 801b578:	4605      	mov	r5, r0
 801b57a:	b1d0      	cbz	r0, 801b5b2 <rcutils_string_array_init+0x3e>
 801b57c:	460e      	mov	r6, r1
 801b57e:	4614      	mov	r4, r2
 801b580:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 801b584:	6001      	str	r1, [r0, #0]
 801b586:	2104      	movs	r1, #4
 801b588:	4630      	mov	r0, r6
 801b58a:	4798      	blx	r3
 801b58c:	6068      	str	r0, [r5, #4]
 801b58e:	b150      	cbz	r0, 801b5a6 <rcutils_string_array_init+0x32>
 801b590:	46a4      	mov	ip, r4
 801b592:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b596:	f105 0408 	add.w	r4, r5, #8
 801b59a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b59c:	f8dc 3000 	ldr.w	r3, [ip]
 801b5a0:	6023      	str	r3, [r4, #0]
 801b5a2:	2000      	movs	r0, #0
 801b5a4:	bd70      	pop	{r4, r5, r6, pc}
 801b5a6:	2e00      	cmp	r6, #0
 801b5a8:	d0f2      	beq.n	801b590 <rcutils_string_array_init+0x1c>
 801b5aa:	200a      	movs	r0, #10
 801b5ac:	bd70      	pop	{r4, r5, r6, pc}
 801b5ae:	200b      	movs	r0, #11
 801b5b0:	4770      	bx	lr
 801b5b2:	200b      	movs	r0, #11
 801b5b4:	bd70      	pop	{r4, r5, r6, pc}
 801b5b6:	bf00      	nop

0801b5b8 <rcutils_string_array_fini>:
 801b5b8:	b310      	cbz	r0, 801b600 <rcutils_string_array_fini+0x48>
 801b5ba:	6843      	ldr	r3, [r0, #4]
 801b5bc:	b570      	push	{r4, r5, r6, lr}
 801b5be:	4604      	mov	r4, r0
 801b5c0:	b1d3      	cbz	r3, 801b5f8 <rcutils_string_array_fini+0x40>
 801b5c2:	3008      	adds	r0, #8
 801b5c4:	f7f3 ff30 	bl	800f428 <rcutils_allocator_is_valid>
 801b5c8:	b1c0      	cbz	r0, 801b5fc <rcutils_string_array_fini+0x44>
 801b5ca:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b5ce:	b16b      	cbz	r3, 801b5ec <rcutils_string_array_fini+0x34>
 801b5d0:	2500      	movs	r5, #0
 801b5d2:	462e      	mov	r6, r5
 801b5d4:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801b5d8:	68e3      	ldr	r3, [r4, #12]
 801b5da:	69a1      	ldr	r1, [r4, #24]
 801b5dc:	4798      	blx	r3
 801b5de:	e9d4 3000 	ldrd	r3, r0, [r4]
 801b5e2:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801b5e6:	3501      	adds	r5, #1
 801b5e8:	42ab      	cmp	r3, r5
 801b5ea:	d8f3      	bhi.n	801b5d4 <rcutils_string_array_fini+0x1c>
 801b5ec:	68e3      	ldr	r3, [r4, #12]
 801b5ee:	69a1      	ldr	r1, [r4, #24]
 801b5f0:	4798      	blx	r3
 801b5f2:	2300      	movs	r3, #0
 801b5f4:	e9c4 3300 	strd	r3, r3, [r4]
 801b5f8:	2000      	movs	r0, #0
 801b5fa:	bd70      	pop	{r4, r5, r6, pc}
 801b5fc:	200b      	movs	r0, #11
 801b5fe:	bd70      	pop	{r4, r5, r6, pc}
 801b600:	200b      	movs	r0, #11
 801b602:	4770      	bx	lr

0801b604 <rmw_discovery_options_init>:
 801b604:	b328      	cbz	r0, 801b652 <rmw_discovery_options_init+0x4e>
 801b606:	b570      	push	{r4, r5, r6, lr}
 801b608:	4604      	mov	r4, r0
 801b60a:	4610      	mov	r0, r2
 801b60c:	460e      	mov	r6, r1
 801b60e:	4615      	mov	r5, r2
 801b610:	f7f3 ff0a 	bl	800f428 <rcutils_allocator_is_valid>
 801b614:	b1d8      	cbz	r0, 801b64e <rmw_discovery_options_init+0x4a>
 801b616:	68a3      	ldr	r3, [r4, #8]
 801b618:	b9cb      	cbnz	r3, 801b64e <rmw_discovery_options_init+0x4a>
 801b61a:	6863      	ldr	r3, [r4, #4]
 801b61c:	b9bb      	cbnz	r3, 801b64e <rmw_discovery_options_init+0x4a>
 801b61e:	7823      	ldrb	r3, [r4, #0]
 801b620:	b90b      	cbnz	r3, 801b626 <rmw_discovery_options_init+0x22>
 801b622:	2302      	movs	r3, #2
 801b624:	7023      	strb	r3, [r4, #0]
 801b626:	b186      	cbz	r6, 801b64a <rmw_discovery_options_init+0x46>
 801b628:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 801b62c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801b630:	4630      	mov	r0, r6
 801b632:	4798      	blx	r3
 801b634:	6060      	str	r0, [r4, #4]
 801b636:	b170      	cbz	r0, 801b656 <rmw_discovery_options_init+0x52>
 801b638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b63a:	f104 0c0c 	add.w	ip, r4, #12
 801b63e:	60a6      	str	r6, [r4, #8]
 801b640:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b644:	682b      	ldr	r3, [r5, #0]
 801b646:	f8cc 3000 	str.w	r3, [ip]
 801b64a:	2000      	movs	r0, #0
 801b64c:	bd70      	pop	{r4, r5, r6, pc}
 801b64e:	200b      	movs	r0, #11
 801b650:	bd70      	pop	{r4, r5, r6, pc}
 801b652:	200b      	movs	r0, #11
 801b654:	4770      	bx	lr
 801b656:	200a      	movs	r0, #10
 801b658:	bd70      	pop	{r4, r5, r6, pc}
 801b65a:	bf00      	nop

0801b65c <rmw_enclave_options_copy>:
 801b65c:	b1e0      	cbz	r0, 801b698 <rmw_enclave_options_copy+0x3c>
 801b65e:	b570      	push	{r4, r5, r6, lr}
 801b660:	4616      	mov	r6, r2
 801b662:	b082      	sub	sp, #8
 801b664:	b1aa      	cbz	r2, 801b692 <rmw_enclave_options_copy+0x36>
 801b666:	4605      	mov	r5, r0
 801b668:	4608      	mov	r0, r1
 801b66a:	460c      	mov	r4, r1
 801b66c:	f7f3 fedc 	bl	800f428 <rcutils_allocator_is_valid>
 801b670:	b178      	cbz	r0, 801b692 <rmw_enclave_options_copy+0x36>
 801b672:	f104 030c 	add.w	r3, r4, #12
 801b676:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b67a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b67e:	4628      	mov	r0, r5
 801b680:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b684:	f7fb fd9c 	bl	80171c0 <rcutils_strdup>
 801b688:	b140      	cbz	r0, 801b69c <rmw_enclave_options_copy+0x40>
 801b68a:	6030      	str	r0, [r6, #0]
 801b68c:	2000      	movs	r0, #0
 801b68e:	b002      	add	sp, #8
 801b690:	bd70      	pop	{r4, r5, r6, pc}
 801b692:	200b      	movs	r0, #11
 801b694:	b002      	add	sp, #8
 801b696:	bd70      	pop	{r4, r5, r6, pc}
 801b698:	200b      	movs	r0, #11
 801b69a:	4770      	bx	lr
 801b69c:	200a      	movs	r0, #10
 801b69e:	e7f6      	b.n	801b68e <rmw_enclave_options_copy+0x32>

0801b6a0 <rmw_enclave_options_fini>:
 801b6a0:	b170      	cbz	r0, 801b6c0 <rmw_enclave_options_fini+0x20>
 801b6a2:	b538      	push	{r3, r4, r5, lr}
 801b6a4:	4605      	mov	r5, r0
 801b6a6:	4608      	mov	r0, r1
 801b6a8:	460c      	mov	r4, r1
 801b6aa:	f7f3 febd 	bl	800f428 <rcutils_allocator_is_valid>
 801b6ae:	b128      	cbz	r0, 801b6bc <rmw_enclave_options_fini+0x1c>
 801b6b0:	4628      	mov	r0, r5
 801b6b2:	6863      	ldr	r3, [r4, #4]
 801b6b4:	6921      	ldr	r1, [r4, #16]
 801b6b6:	4798      	blx	r3
 801b6b8:	2000      	movs	r0, #0
 801b6ba:	bd38      	pop	{r3, r4, r5, pc}
 801b6bc:	200b      	movs	r0, #11
 801b6be:	bd38      	pop	{r3, r4, r5, pc}
 801b6c0:	200b      	movs	r0, #11
 801b6c2:	4770      	bx	lr

0801b6c4 <rmw_get_default_security_options>:
 801b6c4:	2200      	movs	r2, #0
 801b6c6:	7002      	strb	r2, [r0, #0]
 801b6c8:	6042      	str	r2, [r0, #4]
 801b6ca:	4770      	bx	lr

0801b6cc <on_status>:
 801b6cc:	b082      	sub	sp, #8
 801b6ce:	b002      	add	sp, #8
 801b6d0:	4770      	bx	lr
 801b6d2:	bf00      	nop

0801b6d4 <on_topic>:
 801b6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b6d8:	4a22      	ldr	r2, [pc, #136]	@ (801b764 <on_topic+0x90>)
 801b6da:	b094      	sub	sp, #80	@ 0x50
 801b6dc:	6812      	ldr	r2, [r2, #0]
 801b6de:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 801b6e0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b6e4:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 801b6e8:	b3c2      	cbz	r2, 801b75c <on_topic+0x88>
 801b6ea:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 801b6ee:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 801b6f2:	e001      	b.n	801b6f8 <on_topic+0x24>
 801b6f4:	6852      	ldr	r2, [r2, #4]
 801b6f6:	b38a      	cbz	r2, 801b75c <on_topic+0x88>
 801b6f8:	6894      	ldr	r4, [r2, #8]
 801b6fa:	8aa3      	ldrh	r3, [r4, #20]
 801b6fc:	428b      	cmp	r3, r1
 801b6fe:	d1f9      	bne.n	801b6f4 <on_topic+0x20>
 801b700:	7da3      	ldrb	r3, [r4, #22]
 801b702:	4283      	cmp	r3, r0
 801b704:	d1f6      	bne.n	801b6f4 <on_topic+0x20>
 801b706:	2248      	movs	r2, #72	@ 0x48
 801b708:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801b70c:	4668      	mov	r0, sp
 801b70e:	f001 f858 	bl	801c7c2 <memcpy>
 801b712:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 801b716:	cb0c      	ldmia	r3, {r2, r3}
 801b718:	4620      	mov	r0, r4
 801b71a:	f7f4 fadd 	bl	800fcd8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b71e:	4607      	mov	r7, r0
 801b720:	b1e0      	cbz	r0, 801b75c <on_topic+0x88>
 801b722:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801b726:	4632      	mov	r2, r6
 801b728:	4628      	mov	r0, r5
 801b72a:	f108 0110 	add.w	r1, r8, #16
 801b72e:	f7f5 fac1 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801b732:	b930      	cbnz	r0, 801b742 <on_topic+0x6e>
 801b734:	480c      	ldr	r0, [pc, #48]	@ (801b768 <on_topic+0x94>)
 801b736:	4639      	mov	r1, r7
 801b738:	b014      	add	sp, #80	@ 0x50
 801b73a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b73e:	f7fc b8c9 	b.w	80178d4 <put_memory>
 801b742:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 801b746:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 801b74a:	f7f4 f8c3 	bl	800f8d4 <rmw_uros_epoch_nanos>
 801b74e:	2305      	movs	r3, #5
 801b750:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 801b754:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b758:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 801b75c:	b014      	add	sp, #80	@ 0x50
 801b75e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b762:	bf00      	nop
 801b764:	2000f0d0 	.word	0x2000f0d0
 801b768:	2000e920 	.word	0x2000e920

0801b76c <on_request>:
 801b76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b770:	4823      	ldr	r0, [pc, #140]	@ (801b800 <on_request+0x94>)
 801b772:	b094      	sub	sp, #80	@ 0x50
 801b774:	6800      	ldr	r0, [r0, #0]
 801b776:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b778:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b77c:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b77e:	2800      	cmp	r0, #0
 801b780:	d03b      	beq.n	801b7fa <on_request+0x8e>
 801b782:	461d      	mov	r5, r3
 801b784:	e001      	b.n	801b78a <on_request+0x1e>
 801b786:	6840      	ldr	r0, [r0, #4]
 801b788:	b3b8      	cbz	r0, 801b7fa <on_request+0x8e>
 801b78a:	6884      	ldr	r4, [r0, #8]
 801b78c:	8b21      	ldrh	r1, [r4, #24]
 801b78e:	4291      	cmp	r1, r2
 801b790:	d1f9      	bne.n	801b786 <on_request+0x1a>
 801b792:	2248      	movs	r2, #72	@ 0x48
 801b794:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b798:	4668      	mov	r0, sp
 801b79a:	f001 f812 	bl	801c7c2 <memcpy>
 801b79e:	f104 0320 	add.w	r3, r4, #32
 801b7a2:	cb0c      	ldmia	r3, {r2, r3}
 801b7a4:	4620      	mov	r0, r4
 801b7a6:	f7f4 fa97 	bl	800fcd8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b7aa:	4680      	mov	r8, r0
 801b7ac:	b328      	cbz	r0, 801b7fa <on_request+0x8e>
 801b7ae:	4638      	mov	r0, r7
 801b7b0:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b7b4:	4632      	mov	r2, r6
 801b7b6:	f107 0110 	add.w	r1, r7, #16
 801b7ba:	f7f5 fa7b 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801b7be:	b930      	cbnz	r0, 801b7ce <on_request+0x62>
 801b7c0:	4810      	ldr	r0, [pc, #64]	@ (801b804 <on_request+0x98>)
 801b7c2:	4641      	mov	r1, r8
 801b7c4:	b014      	add	sp, #80	@ 0x50
 801b7c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b7ca:	f7fc b883 	b.w	80178d4 <put_memory>
 801b7ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b7d0:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 801b7d4:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b7d8:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b7dc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b7e0:	e895 0003 	ldmia.w	r5, {r0, r1}
 801b7e4:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b7e8:	f7f4 f874 	bl	800f8d4 <rmw_uros_epoch_nanos>
 801b7ec:	2303      	movs	r3, #3
 801b7ee:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b7f2:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b7f6:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b7fa:	b014      	add	sp, #80	@ 0x50
 801b7fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b800:	2000ec88 	.word	0x2000ec88
 801b804:	2000e920 	.word	0x2000e920

0801b808 <on_reply>:
 801b808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b80c:	4821      	ldr	r0, [pc, #132]	@ (801b894 <on_reply+0x8c>)
 801b80e:	b094      	sub	sp, #80	@ 0x50
 801b810:	6800      	ldr	r0, [r0, #0]
 801b812:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 801b814:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 801b818:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b81a:	b3b8      	cbz	r0, 801b88c <on_reply+0x84>
 801b81c:	461d      	mov	r5, r3
 801b81e:	e001      	b.n	801b824 <on_reply+0x1c>
 801b820:	6840      	ldr	r0, [r0, #4]
 801b822:	b398      	cbz	r0, 801b88c <on_reply+0x84>
 801b824:	6884      	ldr	r4, [r0, #8]
 801b826:	8b21      	ldrh	r1, [r4, #24]
 801b828:	4291      	cmp	r1, r2
 801b82a:	d1f9      	bne.n	801b820 <on_reply+0x18>
 801b82c:	2248      	movs	r2, #72	@ 0x48
 801b82e:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 801b832:	4668      	mov	r0, sp
 801b834:	f000 ffc5 	bl	801c7c2 <memcpy>
 801b838:	f104 0320 	add.w	r3, r4, #32
 801b83c:	cb0c      	ldmia	r3, {r2, r3}
 801b83e:	4620      	mov	r0, r4
 801b840:	f7f4 fa4a 	bl	800fcd8 <rmw_uxrce_get_static_input_buffer_for_entity>
 801b844:	4680      	mov	r8, r0
 801b846:	b308      	cbz	r0, 801b88c <on_reply+0x84>
 801b848:	4638      	mov	r0, r7
 801b84a:	f8d8 7008 	ldr.w	r7, [r8, #8]
 801b84e:	4632      	mov	r2, r6
 801b850:	f107 0110 	add.w	r1, r7, #16
 801b854:	f7f5 fa2e 	bl	8010cb4 <ucdr_deserialize_array_uint8_t>
 801b858:	b930      	cbnz	r0, 801b868 <on_reply+0x60>
 801b85a:	480f      	ldr	r0, [pc, #60]	@ (801b898 <on_reply+0x90>)
 801b85c:	4641      	mov	r1, r8
 801b85e:	b014      	add	sp, #80	@ 0x50
 801b860:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b864:	f7fc b836 	b.w	80178d4 <put_memory>
 801b868:	2200      	movs	r2, #0
 801b86a:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 801b86e:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 801b872:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 801b876:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 801b87a:	f7f4 f82b 	bl	800f8d4 <rmw_uros_epoch_nanos>
 801b87e:	2304      	movs	r3, #4
 801b880:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 801b884:	e942 0102 	strd	r0, r1, [r2, #-8]
 801b888:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 801b88c:	b014      	add	sp, #80	@ 0x50
 801b88e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b892:	bf00      	nop
 801b894:	2000ebb0 	.word	0x2000ebb0
 801b898:	2000e920 	.word	0x2000e920

0801b89c <rmw_create_guard_condition>:
 801b89c:	b538      	push	{r3, r4, r5, lr}
 801b89e:	4605      	mov	r5, r0
 801b8a0:	4807      	ldr	r0, [pc, #28]	@ (801b8c0 <rmw_create_guard_condition+0x24>)
 801b8a2:	f7fc f807 	bl	80178b4 <get_memory>
 801b8a6:	b148      	cbz	r0, 801b8bc <rmw_create_guard_condition+0x20>
 801b8a8:	6884      	ldr	r4, [r0, #8]
 801b8aa:	2300      	movs	r3, #0
 801b8ac:	7423      	strb	r3, [r4, #16]
 801b8ae:	61e5      	str	r5, [r4, #28]
 801b8b0:	f7fc f886 	bl	80179c0 <rmw_get_implementation_identifier>
 801b8b4:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801b8b8:	f104 0014 	add.w	r0, r4, #20
 801b8bc:	bd38      	pop	{r3, r4, r5, pc}
 801b8be:	bf00      	nop
 801b8c0:	2000c6fc 	.word	0x2000c6fc

0801b8c4 <rmw_destroy_guard_condition>:
 801b8c4:	b508      	push	{r3, lr}
 801b8c6:	4b08      	ldr	r3, [pc, #32]	@ (801b8e8 <rmw_destroy_guard_condition+0x24>)
 801b8c8:	6819      	ldr	r1, [r3, #0]
 801b8ca:	b911      	cbnz	r1, 801b8d2 <rmw_destroy_guard_condition+0xe>
 801b8cc:	e00a      	b.n	801b8e4 <rmw_destroy_guard_condition+0x20>
 801b8ce:	6849      	ldr	r1, [r1, #4]
 801b8d0:	b141      	cbz	r1, 801b8e4 <rmw_destroy_guard_condition+0x20>
 801b8d2:	688b      	ldr	r3, [r1, #8]
 801b8d4:	3314      	adds	r3, #20
 801b8d6:	4298      	cmp	r0, r3
 801b8d8:	d1f9      	bne.n	801b8ce <rmw_destroy_guard_condition+0xa>
 801b8da:	4803      	ldr	r0, [pc, #12]	@ (801b8e8 <rmw_destroy_guard_condition+0x24>)
 801b8dc:	f7fb fffa 	bl	80178d4 <put_memory>
 801b8e0:	2000      	movs	r0, #0
 801b8e2:	bd08      	pop	{r3, pc}
 801b8e4:	2001      	movs	r0, #1
 801b8e6:	bd08      	pop	{r3, pc}
 801b8e8:	2000c6fc 	.word	0x2000c6fc

0801b8ec <rmw_trigger_guard_condition>:
 801b8ec:	b160      	cbz	r0, 801b908 <rmw_trigger_guard_condition+0x1c>
 801b8ee:	b510      	push	{r4, lr}
 801b8f0:	4604      	mov	r4, r0
 801b8f2:	6800      	ldr	r0, [r0, #0]
 801b8f4:	f7f4 fb74 	bl	800ffe0 <is_uxrce_rmw_identifier_valid>
 801b8f8:	b908      	cbnz	r0, 801b8fe <rmw_trigger_guard_condition+0x12>
 801b8fa:	2001      	movs	r0, #1
 801b8fc:	bd10      	pop	{r4, pc}
 801b8fe:	6863      	ldr	r3, [r4, #4]
 801b900:	2201      	movs	r2, #1
 801b902:	741a      	strb	r2, [r3, #16]
 801b904:	2000      	movs	r0, #0
 801b906:	bd10      	pop	{r4, pc}
 801b908:	2001      	movs	r0, #1
 801b90a:	4770      	bx	lr

0801b90c <geometry_msgs__msg__Pose__init>:
 801b90c:	b1d8      	cbz	r0, 801b946 <geometry_msgs__msg__Pose__init+0x3a>
 801b90e:	b538      	push	{r3, r4, r5, lr}
 801b910:	4604      	mov	r4, r0
 801b912:	f000 f8c9 	bl	801baa8 <geometry_msgs__msg__Point__init>
 801b916:	b130      	cbz	r0, 801b926 <geometry_msgs__msg__Pose__init+0x1a>
 801b918:	f104 0518 	add.w	r5, r4, #24
 801b91c:	4628      	mov	r0, r5
 801b91e:	f7fd fc5f 	bl	80191e0 <geometry_msgs__msg__Quaternion__init>
 801b922:	b148      	cbz	r0, 801b938 <geometry_msgs__msg__Pose__init+0x2c>
 801b924:	bd38      	pop	{r3, r4, r5, pc}
 801b926:	4620      	mov	r0, r4
 801b928:	f000 f8c2 	bl	801bab0 <geometry_msgs__msg__Point__fini>
 801b92c:	f104 0018 	add.w	r0, r4, #24
 801b930:	f7fd fc6a 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 801b934:	2000      	movs	r0, #0
 801b936:	bd38      	pop	{r3, r4, r5, pc}
 801b938:	4620      	mov	r0, r4
 801b93a:	f000 f8b9 	bl	801bab0 <geometry_msgs__msg__Point__fini>
 801b93e:	4628      	mov	r0, r5
 801b940:	f7fd fc62 	bl	8019208 <geometry_msgs__msg__Quaternion__fini>
 801b944:	e7f6      	b.n	801b934 <geometry_msgs__msg__Pose__init+0x28>
 801b946:	2000      	movs	r0, #0
 801b948:	4770      	bx	lr
 801b94a:	bf00      	nop

0801b94c <geometry_msgs__msg__Pose__fini>:
 801b94c:	b148      	cbz	r0, 801b962 <geometry_msgs__msg__Pose__fini+0x16>
 801b94e:	b510      	push	{r4, lr}
 801b950:	4604      	mov	r4, r0
 801b952:	f000 f8ad 	bl	801bab0 <geometry_msgs__msg__Point__fini>
 801b956:	f104 0018 	add.w	r0, r4, #24
 801b95a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b95e:	f7fd bc53 	b.w	8019208 <geometry_msgs__msg__Quaternion__fini>
 801b962:	4770      	bx	lr

0801b964 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 801b964:	f000 b8a0 	b.w	801baa8 <geometry_msgs__msg__Point__init>

0801b968 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 801b968:	f000 b8a2 	b.w	801bab0 <geometry_msgs__msg__Point__fini>

0801b96c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801b96c:	4b04      	ldr	r3, [pc, #16]	@ (801b980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b96e:	681a      	ldr	r2, [r3, #0]
 801b970:	b10a      	cbz	r2, 801b976 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 801b972:	4803      	ldr	r0, [pc, #12]	@ (801b980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b974:	4770      	bx	lr
 801b976:	4a03      	ldr	r2, [pc, #12]	@ (801b984 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 801b978:	4801      	ldr	r0, [pc, #4]	@ (801b980 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 801b97a:	6812      	ldr	r2, [r2, #0]
 801b97c:	601a      	str	r2, [r3, #0]
 801b97e:	4770      	bx	lr
 801b980:	20002cb4 	.word	0x20002cb4
 801b984:	20000408 	.word	0x20000408

0801b988 <get_serialized_size_geometry_msgs__msg__Point>:
 801b988:	b1b8      	cbz	r0, 801b9ba <get_serialized_size_geometry_msgs__msg__Point+0x32>
 801b98a:	b570      	push	{r4, r5, r6, lr}
 801b98c:	460d      	mov	r5, r1
 801b98e:	4628      	mov	r0, r5
 801b990:	2108      	movs	r1, #8
 801b992:	f7f2 fb85 	bl	800e0a0 <ucdr_alignment>
 801b996:	2108      	movs	r1, #8
 801b998:	186e      	adds	r6, r5, r1
 801b99a:	4406      	add	r6, r0
 801b99c:	4630      	mov	r0, r6
 801b99e:	f7f2 fb7f 	bl	800e0a0 <ucdr_alignment>
 801b9a2:	f100 0408 	add.w	r4, r0, #8
 801b9a6:	4434      	add	r4, r6
 801b9a8:	2108      	movs	r1, #8
 801b9aa:	4620      	mov	r0, r4
 801b9ac:	f7f2 fb78 	bl	800e0a0 <ucdr_alignment>
 801b9b0:	f1c5 0508 	rsb	r5, r5, #8
 801b9b4:	4405      	add	r5, r0
 801b9b6:	1928      	adds	r0, r5, r4
 801b9b8:	bd70      	pop	{r4, r5, r6, pc}
 801b9ba:	4770      	bx	lr

0801b9bc <_Point__cdr_deserialize>:
 801b9bc:	b538      	push	{r3, r4, r5, lr}
 801b9be:	460c      	mov	r4, r1
 801b9c0:	b171      	cbz	r1, 801b9e0 <_Point__cdr_deserialize+0x24>
 801b9c2:	4605      	mov	r5, r0
 801b9c4:	f7f2 f98e 	bl	800dce4 <ucdr_deserialize_double>
 801b9c8:	f104 0108 	add.w	r1, r4, #8
 801b9cc:	4628      	mov	r0, r5
 801b9ce:	f7f2 f989 	bl	800dce4 <ucdr_deserialize_double>
 801b9d2:	f104 0110 	add.w	r1, r4, #16
 801b9d6:	4628      	mov	r0, r5
 801b9d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b9dc:	f7f2 b982 	b.w	800dce4 <ucdr_deserialize_double>
 801b9e0:	4608      	mov	r0, r1
 801b9e2:	bd38      	pop	{r3, r4, r5, pc}

0801b9e4 <_Point__cdr_serialize>:
 801b9e4:	b198      	cbz	r0, 801ba0e <_Point__cdr_serialize+0x2a>
 801b9e6:	b538      	push	{r3, r4, r5, lr}
 801b9e8:	ed90 0b00 	vldr	d0, [r0]
 801b9ec:	460d      	mov	r5, r1
 801b9ee:	4604      	mov	r4, r0
 801b9f0:	4608      	mov	r0, r1
 801b9f2:	f7f1 ffe7 	bl	800d9c4 <ucdr_serialize_double>
 801b9f6:	ed94 0b02 	vldr	d0, [r4, #8]
 801b9fa:	4628      	mov	r0, r5
 801b9fc:	f7f1 ffe2 	bl	800d9c4 <ucdr_serialize_double>
 801ba00:	ed94 0b04 	vldr	d0, [r4, #16]
 801ba04:	4628      	mov	r0, r5
 801ba06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ba0a:	f7f1 bfdb 	b.w	800d9c4 <ucdr_serialize_double>
 801ba0e:	4770      	bx	lr

0801ba10 <_Point__get_serialized_size>:
 801ba10:	b1a0      	cbz	r0, 801ba3c <_Point__get_serialized_size+0x2c>
 801ba12:	b538      	push	{r3, r4, r5, lr}
 801ba14:	2108      	movs	r1, #8
 801ba16:	2000      	movs	r0, #0
 801ba18:	f7f2 fb42 	bl	800e0a0 <ucdr_alignment>
 801ba1c:	f100 0508 	add.w	r5, r0, #8
 801ba20:	2108      	movs	r1, #8
 801ba22:	4628      	mov	r0, r5
 801ba24:	f7f2 fb3c 	bl	800e0a0 <ucdr_alignment>
 801ba28:	f100 0408 	add.w	r4, r0, #8
 801ba2c:	442c      	add	r4, r5
 801ba2e:	2108      	movs	r1, #8
 801ba30:	4620      	mov	r0, r4
 801ba32:	f7f2 fb35 	bl	800e0a0 <ucdr_alignment>
 801ba36:	3008      	adds	r0, #8
 801ba38:	4420      	add	r0, r4
 801ba3a:	bd38      	pop	{r3, r4, r5, pc}
 801ba3c:	4770      	bx	lr
 801ba3e:	bf00      	nop

0801ba40 <_Point__max_serialized_size>:
 801ba40:	b538      	push	{r3, r4, r5, lr}
 801ba42:	2108      	movs	r1, #8
 801ba44:	2000      	movs	r0, #0
 801ba46:	f7f2 fb2b 	bl	800e0a0 <ucdr_alignment>
 801ba4a:	f100 0508 	add.w	r5, r0, #8
 801ba4e:	2108      	movs	r1, #8
 801ba50:	4628      	mov	r0, r5
 801ba52:	f7f2 fb25 	bl	800e0a0 <ucdr_alignment>
 801ba56:	f100 0408 	add.w	r4, r0, #8
 801ba5a:	442c      	add	r4, r5
 801ba5c:	2108      	movs	r1, #8
 801ba5e:	4620      	mov	r0, r4
 801ba60:	f7f2 fb1e 	bl	800e0a0 <ucdr_alignment>
 801ba64:	3008      	adds	r0, #8
 801ba66:	4420      	add	r0, r4
 801ba68:	bd38      	pop	{r3, r4, r5, pc}
 801ba6a:	bf00      	nop

0801ba6c <max_serialized_size_geometry_msgs__msg__Point>:
 801ba6c:	b570      	push	{r4, r5, r6, lr}
 801ba6e:	2301      	movs	r3, #1
 801ba70:	460c      	mov	r4, r1
 801ba72:	7003      	strb	r3, [r0, #0]
 801ba74:	2108      	movs	r1, #8
 801ba76:	4620      	mov	r0, r4
 801ba78:	f7f2 fb12 	bl	800e0a0 <ucdr_alignment>
 801ba7c:	2108      	movs	r1, #8
 801ba7e:	1863      	adds	r3, r4, r1
 801ba80:	18c6      	adds	r6, r0, r3
 801ba82:	4630      	mov	r0, r6
 801ba84:	f7f2 fb0c 	bl	800e0a0 <ucdr_alignment>
 801ba88:	f100 0508 	add.w	r5, r0, #8
 801ba8c:	4435      	add	r5, r6
 801ba8e:	2108      	movs	r1, #8
 801ba90:	4628      	mov	r0, r5
 801ba92:	f7f2 fb05 	bl	800e0a0 <ucdr_alignment>
 801ba96:	f1c4 0408 	rsb	r4, r4, #8
 801ba9a:	4420      	add	r0, r4
 801ba9c:	4428      	add	r0, r5
 801ba9e:	bd70      	pop	{r4, r5, r6, pc}

0801baa0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 801baa0:	4800      	ldr	r0, [pc, #0]	@ (801baa4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 801baa2:	4770      	bx	lr
 801baa4:	20002d80 	.word	0x20002d80

0801baa8 <geometry_msgs__msg__Point__init>:
 801baa8:	3800      	subs	r0, #0
 801baaa:	bf18      	it	ne
 801baac:	2001      	movne	r0, #1
 801baae:	4770      	bx	lr

0801bab0 <geometry_msgs__msg__Point__fini>:
 801bab0:	4770      	bx	lr
 801bab2:	bf00      	nop

0801bab4 <calloc>:
 801bab4:	4b02      	ldr	r3, [pc, #8]	@ (801bac0 <calloc+0xc>)
 801bab6:	460a      	mov	r2, r1
 801bab8:	4601      	mov	r1, r0
 801baba:	6818      	ldr	r0, [r3, #0]
 801babc:	f000 b802 	b.w	801bac4 <_calloc_r>
 801bac0:	20002dc0 	.word	0x20002dc0

0801bac4 <_calloc_r>:
 801bac4:	b570      	push	{r4, r5, r6, lr}
 801bac6:	fba1 5402 	umull	r5, r4, r1, r2
 801baca:	b934      	cbnz	r4, 801bada <_calloc_r+0x16>
 801bacc:	4629      	mov	r1, r5
 801bace:	f000 f899 	bl	801bc04 <_malloc_r>
 801bad2:	4606      	mov	r6, r0
 801bad4:	b928      	cbnz	r0, 801bae2 <_calloc_r+0x1e>
 801bad6:	4630      	mov	r0, r6
 801bad8:	bd70      	pop	{r4, r5, r6, pc}
 801bada:	220c      	movs	r2, #12
 801badc:	6002      	str	r2, [r0, #0]
 801bade:	2600      	movs	r6, #0
 801bae0:	e7f9      	b.n	801bad6 <_calloc_r+0x12>
 801bae2:	462a      	mov	r2, r5
 801bae4:	4621      	mov	r1, r4
 801bae6:	f000 fd33 	bl	801c550 <memset>
 801baea:	e7f4      	b.n	801bad6 <_calloc_r+0x12>

0801baec <exit>:
 801baec:	b508      	push	{r3, lr}
 801baee:	4b06      	ldr	r3, [pc, #24]	@ (801bb08 <exit+0x1c>)
 801baf0:	4604      	mov	r4, r0
 801baf2:	b113      	cbz	r3, 801bafa <exit+0xe>
 801baf4:	2100      	movs	r1, #0
 801baf6:	f3af 8000 	nop.w
 801bafa:	4b04      	ldr	r3, [pc, #16]	@ (801bb0c <exit+0x20>)
 801bafc:	681b      	ldr	r3, [r3, #0]
 801bafe:	b103      	cbz	r3, 801bb02 <exit+0x16>
 801bb00:	4798      	blx	r3
 801bb02:	4620      	mov	r0, r4
 801bb04:	f7e6 fbc0 	bl	8002288 <_exit>
 801bb08:	00000000 	.word	0x00000000
 801bb0c:	200116d8 	.word	0x200116d8

0801bb10 <getenv>:
 801bb10:	b507      	push	{r0, r1, r2, lr}
 801bb12:	4b04      	ldr	r3, [pc, #16]	@ (801bb24 <getenv+0x14>)
 801bb14:	4601      	mov	r1, r0
 801bb16:	aa01      	add	r2, sp, #4
 801bb18:	6818      	ldr	r0, [r3, #0]
 801bb1a:	f000 f805 	bl	801bb28 <_findenv_r>
 801bb1e:	b003      	add	sp, #12
 801bb20:	f85d fb04 	ldr.w	pc, [sp], #4
 801bb24:	20002dc0 	.word	0x20002dc0

0801bb28 <_findenv_r>:
 801bb28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb2c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 801bb9c <_findenv_r+0x74>
 801bb30:	4606      	mov	r6, r0
 801bb32:	4689      	mov	r9, r1
 801bb34:	4617      	mov	r7, r2
 801bb36:	f000 fe71 	bl	801c81c <__env_lock>
 801bb3a:	f8da 4000 	ldr.w	r4, [sl]
 801bb3e:	b134      	cbz	r4, 801bb4e <_findenv_r+0x26>
 801bb40:	464b      	mov	r3, r9
 801bb42:	4698      	mov	r8, r3
 801bb44:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bb48:	b13a      	cbz	r2, 801bb5a <_findenv_r+0x32>
 801bb4a:	2a3d      	cmp	r2, #61	@ 0x3d
 801bb4c:	d1f9      	bne.n	801bb42 <_findenv_r+0x1a>
 801bb4e:	4630      	mov	r0, r6
 801bb50:	f000 fe6a 	bl	801c828 <__env_unlock>
 801bb54:	2000      	movs	r0, #0
 801bb56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb5a:	eba8 0809 	sub.w	r8, r8, r9
 801bb5e:	46a3      	mov	fp, r4
 801bb60:	f854 0b04 	ldr.w	r0, [r4], #4
 801bb64:	2800      	cmp	r0, #0
 801bb66:	d0f2      	beq.n	801bb4e <_findenv_r+0x26>
 801bb68:	4642      	mov	r2, r8
 801bb6a:	4649      	mov	r1, r9
 801bb6c:	f000 fd05 	bl	801c57a <strncmp>
 801bb70:	2800      	cmp	r0, #0
 801bb72:	d1f4      	bne.n	801bb5e <_findenv_r+0x36>
 801bb74:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801bb78:	eb03 0508 	add.w	r5, r3, r8
 801bb7c:	f813 3008 	ldrb.w	r3, [r3, r8]
 801bb80:	2b3d      	cmp	r3, #61	@ 0x3d
 801bb82:	d1ec      	bne.n	801bb5e <_findenv_r+0x36>
 801bb84:	f8da 3000 	ldr.w	r3, [sl]
 801bb88:	ebab 0303 	sub.w	r3, fp, r3
 801bb8c:	109b      	asrs	r3, r3, #2
 801bb8e:	4630      	mov	r0, r6
 801bb90:	603b      	str	r3, [r7, #0]
 801bb92:	f000 fe49 	bl	801c828 <__env_unlock>
 801bb96:	1c68      	adds	r0, r5, #1
 801bb98:	e7dd      	b.n	801bb56 <_findenv_r+0x2e>
 801bb9a:	bf00      	nop
 801bb9c:	20000008 	.word	0x20000008

0801bba0 <malloc>:
 801bba0:	4b02      	ldr	r3, [pc, #8]	@ (801bbac <malloc+0xc>)
 801bba2:	4601      	mov	r1, r0
 801bba4:	6818      	ldr	r0, [r3, #0]
 801bba6:	f000 b82d 	b.w	801bc04 <_malloc_r>
 801bbaa:	bf00      	nop
 801bbac:	20002dc0 	.word	0x20002dc0

0801bbb0 <free>:
 801bbb0:	4b02      	ldr	r3, [pc, #8]	@ (801bbbc <free+0xc>)
 801bbb2:	4601      	mov	r1, r0
 801bbb4:	6818      	ldr	r0, [r3, #0]
 801bbb6:	f000 be3d 	b.w	801c834 <_free_r>
 801bbba:	bf00      	nop
 801bbbc:	20002dc0 	.word	0x20002dc0

0801bbc0 <sbrk_aligned>:
 801bbc0:	b570      	push	{r4, r5, r6, lr}
 801bbc2:	4e0f      	ldr	r6, [pc, #60]	@ (801bc00 <sbrk_aligned+0x40>)
 801bbc4:	460c      	mov	r4, r1
 801bbc6:	6831      	ldr	r1, [r6, #0]
 801bbc8:	4605      	mov	r5, r0
 801bbca:	b911      	cbnz	r1, 801bbd2 <sbrk_aligned+0x12>
 801bbcc:	f000 fda2 	bl	801c714 <_sbrk_r>
 801bbd0:	6030      	str	r0, [r6, #0]
 801bbd2:	4621      	mov	r1, r4
 801bbd4:	4628      	mov	r0, r5
 801bbd6:	f000 fd9d 	bl	801c714 <_sbrk_r>
 801bbda:	1c43      	adds	r3, r0, #1
 801bbdc:	d103      	bne.n	801bbe6 <sbrk_aligned+0x26>
 801bbde:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801bbe2:	4620      	mov	r0, r4
 801bbe4:	bd70      	pop	{r4, r5, r6, pc}
 801bbe6:	1cc4      	adds	r4, r0, #3
 801bbe8:	f024 0403 	bic.w	r4, r4, #3
 801bbec:	42a0      	cmp	r0, r4
 801bbee:	d0f8      	beq.n	801bbe2 <sbrk_aligned+0x22>
 801bbf0:	1a21      	subs	r1, r4, r0
 801bbf2:	4628      	mov	r0, r5
 801bbf4:	f000 fd8e 	bl	801c714 <_sbrk_r>
 801bbf8:	3001      	adds	r0, #1
 801bbfa:	d1f2      	bne.n	801bbe2 <sbrk_aligned+0x22>
 801bbfc:	e7ef      	b.n	801bbde <sbrk_aligned+0x1e>
 801bbfe:	bf00      	nop
 801bc00:	20011598 	.word	0x20011598

0801bc04 <_malloc_r>:
 801bc04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bc08:	1ccd      	adds	r5, r1, #3
 801bc0a:	f025 0503 	bic.w	r5, r5, #3
 801bc0e:	3508      	adds	r5, #8
 801bc10:	2d0c      	cmp	r5, #12
 801bc12:	bf38      	it	cc
 801bc14:	250c      	movcc	r5, #12
 801bc16:	2d00      	cmp	r5, #0
 801bc18:	4606      	mov	r6, r0
 801bc1a:	db01      	blt.n	801bc20 <_malloc_r+0x1c>
 801bc1c:	42a9      	cmp	r1, r5
 801bc1e:	d904      	bls.n	801bc2a <_malloc_r+0x26>
 801bc20:	230c      	movs	r3, #12
 801bc22:	6033      	str	r3, [r6, #0]
 801bc24:	2000      	movs	r0, #0
 801bc26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bc2a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801bd00 <_malloc_r+0xfc>
 801bc2e:	f000 f869 	bl	801bd04 <__malloc_lock>
 801bc32:	f8d8 3000 	ldr.w	r3, [r8]
 801bc36:	461c      	mov	r4, r3
 801bc38:	bb44      	cbnz	r4, 801bc8c <_malloc_r+0x88>
 801bc3a:	4629      	mov	r1, r5
 801bc3c:	4630      	mov	r0, r6
 801bc3e:	f7ff ffbf 	bl	801bbc0 <sbrk_aligned>
 801bc42:	1c43      	adds	r3, r0, #1
 801bc44:	4604      	mov	r4, r0
 801bc46:	d158      	bne.n	801bcfa <_malloc_r+0xf6>
 801bc48:	f8d8 4000 	ldr.w	r4, [r8]
 801bc4c:	4627      	mov	r7, r4
 801bc4e:	2f00      	cmp	r7, #0
 801bc50:	d143      	bne.n	801bcda <_malloc_r+0xd6>
 801bc52:	2c00      	cmp	r4, #0
 801bc54:	d04b      	beq.n	801bcee <_malloc_r+0xea>
 801bc56:	6823      	ldr	r3, [r4, #0]
 801bc58:	4639      	mov	r1, r7
 801bc5a:	4630      	mov	r0, r6
 801bc5c:	eb04 0903 	add.w	r9, r4, r3
 801bc60:	f000 fd58 	bl	801c714 <_sbrk_r>
 801bc64:	4581      	cmp	r9, r0
 801bc66:	d142      	bne.n	801bcee <_malloc_r+0xea>
 801bc68:	6821      	ldr	r1, [r4, #0]
 801bc6a:	1a6d      	subs	r5, r5, r1
 801bc6c:	4629      	mov	r1, r5
 801bc6e:	4630      	mov	r0, r6
 801bc70:	f7ff ffa6 	bl	801bbc0 <sbrk_aligned>
 801bc74:	3001      	adds	r0, #1
 801bc76:	d03a      	beq.n	801bcee <_malloc_r+0xea>
 801bc78:	6823      	ldr	r3, [r4, #0]
 801bc7a:	442b      	add	r3, r5
 801bc7c:	6023      	str	r3, [r4, #0]
 801bc7e:	f8d8 3000 	ldr.w	r3, [r8]
 801bc82:	685a      	ldr	r2, [r3, #4]
 801bc84:	bb62      	cbnz	r2, 801bce0 <_malloc_r+0xdc>
 801bc86:	f8c8 7000 	str.w	r7, [r8]
 801bc8a:	e00f      	b.n	801bcac <_malloc_r+0xa8>
 801bc8c:	6822      	ldr	r2, [r4, #0]
 801bc8e:	1b52      	subs	r2, r2, r5
 801bc90:	d420      	bmi.n	801bcd4 <_malloc_r+0xd0>
 801bc92:	2a0b      	cmp	r2, #11
 801bc94:	d917      	bls.n	801bcc6 <_malloc_r+0xc2>
 801bc96:	1961      	adds	r1, r4, r5
 801bc98:	42a3      	cmp	r3, r4
 801bc9a:	6025      	str	r5, [r4, #0]
 801bc9c:	bf18      	it	ne
 801bc9e:	6059      	strne	r1, [r3, #4]
 801bca0:	6863      	ldr	r3, [r4, #4]
 801bca2:	bf08      	it	eq
 801bca4:	f8c8 1000 	streq.w	r1, [r8]
 801bca8:	5162      	str	r2, [r4, r5]
 801bcaa:	604b      	str	r3, [r1, #4]
 801bcac:	4630      	mov	r0, r6
 801bcae:	f000 f82f 	bl	801bd10 <__malloc_unlock>
 801bcb2:	f104 000b 	add.w	r0, r4, #11
 801bcb6:	1d23      	adds	r3, r4, #4
 801bcb8:	f020 0007 	bic.w	r0, r0, #7
 801bcbc:	1ac2      	subs	r2, r0, r3
 801bcbe:	bf1c      	itt	ne
 801bcc0:	1a1b      	subne	r3, r3, r0
 801bcc2:	50a3      	strne	r3, [r4, r2]
 801bcc4:	e7af      	b.n	801bc26 <_malloc_r+0x22>
 801bcc6:	6862      	ldr	r2, [r4, #4]
 801bcc8:	42a3      	cmp	r3, r4
 801bcca:	bf0c      	ite	eq
 801bccc:	f8c8 2000 	streq.w	r2, [r8]
 801bcd0:	605a      	strne	r2, [r3, #4]
 801bcd2:	e7eb      	b.n	801bcac <_malloc_r+0xa8>
 801bcd4:	4623      	mov	r3, r4
 801bcd6:	6864      	ldr	r4, [r4, #4]
 801bcd8:	e7ae      	b.n	801bc38 <_malloc_r+0x34>
 801bcda:	463c      	mov	r4, r7
 801bcdc:	687f      	ldr	r7, [r7, #4]
 801bcde:	e7b6      	b.n	801bc4e <_malloc_r+0x4a>
 801bce0:	461a      	mov	r2, r3
 801bce2:	685b      	ldr	r3, [r3, #4]
 801bce4:	42a3      	cmp	r3, r4
 801bce6:	d1fb      	bne.n	801bce0 <_malloc_r+0xdc>
 801bce8:	2300      	movs	r3, #0
 801bcea:	6053      	str	r3, [r2, #4]
 801bcec:	e7de      	b.n	801bcac <_malloc_r+0xa8>
 801bcee:	230c      	movs	r3, #12
 801bcf0:	6033      	str	r3, [r6, #0]
 801bcf2:	4630      	mov	r0, r6
 801bcf4:	f000 f80c 	bl	801bd10 <__malloc_unlock>
 801bcf8:	e794      	b.n	801bc24 <_malloc_r+0x20>
 801bcfa:	6005      	str	r5, [r0, #0]
 801bcfc:	e7d6      	b.n	801bcac <_malloc_r+0xa8>
 801bcfe:	bf00      	nop
 801bd00:	2001159c 	.word	0x2001159c

0801bd04 <__malloc_lock>:
 801bd04:	4801      	ldr	r0, [pc, #4]	@ (801bd0c <__malloc_lock+0x8>)
 801bd06:	f000 bd52 	b.w	801c7ae <__retarget_lock_acquire_recursive>
 801bd0a:	bf00      	nop
 801bd0c:	200116e1 	.word	0x200116e1

0801bd10 <__malloc_unlock>:
 801bd10:	4801      	ldr	r0, [pc, #4]	@ (801bd18 <__malloc_unlock+0x8>)
 801bd12:	f000 bd4d 	b.w	801c7b0 <__retarget_lock_release_recursive>
 801bd16:	bf00      	nop
 801bd18:	200116e1 	.word	0x200116e1

0801bd1c <srand>:
 801bd1c:	b538      	push	{r3, r4, r5, lr}
 801bd1e:	4b10      	ldr	r3, [pc, #64]	@ (801bd60 <srand+0x44>)
 801bd20:	681d      	ldr	r5, [r3, #0]
 801bd22:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bd24:	4604      	mov	r4, r0
 801bd26:	b9b3      	cbnz	r3, 801bd56 <srand+0x3a>
 801bd28:	2018      	movs	r0, #24
 801bd2a:	f7ff ff39 	bl	801bba0 <malloc>
 801bd2e:	4602      	mov	r2, r0
 801bd30:	6328      	str	r0, [r5, #48]	@ 0x30
 801bd32:	b920      	cbnz	r0, 801bd3e <srand+0x22>
 801bd34:	4b0b      	ldr	r3, [pc, #44]	@ (801bd64 <srand+0x48>)
 801bd36:	480c      	ldr	r0, [pc, #48]	@ (801bd68 <srand+0x4c>)
 801bd38:	2146      	movs	r1, #70	@ 0x46
 801bd3a:	f000 fd51 	bl	801c7e0 <__assert_func>
 801bd3e:	490b      	ldr	r1, [pc, #44]	@ (801bd6c <srand+0x50>)
 801bd40:	4b0b      	ldr	r3, [pc, #44]	@ (801bd70 <srand+0x54>)
 801bd42:	e9c0 1300 	strd	r1, r3, [r0]
 801bd46:	4b0b      	ldr	r3, [pc, #44]	@ (801bd74 <srand+0x58>)
 801bd48:	6083      	str	r3, [r0, #8]
 801bd4a:	230b      	movs	r3, #11
 801bd4c:	8183      	strh	r3, [r0, #12]
 801bd4e:	2100      	movs	r1, #0
 801bd50:	2001      	movs	r0, #1
 801bd52:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bd56:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801bd58:	2200      	movs	r2, #0
 801bd5a:	611c      	str	r4, [r3, #16]
 801bd5c:	615a      	str	r2, [r3, #20]
 801bd5e:	bd38      	pop	{r3, r4, r5, pc}
 801bd60:	20002dc0 	.word	0x20002dc0
 801bd64:	08020458 	.word	0x08020458
 801bd68:	0802046f 	.word	0x0802046f
 801bd6c:	abcd330e 	.word	0xabcd330e
 801bd70:	e66d1234 	.word	0xe66d1234
 801bd74:	0005deec 	.word	0x0005deec

0801bd78 <rand>:
 801bd78:	4b16      	ldr	r3, [pc, #88]	@ (801bdd4 <rand+0x5c>)
 801bd7a:	b510      	push	{r4, lr}
 801bd7c:	681c      	ldr	r4, [r3, #0]
 801bd7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801bd80:	b9b3      	cbnz	r3, 801bdb0 <rand+0x38>
 801bd82:	2018      	movs	r0, #24
 801bd84:	f7ff ff0c 	bl	801bba0 <malloc>
 801bd88:	4602      	mov	r2, r0
 801bd8a:	6320      	str	r0, [r4, #48]	@ 0x30
 801bd8c:	b920      	cbnz	r0, 801bd98 <rand+0x20>
 801bd8e:	4b12      	ldr	r3, [pc, #72]	@ (801bdd8 <rand+0x60>)
 801bd90:	4812      	ldr	r0, [pc, #72]	@ (801bddc <rand+0x64>)
 801bd92:	2152      	movs	r1, #82	@ 0x52
 801bd94:	f000 fd24 	bl	801c7e0 <__assert_func>
 801bd98:	4911      	ldr	r1, [pc, #68]	@ (801bde0 <rand+0x68>)
 801bd9a:	4b12      	ldr	r3, [pc, #72]	@ (801bde4 <rand+0x6c>)
 801bd9c:	e9c0 1300 	strd	r1, r3, [r0]
 801bda0:	4b11      	ldr	r3, [pc, #68]	@ (801bde8 <rand+0x70>)
 801bda2:	6083      	str	r3, [r0, #8]
 801bda4:	230b      	movs	r3, #11
 801bda6:	8183      	strh	r3, [r0, #12]
 801bda8:	2100      	movs	r1, #0
 801bdaa:	2001      	movs	r0, #1
 801bdac:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801bdb0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801bdb2:	480e      	ldr	r0, [pc, #56]	@ (801bdec <rand+0x74>)
 801bdb4:	690b      	ldr	r3, [r1, #16]
 801bdb6:	694c      	ldr	r4, [r1, #20]
 801bdb8:	4a0d      	ldr	r2, [pc, #52]	@ (801bdf0 <rand+0x78>)
 801bdba:	4358      	muls	r0, r3
 801bdbc:	fb02 0004 	mla	r0, r2, r4, r0
 801bdc0:	fba3 3202 	umull	r3, r2, r3, r2
 801bdc4:	3301      	adds	r3, #1
 801bdc6:	eb40 0002 	adc.w	r0, r0, r2
 801bdca:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801bdce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801bdd2:	bd10      	pop	{r4, pc}
 801bdd4:	20002dc0 	.word	0x20002dc0
 801bdd8:	08020458 	.word	0x08020458
 801bddc:	0802046f 	.word	0x0802046f
 801bde0:	abcd330e 	.word	0xabcd330e
 801bde4:	e66d1234 	.word	0xe66d1234
 801bde8:	0005deec 	.word	0x0005deec
 801bdec:	5851f42d 	.word	0x5851f42d
 801bdf0:	4c957f2d 	.word	0x4c957f2d

0801bdf4 <realloc>:
 801bdf4:	4b02      	ldr	r3, [pc, #8]	@ (801be00 <realloc+0xc>)
 801bdf6:	460a      	mov	r2, r1
 801bdf8:	4601      	mov	r1, r0
 801bdfa:	6818      	ldr	r0, [r3, #0]
 801bdfc:	f000 b802 	b.w	801be04 <_realloc_r>
 801be00:	20002dc0 	.word	0x20002dc0

0801be04 <_realloc_r>:
 801be04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be08:	4607      	mov	r7, r0
 801be0a:	4614      	mov	r4, r2
 801be0c:	460d      	mov	r5, r1
 801be0e:	b921      	cbnz	r1, 801be1a <_realloc_r+0x16>
 801be10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801be14:	4611      	mov	r1, r2
 801be16:	f7ff bef5 	b.w	801bc04 <_malloc_r>
 801be1a:	b92a      	cbnz	r2, 801be28 <_realloc_r+0x24>
 801be1c:	f000 fd0a 	bl	801c834 <_free_r>
 801be20:	4625      	mov	r5, r4
 801be22:	4628      	mov	r0, r5
 801be24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be28:	f000 fd4e 	bl	801c8c8 <_malloc_usable_size_r>
 801be2c:	4284      	cmp	r4, r0
 801be2e:	4606      	mov	r6, r0
 801be30:	d802      	bhi.n	801be38 <_realloc_r+0x34>
 801be32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801be36:	d8f4      	bhi.n	801be22 <_realloc_r+0x1e>
 801be38:	4621      	mov	r1, r4
 801be3a:	4638      	mov	r0, r7
 801be3c:	f7ff fee2 	bl	801bc04 <_malloc_r>
 801be40:	4680      	mov	r8, r0
 801be42:	b908      	cbnz	r0, 801be48 <_realloc_r+0x44>
 801be44:	4645      	mov	r5, r8
 801be46:	e7ec      	b.n	801be22 <_realloc_r+0x1e>
 801be48:	42b4      	cmp	r4, r6
 801be4a:	4622      	mov	r2, r4
 801be4c:	4629      	mov	r1, r5
 801be4e:	bf28      	it	cs
 801be50:	4632      	movcs	r2, r6
 801be52:	f000 fcb6 	bl	801c7c2 <memcpy>
 801be56:	4629      	mov	r1, r5
 801be58:	4638      	mov	r0, r7
 801be5a:	f000 fceb 	bl	801c834 <_free_r>
 801be5e:	e7f1      	b.n	801be44 <_realloc_r+0x40>

0801be60 <_strtoul_l.isra.0>:
 801be60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801be64:	4e34      	ldr	r6, [pc, #208]	@ (801bf38 <_strtoul_l.isra.0+0xd8>)
 801be66:	4686      	mov	lr, r0
 801be68:	460d      	mov	r5, r1
 801be6a:	4628      	mov	r0, r5
 801be6c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801be70:	5d37      	ldrb	r7, [r6, r4]
 801be72:	f017 0708 	ands.w	r7, r7, #8
 801be76:	d1f8      	bne.n	801be6a <_strtoul_l.isra.0+0xa>
 801be78:	2c2d      	cmp	r4, #45	@ 0x2d
 801be7a:	d110      	bne.n	801be9e <_strtoul_l.isra.0+0x3e>
 801be7c:	782c      	ldrb	r4, [r5, #0]
 801be7e:	2701      	movs	r7, #1
 801be80:	1c85      	adds	r5, r0, #2
 801be82:	f033 0010 	bics.w	r0, r3, #16
 801be86:	d115      	bne.n	801beb4 <_strtoul_l.isra.0+0x54>
 801be88:	2c30      	cmp	r4, #48	@ 0x30
 801be8a:	d10d      	bne.n	801bea8 <_strtoul_l.isra.0+0x48>
 801be8c:	7828      	ldrb	r0, [r5, #0]
 801be8e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801be92:	2858      	cmp	r0, #88	@ 0x58
 801be94:	d108      	bne.n	801bea8 <_strtoul_l.isra.0+0x48>
 801be96:	786c      	ldrb	r4, [r5, #1]
 801be98:	3502      	adds	r5, #2
 801be9a:	2310      	movs	r3, #16
 801be9c:	e00a      	b.n	801beb4 <_strtoul_l.isra.0+0x54>
 801be9e:	2c2b      	cmp	r4, #43	@ 0x2b
 801bea0:	bf04      	itt	eq
 801bea2:	782c      	ldrbeq	r4, [r5, #0]
 801bea4:	1c85      	addeq	r5, r0, #2
 801bea6:	e7ec      	b.n	801be82 <_strtoul_l.isra.0+0x22>
 801bea8:	2b00      	cmp	r3, #0
 801beaa:	d1f6      	bne.n	801be9a <_strtoul_l.isra.0+0x3a>
 801beac:	2c30      	cmp	r4, #48	@ 0x30
 801beae:	bf14      	ite	ne
 801beb0:	230a      	movne	r3, #10
 801beb2:	2308      	moveq	r3, #8
 801beb4:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 801beb8:	2600      	movs	r6, #0
 801beba:	fbb8 f8f3 	udiv	r8, r8, r3
 801bebe:	fb03 f908 	mul.w	r9, r3, r8
 801bec2:	ea6f 0909 	mvn.w	r9, r9
 801bec6:	4630      	mov	r0, r6
 801bec8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801becc:	f1bc 0f09 	cmp.w	ip, #9
 801bed0:	d810      	bhi.n	801bef4 <_strtoul_l.isra.0+0x94>
 801bed2:	4664      	mov	r4, ip
 801bed4:	42a3      	cmp	r3, r4
 801bed6:	dd1e      	ble.n	801bf16 <_strtoul_l.isra.0+0xb6>
 801bed8:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 801bedc:	d007      	beq.n	801beee <_strtoul_l.isra.0+0x8e>
 801bede:	4580      	cmp	r8, r0
 801bee0:	d316      	bcc.n	801bf10 <_strtoul_l.isra.0+0xb0>
 801bee2:	d101      	bne.n	801bee8 <_strtoul_l.isra.0+0x88>
 801bee4:	45a1      	cmp	r9, r4
 801bee6:	db13      	blt.n	801bf10 <_strtoul_l.isra.0+0xb0>
 801bee8:	fb00 4003 	mla	r0, r0, r3, r4
 801beec:	2601      	movs	r6, #1
 801beee:	f815 4b01 	ldrb.w	r4, [r5], #1
 801bef2:	e7e9      	b.n	801bec8 <_strtoul_l.isra.0+0x68>
 801bef4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801bef8:	f1bc 0f19 	cmp.w	ip, #25
 801befc:	d801      	bhi.n	801bf02 <_strtoul_l.isra.0+0xa2>
 801befe:	3c37      	subs	r4, #55	@ 0x37
 801bf00:	e7e8      	b.n	801bed4 <_strtoul_l.isra.0+0x74>
 801bf02:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801bf06:	f1bc 0f19 	cmp.w	ip, #25
 801bf0a:	d804      	bhi.n	801bf16 <_strtoul_l.isra.0+0xb6>
 801bf0c:	3c57      	subs	r4, #87	@ 0x57
 801bf0e:	e7e1      	b.n	801bed4 <_strtoul_l.isra.0+0x74>
 801bf10:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801bf14:	e7eb      	b.n	801beee <_strtoul_l.isra.0+0x8e>
 801bf16:	1c73      	adds	r3, r6, #1
 801bf18:	d106      	bne.n	801bf28 <_strtoul_l.isra.0+0xc8>
 801bf1a:	2322      	movs	r3, #34	@ 0x22
 801bf1c:	f8ce 3000 	str.w	r3, [lr]
 801bf20:	4630      	mov	r0, r6
 801bf22:	b932      	cbnz	r2, 801bf32 <_strtoul_l.isra.0+0xd2>
 801bf24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bf28:	b107      	cbz	r7, 801bf2c <_strtoul_l.isra.0+0xcc>
 801bf2a:	4240      	negs	r0, r0
 801bf2c:	2a00      	cmp	r2, #0
 801bf2e:	d0f9      	beq.n	801bf24 <_strtoul_l.isra.0+0xc4>
 801bf30:	b106      	cbz	r6, 801bf34 <_strtoul_l.isra.0+0xd4>
 801bf32:	1e69      	subs	r1, r5, #1
 801bf34:	6011      	str	r1, [r2, #0]
 801bf36:	e7f5      	b.n	801bf24 <_strtoul_l.isra.0+0xc4>
 801bf38:	08020537 	.word	0x08020537

0801bf3c <strtoul>:
 801bf3c:	4613      	mov	r3, r2
 801bf3e:	460a      	mov	r2, r1
 801bf40:	4601      	mov	r1, r0
 801bf42:	4802      	ldr	r0, [pc, #8]	@ (801bf4c <strtoul+0x10>)
 801bf44:	6800      	ldr	r0, [r0, #0]
 801bf46:	f7ff bf8b 	b.w	801be60 <_strtoul_l.isra.0>
 801bf4a:	bf00      	nop
 801bf4c:	20002dc0 	.word	0x20002dc0

0801bf50 <std>:
 801bf50:	2300      	movs	r3, #0
 801bf52:	b510      	push	{r4, lr}
 801bf54:	4604      	mov	r4, r0
 801bf56:	e9c0 3300 	strd	r3, r3, [r0]
 801bf5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801bf5e:	6083      	str	r3, [r0, #8]
 801bf60:	8181      	strh	r1, [r0, #12]
 801bf62:	6643      	str	r3, [r0, #100]	@ 0x64
 801bf64:	81c2      	strh	r2, [r0, #14]
 801bf66:	6183      	str	r3, [r0, #24]
 801bf68:	4619      	mov	r1, r3
 801bf6a:	2208      	movs	r2, #8
 801bf6c:	305c      	adds	r0, #92	@ 0x5c
 801bf6e:	f000 faef 	bl	801c550 <memset>
 801bf72:	4b0d      	ldr	r3, [pc, #52]	@ (801bfa8 <std+0x58>)
 801bf74:	6263      	str	r3, [r4, #36]	@ 0x24
 801bf76:	4b0d      	ldr	r3, [pc, #52]	@ (801bfac <std+0x5c>)
 801bf78:	62a3      	str	r3, [r4, #40]	@ 0x28
 801bf7a:	4b0d      	ldr	r3, [pc, #52]	@ (801bfb0 <std+0x60>)
 801bf7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801bf7e:	4b0d      	ldr	r3, [pc, #52]	@ (801bfb4 <std+0x64>)
 801bf80:	6323      	str	r3, [r4, #48]	@ 0x30
 801bf82:	4b0d      	ldr	r3, [pc, #52]	@ (801bfb8 <std+0x68>)
 801bf84:	6224      	str	r4, [r4, #32]
 801bf86:	429c      	cmp	r4, r3
 801bf88:	d006      	beq.n	801bf98 <std+0x48>
 801bf8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801bf8e:	4294      	cmp	r4, r2
 801bf90:	d002      	beq.n	801bf98 <std+0x48>
 801bf92:	33d0      	adds	r3, #208	@ 0xd0
 801bf94:	429c      	cmp	r4, r3
 801bf96:	d105      	bne.n	801bfa4 <std+0x54>
 801bf98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801bf9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bfa0:	f000 bc04 	b.w	801c7ac <__retarget_lock_init_recursive>
 801bfa4:	bd10      	pop	{r4, pc}
 801bfa6:	bf00      	nop
 801bfa8:	0801c2d5 	.word	0x0801c2d5
 801bfac:	0801c2f7 	.word	0x0801c2f7
 801bfb0:	0801c32f 	.word	0x0801c32f
 801bfb4:	0801c353 	.word	0x0801c353
 801bfb8:	200115a0 	.word	0x200115a0

0801bfbc <stdio_exit_handler>:
 801bfbc:	4a02      	ldr	r2, [pc, #8]	@ (801bfc8 <stdio_exit_handler+0xc>)
 801bfbe:	4903      	ldr	r1, [pc, #12]	@ (801bfcc <stdio_exit_handler+0x10>)
 801bfc0:	4803      	ldr	r0, [pc, #12]	@ (801bfd0 <stdio_exit_handler+0x14>)
 801bfc2:	f000 b869 	b.w	801c098 <_fwalk_sglue>
 801bfc6:	bf00      	nop
 801bfc8:	20002db4 	.word	0x20002db4
 801bfcc:	0801d22d 	.word	0x0801d22d
 801bfd0:	20002dc4 	.word	0x20002dc4

0801bfd4 <cleanup_stdio>:
 801bfd4:	6841      	ldr	r1, [r0, #4]
 801bfd6:	4b0c      	ldr	r3, [pc, #48]	@ (801c008 <cleanup_stdio+0x34>)
 801bfd8:	4299      	cmp	r1, r3
 801bfda:	b510      	push	{r4, lr}
 801bfdc:	4604      	mov	r4, r0
 801bfde:	d001      	beq.n	801bfe4 <cleanup_stdio+0x10>
 801bfe0:	f001 f924 	bl	801d22c <_fflush_r>
 801bfe4:	68a1      	ldr	r1, [r4, #8]
 801bfe6:	4b09      	ldr	r3, [pc, #36]	@ (801c00c <cleanup_stdio+0x38>)
 801bfe8:	4299      	cmp	r1, r3
 801bfea:	d002      	beq.n	801bff2 <cleanup_stdio+0x1e>
 801bfec:	4620      	mov	r0, r4
 801bfee:	f001 f91d 	bl	801d22c <_fflush_r>
 801bff2:	68e1      	ldr	r1, [r4, #12]
 801bff4:	4b06      	ldr	r3, [pc, #24]	@ (801c010 <cleanup_stdio+0x3c>)
 801bff6:	4299      	cmp	r1, r3
 801bff8:	d004      	beq.n	801c004 <cleanup_stdio+0x30>
 801bffa:	4620      	mov	r0, r4
 801bffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c000:	f001 b914 	b.w	801d22c <_fflush_r>
 801c004:	bd10      	pop	{r4, pc}
 801c006:	bf00      	nop
 801c008:	200115a0 	.word	0x200115a0
 801c00c:	20011608 	.word	0x20011608
 801c010:	20011670 	.word	0x20011670

0801c014 <global_stdio_init.part.0>:
 801c014:	b510      	push	{r4, lr}
 801c016:	4b0b      	ldr	r3, [pc, #44]	@ (801c044 <global_stdio_init.part.0+0x30>)
 801c018:	4c0b      	ldr	r4, [pc, #44]	@ (801c048 <global_stdio_init.part.0+0x34>)
 801c01a:	4a0c      	ldr	r2, [pc, #48]	@ (801c04c <global_stdio_init.part.0+0x38>)
 801c01c:	601a      	str	r2, [r3, #0]
 801c01e:	4620      	mov	r0, r4
 801c020:	2200      	movs	r2, #0
 801c022:	2104      	movs	r1, #4
 801c024:	f7ff ff94 	bl	801bf50 <std>
 801c028:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801c02c:	2201      	movs	r2, #1
 801c02e:	2109      	movs	r1, #9
 801c030:	f7ff ff8e 	bl	801bf50 <std>
 801c034:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801c038:	2202      	movs	r2, #2
 801c03a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c03e:	2112      	movs	r1, #18
 801c040:	f7ff bf86 	b.w	801bf50 <std>
 801c044:	200116d8 	.word	0x200116d8
 801c048:	200115a0 	.word	0x200115a0
 801c04c:	0801bfbd 	.word	0x0801bfbd

0801c050 <__sfp_lock_acquire>:
 801c050:	4801      	ldr	r0, [pc, #4]	@ (801c058 <__sfp_lock_acquire+0x8>)
 801c052:	f000 bbac 	b.w	801c7ae <__retarget_lock_acquire_recursive>
 801c056:	bf00      	nop
 801c058:	200116e2 	.word	0x200116e2

0801c05c <__sfp_lock_release>:
 801c05c:	4801      	ldr	r0, [pc, #4]	@ (801c064 <__sfp_lock_release+0x8>)
 801c05e:	f000 bba7 	b.w	801c7b0 <__retarget_lock_release_recursive>
 801c062:	bf00      	nop
 801c064:	200116e2 	.word	0x200116e2

0801c068 <__sinit>:
 801c068:	b510      	push	{r4, lr}
 801c06a:	4604      	mov	r4, r0
 801c06c:	f7ff fff0 	bl	801c050 <__sfp_lock_acquire>
 801c070:	6a23      	ldr	r3, [r4, #32]
 801c072:	b11b      	cbz	r3, 801c07c <__sinit+0x14>
 801c074:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c078:	f7ff bff0 	b.w	801c05c <__sfp_lock_release>
 801c07c:	4b04      	ldr	r3, [pc, #16]	@ (801c090 <__sinit+0x28>)
 801c07e:	6223      	str	r3, [r4, #32]
 801c080:	4b04      	ldr	r3, [pc, #16]	@ (801c094 <__sinit+0x2c>)
 801c082:	681b      	ldr	r3, [r3, #0]
 801c084:	2b00      	cmp	r3, #0
 801c086:	d1f5      	bne.n	801c074 <__sinit+0xc>
 801c088:	f7ff ffc4 	bl	801c014 <global_stdio_init.part.0>
 801c08c:	e7f2      	b.n	801c074 <__sinit+0xc>
 801c08e:	bf00      	nop
 801c090:	0801bfd5 	.word	0x0801bfd5
 801c094:	200116d8 	.word	0x200116d8

0801c098 <_fwalk_sglue>:
 801c098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c09c:	4607      	mov	r7, r0
 801c09e:	4688      	mov	r8, r1
 801c0a0:	4614      	mov	r4, r2
 801c0a2:	2600      	movs	r6, #0
 801c0a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801c0a8:	f1b9 0901 	subs.w	r9, r9, #1
 801c0ac:	d505      	bpl.n	801c0ba <_fwalk_sglue+0x22>
 801c0ae:	6824      	ldr	r4, [r4, #0]
 801c0b0:	2c00      	cmp	r4, #0
 801c0b2:	d1f7      	bne.n	801c0a4 <_fwalk_sglue+0xc>
 801c0b4:	4630      	mov	r0, r6
 801c0b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c0ba:	89ab      	ldrh	r3, [r5, #12]
 801c0bc:	2b01      	cmp	r3, #1
 801c0be:	d907      	bls.n	801c0d0 <_fwalk_sglue+0x38>
 801c0c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801c0c4:	3301      	adds	r3, #1
 801c0c6:	d003      	beq.n	801c0d0 <_fwalk_sglue+0x38>
 801c0c8:	4629      	mov	r1, r5
 801c0ca:	4638      	mov	r0, r7
 801c0cc:	47c0      	blx	r8
 801c0ce:	4306      	orrs	r6, r0
 801c0d0:	3568      	adds	r5, #104	@ 0x68
 801c0d2:	e7e9      	b.n	801c0a8 <_fwalk_sglue+0x10>

0801c0d4 <_fwrite_r>:
 801c0d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c0d8:	9c08      	ldr	r4, [sp, #32]
 801c0da:	468a      	mov	sl, r1
 801c0dc:	4690      	mov	r8, r2
 801c0de:	fb02 f903 	mul.w	r9, r2, r3
 801c0e2:	4606      	mov	r6, r0
 801c0e4:	b118      	cbz	r0, 801c0ee <_fwrite_r+0x1a>
 801c0e6:	6a03      	ldr	r3, [r0, #32]
 801c0e8:	b90b      	cbnz	r3, 801c0ee <_fwrite_r+0x1a>
 801c0ea:	f7ff ffbd 	bl	801c068 <__sinit>
 801c0ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c0f0:	07dd      	lsls	r5, r3, #31
 801c0f2:	d405      	bmi.n	801c100 <_fwrite_r+0x2c>
 801c0f4:	89a3      	ldrh	r3, [r4, #12]
 801c0f6:	0598      	lsls	r0, r3, #22
 801c0f8:	d402      	bmi.n	801c100 <_fwrite_r+0x2c>
 801c0fa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c0fc:	f000 fb57 	bl	801c7ae <__retarget_lock_acquire_recursive>
 801c100:	89a3      	ldrh	r3, [r4, #12]
 801c102:	0719      	lsls	r1, r3, #28
 801c104:	d516      	bpl.n	801c134 <_fwrite_r+0x60>
 801c106:	6923      	ldr	r3, [r4, #16]
 801c108:	b1a3      	cbz	r3, 801c134 <_fwrite_r+0x60>
 801c10a:	2500      	movs	r5, #0
 801c10c:	454d      	cmp	r5, r9
 801c10e:	d01f      	beq.n	801c150 <_fwrite_r+0x7c>
 801c110:	68a7      	ldr	r7, [r4, #8]
 801c112:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801c116:	3f01      	subs	r7, #1
 801c118:	2f00      	cmp	r7, #0
 801c11a:	60a7      	str	r7, [r4, #8]
 801c11c:	da04      	bge.n	801c128 <_fwrite_r+0x54>
 801c11e:	69a3      	ldr	r3, [r4, #24]
 801c120:	429f      	cmp	r7, r3
 801c122:	db0f      	blt.n	801c144 <_fwrite_r+0x70>
 801c124:	290a      	cmp	r1, #10
 801c126:	d00d      	beq.n	801c144 <_fwrite_r+0x70>
 801c128:	6823      	ldr	r3, [r4, #0]
 801c12a:	1c5a      	adds	r2, r3, #1
 801c12c:	6022      	str	r2, [r4, #0]
 801c12e:	7019      	strb	r1, [r3, #0]
 801c130:	3501      	adds	r5, #1
 801c132:	e7eb      	b.n	801c10c <_fwrite_r+0x38>
 801c134:	4621      	mov	r1, r4
 801c136:	4630      	mov	r0, r6
 801c138:	f000 f98a 	bl	801c450 <__swsetup_r>
 801c13c:	2800      	cmp	r0, #0
 801c13e:	d0e4      	beq.n	801c10a <_fwrite_r+0x36>
 801c140:	2500      	movs	r5, #0
 801c142:	e005      	b.n	801c150 <_fwrite_r+0x7c>
 801c144:	4622      	mov	r2, r4
 801c146:	4630      	mov	r0, r6
 801c148:	f000 f944 	bl	801c3d4 <__swbuf_r>
 801c14c:	3001      	adds	r0, #1
 801c14e:	d1ef      	bne.n	801c130 <_fwrite_r+0x5c>
 801c150:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c152:	07da      	lsls	r2, r3, #31
 801c154:	d405      	bmi.n	801c162 <_fwrite_r+0x8e>
 801c156:	89a3      	ldrh	r3, [r4, #12]
 801c158:	059b      	lsls	r3, r3, #22
 801c15a:	d402      	bmi.n	801c162 <_fwrite_r+0x8e>
 801c15c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c15e:	f000 fb27 	bl	801c7b0 <__retarget_lock_release_recursive>
 801c162:	fbb5 f0f8 	udiv	r0, r5, r8
 801c166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0801c16c <fwrite>:
 801c16c:	b507      	push	{r0, r1, r2, lr}
 801c16e:	9300      	str	r3, [sp, #0]
 801c170:	4613      	mov	r3, r2
 801c172:	460a      	mov	r2, r1
 801c174:	4601      	mov	r1, r0
 801c176:	4803      	ldr	r0, [pc, #12]	@ (801c184 <fwrite+0x18>)
 801c178:	6800      	ldr	r0, [r0, #0]
 801c17a:	f7ff ffab 	bl	801c0d4 <_fwrite_r>
 801c17e:	b003      	add	sp, #12
 801c180:	f85d fb04 	ldr.w	pc, [sp], #4
 801c184:	20002dc0 	.word	0x20002dc0

0801c188 <iprintf>:
 801c188:	b40f      	push	{r0, r1, r2, r3}
 801c18a:	b507      	push	{r0, r1, r2, lr}
 801c18c:	4906      	ldr	r1, [pc, #24]	@ (801c1a8 <iprintf+0x20>)
 801c18e:	ab04      	add	r3, sp, #16
 801c190:	6808      	ldr	r0, [r1, #0]
 801c192:	f853 2b04 	ldr.w	r2, [r3], #4
 801c196:	6881      	ldr	r1, [r0, #8]
 801c198:	9301      	str	r3, [sp, #4]
 801c19a:	f000 fd1f 	bl	801cbdc <_vfiprintf_r>
 801c19e:	b003      	add	sp, #12
 801c1a0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c1a4:	b004      	add	sp, #16
 801c1a6:	4770      	bx	lr
 801c1a8:	20002dc0 	.word	0x20002dc0

0801c1ac <_puts_r>:
 801c1ac:	6a03      	ldr	r3, [r0, #32]
 801c1ae:	b570      	push	{r4, r5, r6, lr}
 801c1b0:	6884      	ldr	r4, [r0, #8]
 801c1b2:	4605      	mov	r5, r0
 801c1b4:	460e      	mov	r6, r1
 801c1b6:	b90b      	cbnz	r3, 801c1bc <_puts_r+0x10>
 801c1b8:	f7ff ff56 	bl	801c068 <__sinit>
 801c1bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c1be:	07db      	lsls	r3, r3, #31
 801c1c0:	d405      	bmi.n	801c1ce <_puts_r+0x22>
 801c1c2:	89a3      	ldrh	r3, [r4, #12]
 801c1c4:	0598      	lsls	r0, r3, #22
 801c1c6:	d402      	bmi.n	801c1ce <_puts_r+0x22>
 801c1c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c1ca:	f000 faf0 	bl	801c7ae <__retarget_lock_acquire_recursive>
 801c1ce:	89a3      	ldrh	r3, [r4, #12]
 801c1d0:	0719      	lsls	r1, r3, #28
 801c1d2:	d502      	bpl.n	801c1da <_puts_r+0x2e>
 801c1d4:	6923      	ldr	r3, [r4, #16]
 801c1d6:	2b00      	cmp	r3, #0
 801c1d8:	d135      	bne.n	801c246 <_puts_r+0x9a>
 801c1da:	4621      	mov	r1, r4
 801c1dc:	4628      	mov	r0, r5
 801c1de:	f000 f937 	bl	801c450 <__swsetup_r>
 801c1e2:	b380      	cbz	r0, 801c246 <_puts_r+0x9a>
 801c1e4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801c1e8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c1ea:	07da      	lsls	r2, r3, #31
 801c1ec:	d405      	bmi.n	801c1fa <_puts_r+0x4e>
 801c1ee:	89a3      	ldrh	r3, [r4, #12]
 801c1f0:	059b      	lsls	r3, r3, #22
 801c1f2:	d402      	bmi.n	801c1fa <_puts_r+0x4e>
 801c1f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c1f6:	f000 fadb 	bl	801c7b0 <__retarget_lock_release_recursive>
 801c1fa:	4628      	mov	r0, r5
 801c1fc:	bd70      	pop	{r4, r5, r6, pc}
 801c1fe:	2b00      	cmp	r3, #0
 801c200:	da04      	bge.n	801c20c <_puts_r+0x60>
 801c202:	69a2      	ldr	r2, [r4, #24]
 801c204:	429a      	cmp	r2, r3
 801c206:	dc17      	bgt.n	801c238 <_puts_r+0x8c>
 801c208:	290a      	cmp	r1, #10
 801c20a:	d015      	beq.n	801c238 <_puts_r+0x8c>
 801c20c:	6823      	ldr	r3, [r4, #0]
 801c20e:	1c5a      	adds	r2, r3, #1
 801c210:	6022      	str	r2, [r4, #0]
 801c212:	7019      	strb	r1, [r3, #0]
 801c214:	68a3      	ldr	r3, [r4, #8]
 801c216:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c21a:	3b01      	subs	r3, #1
 801c21c:	60a3      	str	r3, [r4, #8]
 801c21e:	2900      	cmp	r1, #0
 801c220:	d1ed      	bne.n	801c1fe <_puts_r+0x52>
 801c222:	2b00      	cmp	r3, #0
 801c224:	da11      	bge.n	801c24a <_puts_r+0x9e>
 801c226:	4622      	mov	r2, r4
 801c228:	210a      	movs	r1, #10
 801c22a:	4628      	mov	r0, r5
 801c22c:	f000 f8d2 	bl	801c3d4 <__swbuf_r>
 801c230:	3001      	adds	r0, #1
 801c232:	d0d7      	beq.n	801c1e4 <_puts_r+0x38>
 801c234:	250a      	movs	r5, #10
 801c236:	e7d7      	b.n	801c1e8 <_puts_r+0x3c>
 801c238:	4622      	mov	r2, r4
 801c23a:	4628      	mov	r0, r5
 801c23c:	f000 f8ca 	bl	801c3d4 <__swbuf_r>
 801c240:	3001      	adds	r0, #1
 801c242:	d1e7      	bne.n	801c214 <_puts_r+0x68>
 801c244:	e7ce      	b.n	801c1e4 <_puts_r+0x38>
 801c246:	3e01      	subs	r6, #1
 801c248:	e7e4      	b.n	801c214 <_puts_r+0x68>
 801c24a:	6823      	ldr	r3, [r4, #0]
 801c24c:	1c5a      	adds	r2, r3, #1
 801c24e:	6022      	str	r2, [r4, #0]
 801c250:	220a      	movs	r2, #10
 801c252:	701a      	strb	r2, [r3, #0]
 801c254:	e7ee      	b.n	801c234 <_puts_r+0x88>
	...

0801c258 <puts>:
 801c258:	4b02      	ldr	r3, [pc, #8]	@ (801c264 <puts+0xc>)
 801c25a:	4601      	mov	r1, r0
 801c25c:	6818      	ldr	r0, [r3, #0]
 801c25e:	f7ff bfa5 	b.w	801c1ac <_puts_r>
 801c262:	bf00      	nop
 801c264:	20002dc0 	.word	0x20002dc0

0801c268 <sniprintf>:
 801c268:	b40c      	push	{r2, r3}
 801c26a:	b530      	push	{r4, r5, lr}
 801c26c:	4b18      	ldr	r3, [pc, #96]	@ (801c2d0 <sniprintf+0x68>)
 801c26e:	1e0c      	subs	r4, r1, #0
 801c270:	681d      	ldr	r5, [r3, #0]
 801c272:	b09d      	sub	sp, #116	@ 0x74
 801c274:	da08      	bge.n	801c288 <sniprintf+0x20>
 801c276:	238b      	movs	r3, #139	@ 0x8b
 801c278:	602b      	str	r3, [r5, #0]
 801c27a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c27e:	b01d      	add	sp, #116	@ 0x74
 801c280:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801c284:	b002      	add	sp, #8
 801c286:	4770      	bx	lr
 801c288:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c28c:	f8ad 3014 	strh.w	r3, [sp, #20]
 801c290:	f04f 0300 	mov.w	r3, #0
 801c294:	931b      	str	r3, [sp, #108]	@ 0x6c
 801c296:	bf14      	ite	ne
 801c298:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c29c:	4623      	moveq	r3, r4
 801c29e:	9304      	str	r3, [sp, #16]
 801c2a0:	9307      	str	r3, [sp, #28]
 801c2a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c2a6:	9002      	str	r0, [sp, #8]
 801c2a8:	9006      	str	r0, [sp, #24]
 801c2aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 801c2ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801c2b0:	ab21      	add	r3, sp, #132	@ 0x84
 801c2b2:	a902      	add	r1, sp, #8
 801c2b4:	4628      	mov	r0, r5
 801c2b6:	9301      	str	r3, [sp, #4]
 801c2b8:	f000 fb6a 	bl	801c990 <_svfiprintf_r>
 801c2bc:	1c43      	adds	r3, r0, #1
 801c2be:	bfbc      	itt	lt
 801c2c0:	238b      	movlt	r3, #139	@ 0x8b
 801c2c2:	602b      	strlt	r3, [r5, #0]
 801c2c4:	2c00      	cmp	r4, #0
 801c2c6:	d0da      	beq.n	801c27e <sniprintf+0x16>
 801c2c8:	9b02      	ldr	r3, [sp, #8]
 801c2ca:	2200      	movs	r2, #0
 801c2cc:	701a      	strb	r2, [r3, #0]
 801c2ce:	e7d6      	b.n	801c27e <sniprintf+0x16>
 801c2d0:	20002dc0 	.word	0x20002dc0

0801c2d4 <__sread>:
 801c2d4:	b510      	push	{r4, lr}
 801c2d6:	460c      	mov	r4, r1
 801c2d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c2dc:	f000 fa08 	bl	801c6f0 <_read_r>
 801c2e0:	2800      	cmp	r0, #0
 801c2e2:	bfab      	itete	ge
 801c2e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801c2e6:	89a3      	ldrhlt	r3, [r4, #12]
 801c2e8:	181b      	addge	r3, r3, r0
 801c2ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801c2ee:	bfac      	ite	ge
 801c2f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 801c2f2:	81a3      	strhlt	r3, [r4, #12]
 801c2f4:	bd10      	pop	{r4, pc}

0801c2f6 <__swrite>:
 801c2f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c2fa:	461f      	mov	r7, r3
 801c2fc:	898b      	ldrh	r3, [r1, #12]
 801c2fe:	05db      	lsls	r3, r3, #23
 801c300:	4605      	mov	r5, r0
 801c302:	460c      	mov	r4, r1
 801c304:	4616      	mov	r6, r2
 801c306:	d505      	bpl.n	801c314 <__swrite+0x1e>
 801c308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c30c:	2302      	movs	r3, #2
 801c30e:	2200      	movs	r2, #0
 801c310:	f000 f9dc 	bl	801c6cc <_lseek_r>
 801c314:	89a3      	ldrh	r3, [r4, #12]
 801c316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c31a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801c31e:	81a3      	strh	r3, [r4, #12]
 801c320:	4632      	mov	r2, r6
 801c322:	463b      	mov	r3, r7
 801c324:	4628      	mov	r0, r5
 801c326:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c32a:	f000 ba03 	b.w	801c734 <_write_r>

0801c32e <__sseek>:
 801c32e:	b510      	push	{r4, lr}
 801c330:	460c      	mov	r4, r1
 801c332:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c336:	f000 f9c9 	bl	801c6cc <_lseek_r>
 801c33a:	1c43      	adds	r3, r0, #1
 801c33c:	89a3      	ldrh	r3, [r4, #12]
 801c33e:	bf15      	itete	ne
 801c340:	6560      	strne	r0, [r4, #84]	@ 0x54
 801c342:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801c346:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801c34a:	81a3      	strheq	r3, [r4, #12]
 801c34c:	bf18      	it	ne
 801c34e:	81a3      	strhne	r3, [r4, #12]
 801c350:	bd10      	pop	{r4, pc}

0801c352 <__sclose>:
 801c352:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c356:	f000 b94b 	b.w	801c5f0 <_close_r>

0801c35a <_vsniprintf_r>:
 801c35a:	b530      	push	{r4, r5, lr}
 801c35c:	4614      	mov	r4, r2
 801c35e:	2c00      	cmp	r4, #0
 801c360:	b09b      	sub	sp, #108	@ 0x6c
 801c362:	4605      	mov	r5, r0
 801c364:	461a      	mov	r2, r3
 801c366:	da05      	bge.n	801c374 <_vsniprintf_r+0x1a>
 801c368:	238b      	movs	r3, #139	@ 0x8b
 801c36a:	6003      	str	r3, [r0, #0]
 801c36c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c370:	b01b      	add	sp, #108	@ 0x6c
 801c372:	bd30      	pop	{r4, r5, pc}
 801c374:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801c378:	f8ad 300c 	strh.w	r3, [sp, #12]
 801c37c:	f04f 0300 	mov.w	r3, #0
 801c380:	9319      	str	r3, [sp, #100]	@ 0x64
 801c382:	bf14      	ite	ne
 801c384:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 801c388:	4623      	moveq	r3, r4
 801c38a:	9302      	str	r3, [sp, #8]
 801c38c:	9305      	str	r3, [sp, #20]
 801c38e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c392:	9100      	str	r1, [sp, #0]
 801c394:	9104      	str	r1, [sp, #16]
 801c396:	f8ad 300e 	strh.w	r3, [sp, #14]
 801c39a:	4669      	mov	r1, sp
 801c39c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801c39e:	f000 faf7 	bl	801c990 <_svfiprintf_r>
 801c3a2:	1c43      	adds	r3, r0, #1
 801c3a4:	bfbc      	itt	lt
 801c3a6:	238b      	movlt	r3, #139	@ 0x8b
 801c3a8:	602b      	strlt	r3, [r5, #0]
 801c3aa:	2c00      	cmp	r4, #0
 801c3ac:	d0e0      	beq.n	801c370 <_vsniprintf_r+0x16>
 801c3ae:	9b00      	ldr	r3, [sp, #0]
 801c3b0:	2200      	movs	r2, #0
 801c3b2:	701a      	strb	r2, [r3, #0]
 801c3b4:	e7dc      	b.n	801c370 <_vsniprintf_r+0x16>
	...

0801c3b8 <vsniprintf>:
 801c3b8:	b507      	push	{r0, r1, r2, lr}
 801c3ba:	9300      	str	r3, [sp, #0]
 801c3bc:	4613      	mov	r3, r2
 801c3be:	460a      	mov	r2, r1
 801c3c0:	4601      	mov	r1, r0
 801c3c2:	4803      	ldr	r0, [pc, #12]	@ (801c3d0 <vsniprintf+0x18>)
 801c3c4:	6800      	ldr	r0, [r0, #0]
 801c3c6:	f7ff ffc8 	bl	801c35a <_vsniprintf_r>
 801c3ca:	b003      	add	sp, #12
 801c3cc:	f85d fb04 	ldr.w	pc, [sp], #4
 801c3d0:	20002dc0 	.word	0x20002dc0

0801c3d4 <__swbuf_r>:
 801c3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c3d6:	460e      	mov	r6, r1
 801c3d8:	4614      	mov	r4, r2
 801c3da:	4605      	mov	r5, r0
 801c3dc:	b118      	cbz	r0, 801c3e6 <__swbuf_r+0x12>
 801c3de:	6a03      	ldr	r3, [r0, #32]
 801c3e0:	b90b      	cbnz	r3, 801c3e6 <__swbuf_r+0x12>
 801c3e2:	f7ff fe41 	bl	801c068 <__sinit>
 801c3e6:	69a3      	ldr	r3, [r4, #24]
 801c3e8:	60a3      	str	r3, [r4, #8]
 801c3ea:	89a3      	ldrh	r3, [r4, #12]
 801c3ec:	071a      	lsls	r2, r3, #28
 801c3ee:	d501      	bpl.n	801c3f4 <__swbuf_r+0x20>
 801c3f0:	6923      	ldr	r3, [r4, #16]
 801c3f2:	b943      	cbnz	r3, 801c406 <__swbuf_r+0x32>
 801c3f4:	4621      	mov	r1, r4
 801c3f6:	4628      	mov	r0, r5
 801c3f8:	f000 f82a 	bl	801c450 <__swsetup_r>
 801c3fc:	b118      	cbz	r0, 801c406 <__swbuf_r+0x32>
 801c3fe:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c402:	4638      	mov	r0, r7
 801c404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c406:	6823      	ldr	r3, [r4, #0]
 801c408:	6922      	ldr	r2, [r4, #16]
 801c40a:	1a98      	subs	r0, r3, r2
 801c40c:	6963      	ldr	r3, [r4, #20]
 801c40e:	b2f6      	uxtb	r6, r6
 801c410:	4283      	cmp	r3, r0
 801c412:	4637      	mov	r7, r6
 801c414:	dc05      	bgt.n	801c422 <__swbuf_r+0x4e>
 801c416:	4621      	mov	r1, r4
 801c418:	4628      	mov	r0, r5
 801c41a:	f000 ff07 	bl	801d22c <_fflush_r>
 801c41e:	2800      	cmp	r0, #0
 801c420:	d1ed      	bne.n	801c3fe <__swbuf_r+0x2a>
 801c422:	68a3      	ldr	r3, [r4, #8]
 801c424:	3b01      	subs	r3, #1
 801c426:	60a3      	str	r3, [r4, #8]
 801c428:	6823      	ldr	r3, [r4, #0]
 801c42a:	1c5a      	adds	r2, r3, #1
 801c42c:	6022      	str	r2, [r4, #0]
 801c42e:	701e      	strb	r6, [r3, #0]
 801c430:	6962      	ldr	r2, [r4, #20]
 801c432:	1c43      	adds	r3, r0, #1
 801c434:	429a      	cmp	r2, r3
 801c436:	d004      	beq.n	801c442 <__swbuf_r+0x6e>
 801c438:	89a3      	ldrh	r3, [r4, #12]
 801c43a:	07db      	lsls	r3, r3, #31
 801c43c:	d5e1      	bpl.n	801c402 <__swbuf_r+0x2e>
 801c43e:	2e0a      	cmp	r6, #10
 801c440:	d1df      	bne.n	801c402 <__swbuf_r+0x2e>
 801c442:	4621      	mov	r1, r4
 801c444:	4628      	mov	r0, r5
 801c446:	f000 fef1 	bl	801d22c <_fflush_r>
 801c44a:	2800      	cmp	r0, #0
 801c44c:	d0d9      	beq.n	801c402 <__swbuf_r+0x2e>
 801c44e:	e7d6      	b.n	801c3fe <__swbuf_r+0x2a>

0801c450 <__swsetup_r>:
 801c450:	b538      	push	{r3, r4, r5, lr}
 801c452:	4b29      	ldr	r3, [pc, #164]	@ (801c4f8 <__swsetup_r+0xa8>)
 801c454:	4605      	mov	r5, r0
 801c456:	6818      	ldr	r0, [r3, #0]
 801c458:	460c      	mov	r4, r1
 801c45a:	b118      	cbz	r0, 801c464 <__swsetup_r+0x14>
 801c45c:	6a03      	ldr	r3, [r0, #32]
 801c45e:	b90b      	cbnz	r3, 801c464 <__swsetup_r+0x14>
 801c460:	f7ff fe02 	bl	801c068 <__sinit>
 801c464:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c468:	0719      	lsls	r1, r3, #28
 801c46a:	d422      	bmi.n	801c4b2 <__swsetup_r+0x62>
 801c46c:	06da      	lsls	r2, r3, #27
 801c46e:	d407      	bmi.n	801c480 <__swsetup_r+0x30>
 801c470:	2209      	movs	r2, #9
 801c472:	602a      	str	r2, [r5, #0]
 801c474:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c478:	81a3      	strh	r3, [r4, #12]
 801c47a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c47e:	e033      	b.n	801c4e8 <__swsetup_r+0x98>
 801c480:	0758      	lsls	r0, r3, #29
 801c482:	d512      	bpl.n	801c4aa <__swsetup_r+0x5a>
 801c484:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c486:	b141      	cbz	r1, 801c49a <__swsetup_r+0x4a>
 801c488:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c48c:	4299      	cmp	r1, r3
 801c48e:	d002      	beq.n	801c496 <__swsetup_r+0x46>
 801c490:	4628      	mov	r0, r5
 801c492:	f000 f9cf 	bl	801c834 <_free_r>
 801c496:	2300      	movs	r3, #0
 801c498:	6363      	str	r3, [r4, #52]	@ 0x34
 801c49a:	89a3      	ldrh	r3, [r4, #12]
 801c49c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c4a0:	81a3      	strh	r3, [r4, #12]
 801c4a2:	2300      	movs	r3, #0
 801c4a4:	6063      	str	r3, [r4, #4]
 801c4a6:	6923      	ldr	r3, [r4, #16]
 801c4a8:	6023      	str	r3, [r4, #0]
 801c4aa:	89a3      	ldrh	r3, [r4, #12]
 801c4ac:	f043 0308 	orr.w	r3, r3, #8
 801c4b0:	81a3      	strh	r3, [r4, #12]
 801c4b2:	6923      	ldr	r3, [r4, #16]
 801c4b4:	b94b      	cbnz	r3, 801c4ca <__swsetup_r+0x7a>
 801c4b6:	89a3      	ldrh	r3, [r4, #12]
 801c4b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c4bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c4c0:	d003      	beq.n	801c4ca <__swsetup_r+0x7a>
 801c4c2:	4621      	mov	r1, r4
 801c4c4:	4628      	mov	r0, r5
 801c4c6:	f000 ff11 	bl	801d2ec <__smakebuf_r>
 801c4ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c4ce:	f013 0201 	ands.w	r2, r3, #1
 801c4d2:	d00a      	beq.n	801c4ea <__swsetup_r+0x9a>
 801c4d4:	2200      	movs	r2, #0
 801c4d6:	60a2      	str	r2, [r4, #8]
 801c4d8:	6962      	ldr	r2, [r4, #20]
 801c4da:	4252      	negs	r2, r2
 801c4dc:	61a2      	str	r2, [r4, #24]
 801c4de:	6922      	ldr	r2, [r4, #16]
 801c4e0:	b942      	cbnz	r2, 801c4f4 <__swsetup_r+0xa4>
 801c4e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c4e6:	d1c5      	bne.n	801c474 <__swsetup_r+0x24>
 801c4e8:	bd38      	pop	{r3, r4, r5, pc}
 801c4ea:	0799      	lsls	r1, r3, #30
 801c4ec:	bf58      	it	pl
 801c4ee:	6962      	ldrpl	r2, [r4, #20]
 801c4f0:	60a2      	str	r2, [r4, #8]
 801c4f2:	e7f4      	b.n	801c4de <__swsetup_r+0x8e>
 801c4f4:	2000      	movs	r0, #0
 801c4f6:	e7f7      	b.n	801c4e8 <__swsetup_r+0x98>
 801c4f8:	20002dc0 	.word	0x20002dc0

0801c4fc <memcmp>:
 801c4fc:	b510      	push	{r4, lr}
 801c4fe:	3901      	subs	r1, #1
 801c500:	4402      	add	r2, r0
 801c502:	4290      	cmp	r0, r2
 801c504:	d101      	bne.n	801c50a <memcmp+0xe>
 801c506:	2000      	movs	r0, #0
 801c508:	e005      	b.n	801c516 <memcmp+0x1a>
 801c50a:	7803      	ldrb	r3, [r0, #0]
 801c50c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c510:	42a3      	cmp	r3, r4
 801c512:	d001      	beq.n	801c518 <memcmp+0x1c>
 801c514:	1b18      	subs	r0, r3, r4
 801c516:	bd10      	pop	{r4, pc}
 801c518:	3001      	adds	r0, #1
 801c51a:	e7f2      	b.n	801c502 <memcmp+0x6>

0801c51c <memmove>:
 801c51c:	4288      	cmp	r0, r1
 801c51e:	b510      	push	{r4, lr}
 801c520:	eb01 0402 	add.w	r4, r1, r2
 801c524:	d902      	bls.n	801c52c <memmove+0x10>
 801c526:	4284      	cmp	r4, r0
 801c528:	4623      	mov	r3, r4
 801c52a:	d807      	bhi.n	801c53c <memmove+0x20>
 801c52c:	1e43      	subs	r3, r0, #1
 801c52e:	42a1      	cmp	r1, r4
 801c530:	d008      	beq.n	801c544 <memmove+0x28>
 801c532:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c536:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c53a:	e7f8      	b.n	801c52e <memmove+0x12>
 801c53c:	4402      	add	r2, r0
 801c53e:	4601      	mov	r1, r0
 801c540:	428a      	cmp	r2, r1
 801c542:	d100      	bne.n	801c546 <memmove+0x2a>
 801c544:	bd10      	pop	{r4, pc}
 801c546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c54a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c54e:	e7f7      	b.n	801c540 <memmove+0x24>

0801c550 <memset>:
 801c550:	4402      	add	r2, r0
 801c552:	4603      	mov	r3, r0
 801c554:	4293      	cmp	r3, r2
 801c556:	d100      	bne.n	801c55a <memset+0xa>
 801c558:	4770      	bx	lr
 801c55a:	f803 1b01 	strb.w	r1, [r3], #1
 801c55e:	e7f9      	b.n	801c554 <memset+0x4>

0801c560 <strchr>:
 801c560:	b2c9      	uxtb	r1, r1
 801c562:	4603      	mov	r3, r0
 801c564:	4618      	mov	r0, r3
 801c566:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c56a:	b112      	cbz	r2, 801c572 <strchr+0x12>
 801c56c:	428a      	cmp	r2, r1
 801c56e:	d1f9      	bne.n	801c564 <strchr+0x4>
 801c570:	4770      	bx	lr
 801c572:	2900      	cmp	r1, #0
 801c574:	bf18      	it	ne
 801c576:	2000      	movne	r0, #0
 801c578:	4770      	bx	lr

0801c57a <strncmp>:
 801c57a:	b510      	push	{r4, lr}
 801c57c:	b16a      	cbz	r2, 801c59a <strncmp+0x20>
 801c57e:	3901      	subs	r1, #1
 801c580:	1884      	adds	r4, r0, r2
 801c582:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c586:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801c58a:	429a      	cmp	r2, r3
 801c58c:	d103      	bne.n	801c596 <strncmp+0x1c>
 801c58e:	42a0      	cmp	r0, r4
 801c590:	d001      	beq.n	801c596 <strncmp+0x1c>
 801c592:	2a00      	cmp	r2, #0
 801c594:	d1f5      	bne.n	801c582 <strncmp+0x8>
 801c596:	1ad0      	subs	r0, r2, r3
 801c598:	bd10      	pop	{r4, pc}
 801c59a:	4610      	mov	r0, r2
 801c59c:	e7fc      	b.n	801c598 <strncmp+0x1e>

0801c59e <strncpy>:
 801c59e:	b510      	push	{r4, lr}
 801c5a0:	3901      	subs	r1, #1
 801c5a2:	4603      	mov	r3, r0
 801c5a4:	b132      	cbz	r2, 801c5b4 <strncpy+0x16>
 801c5a6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801c5aa:	f803 4b01 	strb.w	r4, [r3], #1
 801c5ae:	3a01      	subs	r2, #1
 801c5b0:	2c00      	cmp	r4, #0
 801c5b2:	d1f7      	bne.n	801c5a4 <strncpy+0x6>
 801c5b4:	441a      	add	r2, r3
 801c5b6:	2100      	movs	r1, #0
 801c5b8:	4293      	cmp	r3, r2
 801c5ba:	d100      	bne.n	801c5be <strncpy+0x20>
 801c5bc:	bd10      	pop	{r4, pc}
 801c5be:	f803 1b01 	strb.w	r1, [r3], #1
 801c5c2:	e7f9      	b.n	801c5b8 <strncpy+0x1a>

0801c5c4 <strstr>:
 801c5c4:	780a      	ldrb	r2, [r1, #0]
 801c5c6:	b570      	push	{r4, r5, r6, lr}
 801c5c8:	b96a      	cbnz	r2, 801c5e6 <strstr+0x22>
 801c5ca:	bd70      	pop	{r4, r5, r6, pc}
 801c5cc:	429a      	cmp	r2, r3
 801c5ce:	d109      	bne.n	801c5e4 <strstr+0x20>
 801c5d0:	460c      	mov	r4, r1
 801c5d2:	4605      	mov	r5, r0
 801c5d4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801c5d8:	2b00      	cmp	r3, #0
 801c5da:	d0f6      	beq.n	801c5ca <strstr+0x6>
 801c5dc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801c5e0:	429e      	cmp	r6, r3
 801c5e2:	d0f7      	beq.n	801c5d4 <strstr+0x10>
 801c5e4:	3001      	adds	r0, #1
 801c5e6:	7803      	ldrb	r3, [r0, #0]
 801c5e8:	2b00      	cmp	r3, #0
 801c5ea:	d1ef      	bne.n	801c5cc <strstr+0x8>
 801c5ec:	4618      	mov	r0, r3
 801c5ee:	e7ec      	b.n	801c5ca <strstr+0x6>

0801c5f0 <_close_r>:
 801c5f0:	b538      	push	{r3, r4, r5, lr}
 801c5f2:	4d06      	ldr	r5, [pc, #24]	@ (801c60c <_close_r+0x1c>)
 801c5f4:	2300      	movs	r3, #0
 801c5f6:	4604      	mov	r4, r0
 801c5f8:	4608      	mov	r0, r1
 801c5fa:	602b      	str	r3, [r5, #0]
 801c5fc:	f7e5 fe88 	bl	8002310 <_close>
 801c600:	1c43      	adds	r3, r0, #1
 801c602:	d102      	bne.n	801c60a <_close_r+0x1a>
 801c604:	682b      	ldr	r3, [r5, #0]
 801c606:	b103      	cbz	r3, 801c60a <_close_r+0x1a>
 801c608:	6023      	str	r3, [r4, #0]
 801c60a:	bd38      	pop	{r3, r4, r5, pc}
 801c60c:	200116dc 	.word	0x200116dc

0801c610 <_reclaim_reent>:
 801c610:	4b2d      	ldr	r3, [pc, #180]	@ (801c6c8 <_reclaim_reent+0xb8>)
 801c612:	681b      	ldr	r3, [r3, #0]
 801c614:	4283      	cmp	r3, r0
 801c616:	b570      	push	{r4, r5, r6, lr}
 801c618:	4604      	mov	r4, r0
 801c61a:	d053      	beq.n	801c6c4 <_reclaim_reent+0xb4>
 801c61c:	69c3      	ldr	r3, [r0, #28]
 801c61e:	b31b      	cbz	r3, 801c668 <_reclaim_reent+0x58>
 801c620:	68db      	ldr	r3, [r3, #12]
 801c622:	b163      	cbz	r3, 801c63e <_reclaim_reent+0x2e>
 801c624:	2500      	movs	r5, #0
 801c626:	69e3      	ldr	r3, [r4, #28]
 801c628:	68db      	ldr	r3, [r3, #12]
 801c62a:	5959      	ldr	r1, [r3, r5]
 801c62c:	b9b1      	cbnz	r1, 801c65c <_reclaim_reent+0x4c>
 801c62e:	3504      	adds	r5, #4
 801c630:	2d80      	cmp	r5, #128	@ 0x80
 801c632:	d1f8      	bne.n	801c626 <_reclaim_reent+0x16>
 801c634:	69e3      	ldr	r3, [r4, #28]
 801c636:	4620      	mov	r0, r4
 801c638:	68d9      	ldr	r1, [r3, #12]
 801c63a:	f000 f8fb 	bl	801c834 <_free_r>
 801c63e:	69e3      	ldr	r3, [r4, #28]
 801c640:	6819      	ldr	r1, [r3, #0]
 801c642:	b111      	cbz	r1, 801c64a <_reclaim_reent+0x3a>
 801c644:	4620      	mov	r0, r4
 801c646:	f000 f8f5 	bl	801c834 <_free_r>
 801c64a:	69e3      	ldr	r3, [r4, #28]
 801c64c:	689d      	ldr	r5, [r3, #8]
 801c64e:	b15d      	cbz	r5, 801c668 <_reclaim_reent+0x58>
 801c650:	4629      	mov	r1, r5
 801c652:	4620      	mov	r0, r4
 801c654:	682d      	ldr	r5, [r5, #0]
 801c656:	f000 f8ed 	bl	801c834 <_free_r>
 801c65a:	e7f8      	b.n	801c64e <_reclaim_reent+0x3e>
 801c65c:	680e      	ldr	r6, [r1, #0]
 801c65e:	4620      	mov	r0, r4
 801c660:	f000 f8e8 	bl	801c834 <_free_r>
 801c664:	4631      	mov	r1, r6
 801c666:	e7e1      	b.n	801c62c <_reclaim_reent+0x1c>
 801c668:	6961      	ldr	r1, [r4, #20]
 801c66a:	b111      	cbz	r1, 801c672 <_reclaim_reent+0x62>
 801c66c:	4620      	mov	r0, r4
 801c66e:	f000 f8e1 	bl	801c834 <_free_r>
 801c672:	69e1      	ldr	r1, [r4, #28]
 801c674:	b111      	cbz	r1, 801c67c <_reclaim_reent+0x6c>
 801c676:	4620      	mov	r0, r4
 801c678:	f000 f8dc 	bl	801c834 <_free_r>
 801c67c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801c67e:	b111      	cbz	r1, 801c686 <_reclaim_reent+0x76>
 801c680:	4620      	mov	r0, r4
 801c682:	f000 f8d7 	bl	801c834 <_free_r>
 801c686:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c688:	b111      	cbz	r1, 801c690 <_reclaim_reent+0x80>
 801c68a:	4620      	mov	r0, r4
 801c68c:	f000 f8d2 	bl	801c834 <_free_r>
 801c690:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801c692:	b111      	cbz	r1, 801c69a <_reclaim_reent+0x8a>
 801c694:	4620      	mov	r0, r4
 801c696:	f000 f8cd 	bl	801c834 <_free_r>
 801c69a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801c69c:	b111      	cbz	r1, 801c6a4 <_reclaim_reent+0x94>
 801c69e:	4620      	mov	r0, r4
 801c6a0:	f000 f8c8 	bl	801c834 <_free_r>
 801c6a4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801c6a6:	b111      	cbz	r1, 801c6ae <_reclaim_reent+0x9e>
 801c6a8:	4620      	mov	r0, r4
 801c6aa:	f000 f8c3 	bl	801c834 <_free_r>
 801c6ae:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801c6b0:	b111      	cbz	r1, 801c6b8 <_reclaim_reent+0xa8>
 801c6b2:	4620      	mov	r0, r4
 801c6b4:	f000 f8be 	bl	801c834 <_free_r>
 801c6b8:	6a23      	ldr	r3, [r4, #32]
 801c6ba:	b11b      	cbz	r3, 801c6c4 <_reclaim_reent+0xb4>
 801c6bc:	4620      	mov	r0, r4
 801c6be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c6c2:	4718      	bx	r3
 801c6c4:	bd70      	pop	{r4, r5, r6, pc}
 801c6c6:	bf00      	nop
 801c6c8:	20002dc0 	.word	0x20002dc0

0801c6cc <_lseek_r>:
 801c6cc:	b538      	push	{r3, r4, r5, lr}
 801c6ce:	4d07      	ldr	r5, [pc, #28]	@ (801c6ec <_lseek_r+0x20>)
 801c6d0:	4604      	mov	r4, r0
 801c6d2:	4608      	mov	r0, r1
 801c6d4:	4611      	mov	r1, r2
 801c6d6:	2200      	movs	r2, #0
 801c6d8:	602a      	str	r2, [r5, #0]
 801c6da:	461a      	mov	r2, r3
 801c6dc:	f7e5 fe3f 	bl	800235e <_lseek>
 801c6e0:	1c43      	adds	r3, r0, #1
 801c6e2:	d102      	bne.n	801c6ea <_lseek_r+0x1e>
 801c6e4:	682b      	ldr	r3, [r5, #0]
 801c6e6:	b103      	cbz	r3, 801c6ea <_lseek_r+0x1e>
 801c6e8:	6023      	str	r3, [r4, #0]
 801c6ea:	bd38      	pop	{r3, r4, r5, pc}
 801c6ec:	200116dc 	.word	0x200116dc

0801c6f0 <_read_r>:
 801c6f0:	b538      	push	{r3, r4, r5, lr}
 801c6f2:	4d07      	ldr	r5, [pc, #28]	@ (801c710 <_read_r+0x20>)
 801c6f4:	4604      	mov	r4, r0
 801c6f6:	4608      	mov	r0, r1
 801c6f8:	4611      	mov	r1, r2
 801c6fa:	2200      	movs	r2, #0
 801c6fc:	602a      	str	r2, [r5, #0]
 801c6fe:	461a      	mov	r2, r3
 801c700:	f7e5 fdcd 	bl	800229e <_read>
 801c704:	1c43      	adds	r3, r0, #1
 801c706:	d102      	bne.n	801c70e <_read_r+0x1e>
 801c708:	682b      	ldr	r3, [r5, #0]
 801c70a:	b103      	cbz	r3, 801c70e <_read_r+0x1e>
 801c70c:	6023      	str	r3, [r4, #0]
 801c70e:	bd38      	pop	{r3, r4, r5, pc}
 801c710:	200116dc 	.word	0x200116dc

0801c714 <_sbrk_r>:
 801c714:	b538      	push	{r3, r4, r5, lr}
 801c716:	4d06      	ldr	r5, [pc, #24]	@ (801c730 <_sbrk_r+0x1c>)
 801c718:	2300      	movs	r3, #0
 801c71a:	4604      	mov	r4, r0
 801c71c:	4608      	mov	r0, r1
 801c71e:	602b      	str	r3, [r5, #0]
 801c720:	f7e5 fe2a 	bl	8002378 <_sbrk>
 801c724:	1c43      	adds	r3, r0, #1
 801c726:	d102      	bne.n	801c72e <_sbrk_r+0x1a>
 801c728:	682b      	ldr	r3, [r5, #0]
 801c72a:	b103      	cbz	r3, 801c72e <_sbrk_r+0x1a>
 801c72c:	6023      	str	r3, [r4, #0]
 801c72e:	bd38      	pop	{r3, r4, r5, pc}
 801c730:	200116dc 	.word	0x200116dc

0801c734 <_write_r>:
 801c734:	b538      	push	{r3, r4, r5, lr}
 801c736:	4d07      	ldr	r5, [pc, #28]	@ (801c754 <_write_r+0x20>)
 801c738:	4604      	mov	r4, r0
 801c73a:	4608      	mov	r0, r1
 801c73c:	4611      	mov	r1, r2
 801c73e:	2200      	movs	r2, #0
 801c740:	602a      	str	r2, [r5, #0]
 801c742:	461a      	mov	r2, r3
 801c744:	f7e5 fdc8 	bl	80022d8 <_write>
 801c748:	1c43      	adds	r3, r0, #1
 801c74a:	d102      	bne.n	801c752 <_write_r+0x1e>
 801c74c:	682b      	ldr	r3, [r5, #0]
 801c74e:	b103      	cbz	r3, 801c752 <_write_r+0x1e>
 801c750:	6023      	str	r3, [r4, #0]
 801c752:	bd38      	pop	{r3, r4, r5, pc}
 801c754:	200116dc 	.word	0x200116dc

0801c758 <__errno>:
 801c758:	4b01      	ldr	r3, [pc, #4]	@ (801c760 <__errno+0x8>)
 801c75a:	6818      	ldr	r0, [r3, #0]
 801c75c:	4770      	bx	lr
 801c75e:	bf00      	nop
 801c760:	20002dc0 	.word	0x20002dc0

0801c764 <__libc_init_array>:
 801c764:	b570      	push	{r4, r5, r6, lr}
 801c766:	4d0d      	ldr	r5, [pc, #52]	@ (801c79c <__libc_init_array+0x38>)
 801c768:	4c0d      	ldr	r4, [pc, #52]	@ (801c7a0 <__libc_init_array+0x3c>)
 801c76a:	1b64      	subs	r4, r4, r5
 801c76c:	10a4      	asrs	r4, r4, #2
 801c76e:	2600      	movs	r6, #0
 801c770:	42a6      	cmp	r6, r4
 801c772:	d109      	bne.n	801c788 <__libc_init_array+0x24>
 801c774:	4d0b      	ldr	r5, [pc, #44]	@ (801c7a4 <__libc_init_array+0x40>)
 801c776:	4c0c      	ldr	r4, [pc, #48]	@ (801c7a8 <__libc_init_array+0x44>)
 801c778:	f002 fa42 	bl	801ec00 <_init>
 801c77c:	1b64      	subs	r4, r4, r5
 801c77e:	10a4      	asrs	r4, r4, #2
 801c780:	2600      	movs	r6, #0
 801c782:	42a6      	cmp	r6, r4
 801c784:	d105      	bne.n	801c792 <__libc_init_array+0x2e>
 801c786:	bd70      	pop	{r4, r5, r6, pc}
 801c788:	f855 3b04 	ldr.w	r3, [r5], #4
 801c78c:	4798      	blx	r3
 801c78e:	3601      	adds	r6, #1
 801c790:	e7ee      	b.n	801c770 <__libc_init_array+0xc>
 801c792:	f855 3b04 	ldr.w	r3, [r5], #4
 801c796:	4798      	blx	r3
 801c798:	3601      	adds	r6, #1
 801c79a:	e7f2      	b.n	801c782 <__libc_init_array+0x1e>
 801c79c:	08020898 	.word	0x08020898
 801c7a0:	08020898 	.word	0x08020898
 801c7a4:	08020898 	.word	0x08020898
 801c7a8:	080208a8 	.word	0x080208a8

0801c7ac <__retarget_lock_init_recursive>:
 801c7ac:	4770      	bx	lr

0801c7ae <__retarget_lock_acquire_recursive>:
 801c7ae:	4770      	bx	lr

0801c7b0 <__retarget_lock_release_recursive>:
 801c7b0:	4770      	bx	lr

0801c7b2 <strcpy>:
 801c7b2:	4603      	mov	r3, r0
 801c7b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c7b8:	f803 2b01 	strb.w	r2, [r3], #1
 801c7bc:	2a00      	cmp	r2, #0
 801c7be:	d1f9      	bne.n	801c7b4 <strcpy+0x2>
 801c7c0:	4770      	bx	lr

0801c7c2 <memcpy>:
 801c7c2:	440a      	add	r2, r1
 801c7c4:	4291      	cmp	r1, r2
 801c7c6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801c7ca:	d100      	bne.n	801c7ce <memcpy+0xc>
 801c7cc:	4770      	bx	lr
 801c7ce:	b510      	push	{r4, lr}
 801c7d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 801c7d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 801c7d8:	4291      	cmp	r1, r2
 801c7da:	d1f9      	bne.n	801c7d0 <memcpy+0xe>
 801c7dc:	bd10      	pop	{r4, pc}
	...

0801c7e0 <__assert_func>:
 801c7e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c7e2:	4614      	mov	r4, r2
 801c7e4:	461a      	mov	r2, r3
 801c7e6:	4b09      	ldr	r3, [pc, #36]	@ (801c80c <__assert_func+0x2c>)
 801c7e8:	681b      	ldr	r3, [r3, #0]
 801c7ea:	4605      	mov	r5, r0
 801c7ec:	68d8      	ldr	r0, [r3, #12]
 801c7ee:	b14c      	cbz	r4, 801c804 <__assert_func+0x24>
 801c7f0:	4b07      	ldr	r3, [pc, #28]	@ (801c810 <__assert_func+0x30>)
 801c7f2:	9100      	str	r1, [sp, #0]
 801c7f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c7f8:	4906      	ldr	r1, [pc, #24]	@ (801c814 <__assert_func+0x34>)
 801c7fa:	462b      	mov	r3, r5
 801c7fc:	f000 fd3e 	bl	801d27c <fiprintf>
 801c800:	f000 fdd2 	bl	801d3a8 <abort>
 801c804:	4b04      	ldr	r3, [pc, #16]	@ (801c818 <__assert_func+0x38>)
 801c806:	461c      	mov	r4, r3
 801c808:	e7f3      	b.n	801c7f2 <__assert_func+0x12>
 801c80a:	bf00      	nop
 801c80c:	20002dc0 	.word	0x20002dc0
 801c810:	080204c7 	.word	0x080204c7
 801c814:	080204d4 	.word	0x080204d4
 801c818:	08020502 	.word	0x08020502

0801c81c <__env_lock>:
 801c81c:	4801      	ldr	r0, [pc, #4]	@ (801c824 <__env_lock+0x8>)
 801c81e:	f7ff bfc6 	b.w	801c7ae <__retarget_lock_acquire_recursive>
 801c822:	bf00      	nop
 801c824:	200116e0 	.word	0x200116e0

0801c828 <__env_unlock>:
 801c828:	4801      	ldr	r0, [pc, #4]	@ (801c830 <__env_unlock+0x8>)
 801c82a:	f7ff bfc1 	b.w	801c7b0 <__retarget_lock_release_recursive>
 801c82e:	bf00      	nop
 801c830:	200116e0 	.word	0x200116e0

0801c834 <_free_r>:
 801c834:	b538      	push	{r3, r4, r5, lr}
 801c836:	4605      	mov	r5, r0
 801c838:	2900      	cmp	r1, #0
 801c83a:	d041      	beq.n	801c8c0 <_free_r+0x8c>
 801c83c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c840:	1f0c      	subs	r4, r1, #4
 801c842:	2b00      	cmp	r3, #0
 801c844:	bfb8      	it	lt
 801c846:	18e4      	addlt	r4, r4, r3
 801c848:	f7ff fa5c 	bl	801bd04 <__malloc_lock>
 801c84c:	4a1d      	ldr	r2, [pc, #116]	@ (801c8c4 <_free_r+0x90>)
 801c84e:	6813      	ldr	r3, [r2, #0]
 801c850:	b933      	cbnz	r3, 801c860 <_free_r+0x2c>
 801c852:	6063      	str	r3, [r4, #4]
 801c854:	6014      	str	r4, [r2, #0]
 801c856:	4628      	mov	r0, r5
 801c858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c85c:	f7ff ba58 	b.w	801bd10 <__malloc_unlock>
 801c860:	42a3      	cmp	r3, r4
 801c862:	d908      	bls.n	801c876 <_free_r+0x42>
 801c864:	6820      	ldr	r0, [r4, #0]
 801c866:	1821      	adds	r1, r4, r0
 801c868:	428b      	cmp	r3, r1
 801c86a:	bf01      	itttt	eq
 801c86c:	6819      	ldreq	r1, [r3, #0]
 801c86e:	685b      	ldreq	r3, [r3, #4]
 801c870:	1809      	addeq	r1, r1, r0
 801c872:	6021      	streq	r1, [r4, #0]
 801c874:	e7ed      	b.n	801c852 <_free_r+0x1e>
 801c876:	461a      	mov	r2, r3
 801c878:	685b      	ldr	r3, [r3, #4]
 801c87a:	b10b      	cbz	r3, 801c880 <_free_r+0x4c>
 801c87c:	42a3      	cmp	r3, r4
 801c87e:	d9fa      	bls.n	801c876 <_free_r+0x42>
 801c880:	6811      	ldr	r1, [r2, #0]
 801c882:	1850      	adds	r0, r2, r1
 801c884:	42a0      	cmp	r0, r4
 801c886:	d10b      	bne.n	801c8a0 <_free_r+0x6c>
 801c888:	6820      	ldr	r0, [r4, #0]
 801c88a:	4401      	add	r1, r0
 801c88c:	1850      	adds	r0, r2, r1
 801c88e:	4283      	cmp	r3, r0
 801c890:	6011      	str	r1, [r2, #0]
 801c892:	d1e0      	bne.n	801c856 <_free_r+0x22>
 801c894:	6818      	ldr	r0, [r3, #0]
 801c896:	685b      	ldr	r3, [r3, #4]
 801c898:	6053      	str	r3, [r2, #4]
 801c89a:	4408      	add	r0, r1
 801c89c:	6010      	str	r0, [r2, #0]
 801c89e:	e7da      	b.n	801c856 <_free_r+0x22>
 801c8a0:	d902      	bls.n	801c8a8 <_free_r+0x74>
 801c8a2:	230c      	movs	r3, #12
 801c8a4:	602b      	str	r3, [r5, #0]
 801c8a6:	e7d6      	b.n	801c856 <_free_r+0x22>
 801c8a8:	6820      	ldr	r0, [r4, #0]
 801c8aa:	1821      	adds	r1, r4, r0
 801c8ac:	428b      	cmp	r3, r1
 801c8ae:	bf04      	itt	eq
 801c8b0:	6819      	ldreq	r1, [r3, #0]
 801c8b2:	685b      	ldreq	r3, [r3, #4]
 801c8b4:	6063      	str	r3, [r4, #4]
 801c8b6:	bf04      	itt	eq
 801c8b8:	1809      	addeq	r1, r1, r0
 801c8ba:	6021      	streq	r1, [r4, #0]
 801c8bc:	6054      	str	r4, [r2, #4]
 801c8be:	e7ca      	b.n	801c856 <_free_r+0x22>
 801c8c0:	bd38      	pop	{r3, r4, r5, pc}
 801c8c2:	bf00      	nop
 801c8c4:	2001159c 	.word	0x2001159c

0801c8c8 <_malloc_usable_size_r>:
 801c8c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c8cc:	1f18      	subs	r0, r3, #4
 801c8ce:	2b00      	cmp	r3, #0
 801c8d0:	bfbc      	itt	lt
 801c8d2:	580b      	ldrlt	r3, [r1, r0]
 801c8d4:	18c0      	addlt	r0, r0, r3
 801c8d6:	4770      	bx	lr

0801c8d8 <__ssputs_r>:
 801c8d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c8dc:	688e      	ldr	r6, [r1, #8]
 801c8de:	461f      	mov	r7, r3
 801c8e0:	42be      	cmp	r6, r7
 801c8e2:	680b      	ldr	r3, [r1, #0]
 801c8e4:	4682      	mov	sl, r0
 801c8e6:	460c      	mov	r4, r1
 801c8e8:	4690      	mov	r8, r2
 801c8ea:	d82d      	bhi.n	801c948 <__ssputs_r+0x70>
 801c8ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c8f0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801c8f4:	d026      	beq.n	801c944 <__ssputs_r+0x6c>
 801c8f6:	6965      	ldr	r5, [r4, #20]
 801c8f8:	6909      	ldr	r1, [r1, #16]
 801c8fa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c8fe:	eba3 0901 	sub.w	r9, r3, r1
 801c902:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c906:	1c7b      	adds	r3, r7, #1
 801c908:	444b      	add	r3, r9
 801c90a:	106d      	asrs	r5, r5, #1
 801c90c:	429d      	cmp	r5, r3
 801c90e:	bf38      	it	cc
 801c910:	461d      	movcc	r5, r3
 801c912:	0553      	lsls	r3, r2, #21
 801c914:	d527      	bpl.n	801c966 <__ssputs_r+0x8e>
 801c916:	4629      	mov	r1, r5
 801c918:	f7ff f974 	bl	801bc04 <_malloc_r>
 801c91c:	4606      	mov	r6, r0
 801c91e:	b360      	cbz	r0, 801c97a <__ssputs_r+0xa2>
 801c920:	6921      	ldr	r1, [r4, #16]
 801c922:	464a      	mov	r2, r9
 801c924:	f7ff ff4d 	bl	801c7c2 <memcpy>
 801c928:	89a3      	ldrh	r3, [r4, #12]
 801c92a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c92e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c932:	81a3      	strh	r3, [r4, #12]
 801c934:	6126      	str	r6, [r4, #16]
 801c936:	6165      	str	r5, [r4, #20]
 801c938:	444e      	add	r6, r9
 801c93a:	eba5 0509 	sub.w	r5, r5, r9
 801c93e:	6026      	str	r6, [r4, #0]
 801c940:	60a5      	str	r5, [r4, #8]
 801c942:	463e      	mov	r6, r7
 801c944:	42be      	cmp	r6, r7
 801c946:	d900      	bls.n	801c94a <__ssputs_r+0x72>
 801c948:	463e      	mov	r6, r7
 801c94a:	6820      	ldr	r0, [r4, #0]
 801c94c:	4632      	mov	r2, r6
 801c94e:	4641      	mov	r1, r8
 801c950:	f7ff fde4 	bl	801c51c <memmove>
 801c954:	68a3      	ldr	r3, [r4, #8]
 801c956:	1b9b      	subs	r3, r3, r6
 801c958:	60a3      	str	r3, [r4, #8]
 801c95a:	6823      	ldr	r3, [r4, #0]
 801c95c:	4433      	add	r3, r6
 801c95e:	6023      	str	r3, [r4, #0]
 801c960:	2000      	movs	r0, #0
 801c962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c966:	462a      	mov	r2, r5
 801c968:	f7ff fa4c 	bl	801be04 <_realloc_r>
 801c96c:	4606      	mov	r6, r0
 801c96e:	2800      	cmp	r0, #0
 801c970:	d1e0      	bne.n	801c934 <__ssputs_r+0x5c>
 801c972:	6921      	ldr	r1, [r4, #16]
 801c974:	4650      	mov	r0, sl
 801c976:	f7ff ff5d 	bl	801c834 <_free_r>
 801c97a:	230c      	movs	r3, #12
 801c97c:	f8ca 3000 	str.w	r3, [sl]
 801c980:	89a3      	ldrh	r3, [r4, #12]
 801c982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c986:	81a3      	strh	r3, [r4, #12]
 801c988:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c98c:	e7e9      	b.n	801c962 <__ssputs_r+0x8a>
	...

0801c990 <_svfiprintf_r>:
 801c990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c994:	4698      	mov	r8, r3
 801c996:	898b      	ldrh	r3, [r1, #12]
 801c998:	061b      	lsls	r3, r3, #24
 801c99a:	b09d      	sub	sp, #116	@ 0x74
 801c99c:	4607      	mov	r7, r0
 801c99e:	460d      	mov	r5, r1
 801c9a0:	4614      	mov	r4, r2
 801c9a2:	d510      	bpl.n	801c9c6 <_svfiprintf_r+0x36>
 801c9a4:	690b      	ldr	r3, [r1, #16]
 801c9a6:	b973      	cbnz	r3, 801c9c6 <_svfiprintf_r+0x36>
 801c9a8:	2140      	movs	r1, #64	@ 0x40
 801c9aa:	f7ff f92b 	bl	801bc04 <_malloc_r>
 801c9ae:	6028      	str	r0, [r5, #0]
 801c9b0:	6128      	str	r0, [r5, #16]
 801c9b2:	b930      	cbnz	r0, 801c9c2 <_svfiprintf_r+0x32>
 801c9b4:	230c      	movs	r3, #12
 801c9b6:	603b      	str	r3, [r7, #0]
 801c9b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c9bc:	b01d      	add	sp, #116	@ 0x74
 801c9be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c9c2:	2340      	movs	r3, #64	@ 0x40
 801c9c4:	616b      	str	r3, [r5, #20]
 801c9c6:	2300      	movs	r3, #0
 801c9c8:	9309      	str	r3, [sp, #36]	@ 0x24
 801c9ca:	2320      	movs	r3, #32
 801c9cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c9d0:	f8cd 800c 	str.w	r8, [sp, #12]
 801c9d4:	2330      	movs	r3, #48	@ 0x30
 801c9d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801cb74 <_svfiprintf_r+0x1e4>
 801c9da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c9de:	f04f 0901 	mov.w	r9, #1
 801c9e2:	4623      	mov	r3, r4
 801c9e4:	469a      	mov	sl, r3
 801c9e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c9ea:	b10a      	cbz	r2, 801c9f0 <_svfiprintf_r+0x60>
 801c9ec:	2a25      	cmp	r2, #37	@ 0x25
 801c9ee:	d1f9      	bne.n	801c9e4 <_svfiprintf_r+0x54>
 801c9f0:	ebba 0b04 	subs.w	fp, sl, r4
 801c9f4:	d00b      	beq.n	801ca0e <_svfiprintf_r+0x7e>
 801c9f6:	465b      	mov	r3, fp
 801c9f8:	4622      	mov	r2, r4
 801c9fa:	4629      	mov	r1, r5
 801c9fc:	4638      	mov	r0, r7
 801c9fe:	f7ff ff6b 	bl	801c8d8 <__ssputs_r>
 801ca02:	3001      	adds	r0, #1
 801ca04:	f000 80a7 	beq.w	801cb56 <_svfiprintf_r+0x1c6>
 801ca08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ca0a:	445a      	add	r2, fp
 801ca0c:	9209      	str	r2, [sp, #36]	@ 0x24
 801ca0e:	f89a 3000 	ldrb.w	r3, [sl]
 801ca12:	2b00      	cmp	r3, #0
 801ca14:	f000 809f 	beq.w	801cb56 <_svfiprintf_r+0x1c6>
 801ca18:	2300      	movs	r3, #0
 801ca1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801ca1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ca22:	f10a 0a01 	add.w	sl, sl, #1
 801ca26:	9304      	str	r3, [sp, #16]
 801ca28:	9307      	str	r3, [sp, #28]
 801ca2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801ca2e:	931a      	str	r3, [sp, #104]	@ 0x68
 801ca30:	4654      	mov	r4, sl
 801ca32:	2205      	movs	r2, #5
 801ca34:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ca38:	484e      	ldr	r0, [pc, #312]	@ (801cb74 <_svfiprintf_r+0x1e4>)
 801ca3a:	f7e3 fbe1 	bl	8000200 <memchr>
 801ca3e:	9a04      	ldr	r2, [sp, #16]
 801ca40:	b9d8      	cbnz	r0, 801ca7a <_svfiprintf_r+0xea>
 801ca42:	06d0      	lsls	r0, r2, #27
 801ca44:	bf44      	itt	mi
 801ca46:	2320      	movmi	r3, #32
 801ca48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ca4c:	0711      	lsls	r1, r2, #28
 801ca4e:	bf44      	itt	mi
 801ca50:	232b      	movmi	r3, #43	@ 0x2b
 801ca52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ca56:	f89a 3000 	ldrb.w	r3, [sl]
 801ca5a:	2b2a      	cmp	r3, #42	@ 0x2a
 801ca5c:	d015      	beq.n	801ca8a <_svfiprintf_r+0xfa>
 801ca5e:	9a07      	ldr	r2, [sp, #28]
 801ca60:	4654      	mov	r4, sl
 801ca62:	2000      	movs	r0, #0
 801ca64:	f04f 0c0a 	mov.w	ip, #10
 801ca68:	4621      	mov	r1, r4
 801ca6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ca6e:	3b30      	subs	r3, #48	@ 0x30
 801ca70:	2b09      	cmp	r3, #9
 801ca72:	d94b      	bls.n	801cb0c <_svfiprintf_r+0x17c>
 801ca74:	b1b0      	cbz	r0, 801caa4 <_svfiprintf_r+0x114>
 801ca76:	9207      	str	r2, [sp, #28]
 801ca78:	e014      	b.n	801caa4 <_svfiprintf_r+0x114>
 801ca7a:	eba0 0308 	sub.w	r3, r0, r8
 801ca7e:	fa09 f303 	lsl.w	r3, r9, r3
 801ca82:	4313      	orrs	r3, r2
 801ca84:	9304      	str	r3, [sp, #16]
 801ca86:	46a2      	mov	sl, r4
 801ca88:	e7d2      	b.n	801ca30 <_svfiprintf_r+0xa0>
 801ca8a:	9b03      	ldr	r3, [sp, #12]
 801ca8c:	1d19      	adds	r1, r3, #4
 801ca8e:	681b      	ldr	r3, [r3, #0]
 801ca90:	9103      	str	r1, [sp, #12]
 801ca92:	2b00      	cmp	r3, #0
 801ca94:	bfbb      	ittet	lt
 801ca96:	425b      	neglt	r3, r3
 801ca98:	f042 0202 	orrlt.w	r2, r2, #2
 801ca9c:	9307      	strge	r3, [sp, #28]
 801ca9e:	9307      	strlt	r3, [sp, #28]
 801caa0:	bfb8      	it	lt
 801caa2:	9204      	strlt	r2, [sp, #16]
 801caa4:	7823      	ldrb	r3, [r4, #0]
 801caa6:	2b2e      	cmp	r3, #46	@ 0x2e
 801caa8:	d10a      	bne.n	801cac0 <_svfiprintf_r+0x130>
 801caaa:	7863      	ldrb	r3, [r4, #1]
 801caac:	2b2a      	cmp	r3, #42	@ 0x2a
 801caae:	d132      	bne.n	801cb16 <_svfiprintf_r+0x186>
 801cab0:	9b03      	ldr	r3, [sp, #12]
 801cab2:	1d1a      	adds	r2, r3, #4
 801cab4:	681b      	ldr	r3, [r3, #0]
 801cab6:	9203      	str	r2, [sp, #12]
 801cab8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cabc:	3402      	adds	r4, #2
 801cabe:	9305      	str	r3, [sp, #20]
 801cac0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801cb84 <_svfiprintf_r+0x1f4>
 801cac4:	7821      	ldrb	r1, [r4, #0]
 801cac6:	2203      	movs	r2, #3
 801cac8:	4650      	mov	r0, sl
 801caca:	f7e3 fb99 	bl	8000200 <memchr>
 801cace:	b138      	cbz	r0, 801cae0 <_svfiprintf_r+0x150>
 801cad0:	9b04      	ldr	r3, [sp, #16]
 801cad2:	eba0 000a 	sub.w	r0, r0, sl
 801cad6:	2240      	movs	r2, #64	@ 0x40
 801cad8:	4082      	lsls	r2, r0
 801cada:	4313      	orrs	r3, r2
 801cadc:	3401      	adds	r4, #1
 801cade:	9304      	str	r3, [sp, #16]
 801cae0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cae4:	4824      	ldr	r0, [pc, #144]	@ (801cb78 <_svfiprintf_r+0x1e8>)
 801cae6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801caea:	2206      	movs	r2, #6
 801caec:	f7e3 fb88 	bl	8000200 <memchr>
 801caf0:	2800      	cmp	r0, #0
 801caf2:	d036      	beq.n	801cb62 <_svfiprintf_r+0x1d2>
 801caf4:	4b21      	ldr	r3, [pc, #132]	@ (801cb7c <_svfiprintf_r+0x1ec>)
 801caf6:	bb1b      	cbnz	r3, 801cb40 <_svfiprintf_r+0x1b0>
 801caf8:	9b03      	ldr	r3, [sp, #12]
 801cafa:	3307      	adds	r3, #7
 801cafc:	f023 0307 	bic.w	r3, r3, #7
 801cb00:	3308      	adds	r3, #8
 801cb02:	9303      	str	r3, [sp, #12]
 801cb04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cb06:	4433      	add	r3, r6
 801cb08:	9309      	str	r3, [sp, #36]	@ 0x24
 801cb0a:	e76a      	b.n	801c9e2 <_svfiprintf_r+0x52>
 801cb0c:	fb0c 3202 	mla	r2, ip, r2, r3
 801cb10:	460c      	mov	r4, r1
 801cb12:	2001      	movs	r0, #1
 801cb14:	e7a8      	b.n	801ca68 <_svfiprintf_r+0xd8>
 801cb16:	2300      	movs	r3, #0
 801cb18:	3401      	adds	r4, #1
 801cb1a:	9305      	str	r3, [sp, #20]
 801cb1c:	4619      	mov	r1, r3
 801cb1e:	f04f 0c0a 	mov.w	ip, #10
 801cb22:	4620      	mov	r0, r4
 801cb24:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cb28:	3a30      	subs	r2, #48	@ 0x30
 801cb2a:	2a09      	cmp	r2, #9
 801cb2c:	d903      	bls.n	801cb36 <_svfiprintf_r+0x1a6>
 801cb2e:	2b00      	cmp	r3, #0
 801cb30:	d0c6      	beq.n	801cac0 <_svfiprintf_r+0x130>
 801cb32:	9105      	str	r1, [sp, #20]
 801cb34:	e7c4      	b.n	801cac0 <_svfiprintf_r+0x130>
 801cb36:	fb0c 2101 	mla	r1, ip, r1, r2
 801cb3a:	4604      	mov	r4, r0
 801cb3c:	2301      	movs	r3, #1
 801cb3e:	e7f0      	b.n	801cb22 <_svfiprintf_r+0x192>
 801cb40:	ab03      	add	r3, sp, #12
 801cb42:	9300      	str	r3, [sp, #0]
 801cb44:	462a      	mov	r2, r5
 801cb46:	4b0e      	ldr	r3, [pc, #56]	@ (801cb80 <_svfiprintf_r+0x1f0>)
 801cb48:	a904      	add	r1, sp, #16
 801cb4a:	4638      	mov	r0, r7
 801cb4c:	f3af 8000 	nop.w
 801cb50:	1c42      	adds	r2, r0, #1
 801cb52:	4606      	mov	r6, r0
 801cb54:	d1d6      	bne.n	801cb04 <_svfiprintf_r+0x174>
 801cb56:	89ab      	ldrh	r3, [r5, #12]
 801cb58:	065b      	lsls	r3, r3, #25
 801cb5a:	f53f af2d 	bmi.w	801c9b8 <_svfiprintf_r+0x28>
 801cb5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cb60:	e72c      	b.n	801c9bc <_svfiprintf_r+0x2c>
 801cb62:	ab03      	add	r3, sp, #12
 801cb64:	9300      	str	r3, [sp, #0]
 801cb66:	462a      	mov	r2, r5
 801cb68:	4b05      	ldr	r3, [pc, #20]	@ (801cb80 <_svfiprintf_r+0x1f0>)
 801cb6a:	a904      	add	r1, sp, #16
 801cb6c:	4638      	mov	r0, r7
 801cb6e:	f000 f9bb 	bl	801cee8 <_printf_i>
 801cb72:	e7ed      	b.n	801cb50 <_svfiprintf_r+0x1c0>
 801cb74:	08020503 	.word	0x08020503
 801cb78:	0802050d 	.word	0x0802050d
 801cb7c:	00000000 	.word	0x00000000
 801cb80:	0801c8d9 	.word	0x0801c8d9
 801cb84:	08020509 	.word	0x08020509

0801cb88 <__sfputc_r>:
 801cb88:	6893      	ldr	r3, [r2, #8]
 801cb8a:	3b01      	subs	r3, #1
 801cb8c:	2b00      	cmp	r3, #0
 801cb8e:	b410      	push	{r4}
 801cb90:	6093      	str	r3, [r2, #8]
 801cb92:	da08      	bge.n	801cba6 <__sfputc_r+0x1e>
 801cb94:	6994      	ldr	r4, [r2, #24]
 801cb96:	42a3      	cmp	r3, r4
 801cb98:	db01      	blt.n	801cb9e <__sfputc_r+0x16>
 801cb9a:	290a      	cmp	r1, #10
 801cb9c:	d103      	bne.n	801cba6 <__sfputc_r+0x1e>
 801cb9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cba2:	f7ff bc17 	b.w	801c3d4 <__swbuf_r>
 801cba6:	6813      	ldr	r3, [r2, #0]
 801cba8:	1c58      	adds	r0, r3, #1
 801cbaa:	6010      	str	r0, [r2, #0]
 801cbac:	7019      	strb	r1, [r3, #0]
 801cbae:	4608      	mov	r0, r1
 801cbb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cbb4:	4770      	bx	lr

0801cbb6 <__sfputs_r>:
 801cbb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cbb8:	4606      	mov	r6, r0
 801cbba:	460f      	mov	r7, r1
 801cbbc:	4614      	mov	r4, r2
 801cbbe:	18d5      	adds	r5, r2, r3
 801cbc0:	42ac      	cmp	r4, r5
 801cbc2:	d101      	bne.n	801cbc8 <__sfputs_r+0x12>
 801cbc4:	2000      	movs	r0, #0
 801cbc6:	e007      	b.n	801cbd8 <__sfputs_r+0x22>
 801cbc8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cbcc:	463a      	mov	r2, r7
 801cbce:	4630      	mov	r0, r6
 801cbd0:	f7ff ffda 	bl	801cb88 <__sfputc_r>
 801cbd4:	1c43      	adds	r3, r0, #1
 801cbd6:	d1f3      	bne.n	801cbc0 <__sfputs_r+0xa>
 801cbd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cbdc <_vfiprintf_r>:
 801cbdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbe0:	460d      	mov	r5, r1
 801cbe2:	b09d      	sub	sp, #116	@ 0x74
 801cbe4:	4614      	mov	r4, r2
 801cbe6:	4698      	mov	r8, r3
 801cbe8:	4606      	mov	r6, r0
 801cbea:	b118      	cbz	r0, 801cbf4 <_vfiprintf_r+0x18>
 801cbec:	6a03      	ldr	r3, [r0, #32]
 801cbee:	b90b      	cbnz	r3, 801cbf4 <_vfiprintf_r+0x18>
 801cbf0:	f7ff fa3a 	bl	801c068 <__sinit>
 801cbf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cbf6:	07d9      	lsls	r1, r3, #31
 801cbf8:	d405      	bmi.n	801cc06 <_vfiprintf_r+0x2a>
 801cbfa:	89ab      	ldrh	r3, [r5, #12]
 801cbfc:	059a      	lsls	r2, r3, #22
 801cbfe:	d402      	bmi.n	801cc06 <_vfiprintf_r+0x2a>
 801cc00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cc02:	f7ff fdd4 	bl	801c7ae <__retarget_lock_acquire_recursive>
 801cc06:	89ab      	ldrh	r3, [r5, #12]
 801cc08:	071b      	lsls	r3, r3, #28
 801cc0a:	d501      	bpl.n	801cc10 <_vfiprintf_r+0x34>
 801cc0c:	692b      	ldr	r3, [r5, #16]
 801cc0e:	b99b      	cbnz	r3, 801cc38 <_vfiprintf_r+0x5c>
 801cc10:	4629      	mov	r1, r5
 801cc12:	4630      	mov	r0, r6
 801cc14:	f7ff fc1c 	bl	801c450 <__swsetup_r>
 801cc18:	b170      	cbz	r0, 801cc38 <_vfiprintf_r+0x5c>
 801cc1a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cc1c:	07dc      	lsls	r4, r3, #31
 801cc1e:	d504      	bpl.n	801cc2a <_vfiprintf_r+0x4e>
 801cc20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cc24:	b01d      	add	sp, #116	@ 0x74
 801cc26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc2a:	89ab      	ldrh	r3, [r5, #12]
 801cc2c:	0598      	lsls	r0, r3, #22
 801cc2e:	d4f7      	bmi.n	801cc20 <_vfiprintf_r+0x44>
 801cc30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cc32:	f7ff fdbd 	bl	801c7b0 <__retarget_lock_release_recursive>
 801cc36:	e7f3      	b.n	801cc20 <_vfiprintf_r+0x44>
 801cc38:	2300      	movs	r3, #0
 801cc3a:	9309      	str	r3, [sp, #36]	@ 0x24
 801cc3c:	2320      	movs	r3, #32
 801cc3e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801cc42:	f8cd 800c 	str.w	r8, [sp, #12]
 801cc46:	2330      	movs	r3, #48	@ 0x30
 801cc48:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801cdf8 <_vfiprintf_r+0x21c>
 801cc4c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801cc50:	f04f 0901 	mov.w	r9, #1
 801cc54:	4623      	mov	r3, r4
 801cc56:	469a      	mov	sl, r3
 801cc58:	f813 2b01 	ldrb.w	r2, [r3], #1
 801cc5c:	b10a      	cbz	r2, 801cc62 <_vfiprintf_r+0x86>
 801cc5e:	2a25      	cmp	r2, #37	@ 0x25
 801cc60:	d1f9      	bne.n	801cc56 <_vfiprintf_r+0x7a>
 801cc62:	ebba 0b04 	subs.w	fp, sl, r4
 801cc66:	d00b      	beq.n	801cc80 <_vfiprintf_r+0xa4>
 801cc68:	465b      	mov	r3, fp
 801cc6a:	4622      	mov	r2, r4
 801cc6c:	4629      	mov	r1, r5
 801cc6e:	4630      	mov	r0, r6
 801cc70:	f7ff ffa1 	bl	801cbb6 <__sfputs_r>
 801cc74:	3001      	adds	r0, #1
 801cc76:	f000 80a7 	beq.w	801cdc8 <_vfiprintf_r+0x1ec>
 801cc7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801cc7c:	445a      	add	r2, fp
 801cc7e:	9209      	str	r2, [sp, #36]	@ 0x24
 801cc80:	f89a 3000 	ldrb.w	r3, [sl]
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	f000 809f 	beq.w	801cdc8 <_vfiprintf_r+0x1ec>
 801cc8a:	2300      	movs	r3, #0
 801cc8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801cc90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801cc94:	f10a 0a01 	add.w	sl, sl, #1
 801cc98:	9304      	str	r3, [sp, #16]
 801cc9a:	9307      	str	r3, [sp, #28]
 801cc9c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801cca0:	931a      	str	r3, [sp, #104]	@ 0x68
 801cca2:	4654      	mov	r4, sl
 801cca4:	2205      	movs	r2, #5
 801cca6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ccaa:	4853      	ldr	r0, [pc, #332]	@ (801cdf8 <_vfiprintf_r+0x21c>)
 801ccac:	f7e3 faa8 	bl	8000200 <memchr>
 801ccb0:	9a04      	ldr	r2, [sp, #16]
 801ccb2:	b9d8      	cbnz	r0, 801ccec <_vfiprintf_r+0x110>
 801ccb4:	06d1      	lsls	r1, r2, #27
 801ccb6:	bf44      	itt	mi
 801ccb8:	2320      	movmi	r3, #32
 801ccba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ccbe:	0713      	lsls	r3, r2, #28
 801ccc0:	bf44      	itt	mi
 801ccc2:	232b      	movmi	r3, #43	@ 0x2b
 801ccc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801ccc8:	f89a 3000 	ldrb.w	r3, [sl]
 801cccc:	2b2a      	cmp	r3, #42	@ 0x2a
 801ccce:	d015      	beq.n	801ccfc <_vfiprintf_r+0x120>
 801ccd0:	9a07      	ldr	r2, [sp, #28]
 801ccd2:	4654      	mov	r4, sl
 801ccd4:	2000      	movs	r0, #0
 801ccd6:	f04f 0c0a 	mov.w	ip, #10
 801ccda:	4621      	mov	r1, r4
 801ccdc:	f811 3b01 	ldrb.w	r3, [r1], #1
 801cce0:	3b30      	subs	r3, #48	@ 0x30
 801cce2:	2b09      	cmp	r3, #9
 801cce4:	d94b      	bls.n	801cd7e <_vfiprintf_r+0x1a2>
 801cce6:	b1b0      	cbz	r0, 801cd16 <_vfiprintf_r+0x13a>
 801cce8:	9207      	str	r2, [sp, #28]
 801ccea:	e014      	b.n	801cd16 <_vfiprintf_r+0x13a>
 801ccec:	eba0 0308 	sub.w	r3, r0, r8
 801ccf0:	fa09 f303 	lsl.w	r3, r9, r3
 801ccf4:	4313      	orrs	r3, r2
 801ccf6:	9304      	str	r3, [sp, #16]
 801ccf8:	46a2      	mov	sl, r4
 801ccfa:	e7d2      	b.n	801cca2 <_vfiprintf_r+0xc6>
 801ccfc:	9b03      	ldr	r3, [sp, #12]
 801ccfe:	1d19      	adds	r1, r3, #4
 801cd00:	681b      	ldr	r3, [r3, #0]
 801cd02:	9103      	str	r1, [sp, #12]
 801cd04:	2b00      	cmp	r3, #0
 801cd06:	bfbb      	ittet	lt
 801cd08:	425b      	neglt	r3, r3
 801cd0a:	f042 0202 	orrlt.w	r2, r2, #2
 801cd0e:	9307      	strge	r3, [sp, #28]
 801cd10:	9307      	strlt	r3, [sp, #28]
 801cd12:	bfb8      	it	lt
 801cd14:	9204      	strlt	r2, [sp, #16]
 801cd16:	7823      	ldrb	r3, [r4, #0]
 801cd18:	2b2e      	cmp	r3, #46	@ 0x2e
 801cd1a:	d10a      	bne.n	801cd32 <_vfiprintf_r+0x156>
 801cd1c:	7863      	ldrb	r3, [r4, #1]
 801cd1e:	2b2a      	cmp	r3, #42	@ 0x2a
 801cd20:	d132      	bne.n	801cd88 <_vfiprintf_r+0x1ac>
 801cd22:	9b03      	ldr	r3, [sp, #12]
 801cd24:	1d1a      	adds	r2, r3, #4
 801cd26:	681b      	ldr	r3, [r3, #0]
 801cd28:	9203      	str	r2, [sp, #12]
 801cd2a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801cd2e:	3402      	adds	r4, #2
 801cd30:	9305      	str	r3, [sp, #20]
 801cd32:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ce08 <_vfiprintf_r+0x22c>
 801cd36:	7821      	ldrb	r1, [r4, #0]
 801cd38:	2203      	movs	r2, #3
 801cd3a:	4650      	mov	r0, sl
 801cd3c:	f7e3 fa60 	bl	8000200 <memchr>
 801cd40:	b138      	cbz	r0, 801cd52 <_vfiprintf_r+0x176>
 801cd42:	9b04      	ldr	r3, [sp, #16]
 801cd44:	eba0 000a 	sub.w	r0, r0, sl
 801cd48:	2240      	movs	r2, #64	@ 0x40
 801cd4a:	4082      	lsls	r2, r0
 801cd4c:	4313      	orrs	r3, r2
 801cd4e:	3401      	adds	r4, #1
 801cd50:	9304      	str	r3, [sp, #16]
 801cd52:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cd56:	4829      	ldr	r0, [pc, #164]	@ (801cdfc <_vfiprintf_r+0x220>)
 801cd58:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801cd5c:	2206      	movs	r2, #6
 801cd5e:	f7e3 fa4f 	bl	8000200 <memchr>
 801cd62:	2800      	cmp	r0, #0
 801cd64:	d03f      	beq.n	801cde6 <_vfiprintf_r+0x20a>
 801cd66:	4b26      	ldr	r3, [pc, #152]	@ (801ce00 <_vfiprintf_r+0x224>)
 801cd68:	bb1b      	cbnz	r3, 801cdb2 <_vfiprintf_r+0x1d6>
 801cd6a:	9b03      	ldr	r3, [sp, #12]
 801cd6c:	3307      	adds	r3, #7
 801cd6e:	f023 0307 	bic.w	r3, r3, #7
 801cd72:	3308      	adds	r3, #8
 801cd74:	9303      	str	r3, [sp, #12]
 801cd76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801cd78:	443b      	add	r3, r7
 801cd7a:	9309      	str	r3, [sp, #36]	@ 0x24
 801cd7c:	e76a      	b.n	801cc54 <_vfiprintf_r+0x78>
 801cd7e:	fb0c 3202 	mla	r2, ip, r2, r3
 801cd82:	460c      	mov	r4, r1
 801cd84:	2001      	movs	r0, #1
 801cd86:	e7a8      	b.n	801ccda <_vfiprintf_r+0xfe>
 801cd88:	2300      	movs	r3, #0
 801cd8a:	3401      	adds	r4, #1
 801cd8c:	9305      	str	r3, [sp, #20]
 801cd8e:	4619      	mov	r1, r3
 801cd90:	f04f 0c0a 	mov.w	ip, #10
 801cd94:	4620      	mov	r0, r4
 801cd96:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cd9a:	3a30      	subs	r2, #48	@ 0x30
 801cd9c:	2a09      	cmp	r2, #9
 801cd9e:	d903      	bls.n	801cda8 <_vfiprintf_r+0x1cc>
 801cda0:	2b00      	cmp	r3, #0
 801cda2:	d0c6      	beq.n	801cd32 <_vfiprintf_r+0x156>
 801cda4:	9105      	str	r1, [sp, #20]
 801cda6:	e7c4      	b.n	801cd32 <_vfiprintf_r+0x156>
 801cda8:	fb0c 2101 	mla	r1, ip, r1, r2
 801cdac:	4604      	mov	r4, r0
 801cdae:	2301      	movs	r3, #1
 801cdb0:	e7f0      	b.n	801cd94 <_vfiprintf_r+0x1b8>
 801cdb2:	ab03      	add	r3, sp, #12
 801cdb4:	9300      	str	r3, [sp, #0]
 801cdb6:	462a      	mov	r2, r5
 801cdb8:	4b12      	ldr	r3, [pc, #72]	@ (801ce04 <_vfiprintf_r+0x228>)
 801cdba:	a904      	add	r1, sp, #16
 801cdbc:	4630      	mov	r0, r6
 801cdbe:	f3af 8000 	nop.w
 801cdc2:	4607      	mov	r7, r0
 801cdc4:	1c78      	adds	r0, r7, #1
 801cdc6:	d1d6      	bne.n	801cd76 <_vfiprintf_r+0x19a>
 801cdc8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801cdca:	07d9      	lsls	r1, r3, #31
 801cdcc:	d405      	bmi.n	801cdda <_vfiprintf_r+0x1fe>
 801cdce:	89ab      	ldrh	r3, [r5, #12]
 801cdd0:	059a      	lsls	r2, r3, #22
 801cdd2:	d402      	bmi.n	801cdda <_vfiprintf_r+0x1fe>
 801cdd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801cdd6:	f7ff fceb 	bl	801c7b0 <__retarget_lock_release_recursive>
 801cdda:	89ab      	ldrh	r3, [r5, #12]
 801cddc:	065b      	lsls	r3, r3, #25
 801cdde:	f53f af1f 	bmi.w	801cc20 <_vfiprintf_r+0x44>
 801cde2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801cde4:	e71e      	b.n	801cc24 <_vfiprintf_r+0x48>
 801cde6:	ab03      	add	r3, sp, #12
 801cde8:	9300      	str	r3, [sp, #0]
 801cdea:	462a      	mov	r2, r5
 801cdec:	4b05      	ldr	r3, [pc, #20]	@ (801ce04 <_vfiprintf_r+0x228>)
 801cdee:	a904      	add	r1, sp, #16
 801cdf0:	4630      	mov	r0, r6
 801cdf2:	f000 f879 	bl	801cee8 <_printf_i>
 801cdf6:	e7e4      	b.n	801cdc2 <_vfiprintf_r+0x1e6>
 801cdf8:	08020503 	.word	0x08020503
 801cdfc:	0802050d 	.word	0x0802050d
 801ce00:	00000000 	.word	0x00000000
 801ce04:	0801cbb7 	.word	0x0801cbb7
 801ce08:	08020509 	.word	0x08020509

0801ce0c <_printf_common>:
 801ce0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ce10:	4616      	mov	r6, r2
 801ce12:	4698      	mov	r8, r3
 801ce14:	688a      	ldr	r2, [r1, #8]
 801ce16:	690b      	ldr	r3, [r1, #16]
 801ce18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ce1c:	4293      	cmp	r3, r2
 801ce1e:	bfb8      	it	lt
 801ce20:	4613      	movlt	r3, r2
 801ce22:	6033      	str	r3, [r6, #0]
 801ce24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ce28:	4607      	mov	r7, r0
 801ce2a:	460c      	mov	r4, r1
 801ce2c:	b10a      	cbz	r2, 801ce32 <_printf_common+0x26>
 801ce2e:	3301      	adds	r3, #1
 801ce30:	6033      	str	r3, [r6, #0]
 801ce32:	6823      	ldr	r3, [r4, #0]
 801ce34:	0699      	lsls	r1, r3, #26
 801ce36:	bf42      	ittt	mi
 801ce38:	6833      	ldrmi	r3, [r6, #0]
 801ce3a:	3302      	addmi	r3, #2
 801ce3c:	6033      	strmi	r3, [r6, #0]
 801ce3e:	6825      	ldr	r5, [r4, #0]
 801ce40:	f015 0506 	ands.w	r5, r5, #6
 801ce44:	d106      	bne.n	801ce54 <_printf_common+0x48>
 801ce46:	f104 0a19 	add.w	sl, r4, #25
 801ce4a:	68e3      	ldr	r3, [r4, #12]
 801ce4c:	6832      	ldr	r2, [r6, #0]
 801ce4e:	1a9b      	subs	r3, r3, r2
 801ce50:	42ab      	cmp	r3, r5
 801ce52:	dc26      	bgt.n	801cea2 <_printf_common+0x96>
 801ce54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801ce58:	6822      	ldr	r2, [r4, #0]
 801ce5a:	3b00      	subs	r3, #0
 801ce5c:	bf18      	it	ne
 801ce5e:	2301      	movne	r3, #1
 801ce60:	0692      	lsls	r2, r2, #26
 801ce62:	d42b      	bmi.n	801cebc <_printf_common+0xb0>
 801ce64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801ce68:	4641      	mov	r1, r8
 801ce6a:	4638      	mov	r0, r7
 801ce6c:	47c8      	blx	r9
 801ce6e:	3001      	adds	r0, #1
 801ce70:	d01e      	beq.n	801ceb0 <_printf_common+0xa4>
 801ce72:	6823      	ldr	r3, [r4, #0]
 801ce74:	6922      	ldr	r2, [r4, #16]
 801ce76:	f003 0306 	and.w	r3, r3, #6
 801ce7a:	2b04      	cmp	r3, #4
 801ce7c:	bf02      	ittt	eq
 801ce7e:	68e5      	ldreq	r5, [r4, #12]
 801ce80:	6833      	ldreq	r3, [r6, #0]
 801ce82:	1aed      	subeq	r5, r5, r3
 801ce84:	68a3      	ldr	r3, [r4, #8]
 801ce86:	bf0c      	ite	eq
 801ce88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801ce8c:	2500      	movne	r5, #0
 801ce8e:	4293      	cmp	r3, r2
 801ce90:	bfc4      	itt	gt
 801ce92:	1a9b      	subgt	r3, r3, r2
 801ce94:	18ed      	addgt	r5, r5, r3
 801ce96:	2600      	movs	r6, #0
 801ce98:	341a      	adds	r4, #26
 801ce9a:	42b5      	cmp	r5, r6
 801ce9c:	d11a      	bne.n	801ced4 <_printf_common+0xc8>
 801ce9e:	2000      	movs	r0, #0
 801cea0:	e008      	b.n	801ceb4 <_printf_common+0xa8>
 801cea2:	2301      	movs	r3, #1
 801cea4:	4652      	mov	r2, sl
 801cea6:	4641      	mov	r1, r8
 801cea8:	4638      	mov	r0, r7
 801ceaa:	47c8      	blx	r9
 801ceac:	3001      	adds	r0, #1
 801ceae:	d103      	bne.n	801ceb8 <_printf_common+0xac>
 801ceb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ceb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ceb8:	3501      	adds	r5, #1
 801ceba:	e7c6      	b.n	801ce4a <_printf_common+0x3e>
 801cebc:	18e1      	adds	r1, r4, r3
 801cebe:	1c5a      	adds	r2, r3, #1
 801cec0:	2030      	movs	r0, #48	@ 0x30
 801cec2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801cec6:	4422      	add	r2, r4
 801cec8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801cecc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801ced0:	3302      	adds	r3, #2
 801ced2:	e7c7      	b.n	801ce64 <_printf_common+0x58>
 801ced4:	2301      	movs	r3, #1
 801ced6:	4622      	mov	r2, r4
 801ced8:	4641      	mov	r1, r8
 801ceda:	4638      	mov	r0, r7
 801cedc:	47c8      	blx	r9
 801cede:	3001      	adds	r0, #1
 801cee0:	d0e6      	beq.n	801ceb0 <_printf_common+0xa4>
 801cee2:	3601      	adds	r6, #1
 801cee4:	e7d9      	b.n	801ce9a <_printf_common+0x8e>
	...

0801cee8 <_printf_i>:
 801cee8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ceec:	7e0f      	ldrb	r7, [r1, #24]
 801ceee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801cef0:	2f78      	cmp	r7, #120	@ 0x78
 801cef2:	4691      	mov	r9, r2
 801cef4:	4680      	mov	r8, r0
 801cef6:	460c      	mov	r4, r1
 801cef8:	469a      	mov	sl, r3
 801cefa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801cefe:	d807      	bhi.n	801cf10 <_printf_i+0x28>
 801cf00:	2f62      	cmp	r7, #98	@ 0x62
 801cf02:	d80a      	bhi.n	801cf1a <_printf_i+0x32>
 801cf04:	2f00      	cmp	r7, #0
 801cf06:	f000 80d1 	beq.w	801d0ac <_printf_i+0x1c4>
 801cf0a:	2f58      	cmp	r7, #88	@ 0x58
 801cf0c:	f000 80b8 	beq.w	801d080 <_printf_i+0x198>
 801cf10:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801cf14:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801cf18:	e03a      	b.n	801cf90 <_printf_i+0xa8>
 801cf1a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801cf1e:	2b15      	cmp	r3, #21
 801cf20:	d8f6      	bhi.n	801cf10 <_printf_i+0x28>
 801cf22:	a101      	add	r1, pc, #4	@ (adr r1, 801cf28 <_printf_i+0x40>)
 801cf24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801cf28:	0801cf81 	.word	0x0801cf81
 801cf2c:	0801cf95 	.word	0x0801cf95
 801cf30:	0801cf11 	.word	0x0801cf11
 801cf34:	0801cf11 	.word	0x0801cf11
 801cf38:	0801cf11 	.word	0x0801cf11
 801cf3c:	0801cf11 	.word	0x0801cf11
 801cf40:	0801cf95 	.word	0x0801cf95
 801cf44:	0801cf11 	.word	0x0801cf11
 801cf48:	0801cf11 	.word	0x0801cf11
 801cf4c:	0801cf11 	.word	0x0801cf11
 801cf50:	0801cf11 	.word	0x0801cf11
 801cf54:	0801d093 	.word	0x0801d093
 801cf58:	0801cfbf 	.word	0x0801cfbf
 801cf5c:	0801d04d 	.word	0x0801d04d
 801cf60:	0801cf11 	.word	0x0801cf11
 801cf64:	0801cf11 	.word	0x0801cf11
 801cf68:	0801d0b5 	.word	0x0801d0b5
 801cf6c:	0801cf11 	.word	0x0801cf11
 801cf70:	0801cfbf 	.word	0x0801cfbf
 801cf74:	0801cf11 	.word	0x0801cf11
 801cf78:	0801cf11 	.word	0x0801cf11
 801cf7c:	0801d055 	.word	0x0801d055
 801cf80:	6833      	ldr	r3, [r6, #0]
 801cf82:	1d1a      	adds	r2, r3, #4
 801cf84:	681b      	ldr	r3, [r3, #0]
 801cf86:	6032      	str	r2, [r6, #0]
 801cf88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801cf8c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801cf90:	2301      	movs	r3, #1
 801cf92:	e09c      	b.n	801d0ce <_printf_i+0x1e6>
 801cf94:	6833      	ldr	r3, [r6, #0]
 801cf96:	6820      	ldr	r0, [r4, #0]
 801cf98:	1d19      	adds	r1, r3, #4
 801cf9a:	6031      	str	r1, [r6, #0]
 801cf9c:	0606      	lsls	r6, r0, #24
 801cf9e:	d501      	bpl.n	801cfa4 <_printf_i+0xbc>
 801cfa0:	681d      	ldr	r5, [r3, #0]
 801cfa2:	e003      	b.n	801cfac <_printf_i+0xc4>
 801cfa4:	0645      	lsls	r5, r0, #25
 801cfa6:	d5fb      	bpl.n	801cfa0 <_printf_i+0xb8>
 801cfa8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801cfac:	2d00      	cmp	r5, #0
 801cfae:	da03      	bge.n	801cfb8 <_printf_i+0xd0>
 801cfb0:	232d      	movs	r3, #45	@ 0x2d
 801cfb2:	426d      	negs	r5, r5
 801cfb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801cfb8:	4858      	ldr	r0, [pc, #352]	@ (801d11c <_printf_i+0x234>)
 801cfba:	230a      	movs	r3, #10
 801cfbc:	e011      	b.n	801cfe2 <_printf_i+0xfa>
 801cfbe:	6821      	ldr	r1, [r4, #0]
 801cfc0:	6833      	ldr	r3, [r6, #0]
 801cfc2:	0608      	lsls	r0, r1, #24
 801cfc4:	f853 5b04 	ldr.w	r5, [r3], #4
 801cfc8:	d402      	bmi.n	801cfd0 <_printf_i+0xe8>
 801cfca:	0649      	lsls	r1, r1, #25
 801cfcc:	bf48      	it	mi
 801cfce:	b2ad      	uxthmi	r5, r5
 801cfd0:	2f6f      	cmp	r7, #111	@ 0x6f
 801cfd2:	4852      	ldr	r0, [pc, #328]	@ (801d11c <_printf_i+0x234>)
 801cfd4:	6033      	str	r3, [r6, #0]
 801cfd6:	bf14      	ite	ne
 801cfd8:	230a      	movne	r3, #10
 801cfda:	2308      	moveq	r3, #8
 801cfdc:	2100      	movs	r1, #0
 801cfde:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801cfe2:	6866      	ldr	r6, [r4, #4]
 801cfe4:	60a6      	str	r6, [r4, #8]
 801cfe6:	2e00      	cmp	r6, #0
 801cfe8:	db05      	blt.n	801cff6 <_printf_i+0x10e>
 801cfea:	6821      	ldr	r1, [r4, #0]
 801cfec:	432e      	orrs	r6, r5
 801cfee:	f021 0104 	bic.w	r1, r1, #4
 801cff2:	6021      	str	r1, [r4, #0]
 801cff4:	d04b      	beq.n	801d08e <_printf_i+0x1a6>
 801cff6:	4616      	mov	r6, r2
 801cff8:	fbb5 f1f3 	udiv	r1, r5, r3
 801cffc:	fb03 5711 	mls	r7, r3, r1, r5
 801d000:	5dc7      	ldrb	r7, [r0, r7]
 801d002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d006:	462f      	mov	r7, r5
 801d008:	42bb      	cmp	r3, r7
 801d00a:	460d      	mov	r5, r1
 801d00c:	d9f4      	bls.n	801cff8 <_printf_i+0x110>
 801d00e:	2b08      	cmp	r3, #8
 801d010:	d10b      	bne.n	801d02a <_printf_i+0x142>
 801d012:	6823      	ldr	r3, [r4, #0]
 801d014:	07df      	lsls	r7, r3, #31
 801d016:	d508      	bpl.n	801d02a <_printf_i+0x142>
 801d018:	6923      	ldr	r3, [r4, #16]
 801d01a:	6861      	ldr	r1, [r4, #4]
 801d01c:	4299      	cmp	r1, r3
 801d01e:	bfde      	ittt	le
 801d020:	2330      	movle	r3, #48	@ 0x30
 801d022:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d026:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801d02a:	1b92      	subs	r2, r2, r6
 801d02c:	6122      	str	r2, [r4, #16]
 801d02e:	f8cd a000 	str.w	sl, [sp]
 801d032:	464b      	mov	r3, r9
 801d034:	aa03      	add	r2, sp, #12
 801d036:	4621      	mov	r1, r4
 801d038:	4640      	mov	r0, r8
 801d03a:	f7ff fee7 	bl	801ce0c <_printf_common>
 801d03e:	3001      	adds	r0, #1
 801d040:	d14a      	bne.n	801d0d8 <_printf_i+0x1f0>
 801d042:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d046:	b004      	add	sp, #16
 801d048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d04c:	6823      	ldr	r3, [r4, #0]
 801d04e:	f043 0320 	orr.w	r3, r3, #32
 801d052:	6023      	str	r3, [r4, #0]
 801d054:	4832      	ldr	r0, [pc, #200]	@ (801d120 <_printf_i+0x238>)
 801d056:	2778      	movs	r7, #120	@ 0x78
 801d058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801d05c:	6823      	ldr	r3, [r4, #0]
 801d05e:	6831      	ldr	r1, [r6, #0]
 801d060:	061f      	lsls	r7, r3, #24
 801d062:	f851 5b04 	ldr.w	r5, [r1], #4
 801d066:	d402      	bmi.n	801d06e <_printf_i+0x186>
 801d068:	065f      	lsls	r7, r3, #25
 801d06a:	bf48      	it	mi
 801d06c:	b2ad      	uxthmi	r5, r5
 801d06e:	6031      	str	r1, [r6, #0]
 801d070:	07d9      	lsls	r1, r3, #31
 801d072:	bf44      	itt	mi
 801d074:	f043 0320 	orrmi.w	r3, r3, #32
 801d078:	6023      	strmi	r3, [r4, #0]
 801d07a:	b11d      	cbz	r5, 801d084 <_printf_i+0x19c>
 801d07c:	2310      	movs	r3, #16
 801d07e:	e7ad      	b.n	801cfdc <_printf_i+0xf4>
 801d080:	4826      	ldr	r0, [pc, #152]	@ (801d11c <_printf_i+0x234>)
 801d082:	e7e9      	b.n	801d058 <_printf_i+0x170>
 801d084:	6823      	ldr	r3, [r4, #0]
 801d086:	f023 0320 	bic.w	r3, r3, #32
 801d08a:	6023      	str	r3, [r4, #0]
 801d08c:	e7f6      	b.n	801d07c <_printf_i+0x194>
 801d08e:	4616      	mov	r6, r2
 801d090:	e7bd      	b.n	801d00e <_printf_i+0x126>
 801d092:	6833      	ldr	r3, [r6, #0]
 801d094:	6825      	ldr	r5, [r4, #0]
 801d096:	6961      	ldr	r1, [r4, #20]
 801d098:	1d18      	adds	r0, r3, #4
 801d09a:	6030      	str	r0, [r6, #0]
 801d09c:	062e      	lsls	r6, r5, #24
 801d09e:	681b      	ldr	r3, [r3, #0]
 801d0a0:	d501      	bpl.n	801d0a6 <_printf_i+0x1be>
 801d0a2:	6019      	str	r1, [r3, #0]
 801d0a4:	e002      	b.n	801d0ac <_printf_i+0x1c4>
 801d0a6:	0668      	lsls	r0, r5, #25
 801d0a8:	d5fb      	bpl.n	801d0a2 <_printf_i+0x1ba>
 801d0aa:	8019      	strh	r1, [r3, #0]
 801d0ac:	2300      	movs	r3, #0
 801d0ae:	6123      	str	r3, [r4, #16]
 801d0b0:	4616      	mov	r6, r2
 801d0b2:	e7bc      	b.n	801d02e <_printf_i+0x146>
 801d0b4:	6833      	ldr	r3, [r6, #0]
 801d0b6:	1d1a      	adds	r2, r3, #4
 801d0b8:	6032      	str	r2, [r6, #0]
 801d0ba:	681e      	ldr	r6, [r3, #0]
 801d0bc:	6862      	ldr	r2, [r4, #4]
 801d0be:	2100      	movs	r1, #0
 801d0c0:	4630      	mov	r0, r6
 801d0c2:	f7e3 f89d 	bl	8000200 <memchr>
 801d0c6:	b108      	cbz	r0, 801d0cc <_printf_i+0x1e4>
 801d0c8:	1b80      	subs	r0, r0, r6
 801d0ca:	6060      	str	r0, [r4, #4]
 801d0cc:	6863      	ldr	r3, [r4, #4]
 801d0ce:	6123      	str	r3, [r4, #16]
 801d0d0:	2300      	movs	r3, #0
 801d0d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801d0d6:	e7aa      	b.n	801d02e <_printf_i+0x146>
 801d0d8:	6923      	ldr	r3, [r4, #16]
 801d0da:	4632      	mov	r2, r6
 801d0dc:	4649      	mov	r1, r9
 801d0de:	4640      	mov	r0, r8
 801d0e0:	47d0      	blx	sl
 801d0e2:	3001      	adds	r0, #1
 801d0e4:	d0ad      	beq.n	801d042 <_printf_i+0x15a>
 801d0e6:	6823      	ldr	r3, [r4, #0]
 801d0e8:	079b      	lsls	r3, r3, #30
 801d0ea:	d413      	bmi.n	801d114 <_printf_i+0x22c>
 801d0ec:	68e0      	ldr	r0, [r4, #12]
 801d0ee:	9b03      	ldr	r3, [sp, #12]
 801d0f0:	4298      	cmp	r0, r3
 801d0f2:	bfb8      	it	lt
 801d0f4:	4618      	movlt	r0, r3
 801d0f6:	e7a6      	b.n	801d046 <_printf_i+0x15e>
 801d0f8:	2301      	movs	r3, #1
 801d0fa:	4632      	mov	r2, r6
 801d0fc:	4649      	mov	r1, r9
 801d0fe:	4640      	mov	r0, r8
 801d100:	47d0      	blx	sl
 801d102:	3001      	adds	r0, #1
 801d104:	d09d      	beq.n	801d042 <_printf_i+0x15a>
 801d106:	3501      	adds	r5, #1
 801d108:	68e3      	ldr	r3, [r4, #12]
 801d10a:	9903      	ldr	r1, [sp, #12]
 801d10c:	1a5b      	subs	r3, r3, r1
 801d10e:	42ab      	cmp	r3, r5
 801d110:	dcf2      	bgt.n	801d0f8 <_printf_i+0x210>
 801d112:	e7eb      	b.n	801d0ec <_printf_i+0x204>
 801d114:	2500      	movs	r5, #0
 801d116:	f104 0619 	add.w	r6, r4, #25
 801d11a:	e7f5      	b.n	801d108 <_printf_i+0x220>
 801d11c:	08020514 	.word	0x08020514
 801d120:	08020525 	.word	0x08020525

0801d124 <__sflush_r>:
 801d124:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801d128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d12c:	0716      	lsls	r6, r2, #28
 801d12e:	4605      	mov	r5, r0
 801d130:	460c      	mov	r4, r1
 801d132:	d454      	bmi.n	801d1de <__sflush_r+0xba>
 801d134:	684b      	ldr	r3, [r1, #4]
 801d136:	2b00      	cmp	r3, #0
 801d138:	dc02      	bgt.n	801d140 <__sflush_r+0x1c>
 801d13a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801d13c:	2b00      	cmp	r3, #0
 801d13e:	dd48      	ble.n	801d1d2 <__sflush_r+0xae>
 801d140:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d142:	2e00      	cmp	r6, #0
 801d144:	d045      	beq.n	801d1d2 <__sflush_r+0xae>
 801d146:	2300      	movs	r3, #0
 801d148:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801d14c:	682f      	ldr	r7, [r5, #0]
 801d14e:	6a21      	ldr	r1, [r4, #32]
 801d150:	602b      	str	r3, [r5, #0]
 801d152:	d030      	beq.n	801d1b6 <__sflush_r+0x92>
 801d154:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801d156:	89a3      	ldrh	r3, [r4, #12]
 801d158:	0759      	lsls	r1, r3, #29
 801d15a:	d505      	bpl.n	801d168 <__sflush_r+0x44>
 801d15c:	6863      	ldr	r3, [r4, #4]
 801d15e:	1ad2      	subs	r2, r2, r3
 801d160:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801d162:	b10b      	cbz	r3, 801d168 <__sflush_r+0x44>
 801d164:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801d166:	1ad2      	subs	r2, r2, r3
 801d168:	2300      	movs	r3, #0
 801d16a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801d16c:	6a21      	ldr	r1, [r4, #32]
 801d16e:	4628      	mov	r0, r5
 801d170:	47b0      	blx	r6
 801d172:	1c43      	adds	r3, r0, #1
 801d174:	89a3      	ldrh	r3, [r4, #12]
 801d176:	d106      	bne.n	801d186 <__sflush_r+0x62>
 801d178:	6829      	ldr	r1, [r5, #0]
 801d17a:	291d      	cmp	r1, #29
 801d17c:	d82b      	bhi.n	801d1d6 <__sflush_r+0xb2>
 801d17e:	4a2a      	ldr	r2, [pc, #168]	@ (801d228 <__sflush_r+0x104>)
 801d180:	40ca      	lsrs	r2, r1
 801d182:	07d6      	lsls	r6, r2, #31
 801d184:	d527      	bpl.n	801d1d6 <__sflush_r+0xb2>
 801d186:	2200      	movs	r2, #0
 801d188:	6062      	str	r2, [r4, #4]
 801d18a:	04d9      	lsls	r1, r3, #19
 801d18c:	6922      	ldr	r2, [r4, #16]
 801d18e:	6022      	str	r2, [r4, #0]
 801d190:	d504      	bpl.n	801d19c <__sflush_r+0x78>
 801d192:	1c42      	adds	r2, r0, #1
 801d194:	d101      	bne.n	801d19a <__sflush_r+0x76>
 801d196:	682b      	ldr	r3, [r5, #0]
 801d198:	b903      	cbnz	r3, 801d19c <__sflush_r+0x78>
 801d19a:	6560      	str	r0, [r4, #84]	@ 0x54
 801d19c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801d19e:	602f      	str	r7, [r5, #0]
 801d1a0:	b1b9      	cbz	r1, 801d1d2 <__sflush_r+0xae>
 801d1a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801d1a6:	4299      	cmp	r1, r3
 801d1a8:	d002      	beq.n	801d1b0 <__sflush_r+0x8c>
 801d1aa:	4628      	mov	r0, r5
 801d1ac:	f7ff fb42 	bl	801c834 <_free_r>
 801d1b0:	2300      	movs	r3, #0
 801d1b2:	6363      	str	r3, [r4, #52]	@ 0x34
 801d1b4:	e00d      	b.n	801d1d2 <__sflush_r+0xae>
 801d1b6:	2301      	movs	r3, #1
 801d1b8:	4628      	mov	r0, r5
 801d1ba:	47b0      	blx	r6
 801d1bc:	4602      	mov	r2, r0
 801d1be:	1c50      	adds	r0, r2, #1
 801d1c0:	d1c9      	bne.n	801d156 <__sflush_r+0x32>
 801d1c2:	682b      	ldr	r3, [r5, #0]
 801d1c4:	2b00      	cmp	r3, #0
 801d1c6:	d0c6      	beq.n	801d156 <__sflush_r+0x32>
 801d1c8:	2b1d      	cmp	r3, #29
 801d1ca:	d001      	beq.n	801d1d0 <__sflush_r+0xac>
 801d1cc:	2b16      	cmp	r3, #22
 801d1ce:	d11e      	bne.n	801d20e <__sflush_r+0xea>
 801d1d0:	602f      	str	r7, [r5, #0]
 801d1d2:	2000      	movs	r0, #0
 801d1d4:	e022      	b.n	801d21c <__sflush_r+0xf8>
 801d1d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d1da:	b21b      	sxth	r3, r3
 801d1dc:	e01b      	b.n	801d216 <__sflush_r+0xf2>
 801d1de:	690f      	ldr	r7, [r1, #16]
 801d1e0:	2f00      	cmp	r7, #0
 801d1e2:	d0f6      	beq.n	801d1d2 <__sflush_r+0xae>
 801d1e4:	0793      	lsls	r3, r2, #30
 801d1e6:	680e      	ldr	r6, [r1, #0]
 801d1e8:	bf08      	it	eq
 801d1ea:	694b      	ldreq	r3, [r1, #20]
 801d1ec:	600f      	str	r7, [r1, #0]
 801d1ee:	bf18      	it	ne
 801d1f0:	2300      	movne	r3, #0
 801d1f2:	eba6 0807 	sub.w	r8, r6, r7
 801d1f6:	608b      	str	r3, [r1, #8]
 801d1f8:	f1b8 0f00 	cmp.w	r8, #0
 801d1fc:	dde9      	ble.n	801d1d2 <__sflush_r+0xae>
 801d1fe:	6a21      	ldr	r1, [r4, #32]
 801d200:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801d202:	4643      	mov	r3, r8
 801d204:	463a      	mov	r2, r7
 801d206:	4628      	mov	r0, r5
 801d208:	47b0      	blx	r6
 801d20a:	2800      	cmp	r0, #0
 801d20c:	dc08      	bgt.n	801d220 <__sflush_r+0xfc>
 801d20e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801d216:	81a3      	strh	r3, [r4, #12]
 801d218:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d220:	4407      	add	r7, r0
 801d222:	eba8 0800 	sub.w	r8, r8, r0
 801d226:	e7e7      	b.n	801d1f8 <__sflush_r+0xd4>
 801d228:	20400001 	.word	0x20400001

0801d22c <_fflush_r>:
 801d22c:	b538      	push	{r3, r4, r5, lr}
 801d22e:	690b      	ldr	r3, [r1, #16]
 801d230:	4605      	mov	r5, r0
 801d232:	460c      	mov	r4, r1
 801d234:	b913      	cbnz	r3, 801d23c <_fflush_r+0x10>
 801d236:	2500      	movs	r5, #0
 801d238:	4628      	mov	r0, r5
 801d23a:	bd38      	pop	{r3, r4, r5, pc}
 801d23c:	b118      	cbz	r0, 801d246 <_fflush_r+0x1a>
 801d23e:	6a03      	ldr	r3, [r0, #32]
 801d240:	b90b      	cbnz	r3, 801d246 <_fflush_r+0x1a>
 801d242:	f7fe ff11 	bl	801c068 <__sinit>
 801d246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d24a:	2b00      	cmp	r3, #0
 801d24c:	d0f3      	beq.n	801d236 <_fflush_r+0xa>
 801d24e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801d250:	07d0      	lsls	r0, r2, #31
 801d252:	d404      	bmi.n	801d25e <_fflush_r+0x32>
 801d254:	0599      	lsls	r1, r3, #22
 801d256:	d402      	bmi.n	801d25e <_fflush_r+0x32>
 801d258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d25a:	f7ff faa8 	bl	801c7ae <__retarget_lock_acquire_recursive>
 801d25e:	4628      	mov	r0, r5
 801d260:	4621      	mov	r1, r4
 801d262:	f7ff ff5f 	bl	801d124 <__sflush_r>
 801d266:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801d268:	07da      	lsls	r2, r3, #31
 801d26a:	4605      	mov	r5, r0
 801d26c:	d4e4      	bmi.n	801d238 <_fflush_r+0xc>
 801d26e:	89a3      	ldrh	r3, [r4, #12]
 801d270:	059b      	lsls	r3, r3, #22
 801d272:	d4e1      	bmi.n	801d238 <_fflush_r+0xc>
 801d274:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801d276:	f7ff fa9b 	bl	801c7b0 <__retarget_lock_release_recursive>
 801d27a:	e7dd      	b.n	801d238 <_fflush_r+0xc>

0801d27c <fiprintf>:
 801d27c:	b40e      	push	{r1, r2, r3}
 801d27e:	b503      	push	{r0, r1, lr}
 801d280:	4601      	mov	r1, r0
 801d282:	ab03      	add	r3, sp, #12
 801d284:	4805      	ldr	r0, [pc, #20]	@ (801d29c <fiprintf+0x20>)
 801d286:	f853 2b04 	ldr.w	r2, [r3], #4
 801d28a:	6800      	ldr	r0, [r0, #0]
 801d28c:	9301      	str	r3, [sp, #4]
 801d28e:	f7ff fca5 	bl	801cbdc <_vfiprintf_r>
 801d292:	b002      	add	sp, #8
 801d294:	f85d eb04 	ldr.w	lr, [sp], #4
 801d298:	b003      	add	sp, #12
 801d29a:	4770      	bx	lr
 801d29c:	20002dc0 	.word	0x20002dc0

0801d2a0 <__swhatbuf_r>:
 801d2a0:	b570      	push	{r4, r5, r6, lr}
 801d2a2:	460c      	mov	r4, r1
 801d2a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d2a8:	2900      	cmp	r1, #0
 801d2aa:	b096      	sub	sp, #88	@ 0x58
 801d2ac:	4615      	mov	r5, r2
 801d2ae:	461e      	mov	r6, r3
 801d2b0:	da0d      	bge.n	801d2ce <__swhatbuf_r+0x2e>
 801d2b2:	89a3      	ldrh	r3, [r4, #12]
 801d2b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801d2b8:	f04f 0100 	mov.w	r1, #0
 801d2bc:	bf14      	ite	ne
 801d2be:	2340      	movne	r3, #64	@ 0x40
 801d2c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801d2c4:	2000      	movs	r0, #0
 801d2c6:	6031      	str	r1, [r6, #0]
 801d2c8:	602b      	str	r3, [r5, #0]
 801d2ca:	b016      	add	sp, #88	@ 0x58
 801d2cc:	bd70      	pop	{r4, r5, r6, pc}
 801d2ce:	466a      	mov	r2, sp
 801d2d0:	f000 f848 	bl	801d364 <_fstat_r>
 801d2d4:	2800      	cmp	r0, #0
 801d2d6:	dbec      	blt.n	801d2b2 <__swhatbuf_r+0x12>
 801d2d8:	9901      	ldr	r1, [sp, #4]
 801d2da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801d2de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801d2e2:	4259      	negs	r1, r3
 801d2e4:	4159      	adcs	r1, r3
 801d2e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801d2ea:	e7eb      	b.n	801d2c4 <__swhatbuf_r+0x24>

0801d2ec <__smakebuf_r>:
 801d2ec:	898b      	ldrh	r3, [r1, #12]
 801d2ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801d2f0:	079d      	lsls	r5, r3, #30
 801d2f2:	4606      	mov	r6, r0
 801d2f4:	460c      	mov	r4, r1
 801d2f6:	d507      	bpl.n	801d308 <__smakebuf_r+0x1c>
 801d2f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801d2fc:	6023      	str	r3, [r4, #0]
 801d2fe:	6123      	str	r3, [r4, #16]
 801d300:	2301      	movs	r3, #1
 801d302:	6163      	str	r3, [r4, #20]
 801d304:	b003      	add	sp, #12
 801d306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d308:	ab01      	add	r3, sp, #4
 801d30a:	466a      	mov	r2, sp
 801d30c:	f7ff ffc8 	bl	801d2a0 <__swhatbuf_r>
 801d310:	9f00      	ldr	r7, [sp, #0]
 801d312:	4605      	mov	r5, r0
 801d314:	4639      	mov	r1, r7
 801d316:	4630      	mov	r0, r6
 801d318:	f7fe fc74 	bl	801bc04 <_malloc_r>
 801d31c:	b948      	cbnz	r0, 801d332 <__smakebuf_r+0x46>
 801d31e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801d322:	059a      	lsls	r2, r3, #22
 801d324:	d4ee      	bmi.n	801d304 <__smakebuf_r+0x18>
 801d326:	f023 0303 	bic.w	r3, r3, #3
 801d32a:	f043 0302 	orr.w	r3, r3, #2
 801d32e:	81a3      	strh	r3, [r4, #12]
 801d330:	e7e2      	b.n	801d2f8 <__smakebuf_r+0xc>
 801d332:	89a3      	ldrh	r3, [r4, #12]
 801d334:	6020      	str	r0, [r4, #0]
 801d336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d33a:	81a3      	strh	r3, [r4, #12]
 801d33c:	9b01      	ldr	r3, [sp, #4]
 801d33e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801d342:	b15b      	cbz	r3, 801d35c <__smakebuf_r+0x70>
 801d344:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801d348:	4630      	mov	r0, r6
 801d34a:	f000 f81d 	bl	801d388 <_isatty_r>
 801d34e:	b128      	cbz	r0, 801d35c <__smakebuf_r+0x70>
 801d350:	89a3      	ldrh	r3, [r4, #12]
 801d352:	f023 0303 	bic.w	r3, r3, #3
 801d356:	f043 0301 	orr.w	r3, r3, #1
 801d35a:	81a3      	strh	r3, [r4, #12]
 801d35c:	89a3      	ldrh	r3, [r4, #12]
 801d35e:	431d      	orrs	r5, r3
 801d360:	81a5      	strh	r5, [r4, #12]
 801d362:	e7cf      	b.n	801d304 <__smakebuf_r+0x18>

0801d364 <_fstat_r>:
 801d364:	b538      	push	{r3, r4, r5, lr}
 801d366:	4d07      	ldr	r5, [pc, #28]	@ (801d384 <_fstat_r+0x20>)
 801d368:	2300      	movs	r3, #0
 801d36a:	4604      	mov	r4, r0
 801d36c:	4608      	mov	r0, r1
 801d36e:	4611      	mov	r1, r2
 801d370:	602b      	str	r3, [r5, #0]
 801d372:	f7e4 ffd9 	bl	8002328 <_fstat>
 801d376:	1c43      	adds	r3, r0, #1
 801d378:	d102      	bne.n	801d380 <_fstat_r+0x1c>
 801d37a:	682b      	ldr	r3, [r5, #0]
 801d37c:	b103      	cbz	r3, 801d380 <_fstat_r+0x1c>
 801d37e:	6023      	str	r3, [r4, #0]
 801d380:	bd38      	pop	{r3, r4, r5, pc}
 801d382:	bf00      	nop
 801d384:	200116dc 	.word	0x200116dc

0801d388 <_isatty_r>:
 801d388:	b538      	push	{r3, r4, r5, lr}
 801d38a:	4d06      	ldr	r5, [pc, #24]	@ (801d3a4 <_isatty_r+0x1c>)
 801d38c:	2300      	movs	r3, #0
 801d38e:	4604      	mov	r4, r0
 801d390:	4608      	mov	r0, r1
 801d392:	602b      	str	r3, [r5, #0]
 801d394:	f7e4 ffd8 	bl	8002348 <_isatty>
 801d398:	1c43      	adds	r3, r0, #1
 801d39a:	d102      	bne.n	801d3a2 <_isatty_r+0x1a>
 801d39c:	682b      	ldr	r3, [r5, #0]
 801d39e:	b103      	cbz	r3, 801d3a2 <_isatty_r+0x1a>
 801d3a0:	6023      	str	r3, [r4, #0]
 801d3a2:	bd38      	pop	{r3, r4, r5, pc}
 801d3a4:	200116dc 	.word	0x200116dc

0801d3a8 <abort>:
 801d3a8:	b508      	push	{r3, lr}
 801d3aa:	2006      	movs	r0, #6
 801d3ac:	f000 f82c 	bl	801d408 <raise>
 801d3b0:	2001      	movs	r0, #1
 801d3b2:	f7e4 ff69 	bl	8002288 <_exit>

0801d3b6 <_raise_r>:
 801d3b6:	291f      	cmp	r1, #31
 801d3b8:	b538      	push	{r3, r4, r5, lr}
 801d3ba:	4605      	mov	r5, r0
 801d3bc:	460c      	mov	r4, r1
 801d3be:	d904      	bls.n	801d3ca <_raise_r+0x14>
 801d3c0:	2316      	movs	r3, #22
 801d3c2:	6003      	str	r3, [r0, #0]
 801d3c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801d3c8:	bd38      	pop	{r3, r4, r5, pc}
 801d3ca:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801d3cc:	b112      	cbz	r2, 801d3d4 <_raise_r+0x1e>
 801d3ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d3d2:	b94b      	cbnz	r3, 801d3e8 <_raise_r+0x32>
 801d3d4:	4628      	mov	r0, r5
 801d3d6:	f000 f831 	bl	801d43c <_getpid_r>
 801d3da:	4622      	mov	r2, r4
 801d3dc:	4601      	mov	r1, r0
 801d3de:	4628      	mov	r0, r5
 801d3e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d3e4:	f000 b818 	b.w	801d418 <_kill_r>
 801d3e8:	2b01      	cmp	r3, #1
 801d3ea:	d00a      	beq.n	801d402 <_raise_r+0x4c>
 801d3ec:	1c59      	adds	r1, r3, #1
 801d3ee:	d103      	bne.n	801d3f8 <_raise_r+0x42>
 801d3f0:	2316      	movs	r3, #22
 801d3f2:	6003      	str	r3, [r0, #0]
 801d3f4:	2001      	movs	r0, #1
 801d3f6:	e7e7      	b.n	801d3c8 <_raise_r+0x12>
 801d3f8:	2100      	movs	r1, #0
 801d3fa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801d3fe:	4620      	mov	r0, r4
 801d400:	4798      	blx	r3
 801d402:	2000      	movs	r0, #0
 801d404:	e7e0      	b.n	801d3c8 <_raise_r+0x12>
	...

0801d408 <raise>:
 801d408:	4b02      	ldr	r3, [pc, #8]	@ (801d414 <raise+0xc>)
 801d40a:	4601      	mov	r1, r0
 801d40c:	6818      	ldr	r0, [r3, #0]
 801d40e:	f7ff bfd2 	b.w	801d3b6 <_raise_r>
 801d412:	bf00      	nop
 801d414:	20002dc0 	.word	0x20002dc0

0801d418 <_kill_r>:
 801d418:	b538      	push	{r3, r4, r5, lr}
 801d41a:	4d07      	ldr	r5, [pc, #28]	@ (801d438 <_kill_r+0x20>)
 801d41c:	2300      	movs	r3, #0
 801d41e:	4604      	mov	r4, r0
 801d420:	4608      	mov	r0, r1
 801d422:	4611      	mov	r1, r2
 801d424:	602b      	str	r3, [r5, #0]
 801d426:	f7e4 ff1f 	bl	8002268 <_kill>
 801d42a:	1c43      	adds	r3, r0, #1
 801d42c:	d102      	bne.n	801d434 <_kill_r+0x1c>
 801d42e:	682b      	ldr	r3, [r5, #0]
 801d430:	b103      	cbz	r3, 801d434 <_kill_r+0x1c>
 801d432:	6023      	str	r3, [r4, #0]
 801d434:	bd38      	pop	{r3, r4, r5, pc}
 801d436:	bf00      	nop
 801d438:	200116dc 	.word	0x200116dc

0801d43c <_getpid_r>:
 801d43c:	f7e4 bf0c 	b.w	8002258 <_getpid>

0801d440 <atan2>:
 801d440:	f000 bcd2 	b.w	801dde8 <__ieee754_atan2>

0801d444 <sqrt>:
 801d444:	b538      	push	{r3, r4, r5, lr}
 801d446:	ed2d 8b02 	vpush	{d8}
 801d44a:	ec55 4b10 	vmov	r4, r5, d0
 801d44e:	f000 fa6f 	bl	801d930 <__ieee754_sqrt>
 801d452:	4622      	mov	r2, r4
 801d454:	462b      	mov	r3, r5
 801d456:	4620      	mov	r0, r4
 801d458:	4629      	mov	r1, r5
 801d45a:	eeb0 8a40 	vmov.f32	s16, s0
 801d45e:	eef0 8a60 	vmov.f32	s17, s1
 801d462:	f7e3 fb7b 	bl	8000b5c <__aeabi_dcmpun>
 801d466:	b990      	cbnz	r0, 801d48e <sqrt+0x4a>
 801d468:	2200      	movs	r2, #0
 801d46a:	2300      	movs	r3, #0
 801d46c:	4620      	mov	r0, r4
 801d46e:	4629      	mov	r1, r5
 801d470:	f7e3 fb4c 	bl	8000b0c <__aeabi_dcmplt>
 801d474:	b158      	cbz	r0, 801d48e <sqrt+0x4a>
 801d476:	f7ff f96f 	bl	801c758 <__errno>
 801d47a:	2321      	movs	r3, #33	@ 0x21
 801d47c:	6003      	str	r3, [r0, #0]
 801d47e:	2200      	movs	r2, #0
 801d480:	2300      	movs	r3, #0
 801d482:	4610      	mov	r0, r2
 801d484:	4619      	mov	r1, r3
 801d486:	f7e3 f9f9 	bl	800087c <__aeabi_ddiv>
 801d48a:	ec41 0b18 	vmov	d8, r0, r1
 801d48e:	eeb0 0a48 	vmov.f32	s0, s16
 801d492:	eef0 0a68 	vmov.f32	s1, s17
 801d496:	ecbd 8b02 	vpop	{d8}
 801d49a:	bd38      	pop	{r3, r4, r5, pc}
 801d49c:	0000      	movs	r0, r0
	...

0801d4a0 <atan>:
 801d4a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d4a4:	ec55 4b10 	vmov	r4, r5, d0
 801d4a8:	4bbf      	ldr	r3, [pc, #764]	@ (801d7a8 <atan+0x308>)
 801d4aa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801d4ae:	429e      	cmp	r6, r3
 801d4b0:	46ab      	mov	fp, r5
 801d4b2:	d918      	bls.n	801d4e6 <atan+0x46>
 801d4b4:	4bbd      	ldr	r3, [pc, #756]	@ (801d7ac <atan+0x30c>)
 801d4b6:	429e      	cmp	r6, r3
 801d4b8:	d801      	bhi.n	801d4be <atan+0x1e>
 801d4ba:	d109      	bne.n	801d4d0 <atan+0x30>
 801d4bc:	b144      	cbz	r4, 801d4d0 <atan+0x30>
 801d4be:	4622      	mov	r2, r4
 801d4c0:	462b      	mov	r3, r5
 801d4c2:	4620      	mov	r0, r4
 801d4c4:	4629      	mov	r1, r5
 801d4c6:	f7e2 fef9 	bl	80002bc <__adddf3>
 801d4ca:	4604      	mov	r4, r0
 801d4cc:	460d      	mov	r5, r1
 801d4ce:	e006      	b.n	801d4de <atan+0x3e>
 801d4d0:	f1bb 0f00 	cmp.w	fp, #0
 801d4d4:	f340 812b 	ble.w	801d72e <atan+0x28e>
 801d4d8:	a597      	add	r5, pc, #604	@ (adr r5, 801d738 <atan+0x298>)
 801d4da:	e9d5 4500 	ldrd	r4, r5, [r5]
 801d4de:	ec45 4b10 	vmov	d0, r4, r5
 801d4e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d4e6:	4bb2      	ldr	r3, [pc, #712]	@ (801d7b0 <atan+0x310>)
 801d4e8:	429e      	cmp	r6, r3
 801d4ea:	d813      	bhi.n	801d514 <atan+0x74>
 801d4ec:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801d4f0:	429e      	cmp	r6, r3
 801d4f2:	d80c      	bhi.n	801d50e <atan+0x6e>
 801d4f4:	a392      	add	r3, pc, #584	@ (adr r3, 801d740 <atan+0x2a0>)
 801d4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d4fa:	4620      	mov	r0, r4
 801d4fc:	4629      	mov	r1, r5
 801d4fe:	f7e2 fedd 	bl	80002bc <__adddf3>
 801d502:	4bac      	ldr	r3, [pc, #688]	@ (801d7b4 <atan+0x314>)
 801d504:	2200      	movs	r2, #0
 801d506:	f7e3 fb1f 	bl	8000b48 <__aeabi_dcmpgt>
 801d50a:	2800      	cmp	r0, #0
 801d50c:	d1e7      	bne.n	801d4de <atan+0x3e>
 801d50e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801d512:	e029      	b.n	801d568 <atan+0xc8>
 801d514:	f000 f9b0 	bl	801d878 <fabs>
 801d518:	4ba7      	ldr	r3, [pc, #668]	@ (801d7b8 <atan+0x318>)
 801d51a:	429e      	cmp	r6, r3
 801d51c:	ec55 4b10 	vmov	r4, r5, d0
 801d520:	f200 80bc 	bhi.w	801d69c <atan+0x1fc>
 801d524:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801d528:	429e      	cmp	r6, r3
 801d52a:	f200 809e 	bhi.w	801d66a <atan+0x1ca>
 801d52e:	4622      	mov	r2, r4
 801d530:	462b      	mov	r3, r5
 801d532:	4620      	mov	r0, r4
 801d534:	4629      	mov	r1, r5
 801d536:	f7e2 fec1 	bl	80002bc <__adddf3>
 801d53a:	4b9e      	ldr	r3, [pc, #632]	@ (801d7b4 <atan+0x314>)
 801d53c:	2200      	movs	r2, #0
 801d53e:	f7e2 febb 	bl	80002b8 <__aeabi_dsub>
 801d542:	2200      	movs	r2, #0
 801d544:	4606      	mov	r6, r0
 801d546:	460f      	mov	r7, r1
 801d548:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801d54c:	4620      	mov	r0, r4
 801d54e:	4629      	mov	r1, r5
 801d550:	f7e2 feb4 	bl	80002bc <__adddf3>
 801d554:	4602      	mov	r2, r0
 801d556:	460b      	mov	r3, r1
 801d558:	4630      	mov	r0, r6
 801d55a:	4639      	mov	r1, r7
 801d55c:	f7e3 f98e 	bl	800087c <__aeabi_ddiv>
 801d560:	f04f 0a00 	mov.w	sl, #0
 801d564:	4604      	mov	r4, r0
 801d566:	460d      	mov	r5, r1
 801d568:	4622      	mov	r2, r4
 801d56a:	462b      	mov	r3, r5
 801d56c:	4620      	mov	r0, r4
 801d56e:	4629      	mov	r1, r5
 801d570:	f7e3 f85a 	bl	8000628 <__aeabi_dmul>
 801d574:	4602      	mov	r2, r0
 801d576:	460b      	mov	r3, r1
 801d578:	4680      	mov	r8, r0
 801d57a:	4689      	mov	r9, r1
 801d57c:	f7e3 f854 	bl	8000628 <__aeabi_dmul>
 801d580:	a371      	add	r3, pc, #452	@ (adr r3, 801d748 <atan+0x2a8>)
 801d582:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d586:	4606      	mov	r6, r0
 801d588:	460f      	mov	r7, r1
 801d58a:	f7e3 f84d 	bl	8000628 <__aeabi_dmul>
 801d58e:	a370      	add	r3, pc, #448	@ (adr r3, 801d750 <atan+0x2b0>)
 801d590:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d594:	f7e2 fe92 	bl	80002bc <__adddf3>
 801d598:	4632      	mov	r2, r6
 801d59a:	463b      	mov	r3, r7
 801d59c:	f7e3 f844 	bl	8000628 <__aeabi_dmul>
 801d5a0:	a36d      	add	r3, pc, #436	@ (adr r3, 801d758 <atan+0x2b8>)
 801d5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d5a6:	f7e2 fe89 	bl	80002bc <__adddf3>
 801d5aa:	4632      	mov	r2, r6
 801d5ac:	463b      	mov	r3, r7
 801d5ae:	f7e3 f83b 	bl	8000628 <__aeabi_dmul>
 801d5b2:	a36b      	add	r3, pc, #428	@ (adr r3, 801d760 <atan+0x2c0>)
 801d5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d5b8:	f7e2 fe80 	bl	80002bc <__adddf3>
 801d5bc:	4632      	mov	r2, r6
 801d5be:	463b      	mov	r3, r7
 801d5c0:	f7e3 f832 	bl	8000628 <__aeabi_dmul>
 801d5c4:	a368      	add	r3, pc, #416	@ (adr r3, 801d768 <atan+0x2c8>)
 801d5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d5ca:	f7e2 fe77 	bl	80002bc <__adddf3>
 801d5ce:	4632      	mov	r2, r6
 801d5d0:	463b      	mov	r3, r7
 801d5d2:	f7e3 f829 	bl	8000628 <__aeabi_dmul>
 801d5d6:	a366      	add	r3, pc, #408	@ (adr r3, 801d770 <atan+0x2d0>)
 801d5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d5dc:	f7e2 fe6e 	bl	80002bc <__adddf3>
 801d5e0:	4642      	mov	r2, r8
 801d5e2:	464b      	mov	r3, r9
 801d5e4:	f7e3 f820 	bl	8000628 <__aeabi_dmul>
 801d5e8:	a363      	add	r3, pc, #396	@ (adr r3, 801d778 <atan+0x2d8>)
 801d5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d5ee:	4680      	mov	r8, r0
 801d5f0:	4689      	mov	r9, r1
 801d5f2:	4630      	mov	r0, r6
 801d5f4:	4639      	mov	r1, r7
 801d5f6:	f7e3 f817 	bl	8000628 <__aeabi_dmul>
 801d5fa:	a361      	add	r3, pc, #388	@ (adr r3, 801d780 <atan+0x2e0>)
 801d5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d600:	f7e2 fe5a 	bl	80002b8 <__aeabi_dsub>
 801d604:	4632      	mov	r2, r6
 801d606:	463b      	mov	r3, r7
 801d608:	f7e3 f80e 	bl	8000628 <__aeabi_dmul>
 801d60c:	a35e      	add	r3, pc, #376	@ (adr r3, 801d788 <atan+0x2e8>)
 801d60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d612:	f7e2 fe51 	bl	80002b8 <__aeabi_dsub>
 801d616:	4632      	mov	r2, r6
 801d618:	463b      	mov	r3, r7
 801d61a:	f7e3 f805 	bl	8000628 <__aeabi_dmul>
 801d61e:	a35c      	add	r3, pc, #368	@ (adr r3, 801d790 <atan+0x2f0>)
 801d620:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d624:	f7e2 fe48 	bl	80002b8 <__aeabi_dsub>
 801d628:	4632      	mov	r2, r6
 801d62a:	463b      	mov	r3, r7
 801d62c:	f7e2 fffc 	bl	8000628 <__aeabi_dmul>
 801d630:	a359      	add	r3, pc, #356	@ (adr r3, 801d798 <atan+0x2f8>)
 801d632:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d636:	f7e2 fe3f 	bl	80002b8 <__aeabi_dsub>
 801d63a:	4632      	mov	r2, r6
 801d63c:	463b      	mov	r3, r7
 801d63e:	f7e2 fff3 	bl	8000628 <__aeabi_dmul>
 801d642:	4602      	mov	r2, r0
 801d644:	460b      	mov	r3, r1
 801d646:	4640      	mov	r0, r8
 801d648:	4649      	mov	r1, r9
 801d64a:	f7e2 fe37 	bl	80002bc <__adddf3>
 801d64e:	4622      	mov	r2, r4
 801d650:	462b      	mov	r3, r5
 801d652:	f7e2 ffe9 	bl	8000628 <__aeabi_dmul>
 801d656:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801d65a:	4602      	mov	r2, r0
 801d65c:	460b      	mov	r3, r1
 801d65e:	d148      	bne.n	801d6f2 <atan+0x252>
 801d660:	4620      	mov	r0, r4
 801d662:	4629      	mov	r1, r5
 801d664:	f7e2 fe28 	bl	80002b8 <__aeabi_dsub>
 801d668:	e72f      	b.n	801d4ca <atan+0x2a>
 801d66a:	4b52      	ldr	r3, [pc, #328]	@ (801d7b4 <atan+0x314>)
 801d66c:	2200      	movs	r2, #0
 801d66e:	4620      	mov	r0, r4
 801d670:	4629      	mov	r1, r5
 801d672:	f7e2 fe21 	bl	80002b8 <__aeabi_dsub>
 801d676:	4b4f      	ldr	r3, [pc, #316]	@ (801d7b4 <atan+0x314>)
 801d678:	4606      	mov	r6, r0
 801d67a:	460f      	mov	r7, r1
 801d67c:	2200      	movs	r2, #0
 801d67e:	4620      	mov	r0, r4
 801d680:	4629      	mov	r1, r5
 801d682:	f7e2 fe1b 	bl	80002bc <__adddf3>
 801d686:	4602      	mov	r2, r0
 801d688:	460b      	mov	r3, r1
 801d68a:	4630      	mov	r0, r6
 801d68c:	4639      	mov	r1, r7
 801d68e:	f7e3 f8f5 	bl	800087c <__aeabi_ddiv>
 801d692:	f04f 0a01 	mov.w	sl, #1
 801d696:	4604      	mov	r4, r0
 801d698:	460d      	mov	r5, r1
 801d69a:	e765      	b.n	801d568 <atan+0xc8>
 801d69c:	4b47      	ldr	r3, [pc, #284]	@ (801d7bc <atan+0x31c>)
 801d69e:	429e      	cmp	r6, r3
 801d6a0:	d21c      	bcs.n	801d6dc <atan+0x23c>
 801d6a2:	4b47      	ldr	r3, [pc, #284]	@ (801d7c0 <atan+0x320>)
 801d6a4:	2200      	movs	r2, #0
 801d6a6:	4620      	mov	r0, r4
 801d6a8:	4629      	mov	r1, r5
 801d6aa:	f7e2 fe05 	bl	80002b8 <__aeabi_dsub>
 801d6ae:	4b44      	ldr	r3, [pc, #272]	@ (801d7c0 <atan+0x320>)
 801d6b0:	4606      	mov	r6, r0
 801d6b2:	460f      	mov	r7, r1
 801d6b4:	2200      	movs	r2, #0
 801d6b6:	4620      	mov	r0, r4
 801d6b8:	4629      	mov	r1, r5
 801d6ba:	f7e2 ffb5 	bl	8000628 <__aeabi_dmul>
 801d6be:	4b3d      	ldr	r3, [pc, #244]	@ (801d7b4 <atan+0x314>)
 801d6c0:	2200      	movs	r2, #0
 801d6c2:	f7e2 fdfb 	bl	80002bc <__adddf3>
 801d6c6:	4602      	mov	r2, r0
 801d6c8:	460b      	mov	r3, r1
 801d6ca:	4630      	mov	r0, r6
 801d6cc:	4639      	mov	r1, r7
 801d6ce:	f7e3 f8d5 	bl	800087c <__aeabi_ddiv>
 801d6d2:	f04f 0a02 	mov.w	sl, #2
 801d6d6:	4604      	mov	r4, r0
 801d6d8:	460d      	mov	r5, r1
 801d6da:	e745      	b.n	801d568 <atan+0xc8>
 801d6dc:	4622      	mov	r2, r4
 801d6de:	462b      	mov	r3, r5
 801d6e0:	4938      	ldr	r1, [pc, #224]	@ (801d7c4 <atan+0x324>)
 801d6e2:	2000      	movs	r0, #0
 801d6e4:	f7e3 f8ca 	bl	800087c <__aeabi_ddiv>
 801d6e8:	f04f 0a03 	mov.w	sl, #3
 801d6ec:	4604      	mov	r4, r0
 801d6ee:	460d      	mov	r5, r1
 801d6f0:	e73a      	b.n	801d568 <atan+0xc8>
 801d6f2:	4b35      	ldr	r3, [pc, #212]	@ (801d7c8 <atan+0x328>)
 801d6f4:	4e35      	ldr	r6, [pc, #212]	@ (801d7cc <atan+0x32c>)
 801d6f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801d6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6fe:	f7e2 fddb 	bl	80002b8 <__aeabi_dsub>
 801d702:	4622      	mov	r2, r4
 801d704:	462b      	mov	r3, r5
 801d706:	f7e2 fdd7 	bl	80002b8 <__aeabi_dsub>
 801d70a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801d70e:	4602      	mov	r2, r0
 801d710:	460b      	mov	r3, r1
 801d712:	e9d6 0100 	ldrd	r0, r1, [r6]
 801d716:	f7e2 fdcf 	bl	80002b8 <__aeabi_dsub>
 801d71a:	f1bb 0f00 	cmp.w	fp, #0
 801d71e:	4604      	mov	r4, r0
 801d720:	460d      	mov	r5, r1
 801d722:	f6bf aedc 	bge.w	801d4de <atan+0x3e>
 801d726:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d72a:	461d      	mov	r5, r3
 801d72c:	e6d7      	b.n	801d4de <atan+0x3e>
 801d72e:	a51c      	add	r5, pc, #112	@ (adr r5, 801d7a0 <atan+0x300>)
 801d730:	e9d5 4500 	ldrd	r4, r5, [r5]
 801d734:	e6d3      	b.n	801d4de <atan+0x3e>
 801d736:	bf00      	nop
 801d738:	54442d18 	.word	0x54442d18
 801d73c:	3ff921fb 	.word	0x3ff921fb
 801d740:	8800759c 	.word	0x8800759c
 801d744:	7e37e43c 	.word	0x7e37e43c
 801d748:	e322da11 	.word	0xe322da11
 801d74c:	3f90ad3a 	.word	0x3f90ad3a
 801d750:	24760deb 	.word	0x24760deb
 801d754:	3fa97b4b 	.word	0x3fa97b4b
 801d758:	a0d03d51 	.word	0xa0d03d51
 801d75c:	3fb10d66 	.word	0x3fb10d66
 801d760:	c54c206e 	.word	0xc54c206e
 801d764:	3fb745cd 	.word	0x3fb745cd
 801d768:	920083ff 	.word	0x920083ff
 801d76c:	3fc24924 	.word	0x3fc24924
 801d770:	5555550d 	.word	0x5555550d
 801d774:	3fd55555 	.word	0x3fd55555
 801d778:	2c6a6c2f 	.word	0x2c6a6c2f
 801d77c:	bfa2b444 	.word	0xbfa2b444
 801d780:	52defd9a 	.word	0x52defd9a
 801d784:	3fadde2d 	.word	0x3fadde2d
 801d788:	af749a6d 	.word	0xaf749a6d
 801d78c:	3fb3b0f2 	.word	0x3fb3b0f2
 801d790:	fe231671 	.word	0xfe231671
 801d794:	3fbc71c6 	.word	0x3fbc71c6
 801d798:	9998ebc4 	.word	0x9998ebc4
 801d79c:	3fc99999 	.word	0x3fc99999
 801d7a0:	54442d18 	.word	0x54442d18
 801d7a4:	bff921fb 	.word	0xbff921fb
 801d7a8:	440fffff 	.word	0x440fffff
 801d7ac:	7ff00000 	.word	0x7ff00000
 801d7b0:	3fdbffff 	.word	0x3fdbffff
 801d7b4:	3ff00000 	.word	0x3ff00000
 801d7b8:	3ff2ffff 	.word	0x3ff2ffff
 801d7bc:	40038000 	.word	0x40038000
 801d7c0:	3ff80000 	.word	0x3ff80000
 801d7c4:	bff00000 	.word	0xbff00000
 801d7c8:	08020638 	.word	0x08020638
 801d7cc:	08020658 	.word	0x08020658

0801d7d0 <cos>:
 801d7d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d7d2:	ec53 2b10 	vmov	r2, r3, d0
 801d7d6:	4826      	ldr	r0, [pc, #152]	@ (801d870 <cos+0xa0>)
 801d7d8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d7dc:	4281      	cmp	r1, r0
 801d7de:	d806      	bhi.n	801d7ee <cos+0x1e>
 801d7e0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d868 <cos+0x98>
 801d7e4:	b005      	add	sp, #20
 801d7e6:	f85d eb04 	ldr.w	lr, [sp], #4
 801d7ea:	f000 b979 	b.w	801dae0 <__kernel_cos>
 801d7ee:	4821      	ldr	r0, [pc, #132]	@ (801d874 <cos+0xa4>)
 801d7f0:	4281      	cmp	r1, r0
 801d7f2:	d908      	bls.n	801d806 <cos+0x36>
 801d7f4:	4610      	mov	r0, r2
 801d7f6:	4619      	mov	r1, r3
 801d7f8:	f7e2 fd5e 	bl	80002b8 <__aeabi_dsub>
 801d7fc:	ec41 0b10 	vmov	d0, r0, r1
 801d800:	b005      	add	sp, #20
 801d802:	f85d fb04 	ldr.w	pc, [sp], #4
 801d806:	4668      	mov	r0, sp
 801d808:	f000 fbb6 	bl	801df78 <__ieee754_rem_pio2>
 801d80c:	f000 0003 	and.w	r0, r0, #3
 801d810:	2801      	cmp	r0, #1
 801d812:	d00b      	beq.n	801d82c <cos+0x5c>
 801d814:	2802      	cmp	r0, #2
 801d816:	d015      	beq.n	801d844 <cos+0x74>
 801d818:	b9d8      	cbnz	r0, 801d852 <cos+0x82>
 801d81a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d81e:	ed9d 0b00 	vldr	d0, [sp]
 801d822:	f000 f95d 	bl	801dae0 <__kernel_cos>
 801d826:	ec51 0b10 	vmov	r0, r1, d0
 801d82a:	e7e7      	b.n	801d7fc <cos+0x2c>
 801d82c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d830:	ed9d 0b00 	vldr	d0, [sp]
 801d834:	f000 fa1c 	bl	801dc70 <__kernel_sin>
 801d838:	ec53 2b10 	vmov	r2, r3, d0
 801d83c:	4610      	mov	r0, r2
 801d83e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d842:	e7db      	b.n	801d7fc <cos+0x2c>
 801d844:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d848:	ed9d 0b00 	vldr	d0, [sp]
 801d84c:	f000 f948 	bl	801dae0 <__kernel_cos>
 801d850:	e7f2      	b.n	801d838 <cos+0x68>
 801d852:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d856:	ed9d 0b00 	vldr	d0, [sp]
 801d85a:	2001      	movs	r0, #1
 801d85c:	f000 fa08 	bl	801dc70 <__kernel_sin>
 801d860:	e7e1      	b.n	801d826 <cos+0x56>
 801d862:	bf00      	nop
 801d864:	f3af 8000 	nop.w
	...
 801d870:	3fe921fb 	.word	0x3fe921fb
 801d874:	7fefffff 	.word	0x7fefffff

0801d878 <fabs>:
 801d878:	ec51 0b10 	vmov	r0, r1, d0
 801d87c:	4602      	mov	r2, r0
 801d87e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d882:	ec43 2b10 	vmov	d0, r2, r3
 801d886:	4770      	bx	lr

0801d888 <sin>:
 801d888:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801d88a:	ec53 2b10 	vmov	r2, r3, d0
 801d88e:	4826      	ldr	r0, [pc, #152]	@ (801d928 <sin+0xa0>)
 801d890:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801d894:	4281      	cmp	r1, r0
 801d896:	d807      	bhi.n	801d8a8 <sin+0x20>
 801d898:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801d920 <sin+0x98>
 801d89c:	2000      	movs	r0, #0
 801d89e:	b005      	add	sp, #20
 801d8a0:	f85d eb04 	ldr.w	lr, [sp], #4
 801d8a4:	f000 b9e4 	b.w	801dc70 <__kernel_sin>
 801d8a8:	4820      	ldr	r0, [pc, #128]	@ (801d92c <sin+0xa4>)
 801d8aa:	4281      	cmp	r1, r0
 801d8ac:	d908      	bls.n	801d8c0 <sin+0x38>
 801d8ae:	4610      	mov	r0, r2
 801d8b0:	4619      	mov	r1, r3
 801d8b2:	f7e2 fd01 	bl	80002b8 <__aeabi_dsub>
 801d8b6:	ec41 0b10 	vmov	d0, r0, r1
 801d8ba:	b005      	add	sp, #20
 801d8bc:	f85d fb04 	ldr.w	pc, [sp], #4
 801d8c0:	4668      	mov	r0, sp
 801d8c2:	f000 fb59 	bl	801df78 <__ieee754_rem_pio2>
 801d8c6:	f000 0003 	and.w	r0, r0, #3
 801d8ca:	2801      	cmp	r0, #1
 801d8cc:	d00c      	beq.n	801d8e8 <sin+0x60>
 801d8ce:	2802      	cmp	r0, #2
 801d8d0:	d011      	beq.n	801d8f6 <sin+0x6e>
 801d8d2:	b9e8      	cbnz	r0, 801d910 <sin+0x88>
 801d8d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d8d8:	ed9d 0b00 	vldr	d0, [sp]
 801d8dc:	2001      	movs	r0, #1
 801d8de:	f000 f9c7 	bl	801dc70 <__kernel_sin>
 801d8e2:	ec51 0b10 	vmov	r0, r1, d0
 801d8e6:	e7e6      	b.n	801d8b6 <sin+0x2e>
 801d8e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d8ec:	ed9d 0b00 	vldr	d0, [sp]
 801d8f0:	f000 f8f6 	bl	801dae0 <__kernel_cos>
 801d8f4:	e7f5      	b.n	801d8e2 <sin+0x5a>
 801d8f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d8fa:	ed9d 0b00 	vldr	d0, [sp]
 801d8fe:	2001      	movs	r0, #1
 801d900:	f000 f9b6 	bl	801dc70 <__kernel_sin>
 801d904:	ec53 2b10 	vmov	r2, r3, d0
 801d908:	4610      	mov	r0, r2
 801d90a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801d90e:	e7d2      	b.n	801d8b6 <sin+0x2e>
 801d910:	ed9d 1b02 	vldr	d1, [sp, #8]
 801d914:	ed9d 0b00 	vldr	d0, [sp]
 801d918:	f000 f8e2 	bl	801dae0 <__kernel_cos>
 801d91c:	e7f2      	b.n	801d904 <sin+0x7c>
 801d91e:	bf00      	nop
	...
 801d928:	3fe921fb 	.word	0x3fe921fb
 801d92c:	7fefffff 	.word	0x7fefffff

0801d930 <__ieee754_sqrt>:
 801d930:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d934:	4a66      	ldr	r2, [pc, #408]	@ (801dad0 <__ieee754_sqrt+0x1a0>)
 801d936:	ec55 4b10 	vmov	r4, r5, d0
 801d93a:	43aa      	bics	r2, r5
 801d93c:	462b      	mov	r3, r5
 801d93e:	4621      	mov	r1, r4
 801d940:	d110      	bne.n	801d964 <__ieee754_sqrt+0x34>
 801d942:	4622      	mov	r2, r4
 801d944:	4620      	mov	r0, r4
 801d946:	4629      	mov	r1, r5
 801d948:	f7e2 fe6e 	bl	8000628 <__aeabi_dmul>
 801d94c:	4602      	mov	r2, r0
 801d94e:	460b      	mov	r3, r1
 801d950:	4620      	mov	r0, r4
 801d952:	4629      	mov	r1, r5
 801d954:	f7e2 fcb2 	bl	80002bc <__adddf3>
 801d958:	4604      	mov	r4, r0
 801d95a:	460d      	mov	r5, r1
 801d95c:	ec45 4b10 	vmov	d0, r4, r5
 801d960:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d964:	2d00      	cmp	r5, #0
 801d966:	dc0e      	bgt.n	801d986 <__ieee754_sqrt+0x56>
 801d968:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801d96c:	4322      	orrs	r2, r4
 801d96e:	d0f5      	beq.n	801d95c <__ieee754_sqrt+0x2c>
 801d970:	b19d      	cbz	r5, 801d99a <__ieee754_sqrt+0x6a>
 801d972:	4622      	mov	r2, r4
 801d974:	4620      	mov	r0, r4
 801d976:	4629      	mov	r1, r5
 801d978:	f7e2 fc9e 	bl	80002b8 <__aeabi_dsub>
 801d97c:	4602      	mov	r2, r0
 801d97e:	460b      	mov	r3, r1
 801d980:	f7e2 ff7c 	bl	800087c <__aeabi_ddiv>
 801d984:	e7e8      	b.n	801d958 <__ieee754_sqrt+0x28>
 801d986:	152a      	asrs	r2, r5, #20
 801d988:	d115      	bne.n	801d9b6 <__ieee754_sqrt+0x86>
 801d98a:	2000      	movs	r0, #0
 801d98c:	e009      	b.n	801d9a2 <__ieee754_sqrt+0x72>
 801d98e:	0acb      	lsrs	r3, r1, #11
 801d990:	3a15      	subs	r2, #21
 801d992:	0549      	lsls	r1, r1, #21
 801d994:	2b00      	cmp	r3, #0
 801d996:	d0fa      	beq.n	801d98e <__ieee754_sqrt+0x5e>
 801d998:	e7f7      	b.n	801d98a <__ieee754_sqrt+0x5a>
 801d99a:	462a      	mov	r2, r5
 801d99c:	e7fa      	b.n	801d994 <__ieee754_sqrt+0x64>
 801d99e:	005b      	lsls	r3, r3, #1
 801d9a0:	3001      	adds	r0, #1
 801d9a2:	02dc      	lsls	r4, r3, #11
 801d9a4:	d5fb      	bpl.n	801d99e <__ieee754_sqrt+0x6e>
 801d9a6:	1e44      	subs	r4, r0, #1
 801d9a8:	1b12      	subs	r2, r2, r4
 801d9aa:	f1c0 0420 	rsb	r4, r0, #32
 801d9ae:	fa21 f404 	lsr.w	r4, r1, r4
 801d9b2:	4323      	orrs	r3, r4
 801d9b4:	4081      	lsls	r1, r0
 801d9b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d9ba:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801d9be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801d9c2:	07d2      	lsls	r2, r2, #31
 801d9c4:	bf5c      	itt	pl
 801d9c6:	005b      	lslpl	r3, r3, #1
 801d9c8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801d9cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801d9d0:	bf58      	it	pl
 801d9d2:	0049      	lslpl	r1, r1, #1
 801d9d4:	2600      	movs	r6, #0
 801d9d6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801d9da:	107f      	asrs	r7, r7, #1
 801d9dc:	0049      	lsls	r1, r1, #1
 801d9de:	2016      	movs	r0, #22
 801d9e0:	4632      	mov	r2, r6
 801d9e2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801d9e6:	1915      	adds	r5, r2, r4
 801d9e8:	429d      	cmp	r5, r3
 801d9ea:	bfde      	ittt	le
 801d9ec:	192a      	addle	r2, r5, r4
 801d9ee:	1b5b      	suble	r3, r3, r5
 801d9f0:	1936      	addle	r6, r6, r4
 801d9f2:	0fcd      	lsrs	r5, r1, #31
 801d9f4:	3801      	subs	r0, #1
 801d9f6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801d9fa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801d9fe:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801da02:	d1f0      	bne.n	801d9e6 <__ieee754_sqrt+0xb6>
 801da04:	4605      	mov	r5, r0
 801da06:	2420      	movs	r4, #32
 801da08:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801da0c:	4293      	cmp	r3, r2
 801da0e:	eb0c 0e00 	add.w	lr, ip, r0
 801da12:	dc02      	bgt.n	801da1a <__ieee754_sqrt+0xea>
 801da14:	d113      	bne.n	801da3e <__ieee754_sqrt+0x10e>
 801da16:	458e      	cmp	lr, r1
 801da18:	d811      	bhi.n	801da3e <__ieee754_sqrt+0x10e>
 801da1a:	f1be 0f00 	cmp.w	lr, #0
 801da1e:	eb0e 000c 	add.w	r0, lr, ip
 801da22:	da3f      	bge.n	801daa4 <__ieee754_sqrt+0x174>
 801da24:	2800      	cmp	r0, #0
 801da26:	db3d      	blt.n	801daa4 <__ieee754_sqrt+0x174>
 801da28:	f102 0801 	add.w	r8, r2, #1
 801da2c:	1a9b      	subs	r3, r3, r2
 801da2e:	458e      	cmp	lr, r1
 801da30:	bf88      	it	hi
 801da32:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801da36:	eba1 010e 	sub.w	r1, r1, lr
 801da3a:	4465      	add	r5, ip
 801da3c:	4642      	mov	r2, r8
 801da3e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801da42:	3c01      	subs	r4, #1
 801da44:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801da48:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801da4c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801da50:	d1dc      	bne.n	801da0c <__ieee754_sqrt+0xdc>
 801da52:	4319      	orrs	r1, r3
 801da54:	d01b      	beq.n	801da8e <__ieee754_sqrt+0x15e>
 801da56:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801dad4 <__ieee754_sqrt+0x1a4>
 801da5a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801dad8 <__ieee754_sqrt+0x1a8>
 801da5e:	e9da 0100 	ldrd	r0, r1, [sl]
 801da62:	e9db 2300 	ldrd	r2, r3, [fp]
 801da66:	f7e2 fc27 	bl	80002b8 <__aeabi_dsub>
 801da6a:	e9da 8900 	ldrd	r8, r9, [sl]
 801da6e:	4602      	mov	r2, r0
 801da70:	460b      	mov	r3, r1
 801da72:	4640      	mov	r0, r8
 801da74:	4649      	mov	r1, r9
 801da76:	f7e3 f853 	bl	8000b20 <__aeabi_dcmple>
 801da7a:	b140      	cbz	r0, 801da8e <__ieee754_sqrt+0x15e>
 801da7c:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801da80:	e9da 0100 	ldrd	r0, r1, [sl]
 801da84:	e9db 2300 	ldrd	r2, r3, [fp]
 801da88:	d10e      	bne.n	801daa8 <__ieee754_sqrt+0x178>
 801da8a:	3601      	adds	r6, #1
 801da8c:	4625      	mov	r5, r4
 801da8e:	1073      	asrs	r3, r6, #1
 801da90:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801da94:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801da98:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801da9c:	086b      	lsrs	r3, r5, #1
 801da9e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801daa2:	e759      	b.n	801d958 <__ieee754_sqrt+0x28>
 801daa4:	4690      	mov	r8, r2
 801daa6:	e7c1      	b.n	801da2c <__ieee754_sqrt+0xfc>
 801daa8:	f7e2 fc08 	bl	80002bc <__adddf3>
 801daac:	e9da 8900 	ldrd	r8, r9, [sl]
 801dab0:	4602      	mov	r2, r0
 801dab2:	460b      	mov	r3, r1
 801dab4:	4640      	mov	r0, r8
 801dab6:	4649      	mov	r1, r9
 801dab8:	f7e3 f828 	bl	8000b0c <__aeabi_dcmplt>
 801dabc:	b120      	cbz	r0, 801dac8 <__ieee754_sqrt+0x198>
 801dabe:	1cab      	adds	r3, r5, #2
 801dac0:	bf08      	it	eq
 801dac2:	3601      	addeq	r6, #1
 801dac4:	3502      	adds	r5, #2
 801dac6:	e7e2      	b.n	801da8e <__ieee754_sqrt+0x15e>
 801dac8:	1c6b      	adds	r3, r5, #1
 801daca:	f023 0501 	bic.w	r5, r3, #1
 801dace:	e7de      	b.n	801da8e <__ieee754_sqrt+0x15e>
 801dad0:	7ff00000 	.word	0x7ff00000
 801dad4:	08020680 	.word	0x08020680
 801dad8:	08020678 	.word	0x08020678
 801dadc:	00000000 	.word	0x00000000

0801dae0 <__kernel_cos>:
 801dae0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dae4:	ec57 6b10 	vmov	r6, r7, d0
 801dae8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801daec:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801daf0:	ed8d 1b00 	vstr	d1, [sp]
 801daf4:	d206      	bcs.n	801db04 <__kernel_cos+0x24>
 801daf6:	4630      	mov	r0, r6
 801daf8:	4639      	mov	r1, r7
 801dafa:	f7e3 f845 	bl	8000b88 <__aeabi_d2iz>
 801dafe:	2800      	cmp	r0, #0
 801db00:	f000 8088 	beq.w	801dc14 <__kernel_cos+0x134>
 801db04:	4632      	mov	r2, r6
 801db06:	463b      	mov	r3, r7
 801db08:	4630      	mov	r0, r6
 801db0a:	4639      	mov	r1, r7
 801db0c:	f7e2 fd8c 	bl	8000628 <__aeabi_dmul>
 801db10:	4b51      	ldr	r3, [pc, #324]	@ (801dc58 <__kernel_cos+0x178>)
 801db12:	2200      	movs	r2, #0
 801db14:	4604      	mov	r4, r0
 801db16:	460d      	mov	r5, r1
 801db18:	f7e2 fd86 	bl	8000628 <__aeabi_dmul>
 801db1c:	a340      	add	r3, pc, #256	@ (adr r3, 801dc20 <__kernel_cos+0x140>)
 801db1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db22:	4682      	mov	sl, r0
 801db24:	468b      	mov	fp, r1
 801db26:	4620      	mov	r0, r4
 801db28:	4629      	mov	r1, r5
 801db2a:	f7e2 fd7d 	bl	8000628 <__aeabi_dmul>
 801db2e:	a33e      	add	r3, pc, #248	@ (adr r3, 801dc28 <__kernel_cos+0x148>)
 801db30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db34:	f7e2 fbc2 	bl	80002bc <__adddf3>
 801db38:	4622      	mov	r2, r4
 801db3a:	462b      	mov	r3, r5
 801db3c:	f7e2 fd74 	bl	8000628 <__aeabi_dmul>
 801db40:	a33b      	add	r3, pc, #236	@ (adr r3, 801dc30 <__kernel_cos+0x150>)
 801db42:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db46:	f7e2 fbb7 	bl	80002b8 <__aeabi_dsub>
 801db4a:	4622      	mov	r2, r4
 801db4c:	462b      	mov	r3, r5
 801db4e:	f7e2 fd6b 	bl	8000628 <__aeabi_dmul>
 801db52:	a339      	add	r3, pc, #228	@ (adr r3, 801dc38 <__kernel_cos+0x158>)
 801db54:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db58:	f7e2 fbb0 	bl	80002bc <__adddf3>
 801db5c:	4622      	mov	r2, r4
 801db5e:	462b      	mov	r3, r5
 801db60:	f7e2 fd62 	bl	8000628 <__aeabi_dmul>
 801db64:	a336      	add	r3, pc, #216	@ (adr r3, 801dc40 <__kernel_cos+0x160>)
 801db66:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db6a:	f7e2 fba5 	bl	80002b8 <__aeabi_dsub>
 801db6e:	4622      	mov	r2, r4
 801db70:	462b      	mov	r3, r5
 801db72:	f7e2 fd59 	bl	8000628 <__aeabi_dmul>
 801db76:	a334      	add	r3, pc, #208	@ (adr r3, 801dc48 <__kernel_cos+0x168>)
 801db78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801db7c:	f7e2 fb9e 	bl	80002bc <__adddf3>
 801db80:	4622      	mov	r2, r4
 801db82:	462b      	mov	r3, r5
 801db84:	f7e2 fd50 	bl	8000628 <__aeabi_dmul>
 801db88:	4622      	mov	r2, r4
 801db8a:	462b      	mov	r3, r5
 801db8c:	f7e2 fd4c 	bl	8000628 <__aeabi_dmul>
 801db90:	e9dd 2300 	ldrd	r2, r3, [sp]
 801db94:	4604      	mov	r4, r0
 801db96:	460d      	mov	r5, r1
 801db98:	4630      	mov	r0, r6
 801db9a:	4639      	mov	r1, r7
 801db9c:	f7e2 fd44 	bl	8000628 <__aeabi_dmul>
 801dba0:	460b      	mov	r3, r1
 801dba2:	4602      	mov	r2, r0
 801dba4:	4629      	mov	r1, r5
 801dba6:	4620      	mov	r0, r4
 801dba8:	f7e2 fb86 	bl	80002b8 <__aeabi_dsub>
 801dbac:	4b2b      	ldr	r3, [pc, #172]	@ (801dc5c <__kernel_cos+0x17c>)
 801dbae:	4598      	cmp	r8, r3
 801dbb0:	4606      	mov	r6, r0
 801dbb2:	460f      	mov	r7, r1
 801dbb4:	d810      	bhi.n	801dbd8 <__kernel_cos+0xf8>
 801dbb6:	4602      	mov	r2, r0
 801dbb8:	460b      	mov	r3, r1
 801dbba:	4650      	mov	r0, sl
 801dbbc:	4659      	mov	r1, fp
 801dbbe:	f7e2 fb7b 	bl	80002b8 <__aeabi_dsub>
 801dbc2:	460b      	mov	r3, r1
 801dbc4:	4926      	ldr	r1, [pc, #152]	@ (801dc60 <__kernel_cos+0x180>)
 801dbc6:	4602      	mov	r2, r0
 801dbc8:	2000      	movs	r0, #0
 801dbca:	f7e2 fb75 	bl	80002b8 <__aeabi_dsub>
 801dbce:	ec41 0b10 	vmov	d0, r0, r1
 801dbd2:	b003      	add	sp, #12
 801dbd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbd8:	4b22      	ldr	r3, [pc, #136]	@ (801dc64 <__kernel_cos+0x184>)
 801dbda:	4921      	ldr	r1, [pc, #132]	@ (801dc60 <__kernel_cos+0x180>)
 801dbdc:	4598      	cmp	r8, r3
 801dbde:	bf8c      	ite	hi
 801dbe0:	4d21      	ldrhi	r5, [pc, #132]	@ (801dc68 <__kernel_cos+0x188>)
 801dbe2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801dbe6:	2400      	movs	r4, #0
 801dbe8:	4622      	mov	r2, r4
 801dbea:	462b      	mov	r3, r5
 801dbec:	2000      	movs	r0, #0
 801dbee:	f7e2 fb63 	bl	80002b8 <__aeabi_dsub>
 801dbf2:	4622      	mov	r2, r4
 801dbf4:	4680      	mov	r8, r0
 801dbf6:	4689      	mov	r9, r1
 801dbf8:	462b      	mov	r3, r5
 801dbfa:	4650      	mov	r0, sl
 801dbfc:	4659      	mov	r1, fp
 801dbfe:	f7e2 fb5b 	bl	80002b8 <__aeabi_dsub>
 801dc02:	4632      	mov	r2, r6
 801dc04:	463b      	mov	r3, r7
 801dc06:	f7e2 fb57 	bl	80002b8 <__aeabi_dsub>
 801dc0a:	4602      	mov	r2, r0
 801dc0c:	460b      	mov	r3, r1
 801dc0e:	4640      	mov	r0, r8
 801dc10:	4649      	mov	r1, r9
 801dc12:	e7da      	b.n	801dbca <__kernel_cos+0xea>
 801dc14:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801dc50 <__kernel_cos+0x170>
 801dc18:	e7db      	b.n	801dbd2 <__kernel_cos+0xf2>
 801dc1a:	bf00      	nop
 801dc1c:	f3af 8000 	nop.w
 801dc20:	be8838d4 	.word	0xbe8838d4
 801dc24:	bda8fae9 	.word	0xbda8fae9
 801dc28:	bdb4b1c4 	.word	0xbdb4b1c4
 801dc2c:	3e21ee9e 	.word	0x3e21ee9e
 801dc30:	809c52ad 	.word	0x809c52ad
 801dc34:	3e927e4f 	.word	0x3e927e4f
 801dc38:	19cb1590 	.word	0x19cb1590
 801dc3c:	3efa01a0 	.word	0x3efa01a0
 801dc40:	16c15177 	.word	0x16c15177
 801dc44:	3f56c16c 	.word	0x3f56c16c
 801dc48:	5555554c 	.word	0x5555554c
 801dc4c:	3fa55555 	.word	0x3fa55555
 801dc50:	00000000 	.word	0x00000000
 801dc54:	3ff00000 	.word	0x3ff00000
 801dc58:	3fe00000 	.word	0x3fe00000
 801dc5c:	3fd33332 	.word	0x3fd33332
 801dc60:	3ff00000 	.word	0x3ff00000
 801dc64:	3fe90000 	.word	0x3fe90000
 801dc68:	3fd20000 	.word	0x3fd20000
 801dc6c:	00000000 	.word	0x00000000

0801dc70 <__kernel_sin>:
 801dc70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dc74:	ec55 4b10 	vmov	r4, r5, d0
 801dc78:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801dc7c:	b085      	sub	sp, #20
 801dc7e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801dc82:	ed8d 1b02 	vstr	d1, [sp, #8]
 801dc86:	4680      	mov	r8, r0
 801dc88:	d205      	bcs.n	801dc96 <__kernel_sin+0x26>
 801dc8a:	4620      	mov	r0, r4
 801dc8c:	4629      	mov	r1, r5
 801dc8e:	f7e2 ff7b 	bl	8000b88 <__aeabi_d2iz>
 801dc92:	2800      	cmp	r0, #0
 801dc94:	d052      	beq.n	801dd3c <__kernel_sin+0xcc>
 801dc96:	4622      	mov	r2, r4
 801dc98:	462b      	mov	r3, r5
 801dc9a:	4620      	mov	r0, r4
 801dc9c:	4629      	mov	r1, r5
 801dc9e:	f7e2 fcc3 	bl	8000628 <__aeabi_dmul>
 801dca2:	4682      	mov	sl, r0
 801dca4:	468b      	mov	fp, r1
 801dca6:	4602      	mov	r2, r0
 801dca8:	460b      	mov	r3, r1
 801dcaa:	4620      	mov	r0, r4
 801dcac:	4629      	mov	r1, r5
 801dcae:	f7e2 fcbb 	bl	8000628 <__aeabi_dmul>
 801dcb2:	a342      	add	r3, pc, #264	@ (adr r3, 801ddbc <__kernel_sin+0x14c>)
 801dcb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcb8:	e9cd 0100 	strd	r0, r1, [sp]
 801dcbc:	4650      	mov	r0, sl
 801dcbe:	4659      	mov	r1, fp
 801dcc0:	f7e2 fcb2 	bl	8000628 <__aeabi_dmul>
 801dcc4:	a33f      	add	r3, pc, #252	@ (adr r3, 801ddc4 <__kernel_sin+0x154>)
 801dcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcca:	f7e2 faf5 	bl	80002b8 <__aeabi_dsub>
 801dcce:	4652      	mov	r2, sl
 801dcd0:	465b      	mov	r3, fp
 801dcd2:	f7e2 fca9 	bl	8000628 <__aeabi_dmul>
 801dcd6:	a33d      	add	r3, pc, #244	@ (adr r3, 801ddcc <__kernel_sin+0x15c>)
 801dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcdc:	f7e2 faee 	bl	80002bc <__adddf3>
 801dce0:	4652      	mov	r2, sl
 801dce2:	465b      	mov	r3, fp
 801dce4:	f7e2 fca0 	bl	8000628 <__aeabi_dmul>
 801dce8:	a33a      	add	r3, pc, #232	@ (adr r3, 801ddd4 <__kernel_sin+0x164>)
 801dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcee:	f7e2 fae3 	bl	80002b8 <__aeabi_dsub>
 801dcf2:	4652      	mov	r2, sl
 801dcf4:	465b      	mov	r3, fp
 801dcf6:	f7e2 fc97 	bl	8000628 <__aeabi_dmul>
 801dcfa:	a338      	add	r3, pc, #224	@ (adr r3, 801dddc <__kernel_sin+0x16c>)
 801dcfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd00:	f7e2 fadc 	bl	80002bc <__adddf3>
 801dd04:	4606      	mov	r6, r0
 801dd06:	460f      	mov	r7, r1
 801dd08:	f1b8 0f00 	cmp.w	r8, #0
 801dd0c:	d11b      	bne.n	801dd46 <__kernel_sin+0xd6>
 801dd0e:	4602      	mov	r2, r0
 801dd10:	460b      	mov	r3, r1
 801dd12:	4650      	mov	r0, sl
 801dd14:	4659      	mov	r1, fp
 801dd16:	f7e2 fc87 	bl	8000628 <__aeabi_dmul>
 801dd1a:	a325      	add	r3, pc, #148	@ (adr r3, 801ddb0 <__kernel_sin+0x140>)
 801dd1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd20:	f7e2 faca 	bl	80002b8 <__aeabi_dsub>
 801dd24:	e9dd 2300 	ldrd	r2, r3, [sp]
 801dd28:	f7e2 fc7e 	bl	8000628 <__aeabi_dmul>
 801dd2c:	4602      	mov	r2, r0
 801dd2e:	460b      	mov	r3, r1
 801dd30:	4620      	mov	r0, r4
 801dd32:	4629      	mov	r1, r5
 801dd34:	f7e2 fac2 	bl	80002bc <__adddf3>
 801dd38:	4604      	mov	r4, r0
 801dd3a:	460d      	mov	r5, r1
 801dd3c:	ec45 4b10 	vmov	d0, r4, r5
 801dd40:	b005      	add	sp, #20
 801dd42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dd46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801dd4a:	4b1b      	ldr	r3, [pc, #108]	@ (801ddb8 <__kernel_sin+0x148>)
 801dd4c:	2200      	movs	r2, #0
 801dd4e:	f7e2 fc6b 	bl	8000628 <__aeabi_dmul>
 801dd52:	4632      	mov	r2, r6
 801dd54:	4680      	mov	r8, r0
 801dd56:	4689      	mov	r9, r1
 801dd58:	463b      	mov	r3, r7
 801dd5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801dd5e:	f7e2 fc63 	bl	8000628 <__aeabi_dmul>
 801dd62:	4602      	mov	r2, r0
 801dd64:	460b      	mov	r3, r1
 801dd66:	4640      	mov	r0, r8
 801dd68:	4649      	mov	r1, r9
 801dd6a:	f7e2 faa5 	bl	80002b8 <__aeabi_dsub>
 801dd6e:	4652      	mov	r2, sl
 801dd70:	465b      	mov	r3, fp
 801dd72:	f7e2 fc59 	bl	8000628 <__aeabi_dmul>
 801dd76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801dd7a:	f7e2 fa9d 	bl	80002b8 <__aeabi_dsub>
 801dd7e:	a30c      	add	r3, pc, #48	@ (adr r3, 801ddb0 <__kernel_sin+0x140>)
 801dd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd84:	4606      	mov	r6, r0
 801dd86:	460f      	mov	r7, r1
 801dd88:	e9dd 0100 	ldrd	r0, r1, [sp]
 801dd8c:	f7e2 fc4c 	bl	8000628 <__aeabi_dmul>
 801dd90:	4602      	mov	r2, r0
 801dd92:	460b      	mov	r3, r1
 801dd94:	4630      	mov	r0, r6
 801dd96:	4639      	mov	r1, r7
 801dd98:	f7e2 fa90 	bl	80002bc <__adddf3>
 801dd9c:	4602      	mov	r2, r0
 801dd9e:	460b      	mov	r3, r1
 801dda0:	4620      	mov	r0, r4
 801dda2:	4629      	mov	r1, r5
 801dda4:	f7e2 fa88 	bl	80002b8 <__aeabi_dsub>
 801dda8:	e7c6      	b.n	801dd38 <__kernel_sin+0xc8>
 801ddaa:	bf00      	nop
 801ddac:	f3af 8000 	nop.w
 801ddb0:	55555549 	.word	0x55555549
 801ddb4:	3fc55555 	.word	0x3fc55555
 801ddb8:	3fe00000 	.word	0x3fe00000
 801ddbc:	5acfd57c 	.word	0x5acfd57c
 801ddc0:	3de5d93a 	.word	0x3de5d93a
 801ddc4:	8a2b9ceb 	.word	0x8a2b9ceb
 801ddc8:	3e5ae5e6 	.word	0x3e5ae5e6
 801ddcc:	57b1fe7d 	.word	0x57b1fe7d
 801ddd0:	3ec71de3 	.word	0x3ec71de3
 801ddd4:	19c161d5 	.word	0x19c161d5
 801ddd8:	3f2a01a0 	.word	0x3f2a01a0
 801dddc:	1110f8a6 	.word	0x1110f8a6
 801dde0:	3f811111 	.word	0x3f811111
 801dde4:	00000000 	.word	0x00000000

0801dde8 <__ieee754_atan2>:
 801dde8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ddec:	ec57 6b11 	vmov	r6, r7, d1
 801ddf0:	4273      	negs	r3, r6
 801ddf2:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801df70 <__ieee754_atan2+0x188>
 801ddf6:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801ddfa:	4333      	orrs	r3, r6
 801ddfc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801de00:	4543      	cmp	r3, r8
 801de02:	ec51 0b10 	vmov	r0, r1, d0
 801de06:	4635      	mov	r5, r6
 801de08:	d809      	bhi.n	801de1e <__ieee754_atan2+0x36>
 801de0a:	4244      	negs	r4, r0
 801de0c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801de10:	4304      	orrs	r4, r0
 801de12:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801de16:	4544      	cmp	r4, r8
 801de18:	468e      	mov	lr, r1
 801de1a:	4681      	mov	r9, r0
 801de1c:	d907      	bls.n	801de2e <__ieee754_atan2+0x46>
 801de1e:	4632      	mov	r2, r6
 801de20:	463b      	mov	r3, r7
 801de22:	f7e2 fa4b 	bl	80002bc <__adddf3>
 801de26:	ec41 0b10 	vmov	d0, r0, r1
 801de2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801de2e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801de32:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801de36:	4334      	orrs	r4, r6
 801de38:	d103      	bne.n	801de42 <__ieee754_atan2+0x5a>
 801de3a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801de3e:	f7ff bb2f 	b.w	801d4a0 <atan>
 801de42:	17bc      	asrs	r4, r7, #30
 801de44:	f004 0402 	and.w	r4, r4, #2
 801de48:	ea53 0909 	orrs.w	r9, r3, r9
 801de4c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801de50:	d107      	bne.n	801de62 <__ieee754_atan2+0x7a>
 801de52:	2c02      	cmp	r4, #2
 801de54:	d05f      	beq.n	801df16 <__ieee754_atan2+0x12e>
 801de56:	2c03      	cmp	r4, #3
 801de58:	d1e5      	bne.n	801de26 <__ieee754_atan2+0x3e>
 801de5a:	a143      	add	r1, pc, #268	@ (adr r1, 801df68 <__ieee754_atan2+0x180>)
 801de5c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801de60:	e7e1      	b.n	801de26 <__ieee754_atan2+0x3e>
 801de62:	4315      	orrs	r5, r2
 801de64:	d106      	bne.n	801de74 <__ieee754_atan2+0x8c>
 801de66:	f1be 0f00 	cmp.w	lr, #0
 801de6a:	db5f      	blt.n	801df2c <__ieee754_atan2+0x144>
 801de6c:	a136      	add	r1, pc, #216	@ (adr r1, 801df48 <__ieee754_atan2+0x160>)
 801de6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801de72:	e7d8      	b.n	801de26 <__ieee754_atan2+0x3e>
 801de74:	4542      	cmp	r2, r8
 801de76:	d10f      	bne.n	801de98 <__ieee754_atan2+0xb0>
 801de78:	4293      	cmp	r3, r2
 801de7a:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801de7e:	d107      	bne.n	801de90 <__ieee754_atan2+0xa8>
 801de80:	2c02      	cmp	r4, #2
 801de82:	d84c      	bhi.n	801df1e <__ieee754_atan2+0x136>
 801de84:	4b36      	ldr	r3, [pc, #216]	@ (801df60 <__ieee754_atan2+0x178>)
 801de86:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801de8a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801de8e:	e7ca      	b.n	801de26 <__ieee754_atan2+0x3e>
 801de90:	2c02      	cmp	r4, #2
 801de92:	d848      	bhi.n	801df26 <__ieee754_atan2+0x13e>
 801de94:	4b33      	ldr	r3, [pc, #204]	@ (801df64 <__ieee754_atan2+0x17c>)
 801de96:	e7f6      	b.n	801de86 <__ieee754_atan2+0x9e>
 801de98:	4543      	cmp	r3, r8
 801de9a:	d0e4      	beq.n	801de66 <__ieee754_atan2+0x7e>
 801de9c:	1a9b      	subs	r3, r3, r2
 801de9e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801dea2:	ea4f 5223 	mov.w	r2, r3, asr #20
 801dea6:	da1e      	bge.n	801dee6 <__ieee754_atan2+0xfe>
 801dea8:	2f00      	cmp	r7, #0
 801deaa:	da01      	bge.n	801deb0 <__ieee754_atan2+0xc8>
 801deac:	323c      	adds	r2, #60	@ 0x3c
 801deae:	db1e      	blt.n	801deee <__ieee754_atan2+0x106>
 801deb0:	4632      	mov	r2, r6
 801deb2:	463b      	mov	r3, r7
 801deb4:	f7e2 fce2 	bl	800087c <__aeabi_ddiv>
 801deb8:	ec41 0b10 	vmov	d0, r0, r1
 801debc:	f7ff fcdc 	bl	801d878 <fabs>
 801dec0:	f7ff faee 	bl	801d4a0 <atan>
 801dec4:	ec51 0b10 	vmov	r0, r1, d0
 801dec8:	2c01      	cmp	r4, #1
 801deca:	d013      	beq.n	801def4 <__ieee754_atan2+0x10c>
 801decc:	2c02      	cmp	r4, #2
 801dece:	d015      	beq.n	801defc <__ieee754_atan2+0x114>
 801ded0:	2c00      	cmp	r4, #0
 801ded2:	d0a8      	beq.n	801de26 <__ieee754_atan2+0x3e>
 801ded4:	a318      	add	r3, pc, #96	@ (adr r3, 801df38 <__ieee754_atan2+0x150>)
 801ded6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801deda:	f7e2 f9ed 	bl	80002b8 <__aeabi_dsub>
 801dede:	a318      	add	r3, pc, #96	@ (adr r3, 801df40 <__ieee754_atan2+0x158>)
 801dee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dee4:	e014      	b.n	801df10 <__ieee754_atan2+0x128>
 801dee6:	a118      	add	r1, pc, #96	@ (adr r1, 801df48 <__ieee754_atan2+0x160>)
 801dee8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801deec:	e7ec      	b.n	801dec8 <__ieee754_atan2+0xe0>
 801deee:	2000      	movs	r0, #0
 801def0:	2100      	movs	r1, #0
 801def2:	e7e9      	b.n	801dec8 <__ieee754_atan2+0xe0>
 801def4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801def8:	4619      	mov	r1, r3
 801defa:	e794      	b.n	801de26 <__ieee754_atan2+0x3e>
 801defc:	a30e      	add	r3, pc, #56	@ (adr r3, 801df38 <__ieee754_atan2+0x150>)
 801defe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df02:	f7e2 f9d9 	bl	80002b8 <__aeabi_dsub>
 801df06:	4602      	mov	r2, r0
 801df08:	460b      	mov	r3, r1
 801df0a:	a10d      	add	r1, pc, #52	@ (adr r1, 801df40 <__ieee754_atan2+0x158>)
 801df0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801df10:	f7e2 f9d2 	bl	80002b8 <__aeabi_dsub>
 801df14:	e787      	b.n	801de26 <__ieee754_atan2+0x3e>
 801df16:	a10a      	add	r1, pc, #40	@ (adr r1, 801df40 <__ieee754_atan2+0x158>)
 801df18:	e9d1 0100 	ldrd	r0, r1, [r1]
 801df1c:	e783      	b.n	801de26 <__ieee754_atan2+0x3e>
 801df1e:	a10c      	add	r1, pc, #48	@ (adr r1, 801df50 <__ieee754_atan2+0x168>)
 801df20:	e9d1 0100 	ldrd	r0, r1, [r1]
 801df24:	e77f      	b.n	801de26 <__ieee754_atan2+0x3e>
 801df26:	2000      	movs	r0, #0
 801df28:	2100      	movs	r1, #0
 801df2a:	e77c      	b.n	801de26 <__ieee754_atan2+0x3e>
 801df2c:	a10a      	add	r1, pc, #40	@ (adr r1, 801df58 <__ieee754_atan2+0x170>)
 801df2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801df32:	e778      	b.n	801de26 <__ieee754_atan2+0x3e>
 801df34:	f3af 8000 	nop.w
 801df38:	33145c07 	.word	0x33145c07
 801df3c:	3ca1a626 	.word	0x3ca1a626
 801df40:	54442d18 	.word	0x54442d18
 801df44:	400921fb 	.word	0x400921fb
 801df48:	54442d18 	.word	0x54442d18
 801df4c:	3ff921fb 	.word	0x3ff921fb
 801df50:	54442d18 	.word	0x54442d18
 801df54:	3fe921fb 	.word	0x3fe921fb
 801df58:	54442d18 	.word	0x54442d18
 801df5c:	bff921fb 	.word	0xbff921fb
 801df60:	080206a0 	.word	0x080206a0
 801df64:	08020688 	.word	0x08020688
 801df68:	54442d18 	.word	0x54442d18
 801df6c:	c00921fb 	.word	0xc00921fb
 801df70:	7ff00000 	.word	0x7ff00000
 801df74:	00000000 	.word	0x00000000

0801df78 <__ieee754_rem_pio2>:
 801df78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801df7c:	ec57 6b10 	vmov	r6, r7, d0
 801df80:	4bc5      	ldr	r3, [pc, #788]	@ (801e298 <__ieee754_rem_pio2+0x320>)
 801df82:	b08d      	sub	sp, #52	@ 0x34
 801df84:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801df88:	4598      	cmp	r8, r3
 801df8a:	4604      	mov	r4, r0
 801df8c:	9704      	str	r7, [sp, #16]
 801df8e:	d807      	bhi.n	801dfa0 <__ieee754_rem_pio2+0x28>
 801df90:	2200      	movs	r2, #0
 801df92:	2300      	movs	r3, #0
 801df94:	ed80 0b00 	vstr	d0, [r0]
 801df98:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801df9c:	2500      	movs	r5, #0
 801df9e:	e028      	b.n	801dff2 <__ieee754_rem_pio2+0x7a>
 801dfa0:	4bbe      	ldr	r3, [pc, #760]	@ (801e29c <__ieee754_rem_pio2+0x324>)
 801dfa2:	4598      	cmp	r8, r3
 801dfa4:	d878      	bhi.n	801e098 <__ieee754_rem_pio2+0x120>
 801dfa6:	9b04      	ldr	r3, [sp, #16]
 801dfa8:	4dbd      	ldr	r5, [pc, #756]	@ (801e2a0 <__ieee754_rem_pio2+0x328>)
 801dfaa:	2b00      	cmp	r3, #0
 801dfac:	4630      	mov	r0, r6
 801dfae:	a3ac      	add	r3, pc, #688	@ (adr r3, 801e260 <__ieee754_rem_pio2+0x2e8>)
 801dfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfb4:	4639      	mov	r1, r7
 801dfb6:	dd38      	ble.n	801e02a <__ieee754_rem_pio2+0xb2>
 801dfb8:	f7e2 f97e 	bl	80002b8 <__aeabi_dsub>
 801dfbc:	45a8      	cmp	r8, r5
 801dfbe:	4606      	mov	r6, r0
 801dfc0:	460f      	mov	r7, r1
 801dfc2:	d01a      	beq.n	801dffa <__ieee754_rem_pio2+0x82>
 801dfc4:	a3a8      	add	r3, pc, #672	@ (adr r3, 801e268 <__ieee754_rem_pio2+0x2f0>)
 801dfc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfca:	f7e2 f975 	bl	80002b8 <__aeabi_dsub>
 801dfce:	4602      	mov	r2, r0
 801dfd0:	460b      	mov	r3, r1
 801dfd2:	4680      	mov	r8, r0
 801dfd4:	4689      	mov	r9, r1
 801dfd6:	4630      	mov	r0, r6
 801dfd8:	4639      	mov	r1, r7
 801dfda:	f7e2 f96d 	bl	80002b8 <__aeabi_dsub>
 801dfde:	a3a2      	add	r3, pc, #648	@ (adr r3, 801e268 <__ieee754_rem_pio2+0x2f0>)
 801dfe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfe4:	f7e2 f968 	bl	80002b8 <__aeabi_dsub>
 801dfe8:	e9c4 8900 	strd	r8, r9, [r4]
 801dfec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801dff0:	2501      	movs	r5, #1
 801dff2:	4628      	mov	r0, r5
 801dff4:	b00d      	add	sp, #52	@ 0x34
 801dff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dffa:	a39d      	add	r3, pc, #628	@ (adr r3, 801e270 <__ieee754_rem_pio2+0x2f8>)
 801dffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e000:	f7e2 f95a 	bl	80002b8 <__aeabi_dsub>
 801e004:	a39c      	add	r3, pc, #624	@ (adr r3, 801e278 <__ieee754_rem_pio2+0x300>)
 801e006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e00a:	4606      	mov	r6, r0
 801e00c:	460f      	mov	r7, r1
 801e00e:	f7e2 f953 	bl	80002b8 <__aeabi_dsub>
 801e012:	4602      	mov	r2, r0
 801e014:	460b      	mov	r3, r1
 801e016:	4680      	mov	r8, r0
 801e018:	4689      	mov	r9, r1
 801e01a:	4630      	mov	r0, r6
 801e01c:	4639      	mov	r1, r7
 801e01e:	f7e2 f94b 	bl	80002b8 <__aeabi_dsub>
 801e022:	a395      	add	r3, pc, #596	@ (adr r3, 801e278 <__ieee754_rem_pio2+0x300>)
 801e024:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e028:	e7dc      	b.n	801dfe4 <__ieee754_rem_pio2+0x6c>
 801e02a:	f7e2 f947 	bl	80002bc <__adddf3>
 801e02e:	45a8      	cmp	r8, r5
 801e030:	4606      	mov	r6, r0
 801e032:	460f      	mov	r7, r1
 801e034:	d018      	beq.n	801e068 <__ieee754_rem_pio2+0xf0>
 801e036:	a38c      	add	r3, pc, #560	@ (adr r3, 801e268 <__ieee754_rem_pio2+0x2f0>)
 801e038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e03c:	f7e2 f93e 	bl	80002bc <__adddf3>
 801e040:	4602      	mov	r2, r0
 801e042:	460b      	mov	r3, r1
 801e044:	4680      	mov	r8, r0
 801e046:	4689      	mov	r9, r1
 801e048:	4630      	mov	r0, r6
 801e04a:	4639      	mov	r1, r7
 801e04c:	f7e2 f934 	bl	80002b8 <__aeabi_dsub>
 801e050:	a385      	add	r3, pc, #532	@ (adr r3, 801e268 <__ieee754_rem_pio2+0x2f0>)
 801e052:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e056:	f7e2 f931 	bl	80002bc <__adddf3>
 801e05a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801e05e:	e9c4 8900 	strd	r8, r9, [r4]
 801e062:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e066:	e7c4      	b.n	801dff2 <__ieee754_rem_pio2+0x7a>
 801e068:	a381      	add	r3, pc, #516	@ (adr r3, 801e270 <__ieee754_rem_pio2+0x2f8>)
 801e06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e06e:	f7e2 f925 	bl	80002bc <__adddf3>
 801e072:	a381      	add	r3, pc, #516	@ (adr r3, 801e278 <__ieee754_rem_pio2+0x300>)
 801e074:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e078:	4606      	mov	r6, r0
 801e07a:	460f      	mov	r7, r1
 801e07c:	f7e2 f91e 	bl	80002bc <__adddf3>
 801e080:	4602      	mov	r2, r0
 801e082:	460b      	mov	r3, r1
 801e084:	4680      	mov	r8, r0
 801e086:	4689      	mov	r9, r1
 801e088:	4630      	mov	r0, r6
 801e08a:	4639      	mov	r1, r7
 801e08c:	f7e2 f914 	bl	80002b8 <__aeabi_dsub>
 801e090:	a379      	add	r3, pc, #484	@ (adr r3, 801e278 <__ieee754_rem_pio2+0x300>)
 801e092:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e096:	e7de      	b.n	801e056 <__ieee754_rem_pio2+0xde>
 801e098:	4b82      	ldr	r3, [pc, #520]	@ (801e2a4 <__ieee754_rem_pio2+0x32c>)
 801e09a:	4598      	cmp	r8, r3
 801e09c:	f200 80d1 	bhi.w	801e242 <__ieee754_rem_pio2+0x2ca>
 801e0a0:	f7ff fbea 	bl	801d878 <fabs>
 801e0a4:	ec57 6b10 	vmov	r6, r7, d0
 801e0a8:	a375      	add	r3, pc, #468	@ (adr r3, 801e280 <__ieee754_rem_pio2+0x308>)
 801e0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0ae:	4630      	mov	r0, r6
 801e0b0:	4639      	mov	r1, r7
 801e0b2:	f7e2 fab9 	bl	8000628 <__aeabi_dmul>
 801e0b6:	4b7c      	ldr	r3, [pc, #496]	@ (801e2a8 <__ieee754_rem_pio2+0x330>)
 801e0b8:	2200      	movs	r2, #0
 801e0ba:	f7e2 f8ff 	bl	80002bc <__adddf3>
 801e0be:	f7e2 fd63 	bl	8000b88 <__aeabi_d2iz>
 801e0c2:	4605      	mov	r5, r0
 801e0c4:	f7e2 fa46 	bl	8000554 <__aeabi_i2d>
 801e0c8:	4602      	mov	r2, r0
 801e0ca:	460b      	mov	r3, r1
 801e0cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e0d0:	a363      	add	r3, pc, #396	@ (adr r3, 801e260 <__ieee754_rem_pio2+0x2e8>)
 801e0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0d6:	f7e2 faa7 	bl	8000628 <__aeabi_dmul>
 801e0da:	4602      	mov	r2, r0
 801e0dc:	460b      	mov	r3, r1
 801e0de:	4630      	mov	r0, r6
 801e0e0:	4639      	mov	r1, r7
 801e0e2:	f7e2 f8e9 	bl	80002b8 <__aeabi_dsub>
 801e0e6:	a360      	add	r3, pc, #384	@ (adr r3, 801e268 <__ieee754_rem_pio2+0x2f0>)
 801e0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0ec:	4682      	mov	sl, r0
 801e0ee:	468b      	mov	fp, r1
 801e0f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e0f4:	f7e2 fa98 	bl	8000628 <__aeabi_dmul>
 801e0f8:	2d1f      	cmp	r5, #31
 801e0fa:	4606      	mov	r6, r0
 801e0fc:	460f      	mov	r7, r1
 801e0fe:	dc0c      	bgt.n	801e11a <__ieee754_rem_pio2+0x1a2>
 801e100:	4b6a      	ldr	r3, [pc, #424]	@ (801e2ac <__ieee754_rem_pio2+0x334>)
 801e102:	1e6a      	subs	r2, r5, #1
 801e104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e108:	4543      	cmp	r3, r8
 801e10a:	d006      	beq.n	801e11a <__ieee754_rem_pio2+0x1a2>
 801e10c:	4632      	mov	r2, r6
 801e10e:	463b      	mov	r3, r7
 801e110:	4650      	mov	r0, sl
 801e112:	4659      	mov	r1, fp
 801e114:	f7e2 f8d0 	bl	80002b8 <__aeabi_dsub>
 801e118:	e00e      	b.n	801e138 <__ieee754_rem_pio2+0x1c0>
 801e11a:	463b      	mov	r3, r7
 801e11c:	4632      	mov	r2, r6
 801e11e:	4650      	mov	r0, sl
 801e120:	4659      	mov	r1, fp
 801e122:	f7e2 f8c9 	bl	80002b8 <__aeabi_dsub>
 801e126:	ea4f 5328 	mov.w	r3, r8, asr #20
 801e12a:	9305      	str	r3, [sp, #20]
 801e12c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e130:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801e134:	2b10      	cmp	r3, #16
 801e136:	dc02      	bgt.n	801e13e <__ieee754_rem_pio2+0x1c6>
 801e138:	e9c4 0100 	strd	r0, r1, [r4]
 801e13c:	e039      	b.n	801e1b2 <__ieee754_rem_pio2+0x23a>
 801e13e:	a34c      	add	r3, pc, #304	@ (adr r3, 801e270 <__ieee754_rem_pio2+0x2f8>)
 801e140:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e144:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e148:	f7e2 fa6e 	bl	8000628 <__aeabi_dmul>
 801e14c:	4606      	mov	r6, r0
 801e14e:	460f      	mov	r7, r1
 801e150:	4602      	mov	r2, r0
 801e152:	460b      	mov	r3, r1
 801e154:	4650      	mov	r0, sl
 801e156:	4659      	mov	r1, fp
 801e158:	f7e2 f8ae 	bl	80002b8 <__aeabi_dsub>
 801e15c:	4602      	mov	r2, r0
 801e15e:	460b      	mov	r3, r1
 801e160:	4680      	mov	r8, r0
 801e162:	4689      	mov	r9, r1
 801e164:	4650      	mov	r0, sl
 801e166:	4659      	mov	r1, fp
 801e168:	f7e2 f8a6 	bl	80002b8 <__aeabi_dsub>
 801e16c:	4632      	mov	r2, r6
 801e16e:	463b      	mov	r3, r7
 801e170:	f7e2 f8a2 	bl	80002b8 <__aeabi_dsub>
 801e174:	a340      	add	r3, pc, #256	@ (adr r3, 801e278 <__ieee754_rem_pio2+0x300>)
 801e176:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e17a:	4606      	mov	r6, r0
 801e17c:	460f      	mov	r7, r1
 801e17e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e182:	f7e2 fa51 	bl	8000628 <__aeabi_dmul>
 801e186:	4632      	mov	r2, r6
 801e188:	463b      	mov	r3, r7
 801e18a:	f7e2 f895 	bl	80002b8 <__aeabi_dsub>
 801e18e:	4602      	mov	r2, r0
 801e190:	460b      	mov	r3, r1
 801e192:	4606      	mov	r6, r0
 801e194:	460f      	mov	r7, r1
 801e196:	4640      	mov	r0, r8
 801e198:	4649      	mov	r1, r9
 801e19a:	f7e2 f88d 	bl	80002b8 <__aeabi_dsub>
 801e19e:	9a05      	ldr	r2, [sp, #20]
 801e1a0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801e1a4:	1ad3      	subs	r3, r2, r3
 801e1a6:	2b31      	cmp	r3, #49	@ 0x31
 801e1a8:	dc20      	bgt.n	801e1ec <__ieee754_rem_pio2+0x274>
 801e1aa:	e9c4 0100 	strd	r0, r1, [r4]
 801e1ae:	46c2      	mov	sl, r8
 801e1b0:	46cb      	mov	fp, r9
 801e1b2:	e9d4 8900 	ldrd	r8, r9, [r4]
 801e1b6:	4650      	mov	r0, sl
 801e1b8:	4642      	mov	r2, r8
 801e1ba:	464b      	mov	r3, r9
 801e1bc:	4659      	mov	r1, fp
 801e1be:	f7e2 f87b 	bl	80002b8 <__aeabi_dsub>
 801e1c2:	463b      	mov	r3, r7
 801e1c4:	4632      	mov	r2, r6
 801e1c6:	f7e2 f877 	bl	80002b8 <__aeabi_dsub>
 801e1ca:	9b04      	ldr	r3, [sp, #16]
 801e1cc:	2b00      	cmp	r3, #0
 801e1ce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e1d2:	f6bf af0e 	bge.w	801dff2 <__ieee754_rem_pio2+0x7a>
 801e1d6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801e1da:	6063      	str	r3, [r4, #4]
 801e1dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e1e0:	f8c4 8000 	str.w	r8, [r4]
 801e1e4:	60a0      	str	r0, [r4, #8]
 801e1e6:	60e3      	str	r3, [r4, #12]
 801e1e8:	426d      	negs	r5, r5
 801e1ea:	e702      	b.n	801dff2 <__ieee754_rem_pio2+0x7a>
 801e1ec:	a326      	add	r3, pc, #152	@ (adr r3, 801e288 <__ieee754_rem_pio2+0x310>)
 801e1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e1f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e1f6:	f7e2 fa17 	bl	8000628 <__aeabi_dmul>
 801e1fa:	4606      	mov	r6, r0
 801e1fc:	460f      	mov	r7, r1
 801e1fe:	4602      	mov	r2, r0
 801e200:	460b      	mov	r3, r1
 801e202:	4640      	mov	r0, r8
 801e204:	4649      	mov	r1, r9
 801e206:	f7e2 f857 	bl	80002b8 <__aeabi_dsub>
 801e20a:	4602      	mov	r2, r0
 801e20c:	460b      	mov	r3, r1
 801e20e:	4682      	mov	sl, r0
 801e210:	468b      	mov	fp, r1
 801e212:	4640      	mov	r0, r8
 801e214:	4649      	mov	r1, r9
 801e216:	f7e2 f84f 	bl	80002b8 <__aeabi_dsub>
 801e21a:	4632      	mov	r2, r6
 801e21c:	463b      	mov	r3, r7
 801e21e:	f7e2 f84b 	bl	80002b8 <__aeabi_dsub>
 801e222:	a31b      	add	r3, pc, #108	@ (adr r3, 801e290 <__ieee754_rem_pio2+0x318>)
 801e224:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e228:	4606      	mov	r6, r0
 801e22a:	460f      	mov	r7, r1
 801e22c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e230:	f7e2 f9fa 	bl	8000628 <__aeabi_dmul>
 801e234:	4632      	mov	r2, r6
 801e236:	463b      	mov	r3, r7
 801e238:	f7e2 f83e 	bl	80002b8 <__aeabi_dsub>
 801e23c:	4606      	mov	r6, r0
 801e23e:	460f      	mov	r7, r1
 801e240:	e764      	b.n	801e10c <__ieee754_rem_pio2+0x194>
 801e242:	4b1b      	ldr	r3, [pc, #108]	@ (801e2b0 <__ieee754_rem_pio2+0x338>)
 801e244:	4598      	cmp	r8, r3
 801e246:	d935      	bls.n	801e2b4 <__ieee754_rem_pio2+0x33c>
 801e248:	4632      	mov	r2, r6
 801e24a:	463b      	mov	r3, r7
 801e24c:	4630      	mov	r0, r6
 801e24e:	4639      	mov	r1, r7
 801e250:	f7e2 f832 	bl	80002b8 <__aeabi_dsub>
 801e254:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e258:	e9c4 0100 	strd	r0, r1, [r4]
 801e25c:	e69e      	b.n	801df9c <__ieee754_rem_pio2+0x24>
 801e25e:	bf00      	nop
 801e260:	54400000 	.word	0x54400000
 801e264:	3ff921fb 	.word	0x3ff921fb
 801e268:	1a626331 	.word	0x1a626331
 801e26c:	3dd0b461 	.word	0x3dd0b461
 801e270:	1a600000 	.word	0x1a600000
 801e274:	3dd0b461 	.word	0x3dd0b461
 801e278:	2e037073 	.word	0x2e037073
 801e27c:	3ba3198a 	.word	0x3ba3198a
 801e280:	6dc9c883 	.word	0x6dc9c883
 801e284:	3fe45f30 	.word	0x3fe45f30
 801e288:	2e000000 	.word	0x2e000000
 801e28c:	3ba3198a 	.word	0x3ba3198a
 801e290:	252049c1 	.word	0x252049c1
 801e294:	397b839a 	.word	0x397b839a
 801e298:	3fe921fb 	.word	0x3fe921fb
 801e29c:	4002d97b 	.word	0x4002d97b
 801e2a0:	3ff921fb 	.word	0x3ff921fb
 801e2a4:	413921fb 	.word	0x413921fb
 801e2a8:	3fe00000 	.word	0x3fe00000
 801e2ac:	080206b8 	.word	0x080206b8
 801e2b0:	7fefffff 	.word	0x7fefffff
 801e2b4:	ea4f 5528 	mov.w	r5, r8, asr #20
 801e2b8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801e2bc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801e2c0:	4630      	mov	r0, r6
 801e2c2:	460f      	mov	r7, r1
 801e2c4:	f7e2 fc60 	bl	8000b88 <__aeabi_d2iz>
 801e2c8:	f7e2 f944 	bl	8000554 <__aeabi_i2d>
 801e2cc:	4602      	mov	r2, r0
 801e2ce:	460b      	mov	r3, r1
 801e2d0:	4630      	mov	r0, r6
 801e2d2:	4639      	mov	r1, r7
 801e2d4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801e2d8:	f7e1 ffee 	bl	80002b8 <__aeabi_dsub>
 801e2dc:	4b22      	ldr	r3, [pc, #136]	@ (801e368 <__ieee754_rem_pio2+0x3f0>)
 801e2de:	2200      	movs	r2, #0
 801e2e0:	f7e2 f9a2 	bl	8000628 <__aeabi_dmul>
 801e2e4:	460f      	mov	r7, r1
 801e2e6:	4606      	mov	r6, r0
 801e2e8:	f7e2 fc4e 	bl	8000b88 <__aeabi_d2iz>
 801e2ec:	f7e2 f932 	bl	8000554 <__aeabi_i2d>
 801e2f0:	4602      	mov	r2, r0
 801e2f2:	460b      	mov	r3, r1
 801e2f4:	4630      	mov	r0, r6
 801e2f6:	4639      	mov	r1, r7
 801e2f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801e2fc:	f7e1 ffdc 	bl	80002b8 <__aeabi_dsub>
 801e300:	4b19      	ldr	r3, [pc, #100]	@ (801e368 <__ieee754_rem_pio2+0x3f0>)
 801e302:	2200      	movs	r2, #0
 801e304:	f7e2 f990 	bl	8000628 <__aeabi_dmul>
 801e308:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801e30c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801e310:	f04f 0803 	mov.w	r8, #3
 801e314:	2600      	movs	r6, #0
 801e316:	2700      	movs	r7, #0
 801e318:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801e31c:	4632      	mov	r2, r6
 801e31e:	463b      	mov	r3, r7
 801e320:	46c2      	mov	sl, r8
 801e322:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e326:	f7e2 fbe7 	bl	8000af8 <__aeabi_dcmpeq>
 801e32a:	2800      	cmp	r0, #0
 801e32c:	d1f4      	bne.n	801e318 <__ieee754_rem_pio2+0x3a0>
 801e32e:	4b0f      	ldr	r3, [pc, #60]	@ (801e36c <__ieee754_rem_pio2+0x3f4>)
 801e330:	9301      	str	r3, [sp, #4]
 801e332:	2302      	movs	r3, #2
 801e334:	9300      	str	r3, [sp, #0]
 801e336:	462a      	mov	r2, r5
 801e338:	4653      	mov	r3, sl
 801e33a:	4621      	mov	r1, r4
 801e33c:	a806      	add	r0, sp, #24
 801e33e:	f000 f817 	bl	801e370 <__kernel_rem_pio2>
 801e342:	9b04      	ldr	r3, [sp, #16]
 801e344:	2b00      	cmp	r3, #0
 801e346:	4605      	mov	r5, r0
 801e348:	f6bf ae53 	bge.w	801dff2 <__ieee754_rem_pio2+0x7a>
 801e34c:	e9d4 2100 	ldrd	r2, r1, [r4]
 801e350:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e354:	e9c4 2300 	strd	r2, r3, [r4]
 801e358:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801e35c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e360:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801e364:	e740      	b.n	801e1e8 <__ieee754_rem_pio2+0x270>
 801e366:	bf00      	nop
 801e368:	41700000 	.word	0x41700000
 801e36c:	08020738 	.word	0x08020738

0801e370 <__kernel_rem_pio2>:
 801e370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e374:	ed2d 8b02 	vpush	{d8}
 801e378:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801e37c:	f112 0f14 	cmn.w	r2, #20
 801e380:	9306      	str	r3, [sp, #24]
 801e382:	9104      	str	r1, [sp, #16]
 801e384:	4bc2      	ldr	r3, [pc, #776]	@ (801e690 <__kernel_rem_pio2+0x320>)
 801e386:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801e388:	9008      	str	r0, [sp, #32]
 801e38a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e38e:	9300      	str	r3, [sp, #0]
 801e390:	9b06      	ldr	r3, [sp, #24]
 801e392:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801e396:	bfa8      	it	ge
 801e398:	1ed4      	subge	r4, r2, #3
 801e39a:	9305      	str	r3, [sp, #20]
 801e39c:	bfb2      	itee	lt
 801e39e:	2400      	movlt	r4, #0
 801e3a0:	2318      	movge	r3, #24
 801e3a2:	fb94 f4f3 	sdivge	r4, r4, r3
 801e3a6:	f06f 0317 	mvn.w	r3, #23
 801e3aa:	fb04 3303 	mla	r3, r4, r3, r3
 801e3ae:	eb03 0b02 	add.w	fp, r3, r2
 801e3b2:	9b00      	ldr	r3, [sp, #0]
 801e3b4:	9a05      	ldr	r2, [sp, #20]
 801e3b6:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801e680 <__kernel_rem_pio2+0x310>
 801e3ba:	eb03 0802 	add.w	r8, r3, r2
 801e3be:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e3c0:	1aa7      	subs	r7, r4, r2
 801e3c2:	ae20      	add	r6, sp, #128	@ 0x80
 801e3c4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801e3c8:	2500      	movs	r5, #0
 801e3ca:	4545      	cmp	r5, r8
 801e3cc:	dd12      	ble.n	801e3f4 <__kernel_rem_pio2+0x84>
 801e3ce:	9b06      	ldr	r3, [sp, #24]
 801e3d0:	aa20      	add	r2, sp, #128	@ 0x80
 801e3d2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801e3d6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801e3da:	2700      	movs	r7, #0
 801e3dc:	9b00      	ldr	r3, [sp, #0]
 801e3de:	429f      	cmp	r7, r3
 801e3e0:	dc2e      	bgt.n	801e440 <__kernel_rem_pio2+0xd0>
 801e3e2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801e680 <__kernel_rem_pio2+0x310>
 801e3e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e3ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e3ee:	46a8      	mov	r8, r5
 801e3f0:	2600      	movs	r6, #0
 801e3f2:	e01b      	b.n	801e42c <__kernel_rem_pio2+0xbc>
 801e3f4:	42ef      	cmn	r7, r5
 801e3f6:	d407      	bmi.n	801e408 <__kernel_rem_pio2+0x98>
 801e3f8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801e3fc:	f7e2 f8aa 	bl	8000554 <__aeabi_i2d>
 801e400:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e404:	3501      	adds	r5, #1
 801e406:	e7e0      	b.n	801e3ca <__kernel_rem_pio2+0x5a>
 801e408:	ec51 0b18 	vmov	r0, r1, d8
 801e40c:	e7f8      	b.n	801e400 <__kernel_rem_pio2+0x90>
 801e40e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801e412:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e416:	f7e2 f907 	bl	8000628 <__aeabi_dmul>
 801e41a:	4602      	mov	r2, r0
 801e41c:	460b      	mov	r3, r1
 801e41e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e422:	f7e1 ff4b 	bl	80002bc <__adddf3>
 801e426:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e42a:	3601      	adds	r6, #1
 801e42c:	9b05      	ldr	r3, [sp, #20]
 801e42e:	429e      	cmp	r6, r3
 801e430:	dded      	ble.n	801e40e <__kernel_rem_pio2+0x9e>
 801e432:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e436:	3701      	adds	r7, #1
 801e438:	ecaa 7b02 	vstmia	sl!, {d7}
 801e43c:	3508      	adds	r5, #8
 801e43e:	e7cd      	b.n	801e3dc <__kernel_rem_pio2+0x6c>
 801e440:	9b00      	ldr	r3, [sp, #0]
 801e442:	f8dd 8000 	ldr.w	r8, [sp]
 801e446:	aa0c      	add	r2, sp, #48	@ 0x30
 801e448:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801e44c:	930a      	str	r3, [sp, #40]	@ 0x28
 801e44e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801e450:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801e454:	9309      	str	r3, [sp, #36]	@ 0x24
 801e456:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801e45a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e45c:	ab98      	add	r3, sp, #608	@ 0x260
 801e45e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801e462:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801e466:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e46a:	ac0c      	add	r4, sp, #48	@ 0x30
 801e46c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e46e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801e472:	46a1      	mov	r9, r4
 801e474:	46c2      	mov	sl, r8
 801e476:	f1ba 0f00 	cmp.w	sl, #0
 801e47a:	dc77      	bgt.n	801e56c <__kernel_rem_pio2+0x1fc>
 801e47c:	4658      	mov	r0, fp
 801e47e:	ed9d 0b02 	vldr	d0, [sp, #8]
 801e482:	f000 fac5 	bl	801ea10 <scalbn>
 801e486:	ec57 6b10 	vmov	r6, r7, d0
 801e48a:	2200      	movs	r2, #0
 801e48c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801e490:	4630      	mov	r0, r6
 801e492:	4639      	mov	r1, r7
 801e494:	f7e2 f8c8 	bl	8000628 <__aeabi_dmul>
 801e498:	ec41 0b10 	vmov	d0, r0, r1
 801e49c:	f000 fb34 	bl	801eb08 <floor>
 801e4a0:	4b7c      	ldr	r3, [pc, #496]	@ (801e694 <__kernel_rem_pio2+0x324>)
 801e4a2:	ec51 0b10 	vmov	r0, r1, d0
 801e4a6:	2200      	movs	r2, #0
 801e4a8:	f7e2 f8be 	bl	8000628 <__aeabi_dmul>
 801e4ac:	4602      	mov	r2, r0
 801e4ae:	460b      	mov	r3, r1
 801e4b0:	4630      	mov	r0, r6
 801e4b2:	4639      	mov	r1, r7
 801e4b4:	f7e1 ff00 	bl	80002b8 <__aeabi_dsub>
 801e4b8:	460f      	mov	r7, r1
 801e4ba:	4606      	mov	r6, r0
 801e4bc:	f7e2 fb64 	bl	8000b88 <__aeabi_d2iz>
 801e4c0:	9002      	str	r0, [sp, #8]
 801e4c2:	f7e2 f847 	bl	8000554 <__aeabi_i2d>
 801e4c6:	4602      	mov	r2, r0
 801e4c8:	460b      	mov	r3, r1
 801e4ca:	4630      	mov	r0, r6
 801e4cc:	4639      	mov	r1, r7
 801e4ce:	f7e1 fef3 	bl	80002b8 <__aeabi_dsub>
 801e4d2:	f1bb 0f00 	cmp.w	fp, #0
 801e4d6:	4606      	mov	r6, r0
 801e4d8:	460f      	mov	r7, r1
 801e4da:	dd6c      	ble.n	801e5b6 <__kernel_rem_pio2+0x246>
 801e4dc:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801e4e0:	ab0c      	add	r3, sp, #48	@ 0x30
 801e4e2:	9d02      	ldr	r5, [sp, #8]
 801e4e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801e4e8:	f1cb 0018 	rsb	r0, fp, #24
 801e4ec:	fa43 f200 	asr.w	r2, r3, r0
 801e4f0:	4415      	add	r5, r2
 801e4f2:	4082      	lsls	r2, r0
 801e4f4:	1a9b      	subs	r3, r3, r2
 801e4f6:	aa0c      	add	r2, sp, #48	@ 0x30
 801e4f8:	9502      	str	r5, [sp, #8]
 801e4fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801e4fe:	f1cb 0217 	rsb	r2, fp, #23
 801e502:	fa43 f902 	asr.w	r9, r3, r2
 801e506:	f1b9 0f00 	cmp.w	r9, #0
 801e50a:	dd64      	ble.n	801e5d6 <__kernel_rem_pio2+0x266>
 801e50c:	9b02      	ldr	r3, [sp, #8]
 801e50e:	2200      	movs	r2, #0
 801e510:	3301      	adds	r3, #1
 801e512:	9302      	str	r3, [sp, #8]
 801e514:	4615      	mov	r5, r2
 801e516:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801e51a:	4590      	cmp	r8, r2
 801e51c:	f300 80a1 	bgt.w	801e662 <__kernel_rem_pio2+0x2f2>
 801e520:	f1bb 0f00 	cmp.w	fp, #0
 801e524:	dd07      	ble.n	801e536 <__kernel_rem_pio2+0x1c6>
 801e526:	f1bb 0f01 	cmp.w	fp, #1
 801e52a:	f000 80c1 	beq.w	801e6b0 <__kernel_rem_pio2+0x340>
 801e52e:	f1bb 0f02 	cmp.w	fp, #2
 801e532:	f000 80c8 	beq.w	801e6c6 <__kernel_rem_pio2+0x356>
 801e536:	f1b9 0f02 	cmp.w	r9, #2
 801e53a:	d14c      	bne.n	801e5d6 <__kernel_rem_pio2+0x266>
 801e53c:	4632      	mov	r2, r6
 801e53e:	463b      	mov	r3, r7
 801e540:	4955      	ldr	r1, [pc, #340]	@ (801e698 <__kernel_rem_pio2+0x328>)
 801e542:	2000      	movs	r0, #0
 801e544:	f7e1 feb8 	bl	80002b8 <__aeabi_dsub>
 801e548:	4606      	mov	r6, r0
 801e54a:	460f      	mov	r7, r1
 801e54c:	2d00      	cmp	r5, #0
 801e54e:	d042      	beq.n	801e5d6 <__kernel_rem_pio2+0x266>
 801e550:	4658      	mov	r0, fp
 801e552:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801e688 <__kernel_rem_pio2+0x318>
 801e556:	f000 fa5b 	bl	801ea10 <scalbn>
 801e55a:	4630      	mov	r0, r6
 801e55c:	4639      	mov	r1, r7
 801e55e:	ec53 2b10 	vmov	r2, r3, d0
 801e562:	f7e1 fea9 	bl	80002b8 <__aeabi_dsub>
 801e566:	4606      	mov	r6, r0
 801e568:	460f      	mov	r7, r1
 801e56a:	e034      	b.n	801e5d6 <__kernel_rem_pio2+0x266>
 801e56c:	4b4b      	ldr	r3, [pc, #300]	@ (801e69c <__kernel_rem_pio2+0x32c>)
 801e56e:	2200      	movs	r2, #0
 801e570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e574:	f7e2 f858 	bl	8000628 <__aeabi_dmul>
 801e578:	f7e2 fb06 	bl	8000b88 <__aeabi_d2iz>
 801e57c:	f7e1 ffea 	bl	8000554 <__aeabi_i2d>
 801e580:	4b47      	ldr	r3, [pc, #284]	@ (801e6a0 <__kernel_rem_pio2+0x330>)
 801e582:	2200      	movs	r2, #0
 801e584:	4606      	mov	r6, r0
 801e586:	460f      	mov	r7, r1
 801e588:	f7e2 f84e 	bl	8000628 <__aeabi_dmul>
 801e58c:	4602      	mov	r2, r0
 801e58e:	460b      	mov	r3, r1
 801e590:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e594:	f7e1 fe90 	bl	80002b8 <__aeabi_dsub>
 801e598:	f7e2 faf6 	bl	8000b88 <__aeabi_d2iz>
 801e59c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e5a0:	f849 0b04 	str.w	r0, [r9], #4
 801e5a4:	4639      	mov	r1, r7
 801e5a6:	4630      	mov	r0, r6
 801e5a8:	f7e1 fe88 	bl	80002bc <__adddf3>
 801e5ac:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e5b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e5b4:	e75f      	b.n	801e476 <__kernel_rem_pio2+0x106>
 801e5b6:	d107      	bne.n	801e5c8 <__kernel_rem_pio2+0x258>
 801e5b8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e5bc:	aa0c      	add	r2, sp, #48	@ 0x30
 801e5be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801e5c2:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801e5c6:	e79e      	b.n	801e506 <__kernel_rem_pio2+0x196>
 801e5c8:	4b36      	ldr	r3, [pc, #216]	@ (801e6a4 <__kernel_rem_pio2+0x334>)
 801e5ca:	2200      	movs	r2, #0
 801e5cc:	f7e2 fab2 	bl	8000b34 <__aeabi_dcmpge>
 801e5d0:	2800      	cmp	r0, #0
 801e5d2:	d143      	bne.n	801e65c <__kernel_rem_pio2+0x2ec>
 801e5d4:	4681      	mov	r9, r0
 801e5d6:	2200      	movs	r2, #0
 801e5d8:	2300      	movs	r3, #0
 801e5da:	4630      	mov	r0, r6
 801e5dc:	4639      	mov	r1, r7
 801e5de:	f7e2 fa8b 	bl	8000af8 <__aeabi_dcmpeq>
 801e5e2:	2800      	cmp	r0, #0
 801e5e4:	f000 80c1 	beq.w	801e76a <__kernel_rem_pio2+0x3fa>
 801e5e8:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801e5ec:	2200      	movs	r2, #0
 801e5ee:	9900      	ldr	r1, [sp, #0]
 801e5f0:	428b      	cmp	r3, r1
 801e5f2:	da70      	bge.n	801e6d6 <__kernel_rem_pio2+0x366>
 801e5f4:	2a00      	cmp	r2, #0
 801e5f6:	f000 808b 	beq.w	801e710 <__kernel_rem_pio2+0x3a0>
 801e5fa:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e5fe:	ab0c      	add	r3, sp, #48	@ 0x30
 801e600:	f1ab 0b18 	sub.w	fp, fp, #24
 801e604:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801e608:	2b00      	cmp	r3, #0
 801e60a:	d0f6      	beq.n	801e5fa <__kernel_rem_pio2+0x28a>
 801e60c:	4658      	mov	r0, fp
 801e60e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801e688 <__kernel_rem_pio2+0x318>
 801e612:	f000 f9fd 	bl	801ea10 <scalbn>
 801e616:	f108 0301 	add.w	r3, r8, #1
 801e61a:	00da      	lsls	r2, r3, #3
 801e61c:	9205      	str	r2, [sp, #20]
 801e61e:	ec55 4b10 	vmov	r4, r5, d0
 801e622:	aa70      	add	r2, sp, #448	@ 0x1c0
 801e624:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801e69c <__kernel_rem_pio2+0x32c>
 801e628:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801e62c:	4646      	mov	r6, r8
 801e62e:	f04f 0a00 	mov.w	sl, #0
 801e632:	2e00      	cmp	r6, #0
 801e634:	f280 80d1 	bge.w	801e7da <__kernel_rem_pio2+0x46a>
 801e638:	4644      	mov	r4, r8
 801e63a:	2c00      	cmp	r4, #0
 801e63c:	f2c0 80ff 	blt.w	801e83e <__kernel_rem_pio2+0x4ce>
 801e640:	4b19      	ldr	r3, [pc, #100]	@ (801e6a8 <__kernel_rem_pio2+0x338>)
 801e642:	461f      	mov	r7, r3
 801e644:	ab70      	add	r3, sp, #448	@ 0x1c0
 801e646:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801e64a:	9306      	str	r3, [sp, #24]
 801e64c:	f04f 0a00 	mov.w	sl, #0
 801e650:	f04f 0b00 	mov.w	fp, #0
 801e654:	2600      	movs	r6, #0
 801e656:	eba8 0504 	sub.w	r5, r8, r4
 801e65a:	e0e4      	b.n	801e826 <__kernel_rem_pio2+0x4b6>
 801e65c:	f04f 0902 	mov.w	r9, #2
 801e660:	e754      	b.n	801e50c <__kernel_rem_pio2+0x19c>
 801e662:	f854 3b04 	ldr.w	r3, [r4], #4
 801e666:	bb0d      	cbnz	r5, 801e6ac <__kernel_rem_pio2+0x33c>
 801e668:	b123      	cbz	r3, 801e674 <__kernel_rem_pio2+0x304>
 801e66a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801e66e:	f844 3c04 	str.w	r3, [r4, #-4]
 801e672:	2301      	movs	r3, #1
 801e674:	3201      	adds	r2, #1
 801e676:	461d      	mov	r5, r3
 801e678:	e74f      	b.n	801e51a <__kernel_rem_pio2+0x1aa>
 801e67a:	bf00      	nop
 801e67c:	f3af 8000 	nop.w
	...
 801e68c:	3ff00000 	.word	0x3ff00000
 801e690:	08020880 	.word	0x08020880
 801e694:	40200000 	.word	0x40200000
 801e698:	3ff00000 	.word	0x3ff00000
 801e69c:	3e700000 	.word	0x3e700000
 801e6a0:	41700000 	.word	0x41700000
 801e6a4:	3fe00000 	.word	0x3fe00000
 801e6a8:	08020840 	.word	0x08020840
 801e6ac:	1acb      	subs	r3, r1, r3
 801e6ae:	e7de      	b.n	801e66e <__kernel_rem_pio2+0x2fe>
 801e6b0:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e6b4:	ab0c      	add	r3, sp, #48	@ 0x30
 801e6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e6ba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801e6be:	a90c      	add	r1, sp, #48	@ 0x30
 801e6c0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801e6c4:	e737      	b.n	801e536 <__kernel_rem_pio2+0x1c6>
 801e6c6:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801e6ca:	ab0c      	add	r3, sp, #48	@ 0x30
 801e6cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801e6d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801e6d4:	e7f3      	b.n	801e6be <__kernel_rem_pio2+0x34e>
 801e6d6:	a90c      	add	r1, sp, #48	@ 0x30
 801e6d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801e6dc:	3b01      	subs	r3, #1
 801e6de:	430a      	orrs	r2, r1
 801e6e0:	e785      	b.n	801e5ee <__kernel_rem_pio2+0x27e>
 801e6e2:	3401      	adds	r4, #1
 801e6e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801e6e8:	2a00      	cmp	r2, #0
 801e6ea:	d0fa      	beq.n	801e6e2 <__kernel_rem_pio2+0x372>
 801e6ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e6ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e6f2:	eb0d 0503 	add.w	r5, sp, r3
 801e6f6:	9b06      	ldr	r3, [sp, #24]
 801e6f8:	aa20      	add	r2, sp, #128	@ 0x80
 801e6fa:	4443      	add	r3, r8
 801e6fc:	f108 0701 	add.w	r7, r8, #1
 801e700:	3d98      	subs	r5, #152	@ 0x98
 801e702:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801e706:	4444      	add	r4, r8
 801e708:	42bc      	cmp	r4, r7
 801e70a:	da04      	bge.n	801e716 <__kernel_rem_pio2+0x3a6>
 801e70c:	46a0      	mov	r8, r4
 801e70e:	e6a2      	b.n	801e456 <__kernel_rem_pio2+0xe6>
 801e710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801e712:	2401      	movs	r4, #1
 801e714:	e7e6      	b.n	801e6e4 <__kernel_rem_pio2+0x374>
 801e716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e718:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801e71c:	f7e1 ff1a 	bl	8000554 <__aeabi_i2d>
 801e720:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801e9e0 <__kernel_rem_pio2+0x670>
 801e724:	e8e6 0102 	strd	r0, r1, [r6], #8
 801e728:	ed8d 7b02 	vstr	d7, [sp, #8]
 801e72c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e730:	46b2      	mov	sl, r6
 801e732:	f04f 0800 	mov.w	r8, #0
 801e736:	9b05      	ldr	r3, [sp, #20]
 801e738:	4598      	cmp	r8, r3
 801e73a:	dd05      	ble.n	801e748 <__kernel_rem_pio2+0x3d8>
 801e73c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e740:	3701      	adds	r7, #1
 801e742:	eca5 7b02 	vstmia	r5!, {d7}
 801e746:	e7df      	b.n	801e708 <__kernel_rem_pio2+0x398>
 801e748:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801e74c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801e750:	f7e1 ff6a 	bl	8000628 <__aeabi_dmul>
 801e754:	4602      	mov	r2, r0
 801e756:	460b      	mov	r3, r1
 801e758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e75c:	f7e1 fdae 	bl	80002bc <__adddf3>
 801e760:	f108 0801 	add.w	r8, r8, #1
 801e764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e768:	e7e5      	b.n	801e736 <__kernel_rem_pio2+0x3c6>
 801e76a:	f1cb 0000 	rsb	r0, fp, #0
 801e76e:	ec47 6b10 	vmov	d0, r6, r7
 801e772:	f000 f94d 	bl	801ea10 <scalbn>
 801e776:	ec55 4b10 	vmov	r4, r5, d0
 801e77a:	4b9b      	ldr	r3, [pc, #620]	@ (801e9e8 <__kernel_rem_pio2+0x678>)
 801e77c:	2200      	movs	r2, #0
 801e77e:	4620      	mov	r0, r4
 801e780:	4629      	mov	r1, r5
 801e782:	f7e2 f9d7 	bl	8000b34 <__aeabi_dcmpge>
 801e786:	b300      	cbz	r0, 801e7ca <__kernel_rem_pio2+0x45a>
 801e788:	4b98      	ldr	r3, [pc, #608]	@ (801e9ec <__kernel_rem_pio2+0x67c>)
 801e78a:	2200      	movs	r2, #0
 801e78c:	4620      	mov	r0, r4
 801e78e:	4629      	mov	r1, r5
 801e790:	f7e1 ff4a 	bl	8000628 <__aeabi_dmul>
 801e794:	f7e2 f9f8 	bl	8000b88 <__aeabi_d2iz>
 801e798:	4606      	mov	r6, r0
 801e79a:	f7e1 fedb 	bl	8000554 <__aeabi_i2d>
 801e79e:	4b92      	ldr	r3, [pc, #584]	@ (801e9e8 <__kernel_rem_pio2+0x678>)
 801e7a0:	2200      	movs	r2, #0
 801e7a2:	f7e1 ff41 	bl	8000628 <__aeabi_dmul>
 801e7a6:	460b      	mov	r3, r1
 801e7a8:	4602      	mov	r2, r0
 801e7aa:	4629      	mov	r1, r5
 801e7ac:	4620      	mov	r0, r4
 801e7ae:	f7e1 fd83 	bl	80002b8 <__aeabi_dsub>
 801e7b2:	f7e2 f9e9 	bl	8000b88 <__aeabi_d2iz>
 801e7b6:	ab0c      	add	r3, sp, #48	@ 0x30
 801e7b8:	f10b 0b18 	add.w	fp, fp, #24
 801e7bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e7c0:	f108 0801 	add.w	r8, r8, #1
 801e7c4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801e7c8:	e720      	b.n	801e60c <__kernel_rem_pio2+0x29c>
 801e7ca:	4620      	mov	r0, r4
 801e7cc:	4629      	mov	r1, r5
 801e7ce:	f7e2 f9db 	bl	8000b88 <__aeabi_d2iz>
 801e7d2:	ab0c      	add	r3, sp, #48	@ 0x30
 801e7d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801e7d8:	e718      	b.n	801e60c <__kernel_rem_pio2+0x29c>
 801e7da:	ab0c      	add	r3, sp, #48	@ 0x30
 801e7dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801e7e0:	f7e1 feb8 	bl	8000554 <__aeabi_i2d>
 801e7e4:	4622      	mov	r2, r4
 801e7e6:	462b      	mov	r3, r5
 801e7e8:	f7e1 ff1e 	bl	8000628 <__aeabi_dmul>
 801e7ec:	4652      	mov	r2, sl
 801e7ee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801e7f2:	465b      	mov	r3, fp
 801e7f4:	4620      	mov	r0, r4
 801e7f6:	4629      	mov	r1, r5
 801e7f8:	f7e1 ff16 	bl	8000628 <__aeabi_dmul>
 801e7fc:	3e01      	subs	r6, #1
 801e7fe:	4604      	mov	r4, r0
 801e800:	460d      	mov	r5, r1
 801e802:	e716      	b.n	801e632 <__kernel_rem_pio2+0x2c2>
 801e804:	9906      	ldr	r1, [sp, #24]
 801e806:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801e80a:	9106      	str	r1, [sp, #24]
 801e80c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801e810:	f7e1 ff0a 	bl	8000628 <__aeabi_dmul>
 801e814:	4602      	mov	r2, r0
 801e816:	460b      	mov	r3, r1
 801e818:	4650      	mov	r0, sl
 801e81a:	4659      	mov	r1, fp
 801e81c:	f7e1 fd4e 	bl	80002bc <__adddf3>
 801e820:	3601      	adds	r6, #1
 801e822:	4682      	mov	sl, r0
 801e824:	468b      	mov	fp, r1
 801e826:	9b00      	ldr	r3, [sp, #0]
 801e828:	429e      	cmp	r6, r3
 801e82a:	dc01      	bgt.n	801e830 <__kernel_rem_pio2+0x4c0>
 801e82c:	42ae      	cmp	r6, r5
 801e82e:	dde9      	ble.n	801e804 <__kernel_rem_pio2+0x494>
 801e830:	ab48      	add	r3, sp, #288	@ 0x120
 801e832:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801e836:	e9c5 ab00 	strd	sl, fp, [r5]
 801e83a:	3c01      	subs	r4, #1
 801e83c:	e6fd      	b.n	801e63a <__kernel_rem_pio2+0x2ca>
 801e83e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e840:	2b02      	cmp	r3, #2
 801e842:	dc0b      	bgt.n	801e85c <__kernel_rem_pio2+0x4ec>
 801e844:	2b00      	cmp	r3, #0
 801e846:	dc35      	bgt.n	801e8b4 <__kernel_rem_pio2+0x544>
 801e848:	d059      	beq.n	801e8fe <__kernel_rem_pio2+0x58e>
 801e84a:	9b02      	ldr	r3, [sp, #8]
 801e84c:	f003 0007 	and.w	r0, r3, #7
 801e850:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801e854:	ecbd 8b02 	vpop	{d8}
 801e858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e85c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801e85e:	2b03      	cmp	r3, #3
 801e860:	d1f3      	bne.n	801e84a <__kernel_rem_pio2+0x4da>
 801e862:	9b05      	ldr	r3, [sp, #20]
 801e864:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e868:	eb0d 0403 	add.w	r4, sp, r3
 801e86c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801e870:	4625      	mov	r5, r4
 801e872:	46c2      	mov	sl, r8
 801e874:	f1ba 0f00 	cmp.w	sl, #0
 801e878:	dc69      	bgt.n	801e94e <__kernel_rem_pio2+0x5de>
 801e87a:	4645      	mov	r5, r8
 801e87c:	2d01      	cmp	r5, #1
 801e87e:	f300 8087 	bgt.w	801e990 <__kernel_rem_pio2+0x620>
 801e882:	9c05      	ldr	r4, [sp, #20]
 801e884:	ab48      	add	r3, sp, #288	@ 0x120
 801e886:	441c      	add	r4, r3
 801e888:	2000      	movs	r0, #0
 801e88a:	2100      	movs	r1, #0
 801e88c:	f1b8 0f01 	cmp.w	r8, #1
 801e890:	f300 809c 	bgt.w	801e9cc <__kernel_rem_pio2+0x65c>
 801e894:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801e898:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801e89c:	f1b9 0f00 	cmp.w	r9, #0
 801e8a0:	f040 80a6 	bne.w	801e9f0 <__kernel_rem_pio2+0x680>
 801e8a4:	9b04      	ldr	r3, [sp, #16]
 801e8a6:	e9c3 5600 	strd	r5, r6, [r3]
 801e8aa:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801e8ae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801e8b2:	e7ca      	b.n	801e84a <__kernel_rem_pio2+0x4da>
 801e8b4:	9d05      	ldr	r5, [sp, #20]
 801e8b6:	ab48      	add	r3, sp, #288	@ 0x120
 801e8b8:	441d      	add	r5, r3
 801e8ba:	4644      	mov	r4, r8
 801e8bc:	2000      	movs	r0, #0
 801e8be:	2100      	movs	r1, #0
 801e8c0:	2c00      	cmp	r4, #0
 801e8c2:	da35      	bge.n	801e930 <__kernel_rem_pio2+0x5c0>
 801e8c4:	f1b9 0f00 	cmp.w	r9, #0
 801e8c8:	d038      	beq.n	801e93c <__kernel_rem_pio2+0x5cc>
 801e8ca:	4602      	mov	r2, r0
 801e8cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e8d0:	9c04      	ldr	r4, [sp, #16]
 801e8d2:	e9c4 2300 	strd	r2, r3, [r4]
 801e8d6:	4602      	mov	r2, r0
 801e8d8:	460b      	mov	r3, r1
 801e8da:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801e8de:	f7e1 fceb 	bl	80002b8 <__aeabi_dsub>
 801e8e2:	ad4a      	add	r5, sp, #296	@ 0x128
 801e8e4:	2401      	movs	r4, #1
 801e8e6:	45a0      	cmp	r8, r4
 801e8e8:	da2b      	bge.n	801e942 <__kernel_rem_pio2+0x5d2>
 801e8ea:	f1b9 0f00 	cmp.w	r9, #0
 801e8ee:	d002      	beq.n	801e8f6 <__kernel_rem_pio2+0x586>
 801e8f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e8f4:	4619      	mov	r1, r3
 801e8f6:	9b04      	ldr	r3, [sp, #16]
 801e8f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801e8fc:	e7a5      	b.n	801e84a <__kernel_rem_pio2+0x4da>
 801e8fe:	9c05      	ldr	r4, [sp, #20]
 801e900:	ab48      	add	r3, sp, #288	@ 0x120
 801e902:	441c      	add	r4, r3
 801e904:	2000      	movs	r0, #0
 801e906:	2100      	movs	r1, #0
 801e908:	f1b8 0f00 	cmp.w	r8, #0
 801e90c:	da09      	bge.n	801e922 <__kernel_rem_pio2+0x5b2>
 801e90e:	f1b9 0f00 	cmp.w	r9, #0
 801e912:	d002      	beq.n	801e91a <__kernel_rem_pio2+0x5aa>
 801e914:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801e918:	4619      	mov	r1, r3
 801e91a:	9b04      	ldr	r3, [sp, #16]
 801e91c:	e9c3 0100 	strd	r0, r1, [r3]
 801e920:	e793      	b.n	801e84a <__kernel_rem_pio2+0x4da>
 801e922:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e926:	f7e1 fcc9 	bl	80002bc <__adddf3>
 801e92a:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e92e:	e7eb      	b.n	801e908 <__kernel_rem_pio2+0x598>
 801e930:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801e934:	f7e1 fcc2 	bl	80002bc <__adddf3>
 801e938:	3c01      	subs	r4, #1
 801e93a:	e7c1      	b.n	801e8c0 <__kernel_rem_pio2+0x550>
 801e93c:	4602      	mov	r2, r0
 801e93e:	460b      	mov	r3, r1
 801e940:	e7c6      	b.n	801e8d0 <__kernel_rem_pio2+0x560>
 801e942:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801e946:	f7e1 fcb9 	bl	80002bc <__adddf3>
 801e94a:	3401      	adds	r4, #1
 801e94c:	e7cb      	b.n	801e8e6 <__kernel_rem_pio2+0x576>
 801e94e:	ed35 7b02 	vldmdb	r5!, {d7}
 801e952:	ed8d 7b00 	vstr	d7, [sp]
 801e956:	ed95 7b02 	vldr	d7, [r5, #8]
 801e95a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e95e:	ec53 2b17 	vmov	r2, r3, d7
 801e962:	ed8d 7b06 	vstr	d7, [sp, #24]
 801e966:	f7e1 fca9 	bl	80002bc <__adddf3>
 801e96a:	4602      	mov	r2, r0
 801e96c:	460b      	mov	r3, r1
 801e96e:	4606      	mov	r6, r0
 801e970:	460f      	mov	r7, r1
 801e972:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e976:	f7e1 fc9f 	bl	80002b8 <__aeabi_dsub>
 801e97a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801e97e:	f7e1 fc9d 	bl	80002bc <__adddf3>
 801e982:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801e986:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801e98a:	e9c5 6700 	strd	r6, r7, [r5]
 801e98e:	e771      	b.n	801e874 <__kernel_rem_pio2+0x504>
 801e990:	ed34 7b02 	vldmdb	r4!, {d7}
 801e994:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801e998:	ec51 0b17 	vmov	r0, r1, d7
 801e99c:	4652      	mov	r2, sl
 801e99e:	465b      	mov	r3, fp
 801e9a0:	ed8d 7b00 	vstr	d7, [sp]
 801e9a4:	f7e1 fc8a 	bl	80002bc <__adddf3>
 801e9a8:	4602      	mov	r2, r0
 801e9aa:	460b      	mov	r3, r1
 801e9ac:	4606      	mov	r6, r0
 801e9ae:	460f      	mov	r7, r1
 801e9b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801e9b4:	f7e1 fc80 	bl	80002b8 <__aeabi_dsub>
 801e9b8:	4652      	mov	r2, sl
 801e9ba:	465b      	mov	r3, fp
 801e9bc:	f7e1 fc7e 	bl	80002bc <__adddf3>
 801e9c0:	3d01      	subs	r5, #1
 801e9c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801e9c6:	e9c4 6700 	strd	r6, r7, [r4]
 801e9ca:	e757      	b.n	801e87c <__kernel_rem_pio2+0x50c>
 801e9cc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801e9d0:	f7e1 fc74 	bl	80002bc <__adddf3>
 801e9d4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801e9d8:	e758      	b.n	801e88c <__kernel_rem_pio2+0x51c>
 801e9da:	bf00      	nop
 801e9dc:	f3af 8000 	nop.w
	...
 801e9e8:	41700000 	.word	0x41700000
 801e9ec:	3e700000 	.word	0x3e700000
 801e9f0:	9b04      	ldr	r3, [sp, #16]
 801e9f2:	9a04      	ldr	r2, [sp, #16]
 801e9f4:	601d      	str	r5, [r3, #0]
 801e9f6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801e9fa:	605c      	str	r4, [r3, #4]
 801e9fc:	609f      	str	r7, [r3, #8]
 801e9fe:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801ea02:	60d3      	str	r3, [r2, #12]
 801ea04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801ea08:	6110      	str	r0, [r2, #16]
 801ea0a:	6153      	str	r3, [r2, #20]
 801ea0c:	e71d      	b.n	801e84a <__kernel_rem_pio2+0x4da>
 801ea0e:	bf00      	nop

0801ea10 <scalbn>:
 801ea10:	b570      	push	{r4, r5, r6, lr}
 801ea12:	ec55 4b10 	vmov	r4, r5, d0
 801ea16:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801ea1a:	4606      	mov	r6, r0
 801ea1c:	462b      	mov	r3, r5
 801ea1e:	b991      	cbnz	r1, 801ea46 <scalbn+0x36>
 801ea20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801ea24:	4323      	orrs	r3, r4
 801ea26:	d03b      	beq.n	801eaa0 <scalbn+0x90>
 801ea28:	4b33      	ldr	r3, [pc, #204]	@ (801eaf8 <scalbn+0xe8>)
 801ea2a:	4620      	mov	r0, r4
 801ea2c:	4629      	mov	r1, r5
 801ea2e:	2200      	movs	r2, #0
 801ea30:	f7e1 fdfa 	bl	8000628 <__aeabi_dmul>
 801ea34:	4b31      	ldr	r3, [pc, #196]	@ (801eafc <scalbn+0xec>)
 801ea36:	429e      	cmp	r6, r3
 801ea38:	4604      	mov	r4, r0
 801ea3a:	460d      	mov	r5, r1
 801ea3c:	da0f      	bge.n	801ea5e <scalbn+0x4e>
 801ea3e:	a326      	add	r3, pc, #152	@ (adr r3, 801ead8 <scalbn+0xc8>)
 801ea40:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea44:	e01e      	b.n	801ea84 <scalbn+0x74>
 801ea46:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801ea4a:	4291      	cmp	r1, r2
 801ea4c:	d10b      	bne.n	801ea66 <scalbn+0x56>
 801ea4e:	4622      	mov	r2, r4
 801ea50:	4620      	mov	r0, r4
 801ea52:	4629      	mov	r1, r5
 801ea54:	f7e1 fc32 	bl	80002bc <__adddf3>
 801ea58:	4604      	mov	r4, r0
 801ea5a:	460d      	mov	r5, r1
 801ea5c:	e020      	b.n	801eaa0 <scalbn+0x90>
 801ea5e:	460b      	mov	r3, r1
 801ea60:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801ea64:	3936      	subs	r1, #54	@ 0x36
 801ea66:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801ea6a:	4296      	cmp	r6, r2
 801ea6c:	dd0d      	ble.n	801ea8a <scalbn+0x7a>
 801ea6e:	2d00      	cmp	r5, #0
 801ea70:	a11b      	add	r1, pc, #108	@ (adr r1, 801eae0 <scalbn+0xd0>)
 801ea72:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ea76:	da02      	bge.n	801ea7e <scalbn+0x6e>
 801ea78:	a11b      	add	r1, pc, #108	@ (adr r1, 801eae8 <scalbn+0xd8>)
 801ea7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ea7e:	a318      	add	r3, pc, #96	@ (adr r3, 801eae0 <scalbn+0xd0>)
 801ea80:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ea84:	f7e1 fdd0 	bl	8000628 <__aeabi_dmul>
 801ea88:	e7e6      	b.n	801ea58 <scalbn+0x48>
 801ea8a:	1872      	adds	r2, r6, r1
 801ea8c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801ea90:	428a      	cmp	r2, r1
 801ea92:	dcec      	bgt.n	801ea6e <scalbn+0x5e>
 801ea94:	2a00      	cmp	r2, #0
 801ea96:	dd06      	ble.n	801eaa6 <scalbn+0x96>
 801ea98:	f36f 531e 	bfc	r3, #20, #11
 801ea9c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801eaa0:	ec45 4b10 	vmov	d0, r4, r5
 801eaa4:	bd70      	pop	{r4, r5, r6, pc}
 801eaa6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801eaaa:	da08      	bge.n	801eabe <scalbn+0xae>
 801eaac:	2d00      	cmp	r5, #0
 801eaae:	a10a      	add	r1, pc, #40	@ (adr r1, 801ead8 <scalbn+0xc8>)
 801eab0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801eab4:	dac3      	bge.n	801ea3e <scalbn+0x2e>
 801eab6:	a10e      	add	r1, pc, #56	@ (adr r1, 801eaf0 <scalbn+0xe0>)
 801eab8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801eabc:	e7bf      	b.n	801ea3e <scalbn+0x2e>
 801eabe:	3236      	adds	r2, #54	@ 0x36
 801eac0:	f36f 531e 	bfc	r3, #20, #11
 801eac4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801eac8:	4620      	mov	r0, r4
 801eaca:	4b0d      	ldr	r3, [pc, #52]	@ (801eb00 <scalbn+0xf0>)
 801eacc:	4629      	mov	r1, r5
 801eace:	2200      	movs	r2, #0
 801ead0:	e7d8      	b.n	801ea84 <scalbn+0x74>
 801ead2:	bf00      	nop
 801ead4:	f3af 8000 	nop.w
 801ead8:	c2f8f359 	.word	0xc2f8f359
 801eadc:	01a56e1f 	.word	0x01a56e1f
 801eae0:	8800759c 	.word	0x8800759c
 801eae4:	7e37e43c 	.word	0x7e37e43c
 801eae8:	8800759c 	.word	0x8800759c
 801eaec:	fe37e43c 	.word	0xfe37e43c
 801eaf0:	c2f8f359 	.word	0xc2f8f359
 801eaf4:	81a56e1f 	.word	0x81a56e1f
 801eaf8:	43500000 	.word	0x43500000
 801eafc:	ffff3cb0 	.word	0xffff3cb0
 801eb00:	3c900000 	.word	0x3c900000
 801eb04:	00000000 	.word	0x00000000

0801eb08 <floor>:
 801eb08:	ec51 0b10 	vmov	r0, r1, d0
 801eb0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801eb10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801eb14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801eb18:	2e13      	cmp	r6, #19
 801eb1a:	460c      	mov	r4, r1
 801eb1c:	4605      	mov	r5, r0
 801eb1e:	4680      	mov	r8, r0
 801eb20:	dc34      	bgt.n	801eb8c <floor+0x84>
 801eb22:	2e00      	cmp	r6, #0
 801eb24:	da17      	bge.n	801eb56 <floor+0x4e>
 801eb26:	a332      	add	r3, pc, #200	@ (adr r3, 801ebf0 <floor+0xe8>)
 801eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 801eb2c:	f7e1 fbc6 	bl	80002bc <__adddf3>
 801eb30:	2200      	movs	r2, #0
 801eb32:	2300      	movs	r3, #0
 801eb34:	f7e2 f808 	bl	8000b48 <__aeabi_dcmpgt>
 801eb38:	b150      	cbz	r0, 801eb50 <floor+0x48>
 801eb3a:	2c00      	cmp	r4, #0
 801eb3c:	da55      	bge.n	801ebea <floor+0xe2>
 801eb3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801eb42:	432c      	orrs	r4, r5
 801eb44:	2500      	movs	r5, #0
 801eb46:	42ac      	cmp	r4, r5
 801eb48:	4c2b      	ldr	r4, [pc, #172]	@ (801ebf8 <floor+0xf0>)
 801eb4a:	bf08      	it	eq
 801eb4c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801eb50:	4621      	mov	r1, r4
 801eb52:	4628      	mov	r0, r5
 801eb54:	e023      	b.n	801eb9e <floor+0x96>
 801eb56:	4f29      	ldr	r7, [pc, #164]	@ (801ebfc <floor+0xf4>)
 801eb58:	4137      	asrs	r7, r6
 801eb5a:	ea01 0307 	and.w	r3, r1, r7
 801eb5e:	4303      	orrs	r3, r0
 801eb60:	d01d      	beq.n	801eb9e <floor+0x96>
 801eb62:	a323      	add	r3, pc, #140	@ (adr r3, 801ebf0 <floor+0xe8>)
 801eb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 801eb68:	f7e1 fba8 	bl	80002bc <__adddf3>
 801eb6c:	2200      	movs	r2, #0
 801eb6e:	2300      	movs	r3, #0
 801eb70:	f7e1 ffea 	bl	8000b48 <__aeabi_dcmpgt>
 801eb74:	2800      	cmp	r0, #0
 801eb76:	d0eb      	beq.n	801eb50 <floor+0x48>
 801eb78:	2c00      	cmp	r4, #0
 801eb7a:	bfbe      	ittt	lt
 801eb7c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801eb80:	4133      	asrlt	r3, r6
 801eb82:	18e4      	addlt	r4, r4, r3
 801eb84:	ea24 0407 	bic.w	r4, r4, r7
 801eb88:	2500      	movs	r5, #0
 801eb8a:	e7e1      	b.n	801eb50 <floor+0x48>
 801eb8c:	2e33      	cmp	r6, #51	@ 0x33
 801eb8e:	dd0a      	ble.n	801eba6 <floor+0x9e>
 801eb90:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801eb94:	d103      	bne.n	801eb9e <floor+0x96>
 801eb96:	4602      	mov	r2, r0
 801eb98:	460b      	mov	r3, r1
 801eb9a:	f7e1 fb8f 	bl	80002bc <__adddf3>
 801eb9e:	ec41 0b10 	vmov	d0, r0, r1
 801eba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eba6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801ebaa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801ebae:	40df      	lsrs	r7, r3
 801ebb0:	4207      	tst	r7, r0
 801ebb2:	d0f4      	beq.n	801eb9e <floor+0x96>
 801ebb4:	a30e      	add	r3, pc, #56	@ (adr r3, 801ebf0 <floor+0xe8>)
 801ebb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ebba:	f7e1 fb7f 	bl	80002bc <__adddf3>
 801ebbe:	2200      	movs	r2, #0
 801ebc0:	2300      	movs	r3, #0
 801ebc2:	f7e1 ffc1 	bl	8000b48 <__aeabi_dcmpgt>
 801ebc6:	2800      	cmp	r0, #0
 801ebc8:	d0c2      	beq.n	801eb50 <floor+0x48>
 801ebca:	2c00      	cmp	r4, #0
 801ebcc:	da0a      	bge.n	801ebe4 <floor+0xdc>
 801ebce:	2e14      	cmp	r6, #20
 801ebd0:	d101      	bne.n	801ebd6 <floor+0xce>
 801ebd2:	3401      	adds	r4, #1
 801ebd4:	e006      	b.n	801ebe4 <floor+0xdc>
 801ebd6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801ebda:	2301      	movs	r3, #1
 801ebdc:	40b3      	lsls	r3, r6
 801ebde:	441d      	add	r5, r3
 801ebe0:	4545      	cmp	r5, r8
 801ebe2:	d3f6      	bcc.n	801ebd2 <floor+0xca>
 801ebe4:	ea25 0507 	bic.w	r5, r5, r7
 801ebe8:	e7b2      	b.n	801eb50 <floor+0x48>
 801ebea:	2500      	movs	r5, #0
 801ebec:	462c      	mov	r4, r5
 801ebee:	e7af      	b.n	801eb50 <floor+0x48>
 801ebf0:	8800759c 	.word	0x8800759c
 801ebf4:	7e37e43c 	.word	0x7e37e43c
 801ebf8:	bff00000 	.word	0xbff00000
 801ebfc:	000fffff 	.word	0x000fffff

0801ec00 <_init>:
 801ec00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec02:	bf00      	nop
 801ec04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ec06:	bc08      	pop	{r3}
 801ec08:	469e      	mov	lr, r3
 801ec0a:	4770      	bx	lr

0801ec0c <_fini>:
 801ec0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec0e:	bf00      	nop
 801ec10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ec12:	bc08      	pop	{r3}
 801ec14:	469e      	mov	lr, r3
 801ec16:	4770      	bx	lr
