<paper id="1796268701"><title>Some Progress in the Symbolic Verification of Timed Automata</title><year>1997</year><authors><author org="Verimag" id="2051691203">Marius Bozga</author><author org="Verimag" id="694493417">Oded Maler</author><author org="Weizmann Institute,#TAB#" id="2171343426">Amir Pnueli</author><author org="Verimag" id="2096597339">Sergio Yovine</author></authors><n_citation>80</n_citation><doc_type>Conference</doc_type><references><reference>1482233117</reference><reference>1500239546</reference><reference>1520558827</reference><reference>1535937574</reference><reference>1543010140</reference><reference>1552159734</reference><reference>1569051713</reference><reference>1572777470</reference><reference>1637976039</reference><reference>1778175466</reference><reference>1874725288</reference><reference>1885037678</reference><reference>1903000972</reference><reference>1968057948</reference><reference>1981808971</reference><reference>2080267935</reference><reference>2101508170</reference><reference>2102380292</reference><reference>2118802216</reference><reference>2130773092</reference><reference>2150621341</reference><reference>2151612633</reference><reference>2176837466</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-63166-6_19</doi><keywords><keyword weight="0.47263">Asynchronous communication</keyword><keyword weight="0.63021">Automata theory</keyword><keyword weight="0.44134">Computer science</keyword><keyword weight="0.48801">Automaton</keyword><keyword weight="0.44917">Symbolic computation</keyword><keyword weight="0.43941">Algorithm</keyword><keyword weight="0.44958">Theoretical computer science</keyword><keyword weight="0.46053">Static timing analysis</keyword><keyword weight="0.67605">Timed automaton</keyword><keyword weight="0.45517">Network analysis</keyword><keyword weight="0.50507">Asynchronous circuit</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>In this paper we discuss the practical difficulty of analyzing the behavior of timed automata and report some results obtained using an experimental BDD-based extension of KRONOS. We have treated examples originating from timing analysis of asynchronous boolean networks and CMOS circuits with delay uncertainties and the results outperform those obtained by previous implementations of timed automata verification tools.</abstract></paper>