multiline_comment|/*&n; *  linux/drivers/ide/pci/piix.c&t;Version 0.44&t;March 20, 2003&n; *&n; *  Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer&n; *  Copyright (C) 1998-2000 Andre Hedrick &lt;andre@linux-ide.org&gt;&n; *  Copyright (C) 2003 Red Hat Inc &lt;alan@redhat.com&gt;&n; *&n; *  May be copied or modified under the terms of the GNU General Public License&n; *&n; *  PIO mode setting function for Intel chipsets.  &n; *  For use instead of BIOS settings.&n; *&n; * 40-41&n; * 42-43&n; * &n; *                 41&n; *                 43&n; *&n; * | PIO 0       | c0 | 80 | 0 | &t;piix_tune_drive(drive, 0);&n; * | PIO 2 | SW2 | d0 | 90 | 4 | &t;piix_tune_drive(drive, 2);&n; * | PIO 3 | MW1 | e1 | a1 | 9 | &t;piix_tune_drive(drive, 3);&n; * | PIO 4 | MW2 | e3 | a3 | b | &t;piix_tune_drive(drive, 4);&n; * &n; * sitre = word40 &amp; 0x4000; primary&n; * sitre = word42 &amp; 0x4000; secondary&n; *&n; * 44 8421|8421    hdd|hdb&n; * &n; * 48 8421         hdd|hdc|hdb|hda udma enabled&n; *&n; *    0001         hda&n; *    0010         hdb&n; *    0100         hdc&n; *    1000         hdd&n; *&n; * 4a 84|21        hdb|hda&n; * 4b 84|21        hdd|hdc&n; *&n; *    ata-33/82371AB&n; *    ata-33/82371EB&n; *    ata-33/82801AB            ata-66/82801AA&n; *    00|00 udma 0              00|00 reserved&n; *    01|01 udma 1              01|01 udma 3&n; *    10|10 udma 2              10|10 udma 4&n; *    11|11 reserved            11|11 reserved&n; *&n; * 54 8421|8421    ata66 drive|ata66 enable&n; *&n; * pci_read_config_word(HWIF(drive)-&gt;pci_dev, 0x40, &amp;reg40);&n; * pci_read_config_word(HWIF(drive)-&gt;pci_dev, 0x42, &amp;reg42);&n; * pci_read_config_word(HWIF(drive)-&gt;pci_dev, 0x44, &amp;reg44);&n; * pci_read_config_byte(HWIF(drive)-&gt;pci_dev, 0x48, &amp;reg48);&n; * pci_read_config_word(HWIF(drive)-&gt;pci_dev, 0x4a, &amp;reg4a);&n; * pci_read_config_byte(HWIF(drive)-&gt;pci_dev, 0x54, &amp;reg54);&n; *&n; * Documentation&n; *&t;Publically available from Intel web site. Errata documentation&n; * is also publically available. As an aide to anyone hacking on this&n; * driver the list of errata that are relevant is below.going back to&n; * PIIX4. Older device documentation is now a bit tricky to find.&n; *&n; * Errata of note:&n; *&n; * Unfixable&n; *&t;PIIX4    errata #9&t;- Only on ultra obscure hw&n; *&t;ICH3&t; errata #13     - Not observed to affect real hw&n; *&t;&t;&t;&t;  by Intel&n; *&n; * Things we must deal with&n; *&t;PIIX4&t;errata #10&t;- BM IDE hang with non UDMA&n; *&t;&t;&t;&t;  (must stop/start dma to recover)&n; *&t;440MX   errata #15&t;- As PIIX4 errata #10&n; *&t;PIIX4&t;errata #15&t;- Must not read control registers&n; * &t;&t;&t;&t;  during a PIO transfer&n; *&t;440MX   errata #13&t;- As PIIX4 errata #15&n; *&t;ICH2&t;errata #21&t;- DMA mode 0 doesn&squot;t work right&n; *&t;ICH0/1  errata #55&t;- As ICH2 errata #21&n; *&t;ICH2&t;spec c #9&t;- Extra operations needed to handle&n; *&t;&t;&t;&t;  drive hotswap [NOT YET SUPPORTED]&n; *&t;ICH2    spec c #20&t;- IDE PRD must not cross a 64K boundary&n; *&t;&t;&t;&t;  and must be dword aligned&n; *&t;ICH2    spec c #24&t;- UDMA mode 4,5 t85/86 should be 6ns not 3.3&n; *&n; * Should have been BIOS fixed:&n; *&t;450NX:&t;errata #19&t;- DMA hangs on old 450NX&n; *&t;450NX:  errata #20&t;- DMA hangs on old 450NX&n; *&t;450NX:  errata #25&t;- Corruption with DMA on old 450NX&n; *&t;ICH3    errata #15      - IDE deadlock under high load&n; *&t;&t;&t;&t;  (BIOS must set dev 31 fn 0 bit 23)&n; *&t;ICH3&t;errata #18&t;- Don&squot;t use native mode&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/ioport.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;linux/hdreg.h&gt;
macro_line|#include &lt;linux/ide.h&gt;
macro_line|#include &lt;linux/delay.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &quot;piix.h&quot;
DECL|variable|no_piix_dma
r_static
r_int
id|no_piix_dma
suffix:semicolon
multiline_comment|/**&n; *&t;piix_ratemask&t;&t;-&t;compute rate mask for PIIX IDE&n; *&t;@drive: IDE drive to compute for&n; *&n; *&t;Returns the available modes for the PIIX IDE controller.&n; */
DECL|function|piix_ratemask
r_static
id|u8
id|piix_ratemask
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
op_member_access_from_pointer
id|pci_dev
suffix:semicolon
id|u8
id|mode
suffix:semicolon
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_INTEL_82801EB_1
suffix:colon
id|mode
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* UDMA 100 capable */
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_8
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_9
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801CA_10
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801CA_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801E_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_10
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801EB_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ESB_2
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ICH6_19
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ICH7_21
suffix:colon
id|mode
op_assign
l_int|3
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* UDMA 66 capable */
r_case
id|PCI_DEVICE_ID_INTEL_82801AA_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82372FB_1
suffix:colon
id|mode
op_assign
l_int|2
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* UDMA 33 capable */
r_case
id|PCI_DEVICE_ID_INTEL_82371AB
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82443MX_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82451NX
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801AB_1
suffix:colon
r_return
l_int|1
suffix:semicolon
multiline_comment|/* Non UDMA capable (MWDMA2) */
r_case
id|PCI_DEVICE_ID_INTEL_82371SB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82371FB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82371FB_0
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82371MX
suffix:colon
r_default
suffix:colon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n;&t; *&t;If we are UDMA66 capable fall back to UDMA33 &n;&t; *&t;if the drive cannot see an 80pin cable.&n;&t; */
r_if
c_cond
(paren
op_logical_neg
id|eighty_ninty_three
c_func
(paren
id|drive
)paren
)paren
id|mode
op_assign
id|min
c_func
(paren
id|mode
comma
(paren
id|u8
)paren
l_int|1
)paren
suffix:semicolon
r_return
id|mode
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_dma_2_pio&t;&t;-&t;return the PIO mode matching DMA&n; *&t;@xfer_rate: transfer speed&n; *&n; *&t;Returns the nearest equivalent PIO timing for the PIO or DMA&n; *&t;mode requested by the controller.&n; */
DECL|function|piix_dma_2_pio
r_static
id|u8
id|piix_dma_2_pio
(paren
id|u8
id|xfer_rate
)paren
(brace
r_switch
c_cond
(paren
id|xfer_rate
)paren
(brace
r_case
id|XFER_UDMA_6
suffix:colon
r_case
id|XFER_UDMA_5
suffix:colon
r_case
id|XFER_UDMA_4
suffix:colon
r_case
id|XFER_UDMA_3
suffix:colon
r_case
id|XFER_UDMA_2
suffix:colon
r_case
id|XFER_UDMA_1
suffix:colon
r_case
id|XFER_UDMA_0
suffix:colon
r_case
id|XFER_MW_DMA_2
suffix:colon
r_case
id|XFER_PIO_4
suffix:colon
r_return
l_int|4
suffix:semicolon
r_case
id|XFER_MW_DMA_1
suffix:colon
r_case
id|XFER_PIO_3
suffix:colon
r_return
l_int|3
suffix:semicolon
r_case
id|XFER_SW_DMA_2
suffix:colon
r_case
id|XFER_PIO_2
suffix:colon
r_return
l_int|2
suffix:semicolon
r_case
id|XFER_MW_DMA_0
suffix:colon
r_case
id|XFER_SW_DMA_1
suffix:colon
r_case
id|XFER_SW_DMA_0
suffix:colon
r_case
id|XFER_PIO_1
suffix:colon
r_case
id|XFER_PIO_0
suffix:colon
r_case
id|XFER_PIO_SLOW
suffix:colon
r_default
suffix:colon
r_return
l_int|0
suffix:semicolon
)brace
)brace
multiline_comment|/**&n; *&t;piix_tune_drive&t;&t;-&t;tune a drive attached to a PIIX&n; *&t;@drive: drive to tune&n; *&t;@pio: desired PIO mode&n; *&n; *&t;Set the interface PIO mode based upon  the settings done by AMI BIOS&n; *&t;(might be useful if drive is not registered in CMOS for any reason).&n; */
DECL|function|piix_tune_drive
r_static
r_void
id|piix_tune_drive
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|pio
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
r_int
id|is_slave
op_assign
(paren
op_amp
id|hwif-&gt;drives
(braket
l_int|1
)braket
op_eq
id|drive
)paren
suffix:semicolon
r_int
id|master_port
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x42
suffix:colon
l_int|0x40
suffix:semicolon
r_int
id|slave_port
op_assign
l_int|0x44
suffix:semicolon
r_int
r_int
id|flags
suffix:semicolon
id|u16
id|master_data
suffix:semicolon
id|u8
id|slave_data
suffix:semicolon
multiline_comment|/* ISP  RTC */
id|u8
id|timings
(braket
)braket
(braket
l_int|2
)braket
op_assign
(brace
(brace
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|1
comma
l_int|0
)brace
comma
(brace
l_int|2
comma
l_int|1
)brace
comma
(brace
l_int|2
comma
l_int|3
)brace
comma
)brace
suffix:semicolon
id|pio
op_assign
id|ide_get_best_pio_mode
c_func
(paren
id|drive
comma
id|pio
comma
l_int|5
comma
l_int|NULL
)paren
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|ide_lock
comma
id|flags
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|master_port
comma
op_amp
id|master_data
)paren
suffix:semicolon
r_if
c_cond
(paren
id|is_slave
)paren
(brace
id|master_data
op_assign
id|master_data
op_or
l_int|0x4000
suffix:semicolon
r_if
c_cond
(paren
id|pio
OG
l_int|1
)paren
multiline_comment|/* enable PPE, IE and TIME */
id|master_data
op_assign
id|master_data
op_or
l_int|0x0070
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
id|slave_port
comma
op_amp
id|slave_data
)paren
suffix:semicolon
id|slave_data
op_assign
id|slave_data
op_amp
(paren
id|hwif-&gt;channel
ques
c_cond
l_int|0x0f
suffix:colon
l_int|0xf0
)paren
suffix:semicolon
id|slave_data
op_assign
id|slave_data
op_or
(paren
(paren
(paren
id|timings
(braket
id|pio
)braket
(braket
l_int|0
)braket
op_lshift
l_int|2
)paren
op_or
id|timings
(braket
id|pio
)braket
(braket
l_int|1
)braket
)paren
op_lshift
(paren
id|hwif-&gt;channel
ques
c_cond
l_int|4
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
)brace
r_else
(brace
id|master_data
op_assign
id|master_data
op_amp
l_int|0xccf8
suffix:semicolon
r_if
c_cond
(paren
id|pio
OG
l_int|1
)paren
multiline_comment|/* enable PPE, IE and TIME */
id|master_data
op_assign
id|master_data
op_or
l_int|0x0007
suffix:semicolon
id|master_data
op_assign
id|master_data
op_or
(paren
id|timings
(braket
id|pio
)braket
(braket
l_int|0
)braket
op_lshift
l_int|12
)paren
op_or
(paren
id|timings
(braket
id|pio
)braket
(braket
l_int|1
)braket
op_lshift
l_int|8
)paren
suffix:semicolon
)brace
id|pci_write_config_word
c_func
(paren
id|dev
comma
id|master_port
comma
id|master_data
)paren
suffix:semicolon
r_if
c_cond
(paren
id|is_slave
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
id|slave_port
comma
id|slave_data
)paren
suffix:semicolon
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|ide_lock
comma
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_tune_chipset&t;-&t;tune a PIIX interface&n; *&t;@drive: IDE drive to tune&n; *&t;@xferspeed: speed to configure&n; *&n; *&t;Set a PIIX interface channel to the desired speeds. This involves&n; *&t;requires the right timing data into the PIIX configuration space&n; *&t;then setting the drive parameters appropriately&n; */
DECL|function|piix_tune_chipset
r_static
r_int
id|piix_tune_chipset
(paren
id|ide_drive_t
op_star
id|drive
comma
id|u8
id|xferspeed
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|pci_dev
op_star
id|dev
op_assign
id|hwif-&gt;pci_dev
suffix:semicolon
id|u8
id|maslave
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0x42
suffix:colon
l_int|0x40
suffix:semicolon
id|u8
id|speed
op_assign
id|ide_rate_filter
c_func
(paren
id|piix_ratemask
c_func
(paren
id|drive
)paren
comma
id|xferspeed
)paren
suffix:semicolon
r_int
id|a_speed
op_assign
l_int|3
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_int
id|u_flag
op_assign
l_int|1
op_lshift
id|drive-&gt;dn
suffix:semicolon
r_int
id|v_flag
op_assign
l_int|0x01
op_lshift
id|drive-&gt;dn
suffix:semicolon
r_int
id|w_flag
op_assign
l_int|0x10
op_lshift
id|drive-&gt;dn
suffix:semicolon
r_int
id|u_speed
op_assign
l_int|0
suffix:semicolon
r_int
id|sitre
suffix:semicolon
id|u16
id|reg4042
comma
id|reg4a
suffix:semicolon
id|u8
id|reg48
comma
id|reg54
comma
id|reg55
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
id|maslave
comma
op_amp
id|reg4042
)paren
suffix:semicolon
id|sitre
op_assign
(paren
id|reg4042
op_amp
l_int|0x4000
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
op_amp
id|reg48
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|dev
comma
l_int|0x4a
comma
op_amp
id|reg4a
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
op_amp
id|reg54
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|dev
comma
l_int|0x55
comma
op_amp
id|reg55
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|speed
)paren
(brace
r_case
id|XFER_UDMA_4
suffix:colon
r_case
id|XFER_UDMA_2
suffix:colon
id|u_speed
op_assign
l_int|2
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|XFER_UDMA_5
suffix:colon
r_case
id|XFER_UDMA_3
suffix:colon
r_case
id|XFER_UDMA_1
suffix:colon
id|u_speed
op_assign
l_int|1
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|XFER_UDMA_0
suffix:colon
id|u_speed
op_assign
l_int|0
op_lshift
(paren
id|drive-&gt;dn
op_star
l_int|4
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|XFER_MW_DMA_2
suffix:colon
r_case
id|XFER_MW_DMA_1
suffix:colon
r_case
id|XFER_SW_DMA_2
suffix:colon
r_break
suffix:semicolon
r_case
id|XFER_PIO_4
suffix:colon
r_case
id|XFER_PIO_3
suffix:colon
r_case
id|XFER_PIO_2
suffix:colon
r_case
id|XFER_PIO_0
suffix:colon
r_break
suffix:semicolon
r_default
suffix:colon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|speed
op_ge
id|XFER_UDMA_0
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|reg48
op_amp
id|u_flag
)paren
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
id|reg48
op_or
id|u_flag
)paren
suffix:semicolon
r_if
c_cond
(paren
id|speed
op_eq
id|XFER_UDMA_5
)paren
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x55
comma
(paren
id|u8
)paren
id|reg55
op_or
id|w_flag
)paren
suffix:semicolon
)brace
r_else
(brace
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x55
comma
(paren
id|u8
)paren
id|reg55
op_amp
op_complement
id|w_flag
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
id|reg4a
op_amp
id|a_speed
)paren
op_ne
id|u_speed
)paren
id|pci_write_config_word
c_func
(paren
id|dev
comma
l_int|0x4a
comma
(paren
id|reg4a
op_amp
op_complement
id|a_speed
)paren
op_or
id|u_speed
)paren
suffix:semicolon
r_if
c_cond
(paren
id|speed
OG
id|XFER_UDMA_2
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|reg54
op_amp
id|v_flag
)paren
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|reg54
op_or
id|v_flag
)paren
suffix:semicolon
)brace
r_else
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|reg54
op_amp
op_complement
id|v_flag
)paren
suffix:semicolon
)brace
r_else
(brace
r_if
c_cond
(paren
id|reg48
op_amp
id|u_flag
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x48
comma
id|reg48
op_amp
op_complement
id|u_flag
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg4a
op_amp
id|a_speed
)paren
id|pci_write_config_word
c_func
(paren
id|dev
comma
l_int|0x4a
comma
id|reg4a
op_amp
op_complement
id|a_speed
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg54
op_amp
id|v_flag
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|reg54
op_amp
op_complement
id|v_flag
)paren
suffix:semicolon
r_if
c_cond
(paren
id|reg55
op_amp
id|w_flag
)paren
id|pci_write_config_byte
c_func
(paren
id|dev
comma
l_int|0x55
comma
(paren
id|u8
)paren
id|reg55
op_amp
op_complement
id|w_flag
)paren
suffix:semicolon
)brace
id|piix_tune_drive
c_func
(paren
id|drive
comma
id|piix_dma_2_pio
c_func
(paren
id|speed
)paren
)paren
suffix:semicolon
r_return
(paren
id|ide_config_drive_speed
c_func
(paren
id|drive
comma
id|speed
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_faulty_dma0&t;&t;-&t;check for DMA0 errata&n; *&t;@hwif: IDE interface to check&n; *&n; *&t;If an ICH/ICH0/ICH2 interface is is operating in multi-word&n; *&t;DMA mode with 600nS cycle time the IDE PIO prefetch buffer will&n; *&t;inadvertently provide an extra piece of secondary data to the primary&n; *&t;device resulting in data corruption.&n; *&n; *&t;With such a device this test function returns true. This allows&n; *&t;our tuning code to follow Intel recommendations and use PIO on&n; *&t;such devices.&n; */
DECL|function|piix_faulty_dma0
r_static
r_int
id|piix_faulty_dma0
c_func
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
r_switch
c_cond
(paren
id|hwif-&gt;pci_dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_INTEL_82801AA_1
suffix:colon
multiline_comment|/* ICH */
r_case
id|PCI_DEVICE_ID_INTEL_82801AB_1
suffix:colon
multiline_comment|/* ICH0 */
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_8
suffix:colon
multiline_comment|/* ICH2 */
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_9
suffix:colon
multiline_comment|/* ICH2 */
r_return
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_config_drive_for_dma&t;-&t;configure drive for DMA&n; *&t;@drive: IDE drive to configure&n; *&n; *&t;Set up a PIIX interface channel for the best available speed.&n; *&t;We prefer UDMA if it is available and then MWDMA. If DMA is &n; *&t;not available we switch to PIO and return 0. &n; */
DECL|function|piix_config_drive_for_dma
r_static
r_int
id|piix_config_drive_for_dma
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|u8
id|speed
op_assign
id|ide_dma_speed
c_func
(paren
id|drive
comma
id|piix_ratemask
c_func
(paren
id|drive
)paren
)paren
suffix:semicolon
multiline_comment|/* Some ICH devices cannot support DMA mode 0 */
r_if
c_cond
(paren
id|speed
op_eq
id|XFER_MW_DMA_0
op_logical_and
id|piix_faulty_dma0
c_func
(paren
id|HWIF
c_func
(paren
id|drive
)paren
)paren
)paren
(brace
id|speed
op_assign
l_int|0
suffix:semicolon
)brace
multiline_comment|/* If no DMA speed was available or the chipset has DMA bugs&n;&t;   then disable DMA and use PIO */
r_if
c_cond
(paren
op_logical_neg
id|speed
op_logical_or
id|no_piix_dma
)paren
(brace
id|u8
id|tspeed
op_assign
id|ide_get_best_pio_mode
c_func
(paren
id|drive
comma
l_int|255
comma
l_int|5
comma
l_int|NULL
)paren
suffix:semicolon
id|speed
op_assign
id|piix_dma_2_pio
c_func
(paren
id|XFER_PIO_0
op_plus
id|tspeed
)paren
suffix:semicolon
)brace
(paren
r_void
)paren
id|piix_tune_chipset
c_func
(paren
id|drive
comma
id|speed
)paren
suffix:semicolon
r_return
id|ide_dma_enable
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_config_drive_xfer_rate&t;-&t;set up an IDE device&n; *&t;@drive: IDE drive to configure&n; *&n; *&t;Set up the PIIX interface for the best available speed on this&n; *&t;interface, preferring DMA to PIO.&n; */
DECL|function|piix_config_drive_xfer_rate
r_static
r_int
id|piix_config_drive_xfer_rate
(paren
id|ide_drive_t
op_star
id|drive
)paren
(brace
id|ide_hwif_t
op_star
id|hwif
op_assign
id|HWIF
c_func
(paren
id|drive
)paren
suffix:semicolon
r_struct
id|hd_driveid
op_star
id|id
op_assign
id|drive-&gt;id
suffix:semicolon
id|drive-&gt;init_speed
op_assign
l_int|0
suffix:semicolon
r_if
c_cond
(paren
(paren
id|id-&gt;capability
op_amp
l_int|1
)paren
op_logical_and
id|drive-&gt;autodma
)paren
(brace
r_if
c_cond
(paren
id|ide_use_dma
c_func
(paren
id|drive
)paren
)paren
(brace
r_if
c_cond
(paren
id|piix_config_drive_for_dma
c_func
(paren
id|drive
)paren
)paren
r_return
id|hwif
op_member_access_from_pointer
id|ide_dma_on
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
r_goto
id|fast_ata_pio
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|id-&gt;capability
op_amp
l_int|8
)paren
op_logical_or
(paren
id|id-&gt;field_valid
op_amp
l_int|2
)paren
)paren
(brace
id|fast_ata_pio
suffix:colon
multiline_comment|/* Find best PIO mode. */
id|hwif
op_member_access_from_pointer
id|tuneproc
c_func
(paren
id|drive
comma
l_int|255
)paren
suffix:semicolon
r_return
id|hwif
op_member_access_from_pointer
id|ide_dma_off_quietly
c_func
(paren
id|drive
)paren
suffix:semicolon
)brace
multiline_comment|/* IORDY not supported */
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;init_chipset_piix&t;-&t;set up the PIIX chipset&n; *&t;@dev: PCI device to set up&n; *&t;@name: Name of the device&n; *&n; *&t;Initialize the PCI device as required. For the PIIX this turns&n; *&t;out to be nice and simple&n; */
DECL|function|init_chipset_piix
r_static
r_int
r_int
id|__devinit
id|init_chipset_piix
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_const
r_char
op_star
id|name
)paren
(brace
r_switch
c_cond
(paren
id|dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_INTEL_82801EB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801AA_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801AB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_8
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801BA_9
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801CA_10
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801CA_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_10
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801DB_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801EB_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801E_11
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ESB_2
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ICH6_19
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_ICH7_21
suffix:colon
(brace
r_int
r_int
id|extra
op_assign
l_int|0
suffix:semicolon
id|pci_read_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
op_amp
id|extra
)paren
suffix:semicolon
id|pci_write_config_dword
c_func
(paren
id|dev
comma
l_int|0x54
comma
id|extra
op_or
l_int|0x400
)paren
suffix:semicolon
)brace
r_default
suffix:colon
r_break
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;init_hwif_piix&t;&t;-&t;fill in the hwif for the PIIX&n; *&t;@hwif: IDE interface&n; *&n; *&t;Set up the ide_hwif_t for the PIIX interface according to the&n; *&t;capabilities of the hardware.&n; */
DECL|function|init_hwif_piix
r_static
r_void
id|__devinit
id|init_hwif_piix
c_func
(paren
id|ide_hwif_t
op_star
id|hwif
)paren
(brace
id|u8
id|reg54h
op_assign
l_int|0
comma
id|reg55h
op_assign
l_int|0
comma
id|ata66
op_assign
l_int|0
suffix:semicolon
id|u8
id|mask
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|0xc0
suffix:colon
l_int|0x30
suffix:semicolon
macro_line|#ifndef CONFIG_IA64
r_if
c_cond
(paren
op_logical_neg
id|hwif-&gt;irq
)paren
id|hwif-&gt;irq
op_assign
id|hwif-&gt;channel
ques
c_cond
l_int|15
suffix:colon
l_int|14
suffix:semicolon
macro_line|#endif /* CONFIG_IA64 */
r_if
c_cond
(paren
id|hwif-&gt;pci_dev-&gt;device
op_eq
id|PCI_DEVICE_ID_INTEL_82371MX
)paren
(brace
multiline_comment|/* This is a painful system best to let it self tune for now */
r_return
suffix:semicolon
)brace
id|hwif-&gt;autodma
op_assign
l_int|0
suffix:semicolon
id|hwif-&gt;tuneproc
op_assign
op_amp
id|piix_tune_drive
suffix:semicolon
id|hwif-&gt;speedproc
op_assign
op_amp
id|piix_tune_chipset
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autotune
op_assign
l_int|1
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|hwif-&gt;dma_base
)paren
r_return
suffix:semicolon
id|hwif-&gt;atapi_dma
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;ultra_mask
op_assign
l_int|0x3f
suffix:semicolon
id|hwif-&gt;mwdma_mask
op_assign
l_int|0x06
suffix:semicolon
id|hwif-&gt;swdma_mask
op_assign
l_int|0x04
suffix:semicolon
r_switch
c_cond
(paren
id|hwif-&gt;pci_dev-&gt;device
)paren
(brace
r_case
id|PCI_DEVICE_ID_INTEL_82371MX
suffix:colon
id|hwif-&gt;mwdma_mask
op_assign
l_int|0x80
suffix:semicolon
id|hwif-&gt;swdma_mask
op_assign
l_int|0x80
suffix:semicolon
r_case
id|PCI_DEVICE_ID_INTEL_82371FB_0
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82371FB_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82371SB_1
suffix:colon
id|hwif-&gt;ultra_mask
op_assign
l_int|0x80
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PCI_DEVICE_ID_INTEL_82371AB
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82443MX_1
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82451NX
suffix:colon
r_case
id|PCI_DEVICE_ID_INTEL_82801AB_1
suffix:colon
id|hwif-&gt;ultra_mask
op_assign
l_int|0x07
suffix:semicolon
r_break
suffix:semicolon
r_default
suffix:colon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x54
comma
op_amp
id|reg54h
)paren
suffix:semicolon
id|pci_read_config_byte
c_func
(paren
id|hwif-&gt;pci_dev
comma
l_int|0x55
comma
op_amp
id|reg55h
)paren
suffix:semicolon
id|ata66
op_assign
(paren
id|reg54h
op_amp
id|mask
)paren
ques
c_cond
l_int|1
suffix:colon
l_int|0
suffix:semicolon
r_break
suffix:semicolon
)brace
r_if
c_cond
(paren
op_logical_neg
(paren
id|hwif-&gt;udma_four
)paren
)paren
id|hwif-&gt;udma_four
op_assign
id|ata66
suffix:semicolon
id|hwif-&gt;ide_dma_check
op_assign
op_amp
id|piix_config_drive_xfer_rate
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|noautodma
)paren
id|hwif-&gt;autodma
op_assign
l_int|1
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|1
)braket
dot
id|autodma
op_assign
id|hwif-&gt;autodma
suffix:semicolon
id|hwif-&gt;drives
(braket
l_int|0
)braket
dot
id|autodma
op_assign
id|hwif-&gt;autodma
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;init_setup_piix&t;&t;-&t;callback for IDE initialize&n; *&t;@dev: PIIX PCI device&n; *&t;@d: IDE pci info&n; *&n; *&t;Enable the xp fixup for the PIIX controller and then perform&n; *&t;a standard ide PCI setup&n; */
DECL|function|init_setup_piix
r_static
r_int
id|__devinit
id|init_setup_piix
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
id|ide_pci_device_t
op_star
id|d
)paren
(brace
r_return
id|ide_setup_pci_device
c_func
(paren
id|dev
comma
id|d
)paren
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_init_one&t;-&t;called when a PIIX is found&n; *&t;@dev: the piix device&n; *&t;@id: the matching pci id&n; *&n; *&t;Called when the PCI registration layer (or the IDE initialization)&n; *&t;finds a device matching our IDE device tables.&n; */
DECL|function|piix_init_one
r_static
r_int
id|__devinit
id|piix_init_one
c_func
(paren
r_struct
id|pci_dev
op_star
id|dev
comma
r_const
r_struct
id|pci_device_id
op_star
id|id
)paren
(brace
id|ide_pci_device_t
op_star
id|d
op_assign
op_amp
id|piix_pci_info
(braket
id|id-&gt;driver_data
)braket
suffix:semicolon
r_return
id|d
op_member_access_from_pointer
id|init_setup
c_func
(paren
id|dev
comma
id|d
)paren
suffix:semicolon
)brace
multiline_comment|/**&n; *&t;piix_check_450nx&t;-&t;Check for problem 450NX setup&n; *&t;&n; *&t;Check for the present of 450NX errata #19 and errata #25. If&n; *&t;they are found, disable use of DMA IDE&n; */
DECL|function|piix_check_450nx
r_static
r_void
id|__devinit
id|piix_check_450nx
c_func
(paren
r_void
)paren
(brace
r_struct
id|pci_dev
op_star
id|pdev
op_assign
l_int|NULL
suffix:semicolon
id|u16
id|cfg
suffix:semicolon
id|u8
id|rev
suffix:semicolon
r_while
c_loop
(paren
(paren
id|pdev
op_assign
id|pci_find_device
c_func
(paren
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82454NX
comma
id|pdev
)paren
)paren
op_ne
l_int|NULL
)paren
(brace
multiline_comment|/* Look for 450NX PXB. Check for problem configurations&n;&t;&t;   A PCI quirk checks bit 6 already */
id|pci_read_config_byte
c_func
(paren
id|pdev
comma
id|PCI_REVISION_ID
comma
op_amp
id|rev
)paren
suffix:semicolon
id|pci_read_config_word
c_func
(paren
id|pdev
comma
l_int|0x41
comma
op_amp
id|cfg
)paren
suffix:semicolon
multiline_comment|/* Only on the original revision: IDE DMA can hang */
r_if
c_cond
(paren
id|rev
op_eq
l_int|0x00
)paren
(brace
id|no_piix_dma
op_assign
l_int|1
suffix:semicolon
)brace
multiline_comment|/* On all revisions below 5 PXB bus lock must be disabled for IDE */
r_else
r_if
c_cond
(paren
id|cfg
op_amp
(paren
l_int|1
op_lshift
l_int|14
)paren
op_logical_and
id|rev
OL
l_int|5
)paren
(brace
id|no_piix_dma
op_assign
l_int|2
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|no_piix_dma
)paren
(brace
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;piix: 450NX errata present, disabling IDE DMA.&bslash;n&quot;
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|no_piix_dma
op_eq
l_int|2
)paren
(brace
id|printk
c_func
(paren
id|KERN_WARNING
l_string|&quot;piix: A BIOS update may resolve this.&bslash;n&quot;
)paren
suffix:semicolon
)brace
)brace
DECL|variable|piix_pci_tbl
r_static
r_struct
id|pci_device_id
id|piix_pci_tbl
(braket
)braket
op_assign
(brace
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82371FB_0
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82371FB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|1
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82371MX
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|2
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82371SB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|3
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82371AB
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|4
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801AB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|5
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82443MX_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|6
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801AA_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|7
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82372FB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|8
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82451NX
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|9
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801BA_9
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|10
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801BA_8
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|11
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801CA_10
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|12
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801CA_11
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|13
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801DB_11
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|14
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801EB_11
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|15
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801E_11
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|16
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801DB_10
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|17
)brace
comma
macro_line|#ifdef CONFIG_BLK_DEV_IDE_SATA
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801EB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|18
)brace
comma
macro_line|#endif
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_ESB_2
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|19
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_ICH6_19
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|20
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_ICH7_21
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|21
)brace
comma
(brace
id|PCI_VENDOR_ID_INTEL
comma
id|PCI_DEVICE_ID_INTEL_82801DB_1
comma
id|PCI_ANY_ID
comma
id|PCI_ANY_ID
comma
l_int|0
comma
l_int|0
comma
l_int|22
)brace
comma
(brace
l_int|0
comma
)brace
comma
)brace
suffix:semicolon
id|MODULE_DEVICE_TABLE
c_func
(paren
id|pci
comma
id|piix_pci_tbl
)paren
suffix:semicolon
DECL|variable|driver
r_static
r_struct
id|pci_driver
id|driver
op_assign
(brace
dot
id|name
op_assign
l_string|&quot;PIIX_IDE&quot;
comma
dot
id|id_table
op_assign
id|piix_pci_tbl
comma
dot
id|probe
op_assign
id|piix_init_one
comma
)brace
suffix:semicolon
DECL|function|piix_ide_init
r_static
r_int
id|__init
id|piix_ide_init
c_func
(paren
r_void
)paren
(brace
id|piix_check_450nx
c_func
(paren
)paren
suffix:semicolon
r_return
id|ide_pci_register_driver
c_func
(paren
op_amp
id|driver
)paren
suffix:semicolon
)brace
DECL|variable|piix_ide_init
id|module_init
c_func
(paren
id|piix_ide_init
)paren
suffix:semicolon
id|MODULE_AUTHOR
c_func
(paren
l_string|&quot;Andre Hedrick, Andrzej Krzysztofowicz&quot;
)paren
suffix:semicolon
id|MODULE_DESCRIPTION
c_func
(paren
l_string|&quot;PCI driver module for Intel PIIX IDE&quot;
)paren
suffix:semicolon
id|MODULE_LICENSE
c_func
(paren
l_string|&quot;GPL&quot;
)paren
suffix:semicolon
eof
