INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/lab4/lab04/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/lab4/lab04/lab04.srcs/sim_1/new/signext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/LAB/lab4/lab04/lab04.srcs/sim_1/new/signext_tb.v:41]
