Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 12 11:29:28 2021
| Host         : LAPTOP-7J1GTMB0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_main_control_sets_placed.rpt
| Design       : ALU_main
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           23 |
| No           | No                    | Yes                    |             118 |           46 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             864 |          354 |
| Yes          | No                    | Yes                    |             143 |           70 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|           Clock Signal          |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  nolabel_line242/CF_reg_i_1_n_1 |                               |                  |                2 |              2 |         1.00 |
|  nolabel_line238/CLK            |                               | REGH/_rst        |                2 |              3 |         1.50 |
|  nolabel_line238/CLK            | _rst_IBUF                     | REGH/_rst        |                6 |             15 |         2.50 |
|  clk_100M_IBUF_BUFG             |                               | REGH/_rst        |                5 |             15 |         3.00 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[20][31]_i_1_n_1 |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[1][31]_i_1_n_1  | REGH/_rst        |               17 |             32 |         1.88 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[14][31]_i_1_n_1 |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[10][31]_i_1_n_1 |                  |               18 |             32 |         1.78 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[13][31]_i_1_n_1 |                  |               14 |             32 |         2.29 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[16][31]_i_1_n_1 |                  |               19 |             32 |         1.68 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[27][31]_i_1_n_1 |                  |               10 |             32 |         3.20 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[30][31]_i_1_n_1 |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[5][31]_i_1_n_1  |                  |                9 |             32 |         3.56 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[6][31]_i_1_n_1  |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap                 | REGH/_rst        |               21 |             32 |         1.52 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[11][31]_i_1_n_1 |                  |               14 |             32 |         2.29 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[17][31]_i_1_n_1 |                  |               13 |             32 |         2.46 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[12][31]_i_1_n_1 |                  |               15 |             32 |         2.13 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[24][31]_i_1_n_1 |                  |               21 |             32 |         1.52 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[7][31]_i_1_n_1  |                  |               19 |             32 |         1.68 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[4][31]_i_1_n_1  |                  |               10 |             32 |         3.20 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[3][31]_i_1_n_1  | REGH/_rst        |               10 |             32 |         3.20 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[9][31]_i_1_n_1  |                  |               20 |             32 |         1.60 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[29][31]_i_1_n_1 |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[19][31]_i_1_n_1 |                  |                7 |             32 |         4.57 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[22][31]_i_1_n_1 |                  |                9 |             32 |         3.56 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[18][31]_i_1_n_1 |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[2][31]_i_1_n_1  | REGH/_rst        |               16 |             32 |         2.00 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[21][31]_i_1_n_1 |                  |               10 |             32 |         3.20 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[26][31]_i_1_n_1 |                  |               14 |             32 |         2.29 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[23][31]_i_1_n_1 |                  |               18 |             32 |         1.78 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[15][31]_i_1_n_1 |                  |               12 |             32 |         2.67 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[28][31]_i_1_n_1 |                  |               13 |             32 |         2.46 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[8][31]_i_1_n_1  |                  |               11 |             32 |         2.91 |
| ~_clk_R_IBUF_BUFG               | REGH/REG_Heap[25][31]_i_1_n_1 |                  |               12 |             32 |         2.67 |
|  n_0_134_BUFG                   |                               |                  |               21 |             33 |         1.57 |
| ~_clk_F_IBUF_BUFG               |                               | REGH/_rst        |               16 |             36 |         2.25 |
| ~_clk_RR_IBUF_BUFG              |                               | REGH/_rst        |               23 |             64 |         2.78 |
+---------------------------------+-------------------------------+------------------+------------------+----------------+--------------+


