<module name="PER_IA_IP0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="L4_IA_COMPONENT_L" acronym="L4_IA_COMPONENT_L" offset="0x0" width="32" description="COMPONENT register identifies the component to which this register block belongs. The register contains a component code and revision, which are used to identify the hardware of the component. The COMPONENT register is read-only.">
    <bitfield id="CODE" width="16" begin="31" end="16" resetval="See." description="Interconnect code" range="" rwaccess="R"/>
    <bitfield id="REV" width="16" begin="15" end="0" resetval="See." description="Component revision code" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_COMPONENT_H" acronym="L4_IA_COMPONENT_H" offset="0x4" width="32" description="COMPONENT register identifies the component to which this register block belongs. The register contains a component code and revision, which are used to identify the hardware of the component. The COMPONENT register is read-only.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_CORE_L" acronym="L4_IA_CORE_L" offset="0x18" width="32" description="Provide information about the core initiator">
    <bitfield id="CORE_CODE" width="16" begin="31" end="16" resetval="See." description="Interconnect core code" range="" rwaccess="R"/>
    <bitfield id="CORE_REV" width="16" begin="15" end="0" resetval="See." description="Component revision code code" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_CORE_H" acronym="L4_IA_CORE_H" offset="0x1C" width="32" description="Provide information about the core initiator">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="VENDOR_CODE" width="16" begin="15" end="0" resetval="See." description="Vendor revision core code" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_AGENT_CONTROL_L" acronym="L4_IA_AGENT_CONTROL_L" offset="0x20" width="32" description="Enable error reporting on an initiator interface.The error reporting mechanism is enabled when the INBAND_ERROR_REP bit field is set to 1. The out-of-band OCP MError reporting mechanism is enabled when the MERROR_REP bit field is set to 1.">
    <bitfield id="PROT_ERROR_SECONDARY_REP" width="1" begin="31" end="31" resetval="1" description="Out-of-band reporting of protection mechanism secondary errors" range="" rwaccess="RW"/>
    <bitfield id="PROT_ERROR_PRIMARY_REP" width="1" begin="30" end="30" resetval="1" description="Out-of-band reporting of protection mechanism primary errors" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INBAND_ERROR_REP" width="1" begin="27" end="27" resetval="1" description="Setting this field to 1 reports on in-band errors using the INBAND_ERROR log bit of IA.AGENT_STATUS register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MERROR_REP" width="1" begin="24" end="24" resetval="0" description="OCP MError reporting control" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_AGENT_CONTROL_H" acronym="L4_IA_AGENT_CONTROL_H" offset="0x24" width="32" description="Enable error reporting on an initiator interface.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_AGENT_STATUS_L" acronym="L4_IA_AGENT_STATUS_L" offset="0x28" width="32" description="Stores status information for an initiator. The INBAND_ERROR and MERROR fields are read/write and are implemented as log bits.">
    <bitfield id="PROT_ERROR_SECONDARY" width="1" begin="31" end="31" resetval="0" description="0x0: Secondary Protection error not present.0x1: Secondary Protection error present" range="" rwaccess="RW W1toClr"/>
    <bitfield id="PROT_ERROR_PRIMARY" width="1" begin="30" end="30" resetval="0" description="0x0: Primary Protection error not present.0x1: Primary Protection error present" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="INBAND_ERROR" width="1" begin="27" end="27" resetval="0" description="0x0 No In-Band error present.0x1 In-Band error present." range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="2" begin="26" end="25" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="MERROR" width="1" begin="24" end="24" resetval="0" description="Value of the OCP MError signal" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="24" begin="23" end="0" resetval="0X0" description="Read returns 0" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_AGENT_STATUS_H" acronym="L4_IA_AGENT_STATUS_H" offset="0x2C" width="32" description="Stores status information for an initiator.">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_ERROR_LOG_L" acronym="L4_IA_ERROR_LOG_L" offset="0x58" width="32" description="Log information about error conditions. The CODE field logs any protection violation or address hole errors detected by the initiator subsystem while decoding a request.">
    <bitfield id="MULTI" width="1" begin="31" end="31" resetval="0" description="Multiple errors detected" range="" rwaccess="RW W1toClr"/>
    <bitfield id="SECONDARY" width="1" begin="30" end="30" resetval="0" description="Indicates whether protection violation was a primary or secondary error" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CODE" width="2" begin="25" end="24" resetval="0x0" description="The error code of an initiator request. 0x00: No errors 0x01: Reserved 0x10: Address hole 0x11: Protection violation" range="" rwaccess="RW W1toClr"/>
    <bitfield id="RESERVED" width="10" begin="23" end="14" resetval="0x000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CONNID" width="6" begin="13" end="8" resetval="0x00" description="ConnID of request causing the error, refer to" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x00" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CMD" width="3" begin="2" end="0" resetval="0x0" description="Command that caused error" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_ERROR_LOG_H" acronym="L4_IA_ERROR_LOG_H" offset="0x5C" width="32" description="Log information about error conditions.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Read returns 0." range="" rwaccess="R"/>
    <bitfield id="REQ_INFO" width="16" begin="15" end="0" resetval="0x0000" description="MReqInfo bits of request that caused the error REQ_INFO[0] = supervisor, REQ_INFO[1] = Debug" range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_ERROR_LOG_ADDR_L" acronym="L4_IA_ERROR_LOG_ADDR_L" offset="0x60" width="32" description="Extended error log (address information)">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x0000 0000" description="Address of request that caused the error. N is the number MAddr bits." range="" rwaccess="R"/>
  </register>
  <register id="L4_IA_ERROR_LOG_ADDR_H" acronym="L4_IA_ERROR_LOG_ADDR_H" offset="0x64" width="32" description="Extended error log (address information)">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0000 0000" description="Read returns 0." range="" rwaccess="R"/>
  </register>
</module>
