// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/12/2024 13:38:23"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	sw,
	ALUResult,
	RD1,
	RD2,
	prode_register_file,
	display_led);
input 	clk;
input 	rst;
input 	[1:0] sw;
output 	[31:0] ALUResult;
output 	[31:0] RD1;
output 	[31:0] RD2;
output 	[31:0] prode_register_file;
output 	[6:0] display_led;

// Design Ports Information
// ALUResult[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[0]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[1]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[2]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[3]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[4]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[5]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[8]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[9]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[10]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[11]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[12]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[14]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[15]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[16]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[17]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[18]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[19]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[20]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[21]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[22]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[23]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[24]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[25]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[26]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[27]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[28]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[29]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[30]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[31]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[0]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[1]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[2]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[3]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[4]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[5]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[7]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[8]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[9]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[10]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[11]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[12]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[14]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[15]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[16]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[17]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[18]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[19]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[20]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[21]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[22]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[23]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[24]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[25]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[26]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[27]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[28]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[29]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[30]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[31]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[5]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[6]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[7]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[8]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[11]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[12]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[13]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[15]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[16]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[18]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[19]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[20]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[21]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[22]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[23]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[24]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[25]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[26]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[27]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[28]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[29]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[30]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[31]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[4]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[5]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab6_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \RD1[0]~output_o ;
wire \RD1[1]~output_o ;
wire \RD1[2]~output_o ;
wire \RD1[3]~output_o ;
wire \RD1[4]~output_o ;
wire \RD1[5]~output_o ;
wire \RD1[6]~output_o ;
wire \RD1[7]~output_o ;
wire \RD1[8]~output_o ;
wire \RD1[9]~output_o ;
wire \RD1[10]~output_o ;
wire \RD1[11]~output_o ;
wire \RD1[12]~output_o ;
wire \RD1[13]~output_o ;
wire \RD1[14]~output_o ;
wire \RD1[15]~output_o ;
wire \RD1[16]~output_o ;
wire \RD1[17]~output_o ;
wire \RD1[18]~output_o ;
wire \RD1[19]~output_o ;
wire \RD1[20]~output_o ;
wire \RD1[21]~output_o ;
wire \RD1[22]~output_o ;
wire \RD1[23]~output_o ;
wire \RD1[24]~output_o ;
wire \RD1[25]~output_o ;
wire \RD1[26]~output_o ;
wire \RD1[27]~output_o ;
wire \RD1[28]~output_o ;
wire \RD1[29]~output_o ;
wire \RD1[30]~output_o ;
wire \RD1[31]~output_o ;
wire \RD2[0]~output_o ;
wire \RD2[1]~output_o ;
wire \RD2[2]~output_o ;
wire \RD2[3]~output_o ;
wire \RD2[4]~output_o ;
wire \RD2[5]~output_o ;
wire \RD2[6]~output_o ;
wire \RD2[7]~output_o ;
wire \RD2[8]~output_o ;
wire \RD2[9]~output_o ;
wire \RD2[10]~output_o ;
wire \RD2[11]~output_o ;
wire \RD2[12]~output_o ;
wire \RD2[13]~output_o ;
wire \RD2[14]~output_o ;
wire \RD2[15]~output_o ;
wire \RD2[16]~output_o ;
wire \RD2[17]~output_o ;
wire \RD2[18]~output_o ;
wire \RD2[19]~output_o ;
wire \RD2[20]~output_o ;
wire \RD2[21]~output_o ;
wire \RD2[22]~output_o ;
wire \RD2[23]~output_o ;
wire \RD2[24]~output_o ;
wire \RD2[25]~output_o ;
wire \RD2[26]~output_o ;
wire \RD2[27]~output_o ;
wire \RD2[28]~output_o ;
wire \RD2[29]~output_o ;
wire \RD2[30]~output_o ;
wire \RD2[31]~output_o ;
wire \prode_register_file[0]~output_o ;
wire \prode_register_file[1]~output_o ;
wire \prode_register_file[2]~output_o ;
wire \prode_register_file[3]~output_o ;
wire \prode_register_file[4]~output_o ;
wire \prode_register_file[5]~output_o ;
wire \prode_register_file[6]~output_o ;
wire \prode_register_file[7]~output_o ;
wire \prode_register_file[8]~output_o ;
wire \prode_register_file[9]~output_o ;
wire \prode_register_file[10]~output_o ;
wire \prode_register_file[11]~output_o ;
wire \prode_register_file[12]~output_o ;
wire \prode_register_file[13]~output_o ;
wire \prode_register_file[14]~output_o ;
wire \prode_register_file[15]~output_o ;
wire \prode_register_file[16]~output_o ;
wire \prode_register_file[17]~output_o ;
wire \prode_register_file[18]~output_o ;
wire \prode_register_file[19]~output_o ;
wire \prode_register_file[20]~output_o ;
wire \prode_register_file[21]~output_o ;
wire \prode_register_file[22]~output_o ;
wire \prode_register_file[23]~output_o ;
wire \prode_register_file[24]~output_o ;
wire \prode_register_file[25]~output_o ;
wire \prode_register_file[26]~output_o ;
wire \prode_register_file[27]~output_o ;
wire \prode_register_file[28]~output_o ;
wire \prode_register_file[29]~output_o ;
wire \prode_register_file[30]~output_o ;
wire \prode_register_file[31]~output_o ;
wire \display_led[0]~output_o ;
wire \display_led[1]~output_o ;
wire \display_led[2]~output_o ;
wire \display_led[3]~output_o ;
wire \display_led[4]~output_o ;
wire \display_led[5]~output_o ;
wire \display_led[6]~output_o ;
wire \sw[0]~input_o ;
wire \sw[1]~input_o ;
wire \Equal1~0_combout ;
wire \r_f|Mux29~0_combout ;
wire \t1|Add0~65_cout ;
wire \t1|Add0~66_combout ;
wire \t1|Add0~131_combout ;
wire \t1|Add0~67 ;
wire \t1|Add0~68_combout ;
wire \t1|Add0~132_combout ;
wire \t1|Add0~69 ;
wire \t1|Add0~70_combout ;
wire \t1|Add0~133_combout ;
wire \t1|Add0~72_combout ;
wire \t1|Add0~71 ;
wire \t1|Add0~73_combout ;
wire \t1|Add0~134_combout ;
wire \t1|Add0~74 ;
wire \t1|Add0~75_combout ;
wire \t1|Add0~135_combout ;
wire \t1|Add0~76 ;
wire \t1|Add0~77_combout ;
wire \t1|Add0~136_combout ;
wire \t1|Add0~78 ;
wire \t1|Add0~79_combout ;
wire \t1|Add0~137_combout ;
wire \t1|Add0~80 ;
wire \t1|Add0~81_combout ;
wire \t1|Add0~138_combout ;
wire \t1|Add0~82 ;
wire \t1|Add0~83_combout ;
wire \t1|Add0~139_combout ;
wire \t1|Add0~84 ;
wire \t1|Add0~85_combout ;
wire \t1|Add0~140_combout ;
wire \t1|Add0~86 ;
wire \t1|Add0~87_combout ;
wire \t1|Add0~141_combout ;
wire \t1|Add0~88 ;
wire \t1|Add0~89_combout ;
wire \t1|Add0~142_combout ;
wire \t1|Add0~90 ;
wire \t1|Add0~91_combout ;
wire \t1|Add0~143_combout ;
wire \t1|Add0~92 ;
wire \t1|Add0~93_combout ;
wire \t1|Add0~144_combout ;
wire \t1|Add0~94 ;
wire \t1|Add0~95_combout ;
wire \t1|Add0~145_combout ;
wire \t1|Add0~96 ;
wire \t1|Add0~97_combout ;
wire \t1|Add0~146_combout ;
wire \t1|Add0~98 ;
wire \t1|Add0~99_combout ;
wire \t1|Add0~147_combout ;
wire \t1|Add0~100 ;
wire \t1|Add0~101_combout ;
wire \t1|Add0~148_combout ;
wire \t1|Add0~102 ;
wire \t1|Add0~103_combout ;
wire \t1|Add0~149_combout ;
wire \t1|Add0~104 ;
wire \t1|Add0~105_combout ;
wire \t1|Add0~150_combout ;
wire \t1|Add0~106 ;
wire \t1|Add0~107_combout ;
wire \t1|Add0~151_combout ;
wire \t1|Add0~108 ;
wire \t1|Add0~109_combout ;
wire \t1|Add0~152_combout ;
wire \t1|Add0~110 ;
wire \t1|Add0~111_combout ;
wire \t1|Add0~153_combout ;
wire \t1|Add0~112 ;
wire \t1|Add0~113_combout ;
wire \t1|Add0~154_combout ;
wire \t1|Add0~114 ;
wire \t1|Add0~115_combout ;
wire \t1|Add0~155_combout ;
wire \t1|Add0~116 ;
wire \t1|Add0~117_combout ;
wire \t1|Add0~156_combout ;
wire \t1|Add0~118 ;
wire \t1|Add0~119_combout ;
wire \t1|Add0~157_combout ;
wire \t1|Add0~120 ;
wire \t1|Add0~121_combout ;
wire \t1|Add0~158_combout ;
wire \t1|Add0~122 ;
wire \t1|Add0~123_combout ;
wire \t1|Add0~159_combout ;
wire \t1|Add0~124 ;
wire \t1|Add0~125_combout ;
wire \t1|Add0~160_combout ;
wire \t1|Add0~126 ;
wire \t1|Add0~127_combout ;
wire \t1|Add0~161_combout ;
wire \t1|Add0~128 ;
wire \t1|Add0~129_combout ;
wire \t1|Add0~162_combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \r_f|rf_regs[1][0]~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst_ex[28]~0_combout ;
wire \r_f|rf_regs[1][0]~q ;
wire \r_f|rf_regs[1][1]~q ;
wire \r_f|rf_regs[1][2]~q ;
wire \r_f|rf_regs[1][3]~q ;
wire \r_f|rf_regs[1][4]~q ;
wire \r_f|rf_regs[1][5]~q ;
wire \r_f|rf_regs[1][6]~q ;
wire \r_f|rf_regs[1][7]~q ;
wire \r_f|rf_regs[1][8]~q ;
wire \r_f|rf_regs[1][9]~q ;
wire \r_f|rf_regs[1][10]~q ;
wire \r_f|rf_regs[1][11]~q ;
wire \r_f|rf_regs[1][12]~q ;
wire \r_f|rf_regs[1][13]~q ;
wire \r_f|rf_regs[1][14]~q ;
wire \r_f|rf_regs[1][15]~q ;
wire \r_f|rf_regs[1][16]~q ;
wire \r_f|rf_regs[1][17]~q ;
wire \r_f|rf_regs[1][18]~q ;
wire \r_f|rf_regs[1][19]~q ;
wire \r_f|rf_regs[1][20]~q ;
wire \r_f|rf_regs[1][21]~q ;
wire \r_f|rf_regs[1][22]~q ;
wire \r_f|rf_regs[1][23]~q ;
wire \r_f|rf_regs[1][24]~q ;
wire \r_f|rf_regs[1][25]~q ;
wire \r_f|rf_regs[1][26]~q ;
wire \r_f|rf_regs[1][27]~q ;
wire \r_f|rf_regs[1][28]~q ;
wire \r_f|rf_regs[1][29]~q ;
wire \r_f|rf_regs[1][30]~q ;
wire \r_f|rf_regs[1][31]~q ;
wire \t2|WideOr6~0_combout ;
wire \t2|WideOr5~0_combout ;
wire \t2|WideOr4~0_combout ;
wire \t2|WideOr3~0_combout ;
wire \t2|WideOr2~0_combout ;
wire \t2|WideOr1~0_combout ;
wire \t2|WideOr0~0_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\t1|Add0~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\t1|Add0~132_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\t1|Add0~133_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\t1|Add0~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\t1|Add0~135_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\t1|Add0~136_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\t1|Add0~137_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\t1|Add0~138_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \ALUResult[8]~output (
	.i(\t1|Add0~139_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \ALUResult[9]~output (
	.i(\t1|Add0~140_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \ALUResult[10]~output (
	.i(\t1|Add0~141_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \ALUResult[11]~output (
	.i(\t1|Add0~142_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \ALUResult[12]~output (
	.i(\t1|Add0~143_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \ALUResult[13]~output (
	.i(\t1|Add0~144_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \ALUResult[14]~output (
	.i(\t1|Add0~145_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ALUResult[15]~output (
	.i(\t1|Add0~146_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \ALUResult[16]~output (
	.i(\t1|Add0~147_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ALUResult[17]~output (
	.i(\t1|Add0~148_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ALUResult[18]~output (
	.i(\t1|Add0~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \ALUResult[19]~output (
	.i(\t1|Add0~150_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \ALUResult[20]~output (
	.i(\t1|Add0~151_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \ALUResult[21]~output (
	.i(\t1|Add0~152_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \ALUResult[22]~output (
	.i(\t1|Add0~153_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N2
cycloneive_io_obuf \ALUResult[23]~output (
	.i(\t1|Add0~154_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \ALUResult[24]~output (
	.i(\t1|Add0~155_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ALUResult[25]~output (
	.i(\t1|Add0~156_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ALUResult[26]~output (
	.i(\t1|Add0~157_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \ALUResult[27]~output (
	.i(\t1|Add0~158_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \ALUResult[28]~output (
	.i(\t1|Add0~159_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \ALUResult[29]~output (
	.i(\t1|Add0~160_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \ALUResult[30]~output (
	.i(\t1|Add0~161_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \ALUResult[31]~output (
	.i(\t1|Add0~162_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \RD1[0]~output (
	.i(!\r_f|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[0]~output .bus_hold = "false";
defparam \RD1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \RD1[1]~output (
	.i(\Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[1]~output .bus_hold = "false";
defparam \RD1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \RD1[2]~output (
	.i(!\r_f|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[2]~output .bus_hold = "false";
defparam \RD1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N9
cycloneive_io_obuf \RD1[3]~output (
	.i(\Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[3]~output .bus_hold = "false";
defparam \RD1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \RD1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[4]~output .bus_hold = "false";
defparam \RD1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \RD1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[5]~output .bus_hold = "false";
defparam \RD1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \RD1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[6]~output .bus_hold = "false";
defparam \RD1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \RD1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[7]~output .bus_hold = "false";
defparam \RD1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \RD1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[8]~output .bus_hold = "false";
defparam \RD1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \RD1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[9]~output .bus_hold = "false";
defparam \RD1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \RD1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[10]~output .bus_hold = "false";
defparam \RD1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \RD1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[11]~output .bus_hold = "false";
defparam \RD1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \RD1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[12]~output .bus_hold = "false";
defparam \RD1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \RD1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[13]~output .bus_hold = "false";
defparam \RD1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \RD1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[14]~output .bus_hold = "false";
defparam \RD1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \RD1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[15]~output .bus_hold = "false";
defparam \RD1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \RD1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[16]~output .bus_hold = "false";
defparam \RD1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \RD1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[17]~output .bus_hold = "false";
defparam \RD1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \RD1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[18]~output .bus_hold = "false";
defparam \RD1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N9
cycloneive_io_obuf \RD1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[19]~output .bus_hold = "false";
defparam \RD1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \RD1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[20]~output .bus_hold = "false";
defparam \RD1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \RD1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[21]~output .bus_hold = "false";
defparam \RD1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \RD1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[22]~output .bus_hold = "false";
defparam \RD1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \RD1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[23]~output .bus_hold = "false";
defparam \RD1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \RD1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[24]~output .bus_hold = "false";
defparam \RD1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \RD1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[25]~output .bus_hold = "false";
defparam \RD1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \RD1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[26]~output .bus_hold = "false";
defparam \RD1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \RD1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[27]~output .bus_hold = "false";
defparam \RD1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \RD1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[28]~output .bus_hold = "false";
defparam \RD1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \RD1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[29]~output .bus_hold = "false";
defparam \RD1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \RD1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[30]~output .bus_hold = "false";
defparam \RD1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \RD1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[31]~output .bus_hold = "false";
defparam \RD1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \RD2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[0]~output .bus_hold = "false";
defparam \RD2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \RD2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[1]~output .bus_hold = "false";
defparam \RD2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \RD2[2]~output (
	.i(!\r_f|Mux29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[2]~output .bus_hold = "false";
defparam \RD2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \RD2[3]~output (
	.i(\Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[3]~output .bus_hold = "false";
defparam \RD2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \RD2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[4]~output .bus_hold = "false";
defparam \RD2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \RD2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[5]~output .bus_hold = "false";
defparam \RD2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \RD2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[6]~output .bus_hold = "false";
defparam \RD2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \RD2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[7]~output .bus_hold = "false";
defparam \RD2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \RD2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[8]~output .bus_hold = "false";
defparam \RD2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \RD2[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[9]~output .bus_hold = "false";
defparam \RD2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \RD2[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[10]~output .bus_hold = "false";
defparam \RD2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \RD2[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[11]~output .bus_hold = "false";
defparam \RD2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \RD2[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[12]~output .bus_hold = "false";
defparam \RD2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \RD2[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[13]~output .bus_hold = "false";
defparam \RD2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \RD2[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[14]~output .bus_hold = "false";
defparam \RD2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \RD2[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[15]~output .bus_hold = "false";
defparam \RD2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \RD2[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[16]~output .bus_hold = "false";
defparam \RD2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \RD2[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[17]~output .bus_hold = "false";
defparam \RD2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \RD2[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[18]~output .bus_hold = "false";
defparam \RD2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \RD2[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[19]~output .bus_hold = "false";
defparam \RD2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \RD2[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[20]~output .bus_hold = "false";
defparam \RD2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \RD2[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[21]~output .bus_hold = "false";
defparam \RD2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \RD2[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[22]~output .bus_hold = "false";
defparam \RD2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \RD2[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[23]~output .bus_hold = "false";
defparam \RD2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \RD2[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[24]~output .bus_hold = "false";
defparam \RD2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \RD2[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[25]~output .bus_hold = "false";
defparam \RD2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \RD2[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[26]~output .bus_hold = "false";
defparam \RD2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \RD2[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[27]~output .bus_hold = "false";
defparam \RD2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \RD2[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[28]~output .bus_hold = "false";
defparam \RD2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \RD2[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[29]~output .bus_hold = "false";
defparam \RD2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \RD2[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[30]~output .bus_hold = "false";
defparam \RD2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \RD2[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[31]~output .bus_hold = "false";
defparam \RD2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \prode_register_file[0]~output (
	.i(!\r_f|rf_regs[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[0]~output .bus_hold = "false";
defparam \prode_register_file[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \prode_register_file[1]~output (
	.i(\r_f|rf_regs[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[1]~output .bus_hold = "false";
defparam \prode_register_file[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \prode_register_file[2]~output (
	.i(\r_f|rf_regs[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[2]~output .bus_hold = "false";
defparam \prode_register_file[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \prode_register_file[3]~output (
	.i(\r_f|rf_regs[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[3]~output .bus_hold = "false";
defparam \prode_register_file[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \prode_register_file[4]~output (
	.i(\r_f|rf_regs[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[4]~output .bus_hold = "false";
defparam \prode_register_file[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \prode_register_file[5]~output (
	.i(\r_f|rf_regs[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[5]~output .bus_hold = "false";
defparam \prode_register_file[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \prode_register_file[6]~output (
	.i(\r_f|rf_regs[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[6]~output .bus_hold = "false";
defparam \prode_register_file[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \prode_register_file[7]~output (
	.i(\r_f|rf_regs[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[7]~output .bus_hold = "false";
defparam \prode_register_file[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \prode_register_file[8]~output (
	.i(\r_f|rf_regs[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[8]~output .bus_hold = "false";
defparam \prode_register_file[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \prode_register_file[9]~output (
	.i(\r_f|rf_regs[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[9]~output .bus_hold = "false";
defparam \prode_register_file[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \prode_register_file[10]~output (
	.i(\r_f|rf_regs[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[10]~output .bus_hold = "false";
defparam \prode_register_file[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \prode_register_file[11]~output (
	.i(\r_f|rf_regs[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[11]~output .bus_hold = "false";
defparam \prode_register_file[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \prode_register_file[12]~output (
	.i(\r_f|rf_regs[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[12]~output .bus_hold = "false";
defparam \prode_register_file[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \prode_register_file[13]~output (
	.i(\r_f|rf_regs[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[13]~output .bus_hold = "false";
defparam \prode_register_file[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \prode_register_file[14]~output (
	.i(\r_f|rf_regs[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[14]~output .bus_hold = "false";
defparam \prode_register_file[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \prode_register_file[15]~output (
	.i(\r_f|rf_regs[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[15]~output .bus_hold = "false";
defparam \prode_register_file[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \prode_register_file[16]~output (
	.i(\r_f|rf_regs[1][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[16]~output .bus_hold = "false";
defparam \prode_register_file[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \prode_register_file[17]~output (
	.i(\r_f|rf_regs[1][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[17]~output .bus_hold = "false";
defparam \prode_register_file[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \prode_register_file[18]~output (
	.i(\r_f|rf_regs[1][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[18]~output .bus_hold = "false";
defparam \prode_register_file[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \prode_register_file[19]~output (
	.i(\r_f|rf_regs[1][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[19]~output .bus_hold = "false";
defparam \prode_register_file[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \prode_register_file[20]~output (
	.i(\r_f|rf_regs[1][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[20]~output .bus_hold = "false";
defparam \prode_register_file[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \prode_register_file[21]~output (
	.i(\r_f|rf_regs[1][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[21]~output .bus_hold = "false";
defparam \prode_register_file[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \prode_register_file[22]~output (
	.i(\r_f|rf_regs[1][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[22]~output .bus_hold = "false";
defparam \prode_register_file[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \prode_register_file[23]~output (
	.i(\r_f|rf_regs[1][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[23]~output .bus_hold = "false";
defparam \prode_register_file[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \prode_register_file[24]~output (
	.i(\r_f|rf_regs[1][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[24]~output .bus_hold = "false";
defparam \prode_register_file[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \prode_register_file[25]~output (
	.i(\r_f|rf_regs[1][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[25]~output .bus_hold = "false";
defparam \prode_register_file[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \prode_register_file[26]~output (
	.i(\r_f|rf_regs[1][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[26]~output .bus_hold = "false";
defparam \prode_register_file[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \prode_register_file[27]~output (
	.i(\r_f|rf_regs[1][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[27]~output .bus_hold = "false";
defparam \prode_register_file[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \prode_register_file[28]~output (
	.i(\r_f|rf_regs[1][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[28]~output .bus_hold = "false";
defparam \prode_register_file[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \prode_register_file[29]~output (
	.i(\r_f|rf_regs[1][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[29]~output .bus_hold = "false";
defparam \prode_register_file[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N2
cycloneive_io_obuf \prode_register_file[30]~output (
	.i(\r_f|rf_regs[1][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[30]~output .bus_hold = "false";
defparam \prode_register_file[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \prode_register_file[31]~output (
	.i(\r_f|rf_regs[1][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[31]~output .bus_hold = "false";
defparam \prode_register_file[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \display_led[0]~output (
	.i(\t2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[0]~output .bus_hold = "false";
defparam \display_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \display_led[1]~output (
	.i(\t2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[1]~output .bus_hold = "false";
defparam \display_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \display_led[2]~output (
	.i(\t2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[2]~output .bus_hold = "false";
defparam \display_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \display_led[3]~output (
	.i(\t2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[3]~output .bus_hold = "false";
defparam \display_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \display_led[4]~output (
	.i(\t2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[4]~output .bus_hold = "false";
defparam \display_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \display_led[5]~output (
	.i(\t2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[5]~output .bus_hold = "false";
defparam \display_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \display_led[6]~output (
	.i(!\t2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[6]~output .bus_hold = "false";
defparam \display_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N26
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\sw[0]~input_o  & \sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0F00;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N16
cycloneive_lcell_comb \r_f|Mux29~0 (
// Equation(s):
// \r_f|Mux29~0_combout  = (\sw[1]~input_o ) # (!\sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux29~0 .lut_mask = 16'hFF0F;
defparam \r_f|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N16
cycloneive_lcell_comb \t1|Add0~65 (
// Equation(s):
// \t1|Add0~65_cout  = CARRY((\Equal1~0_combout ) # (\r_f|Mux29~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\t1|Add0~65_cout ));
// synopsys translate_off
defparam \t1|Add0~65 .lut_mask = 16'h00EE;
defparam \t1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N18
cycloneive_lcell_comb \t1|Add0~66 (
// Equation(s):
// \t1|Add0~66_combout  = !\t1|Add0~65_cout 
// \t1|Add0~67  = CARRY(!\t1|Add0~65_cout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~65_cout ),
	.combout(\t1|Add0~66_combout ),
	.cout(\t1|Add0~67 ));
// synopsys translate_off
defparam \t1|Add0~66 .lut_mask = 16'h0F0F;
defparam \t1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N14
cycloneive_lcell_comb \t1|Add0~131 (
// Equation(s):
// \t1|Add0~131_combout  = (\t1|Add0~66_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~66_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~131 .lut_mask = 16'h0CC0;
defparam \t1|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N20
cycloneive_lcell_comb \t1|Add0~68 (
// Equation(s):
// \t1|Add0~68_combout  = ((\Equal1~0_combout  $ (\r_f|Mux29~0_combout  $ (!\t1|Add0~67 )))) # (GND)
// \t1|Add0~69  = CARRY((\Equal1~0_combout  & ((\r_f|Mux29~0_combout ) # (!\t1|Add0~67 ))) # (!\Equal1~0_combout  & (\r_f|Mux29~0_combout  & !\t1|Add0~67 )))

	.dataa(\Equal1~0_combout ),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~67 ),
	.combout(\t1|Add0~68_combout ),
	.cout(\t1|Add0~69 ));
// synopsys translate_off
defparam \t1|Add0~68 .lut_mask = 16'h698E;
defparam \t1|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N4
cycloneive_lcell_comb \t1|Add0~132 (
// Equation(s):
// \t1|Add0~132_combout  = (\t1|Add0~68_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~68_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~132 .lut_mask = 16'h0CC0;
defparam \t1|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N22
cycloneive_lcell_comb \t1|Add0~70 (
// Equation(s):
// \t1|Add0~70_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~69 )) # (!\r_f|Mux29~0_combout  & (\t1|Add0~69  & VCC))
// \t1|Add0~71  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~69 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~69 ),
	.combout(\t1|Add0~70_combout ),
	.cout(\t1|Add0~71 ));
// synopsys translate_off
defparam \t1|Add0~70 .lut_mask = 16'h5A0A;
defparam \t1|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N6
cycloneive_lcell_comb \t1|Add0~133 (
// Equation(s):
// \t1|Add0~133_combout  = (\t1|Add0~70_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~70_combout ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~133 .lut_mask = 16'h0AA0;
defparam \t1|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N8
cycloneive_lcell_comb \t1|Add0~72 (
// Equation(s):
// \t1|Add0~72_combout  = \sw[0]~input_o  $ (!\sw[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~72 .lut_mask = 16'hF00F;
defparam \t1|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N24
cycloneive_lcell_comb \t1|Add0~73 (
// Equation(s):
// \t1|Add0~73_combout  = ((\Equal1~0_combout  $ (\t1|Add0~72_combout  $ (!\t1|Add0~71 )))) # (GND)
// \t1|Add0~74  = CARRY((\Equal1~0_combout  & ((\t1|Add0~72_combout ) # (!\t1|Add0~71 ))) # (!\Equal1~0_combout  & (\t1|Add0~72_combout  & !\t1|Add0~71 )))

	.dataa(\Equal1~0_combout ),
	.datab(\t1|Add0~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~71 ),
	.combout(\t1|Add0~73_combout ),
	.cout(\t1|Add0~74 ));
// synopsys translate_off
defparam \t1|Add0~73 .lut_mask = 16'h698E;
defparam \t1|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N0
cycloneive_lcell_comb \t1|Add0~134 (
// Equation(s):
// \t1|Add0~134_combout  = (\t1|Add0~73_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~73_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~134 .lut_mask = 16'h0CC0;
defparam \t1|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N26
cycloneive_lcell_comb \t1|Add0~75 (
// Equation(s):
// \t1|Add0~75_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~74 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~74 ) # (GND)))
// \t1|Add0~76  = CARRY((!\t1|Add0~74 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~74 ),
	.combout(\t1|Add0~75_combout ),
	.cout(\t1|Add0~76 ));
// synopsys translate_off
defparam \t1|Add0~75 .lut_mask = 16'h5A5F;
defparam \t1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N26
cycloneive_lcell_comb \t1|Add0~135 (
// Equation(s):
// \t1|Add0~135_combout  = (\t1|Add0~75_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~75_combout ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~135 .lut_mask = 16'h2288;
defparam \t1|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N28
cycloneive_lcell_comb \t1|Add0~77 (
// Equation(s):
// \t1|Add0~77_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~76  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~76  & VCC))
// \t1|Add0~78  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~76 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~76 ),
	.combout(\t1|Add0~77_combout ),
	.cout(\t1|Add0~78 ));
// synopsys translate_off
defparam \t1|Add0~77 .lut_mask = 16'hA50A;
defparam \t1|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N2
cycloneive_lcell_comb \t1|Add0~136 (
// Equation(s):
// \t1|Add0~136_combout  = (\t1|Add0~77_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~77_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~136 .lut_mask = 16'h0CC0;
defparam \t1|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N30
cycloneive_lcell_comb \t1|Add0~79 (
// Equation(s):
// \t1|Add0~79_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~78 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~78 ) # (GND)))
// \t1|Add0~80  = CARRY((!\t1|Add0~78 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~78 ),
	.combout(\t1|Add0~79_combout ),
	.cout(\t1|Add0~80 ));
// synopsys translate_off
defparam \t1|Add0~79 .lut_mask = 16'h5A5F;
defparam \t1|Add0~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N12
cycloneive_lcell_comb \t1|Add0~137 (
// Equation(s):
// \t1|Add0~137_combout  = (\t1|Add0~79_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~79_combout ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~137 .lut_mask = 16'h0AA0;
defparam \t1|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N0
cycloneive_lcell_comb \t1|Add0~81 (
// Equation(s):
// \t1|Add0~81_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~80  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~80  & VCC))
// \t1|Add0~82  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~80 ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~80 ),
	.combout(\t1|Add0~81_combout ),
	.cout(\t1|Add0~82 ));
// synopsys translate_off
defparam \t1|Add0~81 .lut_mask = 16'hC30C;
defparam \t1|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N4
cycloneive_lcell_comb \t1|Add0~138 (
// Equation(s):
// \t1|Add0~138_combout  = (\t1|Add0~81_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~81_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~138 .lut_mask = 16'h30C0;
defparam \t1|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N2
cycloneive_lcell_comb \t1|Add0~83 (
// Equation(s):
// \t1|Add0~83_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~82 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~82 ) # (GND)))
// \t1|Add0~84  = CARRY((!\t1|Add0~82 ) # (!\r_f|Mux29~0_combout ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~82 ),
	.combout(\t1|Add0~83_combout ),
	.cout(\t1|Add0~84 ));
// synopsys translate_off
defparam \t1|Add0~83 .lut_mask = 16'h3C3F;
defparam \t1|Add0~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N30
cycloneive_lcell_comb \t1|Add0~139 (
// Equation(s):
// \t1|Add0~139_combout  = (\t1|Add0~83_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~83_combout ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~139 .lut_mask = 16'h2288;
defparam \t1|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N4
cycloneive_lcell_comb \t1|Add0~85 (
// Equation(s):
// \t1|Add0~85_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~84  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~84  & VCC))
// \t1|Add0~86  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~84 ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~84 ),
	.combout(\t1|Add0~85_combout ),
	.cout(\t1|Add0~86 ));
// synopsys translate_off
defparam \t1|Add0~85 .lut_mask = 16'hC30C;
defparam \t1|Add0~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N0
cycloneive_lcell_comb \t1|Add0~140 (
// Equation(s):
// \t1|Add0~140_combout  = (\t1|Add0~85_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~85_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~140 .lut_mask = 16'h30C0;
defparam \t1|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N6
cycloneive_lcell_comb \t1|Add0~87 (
// Equation(s):
// \t1|Add0~87_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~86 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~86 ) # (GND)))
// \t1|Add0~88  = CARRY((!\t1|Add0~86 ) # (!\r_f|Mux29~0_combout ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~86 ),
	.combout(\t1|Add0~87_combout ),
	.cout(\t1|Add0~88 ));
// synopsys translate_off
defparam \t1|Add0~87 .lut_mask = 16'h3C3F;
defparam \t1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N10
cycloneive_lcell_comb \t1|Add0~141 (
// Equation(s):
// \t1|Add0~141_combout  = (\t1|Add0~87_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~87_combout ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~141 .lut_mask = 16'h2288;
defparam \t1|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N8
cycloneive_lcell_comb \t1|Add0~89 (
// Equation(s):
// \t1|Add0~89_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~88  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~88  & VCC))
// \t1|Add0~90  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~88 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~88 ),
	.combout(\t1|Add0~89_combout ),
	.cout(\t1|Add0~90 ));
// synopsys translate_off
defparam \t1|Add0~89 .lut_mask = 16'hA50A;
defparam \t1|Add0~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N20
cycloneive_lcell_comb \t1|Add0~142 (
// Equation(s):
// \t1|Add0~142_combout  = (\t1|Add0~89_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~89_combout ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~142 .lut_mask = 16'h0AA0;
defparam \t1|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N10
cycloneive_lcell_comb \t1|Add0~91 (
// Equation(s):
// \t1|Add0~91_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~90 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~90 ) # (GND)))
// \t1|Add0~92  = CARRY((!\t1|Add0~90 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~90 ),
	.combout(\t1|Add0~91_combout ),
	.cout(\t1|Add0~92 ));
// synopsys translate_off
defparam \t1|Add0~91 .lut_mask = 16'h5A5F;
defparam \t1|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N22
cycloneive_lcell_comb \t1|Add0~143 (
// Equation(s):
// \t1|Add0~143_combout  = (\t1|Add0~91_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~91_combout ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~143 .lut_mask = 16'h0AA0;
defparam \t1|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N12
cycloneive_lcell_comb \t1|Add0~93 (
// Equation(s):
// \t1|Add0~93_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~92  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~92  & VCC))
// \t1|Add0~94  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~92 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~92 ),
	.combout(\t1|Add0~93_combout ),
	.cout(\t1|Add0~94 ));
// synopsys translate_off
defparam \t1|Add0~93 .lut_mask = 16'hA50A;
defparam \t1|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N12
cycloneive_lcell_comb \t1|Add0~144 (
// Equation(s):
// \t1|Add0~144_combout  = (\t1|Add0~93_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~93_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~144 .lut_mask = 16'h30C0;
defparam \t1|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N14
cycloneive_lcell_comb \t1|Add0~95 (
// Equation(s):
// \t1|Add0~95_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~94 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~94 ) # (GND)))
// \t1|Add0~96  = CARRY((!\t1|Add0~94 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~94 ),
	.combout(\t1|Add0~95_combout ),
	.cout(\t1|Add0~96 ));
// synopsys translate_off
defparam \t1|Add0~95 .lut_mask = 16'h5A5F;
defparam \t1|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N22
cycloneive_lcell_comb \t1|Add0~145 (
// Equation(s):
// \t1|Add0~145_combout  = (\t1|Add0~95_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~95_combout ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~145 .lut_mask = 16'h2288;
defparam \t1|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N16
cycloneive_lcell_comb \t1|Add0~97 (
// Equation(s):
// \t1|Add0~97_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~96  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~96  & VCC))
// \t1|Add0~98  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~96 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~96 ),
	.combout(\t1|Add0~97_combout ),
	.cout(\t1|Add0~98 ));
// synopsys translate_off
defparam \t1|Add0~97 .lut_mask = 16'hA50A;
defparam \t1|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N24
cycloneive_lcell_comb \t1|Add0~146 (
// Equation(s):
// \t1|Add0~146_combout  = (\t1|Add0~97_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~97_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~146 .lut_mask = 16'h30C0;
defparam \t1|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N18
cycloneive_lcell_comb \t1|Add0~99 (
// Equation(s):
// \t1|Add0~99_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~98 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~98 ) # (GND)))
// \t1|Add0~100  = CARRY((!\t1|Add0~98 ) # (!\r_f|Mux29~0_combout ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~98 ),
	.combout(\t1|Add0~99_combout ),
	.cout(\t1|Add0~100 ));
// synopsys translate_off
defparam \t1|Add0~99 .lut_mask = 16'h3C3F;
defparam \t1|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N8
cycloneive_lcell_comb \t1|Add0~147 (
// Equation(s):
// \t1|Add0~147_combout  = (\t1|Add0~99_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~99_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~147 .lut_mask = 16'h0CC0;
defparam \t1|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N20
cycloneive_lcell_comb \t1|Add0~101 (
// Equation(s):
// \t1|Add0~101_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~100  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~100  & VCC))
// \t1|Add0~102  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~100 ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~100 ),
	.combout(\t1|Add0~101_combout ),
	.cout(\t1|Add0~102 ));
// synopsys translate_off
defparam \t1|Add0~101 .lut_mask = 16'hC30C;
defparam \t1|Add0~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N2
cycloneive_lcell_comb \t1|Add0~148 (
// Equation(s):
// \t1|Add0~148_combout  = (\t1|Add0~101_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~101_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~148 .lut_mask = 16'h30C0;
defparam \t1|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N22
cycloneive_lcell_comb \t1|Add0~103 (
// Equation(s):
// \t1|Add0~103_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~102 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~102 ) # (GND)))
// \t1|Add0~104  = CARRY((!\t1|Add0~102 ) # (!\r_f|Mux29~0_combout ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~102 ),
	.combout(\t1|Add0~103_combout ),
	.cout(\t1|Add0~104 ));
// synopsys translate_off
defparam \t1|Add0~103 .lut_mask = 16'h3C3F;
defparam \t1|Add0~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N20
cycloneive_lcell_comb \t1|Add0~149 (
// Equation(s):
// \t1|Add0~149_combout  = (\t1|Add0~103_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~103_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~149 .lut_mask = 16'h30C0;
defparam \t1|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N24
cycloneive_lcell_comb \t1|Add0~105 (
// Equation(s):
// \t1|Add0~105_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~104  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~104  & VCC))
// \t1|Add0~106  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~104 ))

	.dataa(gnd),
	.datab(\r_f|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~104 ),
	.combout(\t1|Add0~105_combout ),
	.cout(\t1|Add0~106 ));
// synopsys translate_off
defparam \t1|Add0~105 .lut_mask = 16'hC30C;
defparam \t1|Add0~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N10
cycloneive_lcell_comb \t1|Add0~150 (
// Equation(s):
// \t1|Add0~150_combout  = (\t1|Add0~105_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~105_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~150 .lut_mask = 16'h0CC0;
defparam \t1|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N26
cycloneive_lcell_comb \t1|Add0~107 (
// Equation(s):
// \t1|Add0~107_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~106 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~106 ) # (GND)))
// \t1|Add0~108  = CARRY((!\t1|Add0~106 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~106 ),
	.combout(\t1|Add0~107_combout ),
	.cout(\t1|Add0~108 ));
// synopsys translate_off
defparam \t1|Add0~107 .lut_mask = 16'h5A5F;
defparam \t1|Add0~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N14
cycloneive_lcell_comb \t1|Add0~151 (
// Equation(s):
// \t1|Add0~151_combout  = (\t1|Add0~107_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~107_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~151 .lut_mask = 16'h30C0;
defparam \t1|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N28
cycloneive_lcell_comb \t1|Add0~109 (
// Equation(s):
// \t1|Add0~109_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~108  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~108  & VCC))
// \t1|Add0~110  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~108 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~108 ),
	.combout(\t1|Add0~109_combout ),
	.cout(\t1|Add0~110 ));
// synopsys translate_off
defparam \t1|Add0~109 .lut_mask = 16'hA50A;
defparam \t1|Add0~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N16
cycloneive_lcell_comb \t1|Add0~152 (
// Equation(s):
// \t1|Add0~152_combout  = (\t1|Add0~109_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~109_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~152 .lut_mask = 16'h30C0;
defparam \t1|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y69_N30
cycloneive_lcell_comb \t1|Add0~111 (
// Equation(s):
// \t1|Add0~111_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~110 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~110 ) # (GND)))
// \t1|Add0~112  = CARRY((!\t1|Add0~110 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~110 ),
	.combout(\t1|Add0~111_combout ),
	.cout(\t1|Add0~112 ));
// synopsys translate_off
defparam \t1|Add0~111 .lut_mask = 16'h5A5F;
defparam \t1|Add0~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N18
cycloneive_lcell_comb \t1|Add0~153 (
// Equation(s):
// \t1|Add0~153_combout  = (\t1|Add0~111_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~111_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~153 .lut_mask = 16'h30C0;
defparam \t1|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N0
cycloneive_lcell_comb \t1|Add0~113 (
// Equation(s):
// \t1|Add0~113_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~112  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~112  & VCC))
// \t1|Add0~114  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~112 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~112 ),
	.combout(\t1|Add0~113_combout ),
	.cout(\t1|Add0~114 ));
// synopsys translate_off
defparam \t1|Add0~113 .lut_mask = 16'hA50A;
defparam \t1|Add0~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N12
cycloneive_lcell_comb \t1|Add0~154 (
// Equation(s):
// \t1|Add0~154_combout  = (\t1|Add0~113_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~113_combout ),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~154 .lut_mask = 16'h0CC0;
defparam \t1|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N2
cycloneive_lcell_comb \t1|Add0~115 (
// Equation(s):
// \t1|Add0~115_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~114 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~114 ) # (GND)))
// \t1|Add0~116  = CARRY((!\t1|Add0~114 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~114 ),
	.combout(\t1|Add0~115_combout ),
	.cout(\t1|Add0~116 ));
// synopsys translate_off
defparam \t1|Add0~115 .lut_mask = 16'h5A5F;
defparam \t1|Add0~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N26
cycloneive_lcell_comb \t1|Add0~155 (
// Equation(s):
// \t1|Add0~155_combout  = (\t1|Add0~115_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~115_combout ),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~155 .lut_mask = 16'h0CC0;
defparam \t1|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N4
cycloneive_lcell_comb \t1|Add0~117 (
// Equation(s):
// \t1|Add0~117_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~116  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~116  & VCC))
// \t1|Add0~118  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~116 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~116 ),
	.combout(\t1|Add0~117_combout ),
	.cout(\t1|Add0~118 ));
// synopsys translate_off
defparam \t1|Add0~117 .lut_mask = 16'hA50A;
defparam \t1|Add0~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N28
cycloneive_lcell_comb \t1|Add0~156 (
// Equation(s):
// \t1|Add0~156_combout  = (\t1|Add0~117_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~117_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~156 .lut_mask = 16'h30C0;
defparam \t1|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N6
cycloneive_lcell_comb \t1|Add0~119 (
// Equation(s):
// \t1|Add0~119_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~118 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~118 ) # (GND)))
// \t1|Add0~120  = CARRY((!\t1|Add0~118 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~118 ),
	.combout(\t1|Add0~119_combout ),
	.cout(\t1|Add0~120 ));
// synopsys translate_off
defparam \t1|Add0~119 .lut_mask = 16'h5A5F;
defparam \t1|Add0~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N6
cycloneive_lcell_comb \t1|Add0~157 (
// Equation(s):
// \t1|Add0~157_combout  = (\t1|Add0~119_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\t1|Add0~119_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~157 .lut_mask = 16'h30C0;
defparam \t1|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N8
cycloneive_lcell_comb \t1|Add0~121 (
// Equation(s):
// \t1|Add0~121_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~120  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~120  & VCC))
// \t1|Add0~122  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~120 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~120 ),
	.combout(\t1|Add0~121_combout ),
	.cout(\t1|Add0~122 ));
// synopsys translate_off
defparam \t1|Add0~121 .lut_mask = 16'hA50A;
defparam \t1|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N28
cycloneive_lcell_comb \t1|Add0~158 (
// Equation(s):
// \t1|Add0~158_combout  = (\t1|Add0~121_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~121_combout ),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~158 .lut_mask = 16'h0CC0;
defparam \t1|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N10
cycloneive_lcell_comb \t1|Add0~123 (
// Equation(s):
// \t1|Add0~123_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~122 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~122 ) # (GND)))
// \t1|Add0~124  = CARRY((!\t1|Add0~122 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~122 ),
	.combout(\t1|Add0~123_combout ),
	.cout(\t1|Add0~124 ));
// synopsys translate_off
defparam \t1|Add0~123 .lut_mask = 16'h5A5F;
defparam \t1|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N30
cycloneive_lcell_comb \t1|Add0~159 (
// Equation(s):
// \t1|Add0~159_combout  = (\t1|Add0~123_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\t1|Add0~123_combout ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~159_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~159 .lut_mask = 16'h0AA0;
defparam \t1|Add0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N12
cycloneive_lcell_comb \t1|Add0~125 (
// Equation(s):
// \t1|Add0~125_combout  = (\r_f|Mux29~0_combout  & (\t1|Add0~124  $ (GND))) # (!\r_f|Mux29~0_combout  & (!\t1|Add0~124  & VCC))
// \t1|Add0~126  = CARRY((\r_f|Mux29~0_combout  & !\t1|Add0~124 ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~124 ),
	.combout(\t1|Add0~125_combout ),
	.cout(\t1|Add0~126 ));
// synopsys translate_off
defparam \t1|Add0~125 .lut_mask = 16'hA50A;
defparam \t1|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y69_N24
cycloneive_lcell_comb \t1|Add0~160 (
// Equation(s):
// \t1|Add0~160_combout  = (\t1|Add0~125_combout  & (\sw[0]~input_o  $ (\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\t1|Add0~125_combout ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~160 .lut_mask = 16'h50A0;
defparam \t1|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N14
cycloneive_lcell_comb \t1|Add0~127 (
// Equation(s):
// \t1|Add0~127_combout  = (\r_f|Mux29~0_combout  & (!\t1|Add0~126 )) # (!\r_f|Mux29~0_combout  & ((\t1|Add0~126 ) # (GND)))
// \t1|Add0~128  = CARRY((!\t1|Add0~126 ) # (!\r_f|Mux29~0_combout ))

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~126 ),
	.combout(\t1|Add0~127_combout ),
	.cout(\t1|Add0~128 ));
// synopsys translate_off
defparam \t1|Add0~127 .lut_mask = 16'h5A5F;
defparam \t1|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N22
cycloneive_lcell_comb \t1|Add0~161 (
// Equation(s):
// \t1|Add0~161_combout  = (\t1|Add0~127_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~127_combout ),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~161 .lut_mask = 16'h0CC0;
defparam \t1|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N16
cycloneive_lcell_comb \t1|Add0~129 (
// Equation(s):
// \t1|Add0~129_combout  = \r_f|Mux29~0_combout  $ (!\t1|Add0~128 )

	.dataa(\r_f|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\t1|Add0~128 ),
	.combout(\t1|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~129 .lut_mask = 16'hA5A5;
defparam \t1|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y68_N24
cycloneive_lcell_comb \t1|Add0~162 (
// Equation(s):
// \t1|Add0~162_combout  = (\t1|Add0~129_combout  & (\sw[1]~input_o  $ (\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\t1|Add0~129_combout ),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~162 .lut_mask = 16'h0CC0;
defparam \t1|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y70_N10
cycloneive_lcell_comb \r_f|rf_regs[1][0]~0 (
// Equation(s):
// \r_f|rf_regs[1][0]~0_combout  = !\t1|Add0~131_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\t1|Add0~131_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|rf_regs[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|rf_regs[1][0]~0 .lut_mask = 16'h0F0F;
defparam \r_f|rf_regs[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y69_N8
cycloneive_lcell_comb \inst_ex[28]~0 (
// Equation(s):
// \inst_ex[28]~0_combout  = \sw[0]~input_o  $ (\sw[1]~input_o )

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\inst_ex[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ex[28]~0 .lut_mask = 16'h33CC;
defparam \inst_ex[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y70_N11
dffeas \r_f|rf_regs[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|rf_regs[1][0]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][0] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y70_N5
dffeas \r_f|rf_regs[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~132_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][1] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y70_N7
dffeas \r_f|rf_regs[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~133_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][2] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y70_N1
dffeas \r_f|rf_regs[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~134_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][3] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N27
dffeas \r_f|rf_regs[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~135_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][4] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y70_N3
dffeas \r_f|rf_regs[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~136_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][5] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y70_N13
dffeas \r_f|rf_regs[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~137_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][6] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N5
dffeas \r_f|rf_regs[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~138_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][7] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N31
dffeas \r_f|rf_regs[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~139_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][8] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N1
dffeas \r_f|rf_regs[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~140_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][9] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N11
dffeas \r_f|rf_regs[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~141_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][10] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N21
dffeas \r_f|rf_regs[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~142_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][11] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N23
dffeas \r_f|rf_regs[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~143_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][12] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N13
dffeas \r_f|rf_regs[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~144_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][13] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N23
dffeas \r_f|rf_regs[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~145_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][14] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N25
dffeas \r_f|rf_regs[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~146_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][15] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N9
dffeas \r_f|rf_regs[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~147_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][16] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N3
dffeas \r_f|rf_regs[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~148_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][17] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N21
dffeas \r_f|rf_regs[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~149_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][18] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N11
dffeas \r_f|rf_regs[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~150_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][19] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N15
dffeas \r_f|rf_regs[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~151_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][20] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N17
dffeas \r_f|rf_regs[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~152_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][21] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N19
dffeas \r_f|rf_regs[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~153_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][22] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N13
dffeas \r_f|rf_regs[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~154_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][23] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y68_N27
dffeas \r_f|rf_regs[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~155_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][24] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N29
dffeas \r_f|rf_regs[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~156_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][25] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y69_N7
dffeas \r_f|rf_regs[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~157_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][26] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y68_N29
dffeas \r_f|rf_regs[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~158_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][27] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N31
dffeas \r_f|rf_regs[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~159_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][28] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y69_N25
dffeas \r_f|rf_regs[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~160_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][29] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y68_N23
dffeas \r_f|rf_regs[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~161_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][30] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y68_N25
dffeas \r_f|rf_regs[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\t1|Add0~162_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_ex[28]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|rf_regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|rf_regs[1][31] .is_wysiwyg = "true";
defparam \r_f|rf_regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N24
cycloneive_lcell_comb \t2|WideOr6~0 (
// Equation(s):
// \t2|WideOr6~0_combout  = (\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][1]~q  & (\r_f|rf_regs[1][0]~q  $ (\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][3]~q  $ (!\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr6~0 .lut_mask = 16'h1029;
defparam \t2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N10
cycloneive_lcell_comb \t2|WideOr5~0 (
// Equation(s):
// \t2|WideOr5~0_combout  = (\r_f|rf_regs[1][3]~q  & ((\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][2]~q )) # (!\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][1]~q ))))) # (!\r_f|rf_regs[1][3]~q  & (\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][0]~q  $ 
// (!\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr5~0 .lut_mask = 16'hB882;
defparam \t2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N4
cycloneive_lcell_comb \t2|WideOr4~0 (
// Equation(s):
// \t2|WideOr4~0_combout  = (\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][3]~q  & ((\r_f|rf_regs[1][0]~q ) # (\r_f|rf_regs[1][1]~q )))) # (!\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][0]~q  & (!\r_f|rf_regs[1][3]~q  & \r_f|rf_regs[1][1]~q )))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr4~0 .lut_mask = 16'hA480;
defparam \t2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N14
cycloneive_lcell_comb \t2|WideOr3~0 (
// Equation(s):
// \t2|WideOr3~0_combout  = (\r_f|rf_regs[1][1]~q  & ((\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q )) # (!\r_f|rf_regs[1][2]~q  & (\r_f|rf_regs[1][0]~q  & \r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][1]~q  & (!\r_f|rf_regs[1][3]~q  & 
// (\r_f|rf_regs[1][2]~q  $ (!\r_f|rf_regs[1][0]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr3~0 .lut_mask = 16'h6209;
defparam \t2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N8
cycloneive_lcell_comb \t2|WideOr2~0 (
// Equation(s):
// \t2|WideOr2~0_combout  = (\r_f|rf_regs[1][1]~q  & (((!\r_f|rf_regs[1][0]~q  & !\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][1]~q  & ((\r_f|rf_regs[1][2]~q  & ((!\r_f|rf_regs[1][3]~q ))) # (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr2~0 .lut_mask = 16'h031B;
defparam \t2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N2
cycloneive_lcell_comb \t2|WideOr1~0 (
// Equation(s):
// \t2|WideOr1~0_combout  = (\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][0]~q  & (\r_f|rf_regs[1][3]~q  $ (\r_f|rf_regs[1][1]~q )))) # (!\r_f|rf_regs[1][2]~q  & (!\r_f|rf_regs[1][3]~q  & ((\r_f|rf_regs[1][1]~q ) # (!\r_f|rf_regs[1][0]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr1~0 .lut_mask = 16'h0721;
defparam \t2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y72_N12
cycloneive_lcell_comb \t2|WideOr0~0 (
// Equation(s):
// \t2|WideOr0~0_combout  = (\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][1]~q ) # (\r_f|rf_regs[1][2]~q  $ (\r_f|rf_regs[1][3]~q )))) # (!\r_f|rf_regs[1][0]~q  & ((\r_f|rf_regs[1][3]~q ) # (\r_f|rf_regs[1][2]~q  $ (\r_f|rf_regs[1][1]~q ))))

	.dataa(\r_f|rf_regs[1][2]~q ),
	.datab(\r_f|rf_regs[1][0]~q ),
	.datac(\r_f|rf_regs[1][3]~q ),
	.datad(\r_f|rf_regs[1][1]~q ),
	.cin(gnd),
	.combout(\t2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t2|WideOr0~0 .lut_mask = 16'hFD7A;
defparam \t2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign RD1[0] = \RD1[0]~output_o ;

assign RD1[1] = \RD1[1]~output_o ;

assign RD1[2] = \RD1[2]~output_o ;

assign RD1[3] = \RD1[3]~output_o ;

assign RD1[4] = \RD1[4]~output_o ;

assign RD1[5] = \RD1[5]~output_o ;

assign RD1[6] = \RD1[6]~output_o ;

assign RD1[7] = \RD1[7]~output_o ;

assign RD1[8] = \RD1[8]~output_o ;

assign RD1[9] = \RD1[9]~output_o ;

assign RD1[10] = \RD1[10]~output_o ;

assign RD1[11] = \RD1[11]~output_o ;

assign RD1[12] = \RD1[12]~output_o ;

assign RD1[13] = \RD1[13]~output_o ;

assign RD1[14] = \RD1[14]~output_o ;

assign RD1[15] = \RD1[15]~output_o ;

assign RD1[16] = \RD1[16]~output_o ;

assign RD1[17] = \RD1[17]~output_o ;

assign RD1[18] = \RD1[18]~output_o ;

assign RD1[19] = \RD1[19]~output_o ;

assign RD1[20] = \RD1[20]~output_o ;

assign RD1[21] = \RD1[21]~output_o ;

assign RD1[22] = \RD1[22]~output_o ;

assign RD1[23] = \RD1[23]~output_o ;

assign RD1[24] = \RD1[24]~output_o ;

assign RD1[25] = \RD1[25]~output_o ;

assign RD1[26] = \RD1[26]~output_o ;

assign RD1[27] = \RD1[27]~output_o ;

assign RD1[28] = \RD1[28]~output_o ;

assign RD1[29] = \RD1[29]~output_o ;

assign RD1[30] = \RD1[30]~output_o ;

assign RD1[31] = \RD1[31]~output_o ;

assign RD2[0] = \RD2[0]~output_o ;

assign RD2[1] = \RD2[1]~output_o ;

assign RD2[2] = \RD2[2]~output_o ;

assign RD2[3] = \RD2[3]~output_o ;

assign RD2[4] = \RD2[4]~output_o ;

assign RD2[5] = \RD2[5]~output_o ;

assign RD2[6] = \RD2[6]~output_o ;

assign RD2[7] = \RD2[7]~output_o ;

assign RD2[8] = \RD2[8]~output_o ;

assign RD2[9] = \RD2[9]~output_o ;

assign RD2[10] = \RD2[10]~output_o ;

assign RD2[11] = \RD2[11]~output_o ;

assign RD2[12] = \RD2[12]~output_o ;

assign RD2[13] = \RD2[13]~output_o ;

assign RD2[14] = \RD2[14]~output_o ;

assign RD2[15] = \RD2[15]~output_o ;

assign RD2[16] = \RD2[16]~output_o ;

assign RD2[17] = \RD2[17]~output_o ;

assign RD2[18] = \RD2[18]~output_o ;

assign RD2[19] = \RD2[19]~output_o ;

assign RD2[20] = \RD2[20]~output_o ;

assign RD2[21] = \RD2[21]~output_o ;

assign RD2[22] = \RD2[22]~output_o ;

assign RD2[23] = \RD2[23]~output_o ;

assign RD2[24] = \RD2[24]~output_o ;

assign RD2[25] = \RD2[25]~output_o ;

assign RD2[26] = \RD2[26]~output_o ;

assign RD2[27] = \RD2[27]~output_o ;

assign RD2[28] = \RD2[28]~output_o ;

assign RD2[29] = \RD2[29]~output_o ;

assign RD2[30] = \RD2[30]~output_o ;

assign RD2[31] = \RD2[31]~output_o ;

assign prode_register_file[0] = \prode_register_file[0]~output_o ;

assign prode_register_file[1] = \prode_register_file[1]~output_o ;

assign prode_register_file[2] = \prode_register_file[2]~output_o ;

assign prode_register_file[3] = \prode_register_file[3]~output_o ;

assign prode_register_file[4] = \prode_register_file[4]~output_o ;

assign prode_register_file[5] = \prode_register_file[5]~output_o ;

assign prode_register_file[6] = \prode_register_file[6]~output_o ;

assign prode_register_file[7] = \prode_register_file[7]~output_o ;

assign prode_register_file[8] = \prode_register_file[8]~output_o ;

assign prode_register_file[9] = \prode_register_file[9]~output_o ;

assign prode_register_file[10] = \prode_register_file[10]~output_o ;

assign prode_register_file[11] = \prode_register_file[11]~output_o ;

assign prode_register_file[12] = \prode_register_file[12]~output_o ;

assign prode_register_file[13] = \prode_register_file[13]~output_o ;

assign prode_register_file[14] = \prode_register_file[14]~output_o ;

assign prode_register_file[15] = \prode_register_file[15]~output_o ;

assign prode_register_file[16] = \prode_register_file[16]~output_o ;

assign prode_register_file[17] = \prode_register_file[17]~output_o ;

assign prode_register_file[18] = \prode_register_file[18]~output_o ;

assign prode_register_file[19] = \prode_register_file[19]~output_o ;

assign prode_register_file[20] = \prode_register_file[20]~output_o ;

assign prode_register_file[21] = \prode_register_file[21]~output_o ;

assign prode_register_file[22] = \prode_register_file[22]~output_o ;

assign prode_register_file[23] = \prode_register_file[23]~output_o ;

assign prode_register_file[24] = \prode_register_file[24]~output_o ;

assign prode_register_file[25] = \prode_register_file[25]~output_o ;

assign prode_register_file[26] = \prode_register_file[26]~output_o ;

assign prode_register_file[27] = \prode_register_file[27]~output_o ;

assign prode_register_file[28] = \prode_register_file[28]~output_o ;

assign prode_register_file[29] = \prode_register_file[29]~output_o ;

assign prode_register_file[30] = \prode_register_file[30]~output_o ;

assign prode_register_file[31] = \prode_register_file[31]~output_o ;

assign display_led[0] = \display_led[0]~output_o ;

assign display_led[1] = \display_led[1]~output_o ;

assign display_led[2] = \display_led[2]~output_o ;

assign display_led[3] = \display_led[3]~output_o ;

assign display_led[4] = \display_led[4]~output_o ;

assign display_led[5] = \display_led[5]~output_o ;

assign display_led[6] = \display_led[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
