From fb879e036fc3e1f440141c117fa14c464e8fdebe Mon Sep 17 00:00:00 2001
From: Takayuki Matsumi <takayuki.matsumi.kx@renesas.com>
Date: Tue, 29 Mar 2016 10:54:54 +0900
Subject: [PATCH 1231/2066] clk: renesas: r8a7796: Add iVDP1C, VCP4 clocks

This patch adds iVDP1C, VCP4(VCPLF), VCP4(VDPB) clocks for R8A7796 SoC.

Signed-off-by: Takayuki Matsumi <takayuki.matsumi.kx@renesas.com>
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[zou:Original patch taken from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git
 v4.9/rcar-3.5.1]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 drivers/clk/renesas/r8a7796-cpg-mssr.c |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/drivers/clk/renesas/r8a7796-cpg-mssr.c b/drivers/clk/renesas/r8a7796-cpg-mssr.c
index 49ea5db..f08fc24 100644
--- a/drivers/clk/renesas/r8a7796-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a7796-cpg-mssr.c
@@ -119,6 +119,9 @@ static const struct cpg_core_clk r8a7796_core_clks[] __initconst = {
 static const struct mssr_mod_clk r8a7796_mod_clks[] __initconst = {
 	DEF_MOD("3dge",			 112,	R8A7796_CLK_ZG),
 	DEF_MOD("fdp0",			 119,	R8A7796_CLK_S0D1),
+	DEF_MOD("ivdp1c",		 128,	R8A7796_CLK_S0D2),
+	DEF_MOD("vcplf",		 130,	R8A7796_CLK_S0D2),
+	DEF_MOD("vdpb",			 131,	R8A7796_CLK_S0D2),
 	DEF_MOD("scif5",		 202,	R8A7796_CLK_S3D4),
 	DEF_MOD("scif4",		 203,	R8A7796_CLK_S3D4),
 	DEF_MOD("scif3",		 204,	R8A7796_CLK_S3D4),
-- 
1.7.5.4

