C:/mce/cards/library/components/source/rtl/spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity spi_if
-- Compiling architecture rtl of spi_if

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity pid_ram_admin
-- Compiling architecture rtl of pid_ram_admin

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub45.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub45.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_sub45
-- Compiling architecture syn of fsfb_calc_sub45

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_auk_ddr_hp_controller_wrapper.v {1 {vlog -work work -vopt -nocovercells C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_auk_ddr_hp_controller_wrapper.v
Model Technology ModelSim SE vlog 6.3b Compiler 2007.08 Aug 31 2007
-- Compiling module micron_ctrl_auk_ddr_hp_controller_wrapper

Top level modules:
	micron_ctrl_auk_ddr_hp_controller_wrapper

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package async_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Compiling entity cmd_queue
-- Compiling architecture behav of cmd_queue

} {} {}} C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/command_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package command_pack

} {} {}} C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package ret_dat_wbs_pack

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package sync_gen_pack
-- Compiling entity sync_gen_wbs
-- Compiling architecture rtl of sync_gen_wbs

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_10x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_10x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_10x64
-- Compiling architecture syn of ram_10x64

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/d_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/d_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity d_banks_admin
-- Compiling architecture rtl of d_banks_admin

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity frame_timing_wbs
-- Compiling architecture rtl of frame_timing_wbs

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder65.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder65.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder65
-- Compiling architecture syn of fsfb_calc_adder65

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_driver.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_example_driver.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_europa_support_lib
-- Compiling entity micron_ctrl_example_driver
-- Compiling architecture europa of micron_ctrl_example_driver

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_control.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fibre_tx_control
-- Compiling architecture rtl of fibre_tx_control

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package ac_dac_ctrl_core_pack
-- Loading package component_pack
-- Compiling entity ac_dac_ctrl_core
-- Compiling architecture rtl of ac_dac_ctrl_core

} {} {}} C:/mce/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/eeprom_ctrl/source/rtl/eeprom_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package general_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package eeprom_ctrl_pack

} {} {}} C:/mce/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/psu_ctrl/source/rtl/psu_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity psu_ctrl
-- Compiling architecture top of psu_ctrl

} {} {}} C:/mce/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_ctrl_test
-- Compiling architecture beh of tb_bc_dac_ctrl_test
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd(83): Signal "w_lvds_dac_ncs_o" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_ctrl_test.vhd(122): VHDL Compiler exiting

} {11.0 13.0} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_arbiter.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator_arbiter
-- Compiling architecture rtl of cmd_translator_arbiter

} {} {}} C:/mce/cards/addr_card/pll/source/rtl/pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bias_card_test
-- Compiling architecture top of bias_card_test
** Error: C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd(286): (vcom-1136) Unknown identifier "bias_data_o".
** Error: C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd(287): (vcom-1136) Unknown identifier "bias_ncs_o".
** Error: C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd(288): (vcom-1136) Unknown identifier "bias_clk_o".
** Error: C:/mce/cards/bias_card/test/source/bc_sqwave_top.vhd(442): VHDL Compiler exiting

} {16.0 20.0} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch
-- Compiling architecture rtl of dispatch

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_frame_head_ram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_translator_frame_head_ram
-- Compiling architecture syn of reply_translator_frame_head_ram

} {} {}} C:/mce/cards/library/components/source/rtl/fifo.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/fifo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package lpm_components
-- Compiling entity fifo
-- Compiling architecture rtl of fifo

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_processor.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Loading package fsfb_corr_pack
-- Compiling entity fsfb_processor
-- Compiling architecture rtl of fsfb_processor

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package offset_ctrl_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_calc_pack

} {} {}} C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/config_fpga/source/rtl/config_fpga.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity config_fpga
-- Compiling architecture top of config_fpga

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Loading package ac_dac_ctrl_pack
-- Loading package component_pack
-- Loading package ac_dac_ctrl_core_pack
-- Compiling entity ac_dac_ctrl
-- Compiling architecture rtl of ac_dac_ctrl

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity bc_test_ssr
-- Compiling architecture behaviour of bc_test_ssr
** Error: C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd(138): (vcom-1035) Formal port "clk_4_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd(133): Signal "fix_lvds_dac_ncs" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
** Error: C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd(158): (vcom-1035) Formal port "clk_4_i" has OPEN or no actual associated with it.
** Error: C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd(154): Signal "ramp_lvds_dac_ncs" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
** Error: C:/mce/cards/bias_card/test/source/bc_test_ssr.vhd(190): VHDL Compiler exiting

} {9.0 14.0} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package cmd_queue_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_queue
-- Compiling architecture behav of reply_queue

} {} {}} C:/mce/cards/clk_card/pll/source/rtl/cc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/cc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity cc_pll
-- Compiling architecture syn of cc_pll

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity raw_dat_manager_data_path
-- Compiling architecture beh of raw_dat_manager_data_path

} {} {}} C:/mce/cards/bias_card/test/source/bc_sqwave.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sqwave.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Compiling entity bc_sqwave_spi_if
-- Compiling architecture rtl of bc_sqwave_spi_if

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package readout_card_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity fsfb_queue
-- Compiling architecture syn of fsfb_queue

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_fifo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity fibre_tx_fifo
-- Compiling architecture behav of fibre_tx_fifo

} {} {}} C:/mce/cards/library/components/source/rtl/obs/crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/obs/crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity crc
-- Compiling architecture behav of crc

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/flux_quanta_ram_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity flux_quanta_ram_admin
-- Compiling architecture rtl of flux_quanta_ram_admin

} {} {}} C:/mce/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/slow2fast_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity slow2fast_clk_domain_crosser
-- Compiling architecture rtl of slow2fast_clk_domain_crosser

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/d_flipflop.vhd {1 {vcom -work work -2002 -explicit -vopt C:/mce/cards/readout_card/readout_card/source/rtl/d_flipflop.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity d_flipflop
-- Compiling architecture syn of d_flipflop

} {} {}} C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity clk_switchover
-- Compiling architecture top of clk_switchover

} {} {}} C:/mce/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/psu_ctrl/source/rtl/ram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_32bit_x_64
-- Compiling architecture syn of ram_32bit_x_64

} {} {}} C:/mce/cards/library/components/source/rtl/rs232_data_tx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/rs232_data_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity rs232_data_tx
-- Compiling architecture rtl of rs232_data_tx

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Compiling entity ac_dac_ctrl_wbs
-- Compiling architecture rtl of ac_dac_ctrl_wbs

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_accumulator.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity reply_queue_accumulator
-- Compiling architecture syn of reply_queue_accumulator

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder32.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder32.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder32
-- Compiling architecture syn of fsfb_calc_adder32

} {} {}} C:/mce/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/tb_bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_sa_htr_test
-- Compiling architecture beh of tb_bc_sa_htr_test
-- Compiling configuration cfg_tb_bc_sa_htr_test
-- Loading entity tb_bc_sa_htr_test
-- Loading architecture beh of tb_bc_sa_htr_test
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading entity bc_sa_htr_test

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_subtractor.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_subtractor.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_corr_subtractor
-- Compiling architecture syn of fsfb_corr_subtractor

} {} {}} C:/mce/cards/library/components/source/rtl/counter.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/counter.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter
-- Compiling architecture behav of counter
** Warning: C:/mce/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_i' appears in the sensitivity list of process 'line__108', but it is not used in the clock or reset expressions.
** Warning: C:/mce/cards/library/components/source/rtl/counter.vhd(108): Synthesis Warning: Signal 'count_new' appears in the sensitivity list of process 'line__108', but it is not used in the clock or reset expressions.
** Warning: [5] C:/mce/cards/library/components/source/rtl/counter.vhd(78): Nonresolved signal 'count_reset' may have multiple sources.
  Drivers:
    C:/mce/cards/library/components/source/rtl/counter.vhd(85):Conditional signal assignment line__85
    C:/mce/cards/library/components/source/rtl/counter.vhd(89):Conditional signal assignment line__89
** Warning: [5] C:/mce/cards/library/components/source/rtl/counter.vhd(79): Nonresolved signal 'count_new' may have multiple sources.
  Drivers:
    C:/mce/cards/library/components/source/rtl/counter.vhd(93):Conditional signal assignment line__93
    C:/mce/cards/library/components/source/rtl/counter.vhd(97):Conditional signal assignment line__97
    C:/mce/cards/library/components/source/rtl/counter.vhd(101):Conditional signal assignment line__101
    C:/mce/cards/library/components/source/rtl/counter.vhd(105):Conditional signal assignment line__105

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/dynamic_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity dynamic_manager_data_path
-- Compiling architecture rtl of dynamic_manager_data_path

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Compiling package reply_queue_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub29.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_sub29.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_sub29
-- Compiling architecture syn of fsfb_calc_sub29

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package cmd_queue_ram40_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_rx
-- Compiling architecture rtl of fibre_rx

} {} {}} C:/mce/cards/library/components/source/rtl/reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/reg.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity reg
-- Compiling architecture behav of reg

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/altera_mf_components.vhd {1 {vcom -work altera_mf -2002 -explicit -cover s3 -vopt C:/altera/10.0/quartus/eda/sim_lib/altera_mf_components.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package altera_mf_components

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_multiplier.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_multiplier.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_corr_multiplier
-- Compiling architecture syn of fsfb_corr_multiplier

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity micron_ctrl
-- Compiling architecture syn of micron_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_control.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity fibre_rx_control
-- Compiling architecture rtl of fibre_rx_control

} {} {}} C:/mce/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_xtalk_test
-- Compiling architecture beh of tb_bc_dac_xtalk_test
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd(85): Signal "w_lvds_dac_ncs_o" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_xtalk_test.vhd(126): VHDL Compiler exiting

} {11.0 13.0} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_io_controller.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_io_controller
-- Compiling architecture rtl of fsfb_io_controller

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_spi_if
-- Compiling architecture rtl of offset_spi_if

} {} {}} C:/mce/cards/clk_card/backplane_id_thermo/source/rtl/backplane_id_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/backplane_id_thermo/source/rtl/backplane_id_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity backplane_id_thermo
-- Compiling architecture behav of backplane_id_thermo

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_tpram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_tpram
-- Compiling architecture syn of cmd_queue_tpram

} {} {}} C:/mce/cards/library/components/source/rtl/sync_fifo_rx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/sync_fifo_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity sync_fifo_rx
-- Compiling architecture syn of sync_fifo_rx

} {} {}} C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/all_cards/source/rtl/all_cards_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package all_cards_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_simple_cmd_fsm.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity cmd_translator_simple_cmd_fsm
-- Compiling architecture rtl of cmd_translator_simple_cmd_fsm

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_multiplier.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_multiplier.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_multiplier
-- Compiling architecture syn of fsfb_calc_multiplier

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_wishbone.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dispatch_wishbone
-- Compiling architecture rtl of dispatch_wishbone

} {} {}} C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/lvds_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package component_pack
-- Compiling entity lvds_rx
-- Compiling architecture rtl of lvds_rx

} {} {}} C:/mce/cards/library/components/source/rtl/tri_state_buf.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/tri_state_buf.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf
-- Compiling architecture rtl of tri_state_buf

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package sync_gen_wbs_pack

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_ex_lfsr8.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_ex_lfsr8.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity micron_ctrl_ex_lfsr8
-- Compiling architecture rtl of micron_ctrl_ex_lfsr8

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub32.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub32.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_add_sub32
-- Compiling architecture syn of fsfb_calc_add_sub32

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_manager_data_path.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_manager_data_path
-- Compiling architecture beh of coadd_manager_data_path

} {} {}} C:/mce/cards/library/components/source/rtl/us_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/us_timer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package general_pack
-- Compiling entity us_timer
-- Compiling architecture behav of us_timer

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package component_pack
-- Compiling entity reply_translator
-- Compiling architecture rtl of reply_translator

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_reset.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_reset.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity bc_test_reset
-- Compiling architecture behaviour of bc_test_reset

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_dynamic_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity coadd_dynamic_manager_ctrl
-- Compiling architecture timing_beh of coadd_dynamic_manager_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package cmd_queue_ram40_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package cmd_queue_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_internal_cmd_fsm.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package data_types_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package frame_timing_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package component_pack
-- Compiling entity cmd_translator_internal_cmd_fsm
-- Compiling architecture rtl of cmd_translator_internal_cmd_fsm

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package adc_sample_coadd_pack

} {} {}} C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity sram_ctrl
-- Compiling architecture behav of sram_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_calc
-- Compiling architecture struct of fsfb_calc

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package offset_ctrl_pack
-- Compiling entity offset_ctrl
-- Compiling architecture struct of offset_ctrl

} {} {}} C:/mce/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/slot_id/source/rtl/slot_id_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package slot_id_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_receive.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity reply_queue_receive
-- Compiling architecture rtl of reply_queue_receive

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_sample_coadd.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity adc_sample_coadd
-- Compiling architecture struct of adc_sample_coadd

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_ret_dat_fsm.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Compiling entity cmd_translator_ret_dat_fsm
-- Compiling architecture rtl of cmd_translator_ret_dat_fsm

} {} {}} C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/ret_dat/source/rtl/ret_dat_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package ret_dat_wbs_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity ret_dat_wbs
-- Compiling architecture rtl of ret_dat_wbs

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/pid_ram.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity pid_ram
-- Compiling architecture syn of pid_ram

} {} {}} C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/readout_card/source/rtl/readout_card_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package readout_card_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity readout_card_stratix_iii
-- Compiling architecture top of readout_card_stratix_iii

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_wn_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_wn_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity fsfb_wn_queue
-- Compiling architecture syn of fsfb_wn_queue

} {} {}} C:/mce/cards/all_cards/spi_dac_ctrl/source/rtl/spi_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/all_cards/spi_dac_ctrl/source/rtl/spi_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity spi_dac_ctrl
-- Compiling architecture struct of spi_dac_ctrl

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_wbs_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package ac_dac_ctrl_wbs_pack

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/adc_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/adc_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_pll_stratix_iii
-- Compiling architecture syn of adc_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/leds/source/rtl/leds.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/leds/source/rtl/leds.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package leds_pack
-- Compiling entity leds
-- Compiling architecture rtl of leds

} {} {}} C:/mce/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bias_card/source/rtl/bias_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling package bias_card_pack

} {} {}} C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/all_cards/source/rtl/all_cards.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity all_cards
-- Compiling architecture rtl of all_cards

} {} {}} C:/mce/cards/library/components/source/rtl/parallel_crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/parallel_crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity parallel_crc
-- Compiling architecture behav of parallel_crc

} {} {}} C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/general_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package general_pack

} {} {}} C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package dv_rx_pack
-- Compiling entity dv_rx
-- Compiling architecture top of dv_rx

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_translator_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package reply_translator_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/rectangle_ram_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/rectangle_ram_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rectangle_ram_bank
-- Compiling architecture syn of rectangle_ram_bank

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x16.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x16.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_16x16
-- Compiling architecture syn of ram_16x16

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/220pack.vhd {1 {vcom -work lpm -2002 -explicit -cover s3 -vopt C:/altera/10.0/quartus/eda/sim_lib/220pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package lpm_components

} {} {}} C:/mce/cards/library/components/source/rtl/shift_reg.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/shift_reg.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity shift_reg
-- Compiling architecture behav of shift_reg

} {} {}} C:/mce/cards/library/components/source/rtl/smb_master.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/smb_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity smb_master
-- Compiling architecture behav of smb_master

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity fsfb_corr
-- Compiling architecture rtl of fsfb_corr

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_ctrl
-- Compiling architecture struct of sa_bias_ctrl

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_pidz.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_signed
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_pidz
-- Compiling architecture rtl of fsfb_proc_pidz

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package issue_reply_pack
-- Loading package ret_dat_wbs_pack
-- Compiling entity cmd_translator
-- Compiling architecture rtl of cmd_translator

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_xtalk_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_xtalk_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_xtalk_test_wrapper
-- Compiling architecture rtl of bc_dac_xtalk_test_wrapper

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/altera_mf.vhd {1 {vcom -work lpm -2002 -explicit -cover s3 -vopt C:/altera/10.0/quartus/eda/sim_lib/220model.vhd
-- Compiling architecture behavior of scfifo
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling package lpm_hint_evaluation
-- Compiling entity dcfifo_fefifo
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Compiling architecture behavior of dcfifo_fefifo
-- Compiling package lpm_device_families
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Compiling entity dcfifo_async
-- Compiling package body lpm_device_families
-- Compiling architecture behavior of dcfifo_async
-- Loading package lpm_device_families
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling entity dcfifo_sync
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling architecture behavior of dcfifo_sync
-- Compiling entity lpm_inv
-- Compiling entity dcfifo_low_latency
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling architecture behavior of dcfifo_low_latency
-- Compiling entity lpm_and
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Compiling entity dcfifo_mixed_widths
-- Compiling architecture lpm_syn of lpm_and
-- Compiling architecture behavior of dcfifo_mixed_widths
-- Compiling entity lpm_or
-- Loading entity dcfifo_mixed_widths
-- Compiling entity dcfifo
-- Compiling architecture lpm_syn of lpm_or
-- Compiling architecture behavior of dcfifo
-- Compiling entity lpm_xor
-- Compiling entity altshift_taps
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity lpm_bustri
-- Compiling entity a_graycounter
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling architecture behavior of a_graycounter
-- Compiling entity lpm_mux
-- Compiling entity altsquare
-- Compiling architecture lpm_syn of lpm_mux
-- Compiling architecture altsquare_syn of altsquare
-- Compiling entity lpm_decode
-- Compiling entity altera_std_synchronizer
-- Compiling architecture lpm_syn of lpm_decode
-- Compiling architecture behavioral of altera_std_synchronizer
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
-- Compiling entity altera_std_synchronizer_bundle
-- Compiling architecture behavioral of altera_std_synchronizer_bundle
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling entity alt_cal
-- Compiling architecture lpm_syn of lpm_add_sub_signed
-- Compiling architecture rtl of alt_cal
-- Compiling entity lpm_add_sub_unsigned
-- Compiling entity alt_cal_mm
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
-- Compiling architecture rtl of alt_cal_mm
-- Compiling entity alt_cal_c3gxb
-- Loading entity lpm_add_sub_signed
-- Loading entity lpm_add_sub_unsigned
-- Compiling entity lpm_add_sub
-- Compiling architecture rtl of alt_cal_c3gxb
-- Compiling architecture lpm_syn of lpm_add_sub
-- Compiling package alt_aeq_s4_func
-- Compiling entity lpm_compare_signed
-- Compiling package body alt_aeq_s4_func
-- Loading package alt_aeq_s4_func
-- Compiling architecture lpm_syn of lpm_compare_signed
-- Loading package alt_aeq_s4_func
-- Compiling entity alt_aeq_s4
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture trans of alt_aeq_s4
-- Compiling architecture lpm_syn of lpm_compare_unsigned
-- Compiling package alt_eyemon_func
-- Loading entity lpm_compare_signed
-- Loading entity lpm_compare_unsigned
-- Compiling entity lpm_compare
-- Compiling package body alt_eyemon_func
-- Loading package alt_eyemon_func
-- Compiling architecture lpm_syn of lpm_compare
-- Loading package alt_eyemon_func
-- Compiling entity alt_eyemon
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_mult
-- Compiling architecture trans of alt_eyemon
-- Compiling architecture lpm_syn of lpm_mult
-- Compiling package alt_dfe_func
-- Compiling entity lpm_divide
-- Compiling package body alt_dfe_func
-- Loading package alt_dfe_func
-- Compiling architecture behave of lpm_divide
-- Loading package alt_dfe_func
-- Compiling entity alt_dfe
-- Compiling entity lpm_abs
-- Compiling architecture trans of alt_dfe
-- Compiling architecture lpm_syn of lpm_abs
-- Compiling package sld_node
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling package body sld_node
-- Loading package sld_node
-- Compiling architecture lpm_syn of lpm_counter
-- Loading package sld_node
-- Compiling entity signal_gen
-- Compiling entity lpm_latch
-- Compiling architecture simmodel of signal_gen
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity jtag_tap_controller
-- Compiling entity lpm_ff
-- Compiling architecture fsm of jtag_tap_controller
-- Compiling architecture lpm_syn of lpm_ff
-- Compiling entity dummy_hub
-- Compiling entity lpm_shiftreg
-- Compiling architecture behavior of dummy_hub
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading entity signal_gen
-- Loading entity jtag_tap_controller
-- Loading entity dummy_hub
-- Compiling entity sld_virtual_jtag
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture structural of sld_virtual_jtag
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity sld_signaltap
-- Compiling entity lpm_ram_dp
-- Compiling architecture sim_sld_signaltap of sld_signaltap
-- Compiling architecture lpm_syn of lpm_ram_dp
-- Compiling entity altstratixii_oct
-- Compiling architecture sim_altstratixii_oct of altstratixii_oct
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
-- Compiling entity altparallel_flash_loader
-- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
-- Compiling entity lpm_rom
-- Compiling entity altserial_flash_loader
-- Compiling architecture lpm_syn of lpm_rom
-- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
-- Compiling entity lpm_fifo
-- Compiling entity altsource_probe
-- Compiling architecture behavior of lpm_fifo
-- Compiling architecture sim_altsource_probe of altsource_probe
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture behavior of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture behavior of lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_async
-- Compiling architecture behavior of lpm_fifo_dc_async
-- Loading entity lpm_fifo_dc_async
-- Compiling entity lpm_fifo_dc
-- Compiling architecture behavior of lpm_fifo_dc
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_serdes.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/adc_serdes.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_serdes
-- Compiling architecture syn of adc_serdes

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/stratixiii_atoms.vhd {2 {vcom -work work -2002 -explicit -vopt C:/altera/10.0/quartus/eda/sim_lib/stratixiii_atoms.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package stratixiii_atom_pack
-- Compiling package body stratixiii_atom_pack
-- Loading package stratixiii_atom_pack
-- Compiling package stratixiii_pllpack
-- Compiling package body stratixiii_pllpack
-- Loading package stratixiii_pllpack
-- Loading package stratixiii_atom_pack
-- Compiling entity stratixiii_dffe
-- Compiling architecture behave of stratixiii_dffe
-- Compiling entity stratixiii_mux21
-- Compiling architecture altvital of stratixiii_mux21
-- Compiling entity stratixiii_mux41
-- Compiling architecture altvital of stratixiii_mux41
-- Compiling entity stratixiii_and1
-- Compiling architecture altvital of stratixiii_and1
-- Compiling entity stratixiii_jtag
-- Compiling architecture architecture_jtag of stratixiii_jtag
-- Compiling entity stratixiii_crcblock
-- Compiling architecture architecture_crcblock of stratixiii_crcblock
-- Compiling entity stratixiii_lcell_comb
-- Compiling architecture vital_lcell_comb of stratixiii_lcell_comb
-- Compiling entity stratixiii_routing_wire
** Warning: [6] C:/altera/10.0/quartus/eda/sim_lib/stratixiii_atoms.vhd(1852): (vcom-1288) VITAL timing generic "tpd_datainglitch_dataout" port specification "datainglitch" does not denote a port.
(1076.4 section 4.3.2.1.3)
-- Compiling architecture behave of stratixiii_routing_wire
-- Compiling entity stratixiii_lvds_tx_reg
-- Compiling architecture vital_stratixiii_lvds_tx_reg of stratixiii_lvds_tx_reg
-- Loading package textio
-- Compiling entity stratixiii_lvds_tx_parallel_register
-- Compiling architecture vital_tx_reg of stratixiii_lvds_tx_parallel_register
-- Compiling entity stratixiii_lvds_tx_out_block
-- Compiling architecture vital_tx_out_block of stratixiii_lvds_tx_out_block
-- Loading entity stratixiii_lvds_tx_parallel_register
-- Loading entity stratixiii_lvds_tx_out_block
-- Loading entity stratixiii_lvds_tx_reg
-- Compiling entity stratixiii_lvds_transmitter
-- Compiling architecture vital_transmitter_atom of stratixiii_lvds_transmitter
-- Loading package std_logic_arith
-- Compiling entity stratixiii_rublock
-- Compiling architecture architecture_rublock of stratixiii_rublock
-- Compiling entity stratixiii_ram_register
-- Compiling architecture reg_arch of stratixiii_ram_register
-- Compiling entity stratixiii_ram_pulse_generator
-- Compiling architecture pgen_arch of stratixiii_ram_pulse_generator
-- Loading entity stratixiii_ram_register
-- Loading entity stratixiii_ram_pulse_generator
-- Compiling entity stratixiii_ram_block
-- Compiling architecture block_arch of stratixiii_ram_block
-- Loading entity stratixiii_and1
-- Compiling entity stratixiii_ff
-- Compiling architecture vital_lcell_ff of stratixiii_ff
-- Compiling entity stratixiii_clkselect
-- Compiling architecture vital_clkselect of stratixiii_clkselect
-- Compiling entity stratixiii_and2
-- Compiling architecture altvital of stratixiii_and2
-- Compiling entity stratixiii_ena_reg
-- Compiling architecture behave of stratixiii_ena_reg
-- Loading entity stratixiii_ena_reg
-- Loading entity stratixiii_and2
-- Compiling entity stratixiii_clkena
-- Compiling architecture vital_clkena of stratixiii_clkena
-- Compiling entity stratixiii_mlab_cell_pulse_generator
-- Compiling architecture pgen_arch of stratixiii_mlab_cell_pulse_generator
-- Loading entity stratixiii_mlab_cell_pulse_generator
-- Compiling entity stratixiii_mlab_cell
-- Compiling architecture block_arch of stratixiii_mlab_cell
-- Compiling entity stratixiii_io_ibuf
-- Compiling architecture arch of stratixiii_io_ibuf
-- Compiling entity stratixiii_io_obuf
-- Compiling architecture arch of stratixiii_io_obuf
-- Compiling entity stratixiii_ddio_in
-- Compiling architecture arch of stratixiii_ddio_in
-- Compiling entity stratixiii_ddio_oe
-- Compiling architecture arch of stratixiii_ddio_oe
-- Compiling entity stratixiii_ddio_out
-- Compiling architecture arch of stratixiii_ddio_out
-- Loading package std_logic_unsigned
-- Compiling entity stratixiii_rt_sm
-- Compiling architecture stratixiii_rt_sm_rtl of stratixiii_rt_sm
-- Compiling entity stratixiii_termination_aux_clock_div
-- Compiling architecture oct_clock_div_arch of stratixiii_termination_aux_clock_div
-- Loading entity stratixiii_termination_aux_clock_div
-- Loading entity stratixiii_rt_sm
-- Compiling entity stratixiii_termination
-- Compiling architecture stratixiii_oct_arch of stratixiii_termination
-- Compiling entity stratixiii_termination_logic
-- Compiling architecture stratixiii_oct_logic_arch of stratixiii_termination_logic
-- Compiling package stratixiii_atom_ddr_pack
-- Compiling package body stratixiii_atom_ddr_pack
-- Loading package stratixiii_atom_ddr_pack
-- Compiling entity stratixiii_dll_gray_encoder
-- Compiling architecture stratixiii_dll_gray_encoder_arch of stratixiii_dll_gray_encoder
-- Compiling entity stratixiii_dll_gray_decoder
-- Compiling architecture stratixiii_dll_gray_decoder_arch of stratixiii_dll_gray_decoder
-- Loading entity stratixiii_dll_gray_decoder
-- Compiling entity stratixiii_ddr_delay_chain_s
-- Compiling architecture stratixiii_ddr_delay_chain_s_arch of stratixiii_ddr_delay_chain_s
-- Compiling entity stratixiii_ddr_io_reg
-- Compiling architecture vital_stratixiii_ddr_io_reg of stratixiii_ddr_io_reg
-- Loading package stratixiii_pllpack
-- Loading package stratixiii_atom_ddr_pack
-- Loading entity stratixiii_dll_gray_encoder
-- Compiling entity stratixiii_dll
-- Compiling architecture vital_titandll of stratixiii_dll
-- Compiling entity stratixiii_dll_offset_ctrl
-- Compiling architecture vital_titanoffset of stratixiii_dll_offset_ctrl
-- Compiling entity stratixiii_dqs_delay_chain
-- Compiling architecture stratixiii_dqs_delay_chain_arch of stratixiii_dqs_delay_chain
-- Compiling entity stratixiii_dqs_enable
-- Compiling architecture stratixiii_dqs_enable_arch of stratixiii_dqs_enable
-- Loading entity stratixiii_ddr_io_reg
-- Loading entity stratixiii_ddr_delay_chain_s
-- Compiling entity stratixiii_dqs_enable_ctrl
-- Compiling architecture stratixiii_dqs_enable_ctrl_arch of stratixiii_dqs_enable_ctrl
-- Compiling entity stratixiii_delay_chain
-- Compiling architecture stratixiii_delay_chain_arch of stratixiii_delay_chain
-- Compiling entity stratixiii_io_clock_divider
-- Compiling architecture stratixiii_io_clock_divider_arch of stratixiii_io_clock_divider
-- Compiling entity stratixiii_output_phase_alignment
-- Compiling architecture stratixiii_output_phase_alignment_arch of stratixiii_output_phase_alignment
-- Compiling entity stratixiii_input_phase_alignment
-- Compiling architecture stratixiii_input_phase_alignment_arch of stratixiii_input_phase_alignment
-- Compiling entity stratixiii_half_rate_input
-- Compiling architecture stratixiii_half_rate_input_arch of stratixiii_half_rate_input
-- Compiling entity stratixiii_io_config
-- Compiling architecture stratixiii_io_config_arch of stratixiii_io_config
-- Compiling entity stratixiii_dqs_config
-- Compiling architecture stratixiii_dqs_config_arch of stratixiii_dqs_config
-- Compiling entity stratixiii_mac_bit_register
-- Compiling architecture arch of stratixiii_mac_bit_register
-- Compiling entity stratixiii_mac_register
-- Compiling architecture arch of stratixiii_mac_register
-- Compiling entity stratixiii_mac_multiplier
-- Compiling architecture arch of stratixiii_mac_multiplier
-- Compiling entity stratixiii_mac_mult
-- Compiling architecture arch of stratixiii_mac_mult
-- Compiling entity stratixiii_fsa_isse
-- Compiling architecture arch of stratixiii_fsa_isse
-- Compiling entity stratixiii_first_stage_add_sub
-- Compiling architecture arch of stratixiii_first_stage_add_sub
-- Compiling entity stratixiii_second_stage_add_accum
-- Compiling architecture arch of stratixiii_second_stage_add_accum
-- Compiling entity stratixiii_round_block
-- Compiling architecture arch of stratixiii_round_block
-- Compiling entity stratixiii_saturate_block
-- Compiling architecture arch of stratixiii_saturate_block
-- Compiling entity stratixiii_round_saturate_block
-- Compiling architecture arch of stratixiii_round_saturate_block
-- Loading package numeric_std
-- Compiling entity stratixiii_rotate_shift_block
-- Compiling architecture arch of stratixiii_rotate_shift_block
-- Compiling entity stratixiii_carry_chain_adder
-- Compiling architecture arch of stratixiii_carry_chain_adder
-- Compiling entity stratixiii_mac_out
-- Compiling architecture arch of stratixiii_mac_out
-- Compiling entity stratixiii_io_pad
-- Compiling architecture arch of stratixiii_io_pad
-- Compiling entity stratixiii_mn_cntr
-- Compiling architecture behave of stratixiii_mn_cntr
-- Compiling entity stratixiii_scale_cntr
-- Compiling architecture behave of stratixiii_scale_cntr
-- Compiling entity stratixiii_pll_reg
-- Compiling architecture behave of stratixiii_pll_reg
-- Loading entity stratixiii_mn_cntr
-- Loading entity stratixiii_scale_cntr
-- Loading entity stratixiii_dffe
-- Loading entity stratixiii_pll_reg
-- Compiling entity stratixiii_pll
-- Compiling architecture vital_pll of stratixiii_pll
-- Compiling entity stratixiii_asmiblock
-- Compiling architecture architecture_asmiblock of stratixiii_asmiblock
-- Compiling entity stratixiii_lvds_reg
-- Compiling architecture vital_stratixiii_lvds_reg of stratixiii_lvds_reg
-- Compiling entity stratixiii_lvds_rx_fifo_sync_ram
-- Compiling architecture vital_arm_lvds_rx_fifo_sync_ram of stratixiii_lvds_rx_fifo_sync_ram
-- Loading entity stratixiii_lvds_rx_fifo_sync_ram
-- Compiling entity stratixiii_lvds_rx_fifo
-- Compiling architecture vital_arm_lvds_rx_fifo of stratixiii_lvds_rx_fifo
-- Loading entity stratixiii_lvds_reg
-- Compiling entity stratixiii_lvds_rx_bitslip
-- Compiling architecture vital_arm_lvds_rx_bitslip of stratixiii_lvds_rx_bitslip
-- Compiling entity stratixiii_lvds_rx_deser
-- Compiling architecture vital_arm_lvds_rx_deser of stratixiii_lvds_rx_deser
-- Compiling entity stratixiii_lvds_rx_parallel_reg
-- Compiling architecture vital_arm_lvds_rx_parallel_reg of stratixiii_lvds_rx_parallel_reg
-- Compiling entity stratixiii_pclk_divider
-- Compiling architecture arch of stratixiii_pclk_divider
-- Compiling entity stratixiii_select_ini_phase_dpaclk
-- Compiling architecture trans of stratixiii_select_ini_phase_dpaclk
-- Compiling entity stratixiii_dpa_retime_block
-- Compiling architecture trans of stratixiii_dpa_retime_block
-- Loading entity stratixiii_dpa_retime_block
-- Compiling entity stratixiii_dpa_block
-- Compiling architecture trans of stratixiii_dpa_block
-- Loading entity stratixiii_lvds_rx_bitslip
-- Loading entity stratixiii_lvds_rx_fifo
-- Loading entity stratixiii_lvds_rx_deser
-- Loading entity stratixiii_lvds_rx_parallel_reg
-- Loading entity stratixiii_pclk_divider
-- Loading entity stratixiii_select_ini_phase_dpaclk
-- Loading entity stratixiii_dpa_block
-- Compiling entity stratixiii_lvds_receiver
-- Compiling architecture vital_arm_lvds_receiver of stratixiii_lvds_receiver
-- Compiling entity stratixiii_pseudo_diff_out
-- Compiling architecture arch of stratixiii_pseudo_diff_out
-- Compiling entity stratixiii_bias_logic
-- Compiling architecture vital_bias_logic of stratixiii_bias_logic
-- Compiling entity stratixiii_bias_generator
-- Compiling architecture vital_bias_generator of stratixiii_bias_generator
-- Compiling entity stratixiii_bias_block
-- Compiling architecture vital_bias_block of stratixiii_bias_block
-- Compiling entity stratixiii_tsdblock
-- Compiling architecture architecture_tsdblock of stratixiii_tsdblock

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/ram_16x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_16x64
-- Compiling architecture syn of ram_16x64

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_protocol.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_rx_protocol
-- Compiling architecture rtl of fibre_rx_protocol

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_14bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity tpram_14bit_x_64
-- Compiling architecture syn of tpram_14bit_x_64

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_8x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_8x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_8x64
-- Compiling architecture syn of ram_8x64

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package altera_mf_components
-- Compiling entity fibre_tx
-- Compiling architecture rtl of fibre_tx

} {} {}} C:/mce/scripts/modelsim/altera_europa_support_lib.vhd {1 {vcom -work altera -2002 -explicit -cover s2 -vopt C:/mce/scripts/modelsim/altera_europa_support_lib.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package altera_europa_support_lib
-- Compiling package body altera_europa_support_lib
-- Loading package altera_europa_support_lib

} {} {}} C:/mce/cards/clk_card/pll/source/rtl/pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pll
-- Compiling architecture syn of pll

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub16.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_add_sub16.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_add_sub16
-- Compiling architecture syn of fsfb_calc_add_sub16

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity raw_dat_bank
-- Compiling architecture syn of raw_dat_bank

} {} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package fsfb_ctrl_pack

} {} {}} C:/mce/cards/library/components/source/rtl/counter_xstep.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/counter_xstep.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity counter_xstep
-- Compiling architecture behav of counter_xstep

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder31.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder31.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder31
-- Compiling architecture syn of fsfb_calc_adder31

} {} {}} C:/mce/cards/library/components/source/rtl/binary_counter.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/binary_counter.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling entity binary_counter
-- Compiling architecture behav of binary_counter

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/tb/pidz_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/tb/pidz_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity pidz_queue
-- Compiling architecture syn of pidz_queue

} {} {}} C:/mce/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/library/components/source/rtl/fast2slow_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fast2slow_clk_domain_crosser
-- Compiling architecture rtl of fast2slow_clk_domain_crosser

} {} {}} C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/rs232_rx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_mf_components
-- Loading package component_pack
-- Compiling entity rs232_rx
-- Compiling architecture rtl of rs232_rx

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/i_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/i_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity i_banks_admin
-- Compiling architecture rtl of i_banks_admin

} {} {}} C:/mce/cards/library/components/source/rtl/lfsr.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/lfsr.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity lfsr
-- Compiling architecture behav of lfsr

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_cmd_receive.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_cmd_receive
-- Compiling architecture rtl of dispatch_cmd_receive

} {} {}} C:/mce/cards/bias_card/test/source/bc_test.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package ascii_pack
-- Loading package async_pack
-- Loading package bc_test_pack
-- Compiling entity bc_test
-- Compiling architecture behaviour of bc_test
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(456): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(457): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(458): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(459): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(460): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(461): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(462): Case choice must be a locally static expression.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(494): (vcom-1400) Synthesis Warning: Signal "status_done" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(430): (vcom-1401) Synthesis Warning: Signal "sa_htr1_done" is in the sensitivity list but is not read in the process.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(430): (vcom-1401) Synthesis Warning: Signal "sa_htr2_done" is in the sensitivity list but is not read in the process.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(586): (vcom-1400) Synthesis Warning: Signal "ramp_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(627): (vcom-1400) Synthesis Warning: Signal "status_reg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(628): (vcom-1400) Synthesis Warning: Signal "status" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(629): (vcom-1400) Synthesis Warning: Signal "pass_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(631): (vcom-1400) Synthesis Warning: Signal "fail_msg" is read in the process but is not in the sensitivity list.
** Warning: C:/mce/cards/bias_card/test/source/bc_test.vhd(648): Synthesis Warning: Signal 'status_ena' appears in the sensitivity list of process 'gen_status_done', but it is not used in the clock or reset expressions.

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/misc_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/misc_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity misc_banks_admin
-- Compiling architecture rtl of misc_banks_admin

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_proc_ramp.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_proc_ramp
-- Loading package std_logic_signed
-- Compiling architecture rtl of fsfb_proc_ramp

} {} {}} C:/mce/cards/library/components/source/rtl/one_wire_master.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/one_wire_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity one_wire_master
-- Compiling architecture behav of one_wire_master

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_phy.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity micron_ctrl_phy
-- Compiling architecture syn of micron_ctrl_phy

} {} {}} C:/mce/cards/bias_card/test/source/bc_sqwave_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sqwave_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity bc_sqwave_domain_crosser
-- Compiling architecture rtl of bc_sqwave_domain_crosser

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity frame_timing
-- Compiling architecture beh of frame_timing

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/tpram_32bit_x_64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity tpram_32bit_x_64
-- Compiling architecture syn of tpram_32bit_x_64

} {} {}} C:/mce/cards/library/components/source/rtl/hex2ascii.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/hex2ascii.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity hex2ascii
-- Compiling architecture behav of hex2ascii

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_wbs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl_wbs
-- Compiling architecture rtl of bc_dac_ctrl_wbs

} {} {}} C:/mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/addr_card/source/rtl/addr_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Compiling entity addr_card
-- Compiling architecture top of addr_card

} {} {}} C:/mce/cards/clk_card/subarray_id/source/rtl/subarray_id.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/subarray_id/source/rtl/subarray_id.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Loading package clk_card_pack
-- Compiling entity subarray_id
-- Compiling architecture rtl of subarray_id

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_56.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_56.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity flipflop_56
-- Compiling architecture syn of flipflop_56

} {} {}} C:/mce/cards/library/components/source/rtl/sync_fifo_tx.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/sync_fifo_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity sync_fifo_tx
-- Compiling architecture syn of sync_fifo_tx

} {} {}} C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/dv_rx/source/rtl/dv_rx_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package dv_rx_pack
-- Compiling package body dv_rx_pack
-- Loading package dv_rx_pack

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_core_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_core_pack

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_ramp_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_ramp_test_wrapper
-- Compiling architecture rtl of bc_dac_ramp_test_wrapper

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/rc_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/rc_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity rc_pll_stratix_iii
-- Compiling architecture syn of rc_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/all_cards/async/source/rtl/ascii_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Compiling package ascii_pack
-- Compiling package body ascii_pack
-- Loading package ascii_pack

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package flux_loop_ctrl_pack

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/adc_clk_pll_stratix_iii.vhd {1 {vcom -work work -2002 -explicit -vopt C:/mce/cards/readout_card/pll/source/rtl/adc_clk_pll_stratix_iii.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity adc_clk_pll_stratix_iii
-- Compiling architecture syn of adc_clk_pll_stratix_iii

} {} {}} C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/lvds_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity lvds_tx
-- Compiling architecture rtl of lvds_tx

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_filter_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_filter_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity fsfb_filter_storage
-- Compiling architecture syn of fsfb_filter_storage

} {} {}} C:/mce/cards/bias_card/test/source/bc_sa_htr_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_sa_htr_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Compiling entity bc_sa_htr_test
-- Compiling architecture rtl of bc_sa_htr_test

} {} {}} C:/mce/cards/library/components/source/rtl/ns_timer.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/ns_timer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package general_pack
-- Compiling entity ns_timer
-- Compiling architecture rtl of ns_timer

} {} {}} C:/mce/cards/bias_card/pll/source/rtl/bc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/pll/source/rtl/bc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity bc_pll
-- Compiling architecture syn of bc_pll

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sync_gen_pack

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package sync_gen_core_pack

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity wbs_fb_data
-- Compiling architecture struct of wbs_fb_data

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder66.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder66.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder66
-- Compiling architecture syn of fsfb_calc_adder66

} {} {}} C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/pll/source/rtl/ac_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity ac_pll
-- Compiling architecture syn of ac_pll

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package textio
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package wbs_frame_data_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_corr_pack
-- Compiling entity wbs_frame_data
-- Compiling architecture rtl of wbs_frame_data

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/altera_primitives_components.vhd {1 {vcom -work altera -2002 -explicit -vopt C:/altera/10.0/quartus/eda/sim_lib/altera_primitives_components.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Compiling package dffeas_pack
-- Loading package dffeas_pack
-- Compiling package altera_primitives_components

} {} {}} C:/mce/cards/library/components/source/rtl/three_wire_master.vhd {1 {vcom -work components -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/three_wire_master.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Compiling entity three_wire_master
-- Compiling architecture behav of three_wire_master

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/ram_40x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_40x64
-- Compiling architecture syn of ram_40x64

} {} {}} C:/mce/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd {0 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package bc_test_pack
-- Compiling entity tb_bc_dac_ramp_test
-- Compiling architecture beh of tb_bc_dac_ramp_test
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd(83): Signal "w_lvds_dac_ncs_o" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
** Error: C:/mce/cards/bias_card/test/source/tb_bc_dac_ramp_test.vhd(122): VHDL Compiler exiting

} {11.0 13.0} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package fibre_rx_pack

} {} {}} C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_ctrl/source/rtl/fsfb_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling entity fsfb_ctrl
-- Compiling architecture rtl of fsfb_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package issue_reply_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/reply_queue_sequencer.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Compiling entity reply_queue_sequencer
-- Compiling architecture rtl of reply_queue_sequencer

} {} {}} C:/mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/addr_card/source/rtl/addr_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package addr_card_pack

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity sa_bias_clk_domain_crosser
-- Compiling architecture rtl of sa_bias_clk_domain_crosser

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package frame_timing_pack

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/stratixiii_components.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/altera/10.0/quartus/eda/sim_lib/stratixiii_components.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package stratixiii_atom_pack
-- Compiling package stratixiii_components

} {} {}} C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/wishbone_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Compiling package wishbone_pack

} {} {}} C:/mce/cards/library/components/source/rtl/serial_crc.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/serial_crc.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity serial_crc
-- Compiling architecture behav of serial_crc

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package adc_sample_coadd_pack
-- Compiling entity flux_loop
-- Compiling architecture struct of flux_loop

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Compiling package bc_dac_ctrl_pack

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_spi_if.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package sa_bias_ctrl_pack
-- Compiling entity sa_bias_spi_if
-- Compiling architecture rtl of sa_bias_spi_if

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_flux_cnt_queue.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_flux_cnt_queue.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity fsfb_flux_cnt_queue
-- Compiling architecture syn of fsfb_flux_cnt_queue

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_112.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/flipflop_112.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity flipflop_112
-- Compiling architecture syn of flipflop_112

} {} {}} C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sram_ctrl/source/rtl/sram_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package sram_ctrl_pack

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/raw_dat_manager_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity raw_dat_manager_ctrl
-- Compiling architecture timing_beh of raw_dat_manager_ctrl

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package bc_dac_ctrl_pack
-- Compiling entity bc_dac_ctrl
-- Compiling architecture rtl of bc_dac_ctrl

} {} {}} C:/mce/cards/clk_card/pll/source/rtl/manch_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/pll/source/rtl/manch_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity manch_pll
-- Compiling architecture syn of manch_pll

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/raw_ram_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/raw_ram_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity raw_ram_bank
-- Compiling architecture syn of raw_ram_bank

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_pack.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package bc_test_pack

} {} {}} C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop/source/rtl/flux_loop_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Compiling package flux_loop_pack

} {} {}} C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/fpga_thermo/source/rtl/fpga_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity fpga_thermo
-- Compiling architecture rtl of fpga_thermo

} {} {}} C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_switchover/source/rtl/clk_switchover_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package clk_switchover_pack

} {} {}} C:/mce/cards/clk_card/config_fpga/source/rtl/jtag_data_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/config_fpga/source/rtl/jtag_data_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity jtag_data_bank
-- Compiling architecture syn of jtag_data_bank

} {} {}} C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/id_thermo/source/rtl/id_thermo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity id_thermo
-- Compiling architecture behav of id_thermo

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/adc_offset_banks_admin.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package wbs_fb_data_pack
-- Compiling entity adc_offset_banks_admin
-- Compiling architecture rtl of adc_offset_banks_admin

} {} {}} C:/mce/cards/library/components/source/rtl/wb_slave.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/wb_slave.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity wb_slave
-- Compiling architecture behav of wb_slave

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity sync_gen
-- Compiling architecture beh of sync_gen

} {} {}} C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/sync_gen/source/rtl/sync_gen_core.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling entity sync_gen_core
-- Compiling architecture beh of sync_gen_core

} {} {}} C:/mce/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_card/source/rtl/clk_card_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Compiling package clk_card_pack

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_tx_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Compiling package fibre_tx_pack

} {} {}} C:/mce/cards/library/components/source/rtl/component_pack.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/component_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package component_pack

} {} {}} C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/flux_loop_ctrl/source/rtl/flux_loop_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity flux_loop_ctrl
-- Compiling architecture struct of flux_loop_ctrl

} {} {}} C:/mce/cards/system/test/source/rtl/system_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/system/test/source/rtl/system_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Loading package readout_card_pack
-- Compiling package system_pack

} {} {}} C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package cc_reset_pack

} {} {}} C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/rs232_tx.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package component_pack
-- Compiling entity rs232_tx
-- Compiling architecture rtl of rs232_tx

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_translator_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package cmd_translator_pack

} {} {}} C:/mce/cards/bias_card/test/source/bc_test_pll.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_test_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity bc_test_pll
-- Compiling architecture syn of bc_test_pll

} {} {}} C:/mce/cards/library/components/source/rtl/tri_state_buf_vec.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/tri_state_buf_vec.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity tri_state_buf_vec
-- Compiling architecture rtl of tri_state_buf_vec

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/altera_primitives.vhd {1 {vcom -work altera -2002 -explicit -vopt C:/altera/10.0/quartus/eda/sim_lib/altera_primitives.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity global
-- Compiling architecture behavior of global
-- Compiling entity carry
-- Compiling architecture behavior of carry
-- Compiling entity cascade
-- Compiling architecture behavior of cascade
-- Compiling entity carry_sum
-- Compiling architecture behavior of carry_sum
-- Compiling entity exp
-- Compiling architecture behavior of exp
-- Compiling entity soft
-- Compiling architecture behavior of soft
-- Compiling entity opndrn
-- Compiling architecture behavior of opndrn
-- Compiling entity row_global
-- Compiling architecture behavior of row_global
-- Compiling entity tri
-- Compiling architecture behavior of tri
-- Compiling entity lut_input
-- Compiling architecture behavior of lut_input
-- Compiling entity lut_output
-- Compiling architecture behavior of lut_output
-- Compiling entity latch
-- Compiling architecture behavior of latch
-- Compiling entity dlatch
-- Compiling architecture behavior of dlatch
-- Compiling entity prim_gdff
-- Compiling architecture behavior of prim_gdff
-- Loading entity prim_gdff
-- Compiling entity dff
-- Compiling architecture behavior of dff
-- Compiling entity dffe
-- Compiling architecture behavior of dffe
-- Compiling entity dffea
-- Compiling architecture behavior of dffea
-- Loading package vital_timing
-- Loading package vital_primitives
-- Loading package dffeas_pack
-- Compiling entity dffeas
-- Compiling architecture vital_dffeas of dffeas
-- Compiling entity prim_gtff
-- Compiling architecture behavior of prim_gtff
-- Loading entity prim_gtff
-- Compiling entity tff
-- Compiling architecture behavior of tff
-- Compiling entity tffe
-- Compiling architecture behavior of tffe
-- Compiling entity prim_gjkff
-- Compiling architecture behavior of prim_gjkff
-- Loading entity prim_gjkff
-- Compiling entity jkff
-- Compiling architecture behavior of jkff
-- Compiling entity jkffe
-- Compiling architecture behavior of jkffe
-- Compiling entity prim_gsrff
-- Compiling architecture behavior of prim_gsrff
-- Loading entity prim_gsrff
-- Compiling entity srff
-- Compiling architecture behavior of srff
-- Compiling entity srffe
-- Compiling architecture behavior of srffe
-- Compiling entity clklock
-- Compiling architecture behavior of clklock
-- Compiling entity alt_inbuf
-- Compiling architecture behavior of alt_inbuf
-- Compiling entity alt_outbuf
-- Compiling architecture behavior of alt_outbuf
-- Compiling entity alt_outbuf_tri
-- Compiling architecture behavior of alt_outbuf_tri
-- Compiling entity alt_iobuf
-- Compiling architecture behavior of alt_iobuf
-- Compiling entity alt_inbuf_diff
-- Compiling architecture behavior of alt_inbuf_diff
-- Compiling entity alt_outbuf_diff
-- Compiling architecture behavior of alt_outbuf_diff
-- Compiling entity alt_outbuf_tri_diff
-- Compiling architecture behavior of alt_outbuf_tri_diff
-- Compiling entity alt_iobuf_diff
-- Compiling architecture behavior of alt_iobuf_diff
-- Compiling entity alt_bidir_diff
-- Compiling architecture behavior of alt_bidir_diff
-- Compiling entity alt_bidir_buf
-- Compiling architecture behavior of alt_bidir_buf

} {} {}} C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/async/source/rtl/async_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package async_pack

} {} {}} C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_corr/source/rtl/fsfb_corr_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package fsfb_corr_pack

} {} {}} C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/sa_bias_ctrl/source/rtl/sa_bias_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Compiling package sa_bias_ctrl_pack

} {} {}} C:/mce/cards/all_cards/watchdog/source/rtl/watchdog.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/watchdog/source/rtl/watchdog.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package component_pack
-- Compiling entity watchdog
-- Compiling architecture rtl of watchdog

} {} {}} C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/adc_sample_coadd/source/rtl/coadd_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity coadd_storage
-- Compiling architecture syn of coadd_storage

} {} {}} C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/addr_card/ac_dac_ctrl/source/rtl/ac_dac_ctrl_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package data_types_pack
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package ac_dac_ctrl_wbs_pack
-- Loading package frame_timing_pack
-- Compiling package ac_dac_ctrl_pack

} {} {}} C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_frame_data/source/rtl/wbs_frame_data_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Compiling package wbs_frame_data_pack

} {} {}} C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/frame_timing/source/rtl/frame_timing_core.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package component_pack
-- Compiling entity frame_timing_core
-- Compiling architecture beh of frame_timing_core

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/cmd_queue_ram40.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity cmd_queue_ram40
-- Compiling architecture syn of cmd_queue_ram40

} {} {}} C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/cc_reset/source/rtl/cc_reset.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package cc_reset_pack
-- Loading package component_pack
-- Compiling entity cc_reset
-- Compiling architecture rtl of cc_reset

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder29.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder29.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder29
-- Compiling architecture syn of fsfb_calc_adder29

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder30.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_calc_adder30.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package lpm_components
-- Compiling entity fsfb_calc_adder30
-- Compiling architecture syn of fsfb_calc_adder30

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_14x64.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/ram_14x64.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity ram_14x64
-- Compiling architecture syn of ram_14x64

} {} {}} C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bc_dac_ctrl/source/rtl/bc_dac_ctrl_core.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Compiling entity bc_dac_ctrl_core
-- Compiling architecture rtl of bc_dac_ctrl_core

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_storage.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_storage.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity wbs_fb_storage
-- Compiling architecture syn of wbs_fb_storage

} {} {}} C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dip_switch/source/rtl/dip_switch.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity dip_switch
-- Compiling architecture behav of dip_switch

} {} {}} C:/mce/cards/clk_card/clk_card/source/rtl/clk_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/clk_card/source/rtl/clk_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package cc_reset_pack
-- Loading package ret_dat_wbs_pack
-- Loading package clk_card_pack
-- Compiling entity clk_card
-- Compiling architecture top of clk_card

} {} {}} C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/wbs_fb_data/source/rtl/wbs_fb_data_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Compiling package wbs_fb_data_pack
-- Compiling package body wbs_fb_data_pack
-- Loading package wbs_fb_data_pack

} {} {}} C:/mce/cards/clk_card/test/source/cc_test_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/test/source/cc_test_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling package cc_test_pack

} {} {}} C:/mce/cards/library/components/source/rtl/prand.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/prand.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Compiling entity prand
-- Compiling architecture behaviour of prand

} {} {}} C:/mce/cards/bias_card/bias_card/source/rtl/bias_card.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/bias_card/bias_card/source/rtl/bias_card.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package all_cards_pack
-- Loading package bias_card_pack
-- Compiling entity bias_card
-- Compiling architecture top of bias_card

} {} {}} C:/mce/cards/library/components/source/rtl/write_spi_with_cs.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/write_spi_with_cs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package component_pack
-- Compiling entity write_spi_with_cs
-- Compiling architecture rtl of write_spi_with_cs

} {} {}} C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_controller_phy.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/ddr2_sdram_ctrl/source/rtl/micron_ctrl_controller_phy.vhd
Model Technology ModelSim SE vcom 6.3b Compiler 2007.08 Aug 31 2007
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package numeric_std
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package altera_europa_support_lib
-- Compiling entity micron_ctrl_controller_phy
-- Compiling architecture europa of micron_ctrl_controller_phy

} {} {}} C:/mce/cards/all_cards/leds/source/rtl/leds_pack.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s3 -vopt C:/mce/cards/all_cards/leds/source/rtl/leds_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling package leds_pack

} {} {}} C:/mce/cards/bias_card/test/source/bc_dac_ctrl_test.vhd {1 {vcom -work work -2002 -explicit -cover s3 -vopt C:/mce/cards/bias_card/test/source/bc_dac_ctrl_test.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package data_types_pack
-- Loading package component_pack
-- Loading package bc_test_pack
-- Compiling entity bc_dac_ctrl_test_wrapper
-- Compiling architecture rtl of bc_dac_ctrl_test_wrapper

} {} {}} C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_clk_domain_crosser.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/offset_ctrl/source/rtl/offset_clk_domain_crosser.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity offset_clk_domain_crosser
-- Compiling architecture rtl of offset_clk_domain_crosser

} {} {}} C:/altera/10.0/quartus/eda/sim_lib/220model.vhd {1 {vcom -work lpm -2002 -explicit -cover s3 -vopt C:/altera/10.0/quartus/eda/sim_lib/220model.vhd
-- Compiling architecture behavior of scfifo
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package textio
-- Compiling package lpm_common_conversion
-- Compiling package body lpm_common_conversion
-- Loading package lpm_common_conversion
-- Compiling entity dcfifo_dffpipe
-- Compiling architecture behavior of dcfifo_dffpipe
-- Compiling package lpm_hint_evaluation
-- Compiling entity dcfifo_fefifo
-- Compiling package body lpm_hint_evaluation
-- Loading package lpm_hint_evaluation
-- Compiling architecture behavior of dcfifo_fefifo
-- Compiling package lpm_device_families
-- Loading entity dcfifo_fefifo
-- Loading entity dcfifo_dffpipe
-- Compiling entity dcfifo_async
-- Compiling package body lpm_device_families
-- Compiling architecture behavior of dcfifo_async
-- Loading package lpm_device_families
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package lpm_components
-- Compiling entity lpm_constant
-- Compiling entity dcfifo_sync
-- Compiling architecture lpm_syn of lpm_constant
-- Compiling architecture behavior of dcfifo_sync
-- Compiling entity lpm_inv
-- Compiling entity dcfifo_low_latency
-- Compiling architecture lpm_syn of lpm_inv
-- Compiling architecture behavior of dcfifo_low_latency
-- Compiling entity lpm_and
-- Loading entity dcfifo_async
-- Loading entity dcfifo_sync
-- Loading entity dcfifo_low_latency
-- Compiling entity dcfifo_mixed_widths
-- Compiling architecture lpm_syn of lpm_and
-- Compiling architecture behavior of dcfifo_mixed_widths
-- Compiling entity lpm_or
-- Loading entity dcfifo_mixed_widths
-- Compiling entity dcfifo
-- Compiling architecture lpm_syn of lpm_or
-- Compiling architecture behavior of dcfifo
-- Compiling entity lpm_xor
-- Compiling entity altshift_taps
-- Compiling architecture lpm_syn of lpm_xor
-- Compiling architecture behavioural of altshift_taps
-- Compiling entity lpm_bustri
-- Compiling entity a_graycounter
-- Compiling architecture lpm_syn of lpm_bustri
-- Compiling architecture behavior of a_graycounter
-- Compiling entity lpm_mux
-- Compiling entity altsquare
-- Compiling architecture lpm_syn of lpm_mux
-- Compiling architecture altsquare_syn of altsquare
-- Compiling entity lpm_decode
-- Compiling entity altera_std_synchronizer
-- Compiling architecture lpm_syn of lpm_decode
-- Compiling architecture behavioral of altera_std_synchronizer
-- Compiling entity lpm_clshift
-- Compiling architecture lpm_syn of lpm_clshift
-- Compiling entity altera_std_synchronizer_bundle
-- Compiling architecture behavioral of altera_std_synchronizer_bundle
-- Loading package std_logic_signed
-- Compiling entity lpm_add_sub_signed
-- Compiling entity alt_cal
-- Compiling architecture lpm_syn of lpm_add_sub_signed
-- Compiling architecture rtl of alt_cal
-- Compiling entity lpm_add_sub_unsigned
-- Compiling entity alt_cal_mm
-- Compiling architecture lpm_syn of lpm_add_sub_unsigned
-- Compiling architecture rtl of alt_cal_mm
-- Compiling entity alt_cal_c3gxb
-- Loading entity lpm_add_sub_signed
-- Loading entity lpm_add_sub_unsigned
-- Compiling entity lpm_add_sub
-- Compiling architecture rtl of alt_cal_c3gxb
-- Compiling architecture lpm_syn of lpm_add_sub
-- Compiling package alt_aeq_s4_func
-- Compiling entity lpm_compare_signed
-- Compiling package body alt_aeq_s4_func
-- Loading package alt_aeq_s4_func
-- Compiling architecture lpm_syn of lpm_compare_signed
-- Loading package alt_aeq_s4_func
-- Compiling entity alt_aeq_s4
-- Compiling entity lpm_compare_unsigned
-- Compiling architecture trans of alt_aeq_s4
-- Compiling architecture lpm_syn of lpm_compare_unsigned
-- Compiling package alt_eyemon_func
-- Loading entity lpm_compare_signed
-- Loading entity lpm_compare_unsigned
-- Compiling entity lpm_compare
-- Compiling package body alt_eyemon_func
-- Loading package alt_eyemon_func
-- Compiling architecture lpm_syn of lpm_compare
-- Loading package alt_eyemon_func
-- Compiling entity alt_eyemon
-- Loading package lpm_hint_evaluation
-- Compiling entity lpm_mult
-- Compiling architecture trans of alt_eyemon
-- Compiling architecture lpm_syn of lpm_mult
-- Compiling package alt_dfe_func
-- Compiling entity lpm_divide
-- Compiling package body alt_dfe_func
-- Loading package alt_dfe_func
-- Compiling architecture behave of lpm_divide
-- Loading package alt_dfe_func
-- Compiling entity alt_dfe
-- Compiling entity lpm_abs
-- Compiling architecture trans of alt_dfe
-- Compiling architecture lpm_syn of lpm_abs
-- Compiling package sld_node
-- Loading package lpm_common_conversion
-- Compiling entity lpm_counter
-- Compiling package body sld_node
-- Loading package sld_node
-- Compiling architecture lpm_syn of lpm_counter
-- Loading package sld_node
-- Compiling entity signal_gen
-- Compiling entity lpm_latch
-- Compiling architecture simmodel of signal_gen
-- Compiling architecture lpm_syn of lpm_latch
-- Compiling entity jtag_tap_controller
-- Compiling entity lpm_ff
-- Compiling architecture fsm of jtag_tap_controller
-- Compiling architecture lpm_syn of lpm_ff
-- Compiling entity dummy_hub
-- Compiling entity lpm_shiftreg
-- Compiling architecture behavior of dummy_hub
-- Compiling architecture lpm_syn of lpm_shiftreg
-- Loading entity signal_gen
-- Loading entity jtag_tap_controller
-- Loading entity dummy_hub
-- Compiling entity sld_virtual_jtag
-- Loading package lpm_device_families
-- Compiling entity lpm_ram_dq
-- Compiling architecture structural of sld_virtual_jtag
-- Compiling architecture lpm_syn of lpm_ram_dq
-- Compiling entity sld_signaltap
-- Compiling entity lpm_ram_dp
-- Compiling architecture sim_sld_signaltap of sld_signaltap
-- Compiling architecture lpm_syn of lpm_ram_dp
-- Compiling entity altstratixii_oct
-- Compiling architecture sim_altstratixii_oct of altstratixii_oct
-- Compiling entity lpm_ram_io
-- Compiling architecture lpm_syn of lpm_ram_io
-- Compiling entity altparallel_flash_loader
-- Compiling architecture sim_altparallel_flash_loader of altparallel_flash_loader
-- Compiling entity lpm_rom
-- Compiling entity altserial_flash_loader
-- Compiling architecture lpm_syn of lpm_rom
-- Compiling architecture sim_altserial_flash_loader of altserial_flash_loader
-- Compiling entity lpm_fifo
-- Compiling entity altsource_probe
-- Compiling architecture behavior of lpm_fifo
-- Compiling architecture sim_altsource_probe of altsource_probe
-- Compiling entity lpm_fifo_dc_dffpipe
-- Compiling architecture behavior of lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_fefifo
-- Compiling architecture behavior of lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_fefifo
-- Loading entity lpm_fifo_dc_dffpipe
-- Compiling entity lpm_fifo_dc_async
-- Compiling architecture behavior of lpm_fifo_dc_async
-- Loading entity lpm_fifo_dc_async
-- Compiling entity lpm_fifo_dc
-- Compiling architecture behavior of lpm_fifo_dc
-- Compiling entity lpm_inpad
-- Compiling architecture lpm_syn of lpm_inpad
-- Compiling entity lpm_outpad
-- Compiling architecture lpm_syn of lpm_outpad
-- Compiling entity lpm_bipad
-- Compiling architecture lpm_syn of lpm_bipad

} {} {}} C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd {1 {vcom -work sys_param -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/sys_param/source/rtl/data_types_pack.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling package data_types_pack

} {} {}} C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/fsfb_calc/source/rtl/fsfb_fltr_regs.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package readout_card_pack
-- Loading package flux_loop_pack
-- Loading package flux_loop_ctrl_pack
-- Loading package fsfb_calc_pack
-- Compiling entity fsfb_fltr_regs
-- Compiling architecture rtl of fsfb_fltr_regs

} {} {}} C:/mce/cards/clk_card/ret_dat/source/rtl/awg_data_bank.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/ret_dat/source/rtl/awg_data_bank.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Compiling entity awg_data_bank
-- Compiling architecture syn of awg_data_bank

} {} {}} C:/mce/cards/readout_card/pll/source/rtl/rc_pll.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/readout_card/pll/source/rtl/rc_pll.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package altera_mf_components
-- Compiling entity rc_pll
-- Compiling architecture syn of rc_pll

} {} {}} C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/all_cards/dispatch/source/rtl/dispatch_reply_transmit.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Compiling entity dispatch_reply_transmit
-- Compiling architecture rtl of dispatch_reply_transmit

} {} {}} C:/mce/cards/library/components/source/rtl/slave_ctrl.vhd {1 {vcom -work components -93 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/library/components/source/rtl/slave_ctrl.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Compiling entity slave_ctrl
-- Compiling architecture rtl of slave_ctrl

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/fibre_rx_fifo.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package issue_reply_pack
-- Loading package fibre_rx_pack
-- Loading package component_pack
-- Compiling entity fibre_rx_fifo
-- Compiling architecture rtl of fibre_rx_fifo

} {} {}} C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd {1 {vcom -work work -2002 -explicit -check_synthesis -cover s2 -vopt C:/mce/cards/clk_card/issue_reply/source/rtl/issue_reply.vhd
Model Technology ModelSim SE vcom 6.6c Compiler 2010.08 Aug 23 2010
-- Loading package standard
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package std_logic_unsigned
-- Loading package component_pack
-- Loading package command_pack
-- Loading package wishbone_pack
-- Loading package sync_gen_pack
-- Loading package fibre_rx_pack
-- Loading package data_types_pack
-- Loading package frame_timing_pack
-- Loading package ret_dat_wbs_pack
-- Compiling entity issue_reply
-- Compiling architecture rtl of issue_reply

} {} {}}
