0.7
2020.2
Nov  8 2024
22:36:55
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/Experiment-4/Experiment-4.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/Experiment-4/Experiment-4.srcs/sim_1/new/testbench.v,1739894208,verilog,,,,testbench_part2,,,,,,,,
/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/Experiment-4/Experiment-4.srcs/sources_1/new/binary_adder.v,1739893864,verilog,,/home/quil/Documents/School/Classes/Spring25/EEE3342C/Labs/Experiment-4/Experiment-4.srcs/sim_1/new/testbench.v,,eight_bit_ripple_adder;full_adder;half_adder,,,,,,,,
