INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'FIFO_16x8' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'FIFO_16x8'...
WARNING:sim - A core named 'FIFO_16x8' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'FIFO_16x8'...
Delivering associated files for 'FIFO_16x8'...
Delivering EJava files for 'FIFO_16x8'...
Generating implementation netlist for 'FIFO_16x8'...
INFO:sim - Pre-processing HDL files for 'FIFO_16x8'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'FIFO_16x8'
Running ngcbuild...
Writing VHO instantiation template for 'FIFO_16x8'...
Writing VHDL behavioral simulation model for 'FIFO_16x8'...
WARNING:sim - Overwriting existing file
   /home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16
   x8/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8
Delivered 1 file into directory
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'FIFO_16x8'...
Generating metadata file...
Regenerating ISE project file for 'FIFO_16x8'...
Generating ISE project...
XCO file found: FIFO_16x8.xco
XMDF file found: FIFO_16x8_xmdf.tcl
Adding
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8.
asy -view all -origin_type imported
Adding
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8.
ngc -view all -origin_type created
Checking file
"/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8
.ngc" for project device match ...
File
"/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8
.ngc" device information matches project device.
Adding
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8.
sym -view all -origin_type imported
Adding
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8.
vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_1
   6x8.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/jaroslaw/developement/FPGA/projects/VGA_text/ipcore_dir/tmp/_cg/FIFO_16x8.
vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/FIFO_16x8"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'FIFO_16x8'.
