ARM GAS  /tmp/cc9H8BSg.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32c0xx_hal_pwr.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c"
  18              		.section	.text.HAL_PWR_DeInit,"ax",%progbits
  19              		.align	1
  20              		.p2align 2,,3
  21              		.global	HAL_PWR_DeInit
  22              		.syntax unified
  23              		.code	16
  24              		.thumb_func
  26              	HAL_PWR_DeInit:
  27              	.LFB214:
   1:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
   2:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   ******************************************************************************
   3:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @file    stm32c0xx_hal_pwr.c
   4:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @author  MCD Application Team
   5:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief   PWR HAL module driver.
   6:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *          This file provides firmware functions to manage the following
   7:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *          functionalities of the Power Controller (PWR) peripheral:
   8:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           + Initialization/de-initialization functions
   9:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           + Peripheral Control functions
  10:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  11:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   ******************************************************************************
  12:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @attention
  13:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  14:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * Copyright (c) 2022 STMicroelectronics.
  15:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * All rights reserved.
  16:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  17:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * in the root directory of this software component.
  19:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  21:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   ******************************************************************************
  22:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  23:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  24:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Includes ------------------------------------------------------------------*/
  25:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** #include "stm32c0xx_hal.h"
  26:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  27:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @addtogroup STM32C0xx_HAL_Driver
  28:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
  29:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  30:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  31:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @addtogroup PWR
ARM GAS  /tmp/cc9H8BSg.s 			page 2


  32:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
  33:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  34:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  35:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** #ifdef HAL_PWR_MODULE_ENABLED
  36:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  37:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Private typedef -----------------------------------------------------------*/
  38:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Private define ------------------------------------------------------------*/
  39:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @defgroup PWR_Private_Defines PWR Private Defines
  40:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
  41:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  42:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  43:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
  44:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @}
  45:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  46:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  47:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Private macro -------------------------------------------------------------*/
  48:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Private variables ---------------------------------------------------------*/
  49:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Private function prototypes -----------------------------------------------*/
  50:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /* Exported functions --------------------------------------------------------*/
  51:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @addtogroup PWR_Exported_Functions  PWR Exported Functions
  52:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
  53:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  54:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  55:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @addtogroup PWR_Exported_Functions_Group1  Initialization and de-initialization functions
  56:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Initialization and de-initialization functions
  57:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  58:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** @verbatim
  59:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****  ===============================================================================
  60:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****               ##### Initialization and de-initialization functions #####
  61:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****  ===============================================================================
  62:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
  63:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  64:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** @endverbatim
  65:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
  66:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  67:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  68:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
  69:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Deinitialize the HAL PWR peripheral registers to their default reset
  70:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****             values.
  71:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
  72:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  73:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_DeInit(void)
  74:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
  28              		.loc 1 74 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  75:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   __HAL_RCC_PWR_FORCE_RESET();
  33              		.loc 1 75 3 view .LVU1
  34 0000 8022     		movs	r2, #128
  76:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   __HAL_RCC_PWR_RELEASE_RESET();
  77:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
  35              		.loc 1 77 1 is_stmt 0 view .LVU2
  36              		@ sp needed
  75:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   __HAL_RCC_PWR_FORCE_RESET();
  37              		.loc 1 75 3 view .LVU3
ARM GAS  /tmp/cc9H8BSg.s 			page 3


  38 0002 054B     		ldr	r3, .L3
  39 0004 5205     		lsls	r2, r2, #21
  40 0006 D96A     		ldr	r1, [r3, #44]
  41 0008 0A43     		orrs	r2, r1
  42 000a DA62     		str	r2, [r3, #44]
  76:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   __HAL_RCC_PWR_RELEASE_RESET();
  43              		.loc 1 76 3 is_stmt 1 view .LVU4
  44 000c DA6A     		ldr	r2, [r3, #44]
  45 000e 0349     		ldr	r1, .L3+4
  46 0010 0A40     		ands	r2, r1
  47 0012 DA62     		str	r2, [r3, #44]
  48              		.loc 1 77 1 is_stmt 0 view .LVU5
  49 0014 7047     		bx	lr
  50              	.L4:
  51 0016 C046     		.align	2
  52              	.L3:
  53 0018 00100240 		.word	1073876992
  54 001c FFFFFFEF 		.word	-268435457
  55              		.cfi_endproc
  56              	.LFE214:
  58              		.section	.text.HAL_PWR_EnableWakeUpPin,"ax",%progbits
  59              		.align	1
  60              		.p2align 2,,3
  61              		.global	HAL_PWR_EnableWakeUpPin
  62              		.syntax unified
  63              		.code	16
  64              		.thumb_func
  66              	HAL_PWR_EnableWakeUpPin:
  67              	.LVL0:
  68              	.LFB215:
  78:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  79:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
  80:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @}
  81:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
  82:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  83:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /** @addtogroup PWR_Exported_Functions_Group2  Peripheral Control functions
  84:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *  @brief Low Power modes configuration functions
  85:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *
  86:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** @verbatim
  87:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  88:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****  ===============================================================================
  89:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                  ##### Peripheral Control functions #####
  90:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****  ===============================================================================
  91:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  92:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
  93:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  94:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     *** WakeUp pin configuration ***
  95:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     ================================
  96:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
  97:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) WakeUp pins are used to wakeup the system from Standby mode or
  98:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           Shutdown mode. WakeUp pins polarity can be set to configure event
  99:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           detection on high level (rising edge) or low level (falling edge).
 100:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 101:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     *** Low Power mode configuration ***
 102:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     =====================================
 103:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
 104:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       The devices feature 4 low-power modes:
ARM GAS  /tmp/cc9H8BSg.s 			page 4


 105:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Sleep mode: Cortex-M0+ core stopped, peripherals kept running,
 106:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           regulator is main mode.
 107:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Stop 0 mode: all clocks are stopped except LSI and LSE, regulator is
 108:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****            main mode.
 109:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Standby mode: all clocks are stopped except LSI and LSE, regulator is
 110:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           disable.
 111:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Shutdown mode: all clocks are stopped except LSE, regulator is
 112:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           disable.
 113:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 114:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 115:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    *** Sleep mode ***
 116:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    =========================================
 117:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
 118:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Entry:
 119:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           The Sleep is entered through HAL_PWR_EnterSLEEPMode() API specifying
 120:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       the main regulator per default and if exit is interrupt or event
 121:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           triggered.
 122:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) PWR_MAINREGULATOR_ON: Sleep mode (regulator in main mode).
 123:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFI: Core enters sleep mode with WFI instruction
 124:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) PWR_SLEEPENTRY_WFE: Core enters sleep mode with WFE instruction
 125:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) WFI Exit:
 126:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         (++) Any interrupt enabled in nested vectored interrupt controller (NVIC)
 127:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) WFE Exit:
 128:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         (++) Any wakeup event if cortex is configured with SEVONPEND = 0
 129:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         (++) Interrupt even when disabled in NVIC if cortex is configured with
 130:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****              SEVONPEND = 1
 131:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 132:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    *** Stop 0 mode ***
 133:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    =============================
 134:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
 135:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Entry:
 136:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           The Stop modes are entered through the following APIs:
 137:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) HAL_PWR_EnterSTOPMode() with following settings:
 138:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****               (+++) PWR_MAINREGULATOR_ON to enter STOP0 mode.
 139:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Exit (interrupt or event-triggered, specified when entering STOP mode):
 140:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction
 141:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction
 142:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) WFI Exit:
 143:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) Any EXTI line (internal or external) configured in interrupt mode
 144:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                with corresponding interrupt enable in NVIC
 145:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) WFE Exit:
 146:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) Any EXTI line (internal or external) configured in event mode if
 147:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                cortex is configured with SEVONPEND = 0
 148:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) Any EXTI line configured in interrupt mode (even if the
 149:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                corresponding EXTI Interrupt vector is disabled in the NVIC) if
 150:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                cortex is configured with SEVONPEND = 0. The interrupt source can
 151:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                be external interrupts or peripherals with wakeup capability.
 152:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 153:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    *** Standby mode ***
 154:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    ====================
 155:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
 156:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Entry:
 157:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) The Standby mode is entered through HAL_PWR_EnterSTANDBYMode() API, by
 158:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                setting SLEEPDEEP in Cortex control register.
 159:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Exit:
 160:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) WKUP pin edge detection, RTC event (alarm, timestamp),
 161:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                LSE CSS detection, reset on NRST pin, IWDG reset & BOR reset.
ARM GAS  /tmp/cc9H8BSg.s 			page 5


 162:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..] Exiting Standby generates a power reset: Cortex is reset and execute
 163:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****          Reset handler vector, all registers in the Vcore domain are set to
 164:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****          their reset value. Registers outside the VCORE domain (RTC, WKUP, IWDG,
 165:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****          and Standby/Shutdown modes control) are not impacted.
 166:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 167:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     *** Shutdown mode ***
 168:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****    ======================
 169:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..]
 170:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       In Shutdown mode,
 171:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         voltage regulator is disabled, all clocks are off except LSE, RRS bit is
 172:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         cleared. SRAM and registers contents are lost except for backup domain
 173:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****         registers.
 174:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Entry:
 175:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) The Shutdown mode is entered through HAL_PWREx_EnterSHUTDOWNMode() API,
 176:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                by setting SLEEPDEEP in Cortex control register.
 177:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****       (+) Exit:
 178:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****           (++) WKUP pin edge detection, RTC event (alarm, timestamp),
 179:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****                LSE CSS detection, reset on NRST pin.
 180:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     [..] Exiting Shutdown generates a brown out reset: Cortex is reset and execute
 181:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****          Reset handler vector, all registers are set to their reset value but ones
 182:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****          in backup domain.
 183:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 184:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** @endverbatim
 185:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @{
 186:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 187:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 188:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 189:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 190:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enable the WakeUp PINx functionality.
 191:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  WakeUpPinPolarity Specifies which Wake-Up pin to enable.
 192:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         This parameter can be one of the following legacy values which set
 193:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         the default polarity i.e. detection on high level (rising edge):
 194:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3,
 195:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN6
 196:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         or one of the following value where the user can explicitly specify
 197:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         the enabled pin and the chosen polarity:
 198:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW
 199:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW
 200:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW
 201:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW
 202:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN6_HIGH or PWR_WAKEUP_PIN6_LOW
 203:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.
 204:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 205:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 206:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)
 207:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
  69              		.loc 1 207 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ args = 0, pretend = 0, frame = 0
  72              		@ frame_needed = 0, uses_anonymous_args = 0
  73              		@ link register save eliminated.
 208:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));
  74              		.loc 1 208 3 view .LVU7
 209:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 210:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Specifies the Wake-Up pin polarity for the event detection
 211:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     (rising or falling edge) */
 212:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHI
ARM GAS  /tmp/cc9H8BSg.s 			page 6


  75              		.loc 1 212 3 view .LVU8
  76 0000 2F23     		movs	r3, #47
 213:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 214:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Enable wake-up pin */
 215:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 216:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
  77              		.loc 1 216 1 is_stmt 0 view .LVU9
  78              		@ sp needed
 212:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  79              		.loc 1 212 3 view .LVU10
  80 0002 0549     		ldr	r1, .L6
  81 0004 0340     		ands	r3, r0
  82 0006 CA68     		ldr	r2, [r1, #12]
  83 0008 000A     		lsrs	r0, r0, #8
  84              	.LVL1:
 212:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
  85              		.loc 1 212 3 view .LVU11
  86 000a 9A43     		bics	r2, r3
  87 000c 0243     		orrs	r2, r0
  88 000e CA60     		str	r2, [r1, #12]
 215:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
  89              		.loc 1 215 3 is_stmt 1 view .LVU12
  90 0010 8A68     		ldr	r2, [r1, #8]
  91 0012 1343     		orrs	r3, r2
  92 0014 8B60     		str	r3, [r1, #8]
  93              		.loc 1 216 1 is_stmt 0 view .LVU13
  94 0016 7047     		bx	lr
  95              	.L7:
  96              		.align	2
  97              	.L6:
  98 0018 00700040 		.word	1073770496
  99              		.cfi_endproc
 100              	.LFE215:
 102              		.section	.text.HAL_PWR_DisableWakeUpPin,"ax",%progbits
 103              		.align	1
 104              		.p2align 2,,3
 105              		.global	HAL_PWR_DisableWakeUpPin
 106              		.syntax unified
 107              		.code	16
 108              		.thumb_func
 110              	HAL_PWR_DisableWakeUpPin:
 111              	.LVL2:
 112              	.LFB216:
 217:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 218:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 219:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 220:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Disable the WakeUp PINx functionality.
 221:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  WakeUpPinx Specifies the Power Wake-Up pin to disable.
 222:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         This parameter can be one of the following values:
 223:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN4,
 224:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                PWR_WAKEUP_PIN6
 225:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 226:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 227:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
 228:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 113              		.loc 1 228 1 is_stmt 1 view -0
 114              		.cfi_startproc
ARM GAS  /tmp/cc9H8BSg.s 			page 7


 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 229:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
 118              		.loc 1 229 3 view .LVU15
 230:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 231:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 119              		.loc 1 231 3 view .LVU16
 120 0000 2F22     		movs	r2, #47
 232:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 121              		.loc 1 232 1 is_stmt 0 view .LVU17
 122              		@ sp needed
 231:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 123              		.loc 1 231 3 view .LVU18
 124 0002 0349     		ldr	r1, .L9
 125 0004 0240     		ands	r2, r0
 126 0006 8B68     		ldr	r3, [r1, #8]
 127 0008 9343     		bics	r3, r2
 128 000a 8B60     		str	r3, [r1, #8]
 129              		.loc 1 232 1 view .LVU19
 130 000c 7047     		bx	lr
 131              	.L10:
 132 000e C046     		.align	2
 133              	.L9:
 134 0010 00700040 		.word	1073770496
 135              		.cfi_endproc
 136              	.LFE216:
 138              		.section	.text.HAL_PWR_EnterSLEEPMode,"ax",%progbits
 139              		.align	1
 140              		.p2align 2,,3
 141              		.global	HAL_PWR_EnterSLEEPMode
 142              		.syntax unified
 143              		.code	16
 144              		.thumb_func
 146              	HAL_PWR_EnterSLEEPMode:
 147              	.LVL3:
 148              	.LFB217:
 233:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 234:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 235:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 236:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enter Sleep mode.
 237:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   In Sleep mode, all I/O pins keep the same state as
 238:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         in Run mode.
 239:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  Regulator Specifies the regulator state in Sleep mode.
 240:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         This parameter can be the following value:
 241:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_MAINREGULATOR_ON Sleep mode (regulator in main mode)
 242:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  SLEEPEntry Specifies if Sleep mode is entered with WFI or WFE
 243:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         instruction. This parameter can be one of the following values:
 244:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_SLEEPENTRY_WFI enter Sleep or Low-power Sleep
 245:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                     mode with WFI instruction
 246:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *           @arg @ref PWR_SLEEPENTRY_WFE enter Sleep or Low-power Sleep
 247:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                     mode with WFE instruction
 248:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   When WFI entry is used, tick interrupt have to be disabled if not
 249:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         desired as the interrupt wake up source.
 250:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 251:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 252:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
ARM GAS  /tmp/cc9H8BSg.s 			page 8


 253:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 149              		.loc 1 253 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 254:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Check the parameters */
 255:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_REGULATOR(Regulator));
 154              		.loc 1 255 3 view .LVU21
 256:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 155              		.loc 1 256 3 view .LVU22
 257:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 258:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Clear SLEEPDEEP bit of Cortex System Control Register */
 259:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 156              		.loc 1 259 3 view .LVU23
 157 0000 0420     		movs	r0, #4
 158              	.LVL4:
 159              		.loc 1 259 3 is_stmt 0 view .LVU24
 160 0002 064A     		ldr	r2, .L15
 161 0004 1369     		ldr	r3, [r2, #16]
 162 0006 8343     		bics	r3, r0
 163 0008 1361     		str	r3, [r2, #16]
 260:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 261:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Select SLEEP mode entry -------------------------------------------------*/
 262:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 164              		.loc 1 262 3 is_stmt 1 view .LVU25
 165              		.loc 1 262 6 is_stmt 0 view .LVU26
 166 000a 0129     		cmp	r1, #1
 167 000c 03D0     		beq	.L14
 263:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   {
 264:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 265:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFI();
 266:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 267:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   else
 268:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   {
 269:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     /* Request Wait For Event */
 270:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __SEV();
 168              		.loc 1 270 5 is_stmt 1 view .LVU27
 169              		.syntax divided
 170              	@ 270 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 171 000e 40BF     		sev
 172              	@ 0 "" 2
 271:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFE();
 173              		.loc 1 271 5 view .LVU28
 174              	@ 271 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 175 0010 20BF     		wfe
 176              	@ 0 "" 2
 272:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFE();
 177              		.loc 1 272 5 view .LVU29
 178              	@ 272 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 179 0012 20BF     		wfe
 180              	@ 0 "" 2
 181              		.thumb
 182              		.syntax unified
 183              	.L11:
 273:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 274:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
ARM GAS  /tmp/cc9H8BSg.s 			page 9


 184              		.loc 1 274 1 is_stmt 0 view .LVU30
 185              		@ sp needed
 186 0014 7047     		bx	lr
 187              	.L14:
 265:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 188              		.loc 1 265 5 is_stmt 1 view .LVU31
 189              		.syntax divided
 190              	@ 265 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 191 0016 30BF     		wfi
 192              	@ 0 "" 2
 193              		.thumb
 194              		.syntax unified
 195 0018 FCE7     		b	.L11
 196              	.L16:
 197 001a C046     		.align	2
 198              	.L15:
 199 001c 00ED00E0 		.word	-536810240
 200              		.cfi_endproc
 201              	.LFE217:
 203              		.section	.text.HAL_PWR_EnterSTOPMode,"ax",%progbits
 204              		.align	1
 205              		.p2align 2,,3
 206              		.global	HAL_PWR_EnterSTOPMode
 207              		.syntax unified
 208              		.code	16
 209              		.thumb_func
 211              	HAL_PWR_EnterSTOPMode:
 212              	.LVL5:
 213              	.LFB218:
 275:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 276:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 277:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 278:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enter Stop mode
 279:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   This API is named HAL_PWR_EnterSTOPMode to ensure compatibility with
 280:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         legacy code running on devices where only "Stop mode" is mentioned
 281:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         with main regulator ON.
 282:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   In Stop mode, all I/O pins keep the same state as in Run mode.
 283:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   All clocks in the VCORE domain are stopped; the HSI and the
 284:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         HSE oscillators are disabled. Some peripherals with the wakeup
 285:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         capability can switch on the HSI to receive a frame, and switch off
 286:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         the HSI after receiving the frame if it is not a wakeup frame.
 287:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         SRAM and register contents are preserved.
 288:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   When exiting Stop 0 mode by issuing an interrupt or a
 289:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         wakeup event, the HSI RC oscillator is selected as system clock
 290:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  Regulator Specifies the regulator state in Stop mode
 291:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         This parameter can be of the following value:
 292:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *            @arg @ref PWR_MAINREGULATOR_ON  Stop 0 mode (main regulator ON)
 293:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @param  STOPEntry Specifies Stop 0 mode is entered with WFI or
 294:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         WFE instruction. This parameter can be one of the following values:
 295:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 mode with WFI
 296:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                                         instruction.
 297:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 mode with WFE
 298:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *                                         instruction.
 299:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 300:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 301:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
 302:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
ARM GAS  /tmp/cc9H8BSg.s 			page 10


 214              		.loc 1 302 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 303:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Check the parameters */
 304:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_REGULATOR(Regulator));
 219              		.loc 1 304 3 view .LVU33
 305:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
 220              		.loc 1 305 3 view .LVU34
 306:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 307:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 221              		.loc 1 307 3 view .LVU35
 222 0000 0720     		movs	r0, #7
 223              	.LVL6:
 224              		.loc 1 307 3 is_stmt 0 view .LVU36
 225 0002 0B4A     		ldr	r2, .L21
 226 0004 1368     		ldr	r3, [r2]
 227 0006 8343     		bics	r3, r0
 228 0008 1360     		str	r3, [r2]
 308:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 309:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 310:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 229              		.loc 1 310 3 is_stmt 1 view .LVU37
 230 000a 0A4A     		ldr	r2, .L21+4
 231 000c 0338     		subs	r0, r0, #3
 232 000e 1369     		ldr	r3, [r2, #16]
 233 0010 0343     		orrs	r3, r0
 234 0012 1361     		str	r3, [r2, #16]
 311:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 312:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Select Stop mode entry --------------------------------------------------*/
 313:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   if (STOPEntry == PWR_STOPENTRY_WFI)
 235              		.loc 1 313 3 view .LVU38
 236              		.loc 1 313 6 is_stmt 0 view .LVU39
 237 0014 0129     		cmp	r1, #1
 238 0016 08D0     		beq	.L20
 314:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   {
 315:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     /* Request Wait For Interrupt */
 316:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFI();
 317:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 318:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   else
 319:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   {
 320:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     /* Request Wait For Event */
 321:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __SEV();
 239              		.loc 1 321 5 is_stmt 1 view .LVU40
 240              		.syntax divided
 241              	@ 321 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 242 0018 40BF     		sev
 243              	@ 0 "" 2
 322:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFE();
 244              		.loc 1 322 5 view .LVU41
 245              	@ 322 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 246 001a 20BF     		wfe
 247              	@ 0 "" 2
 323:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****     __WFE();
 248              		.loc 1 323 5 view .LVU42
 249              	@ 323 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
ARM GAS  /tmp/cc9H8BSg.s 			page 11


 250 001c 20BF     		wfe
 251              	@ 0 "" 2
 252              		.thumb
 253              		.syntax unified
 254              	.L19:
 324:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 325:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 326:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Reset SLEEPDEEP bit of Cortex System Control Register */
 327:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 255              		.loc 1 327 3 view .LVU43
 328:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 256              		.loc 1 328 1 is_stmt 0 view .LVU44
 257              		@ sp needed
 327:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 258              		.loc 1 327 3 view .LVU45
 259 001e 0421     		movs	r1, #4
 260              	.LVL7:
 327:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 261              		.loc 1 327 3 view .LVU46
 262 0020 044A     		ldr	r2, .L21+4
 263 0022 1369     		ldr	r3, [r2, #16]
 264 0024 8B43     		bics	r3, r1
 265 0026 1361     		str	r3, [r2, #16]
 266              		.loc 1 328 1 view .LVU47
 267 0028 7047     		bx	lr
 268              	.LVL8:
 269              	.L20:
 316:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   }
 270              		.loc 1 316 5 is_stmt 1 view .LVU48
 271              		.syntax divided
 272              	@ 316 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 273 002a 30BF     		wfi
 274              	@ 0 "" 2
 275              		.thumb
 276              		.syntax unified
 277 002c F7E7     		b	.L19
 278              	.L22:
 279 002e C046     		.align	2
 280              	.L21:
 281 0030 00700040 		.word	1073770496
 282 0034 00ED00E0 		.word	-536810240
 283              		.cfi_endproc
 284              	.LFE218:
 286              		.section	.text.HAL_PWR_EnterSTANDBYMode,"ax",%progbits
 287              		.align	1
 288              		.p2align 2,,3
 289              		.global	HAL_PWR_EnterSTANDBYMode
 290              		.syntax unified
 291              		.code	16
 292              		.thumb_func
 294              	HAL_PWR_EnterSTANDBYMode:
 295              	.LFB219:
 329:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 330:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 331:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 332:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enter Standby mode.
 333:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   In Standby mode,the HSI and the HSE oscillators are
ARM GAS  /tmp/cc9H8BSg.s 			page 12


 334:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         switched off. SRAM and register contents are lost except
 335:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         for registers in the Backup domain and Standby circuitry.
 336:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   The I/Os can be configured either with a pull-up or pull-down or can
 337:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         be kept in analog state.
 338:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown()
 339:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         respectively enable Pull Up and PullDown state.
 340:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         HAL_PWREx_DisableGPIOPullUp() & HAL_PWREx_DisableGPIOPullDown()
 341:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         disable the same. These states are effective in Standby mode only if
 342:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
 343:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 344:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 345:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnterSTANDBYMode(void)
 346:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 296              		.loc 1 346 1 view -0
 297              		.cfi_startproc
 298              		@ args = 0, pretend = 0, frame = 0
 299              		@ frame_needed = 0, uses_anonymous_args = 0
 300              		@ link register save eliminated.
 347:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Set Stand-by mode */
 348:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 301              		.loc 1 348 3 view .LVU50
 302 0000 0721     		movs	r1, #7
 303 0002 064A     		ldr	r2, .L24
 304 0004 1368     		ldr	r3, [r2]
 305 0006 8B43     		bics	r3, r1
 306 0008 0439     		subs	r1, r1, #4
 307 000a 0B43     		orrs	r3, r1
 308 000c 1360     		str	r3, [r2]
 349:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 350:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Set SLEEPDEEP bit of Cortex System Control Register */
 351:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 309              		.loc 1 351 3 view .LVU51
 310 000e 044A     		ldr	r2, .L24+4
 311 0010 0131     		adds	r1, r1, #1
 312 0012 1369     		ldr	r3, [r2, #16]
 313 0014 0B43     		orrs	r3, r1
 314 0016 1361     		str	r3, [r2, #16]
 352:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 353:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Request Wait For Interrupt */
 354:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   __WFI();
 315              		.loc 1 354 3 view .LVU52
 316              		.syntax divided
 317              	@ 354 "external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c" 1
 318 0018 30BF     		wfi
 319              	@ 0 "" 2
 355:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 320              		.loc 1 355 1 is_stmt 0 view .LVU53
 321              		.thumb
 322              		.syntax unified
 323              		@ sp needed
 324 001a 7047     		bx	lr
 325              	.L25:
 326              		.align	2
 327              	.L24:
 328 001c 00700040 		.word	1073770496
 329 0020 00ED00E0 		.word	-536810240
 330              		.cfi_endproc
ARM GAS  /tmp/cc9H8BSg.s 			page 13


 331              	.LFE219:
 333              		.section	.text.HAL_PWR_EnableSleepOnExit,"ax",%progbits
 334              		.align	1
 335              		.p2align 2,,3
 336              		.global	HAL_PWR_EnableSleepOnExit
 337              		.syntax unified
 338              		.code	16
 339              		.thumb_func
 341              	HAL_PWR_EnableSleepOnExit:
 342              	.LFB220:
 356:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 357:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 358:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 359:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enable Sleep-On-Exit Cortex feature
 360:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   Set SLEEPONEXIT bit of SCR register. When this bit is set, the
 361:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         processor enters SLEEP or DEEPSLEEP mode when an interruption
 362:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         handling is over returning to thread mode. Setting this bit is
 363:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         useful when the processor is expected to run only on interruptions
 364:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         handling.
 365:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 366:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 367:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnableSleepOnExit(void)
 368:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 343              		.loc 1 368 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 369:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Set SLEEPONEXIT bit of Cortex System Control Register */
 370:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 348              		.loc 1 370 3 view .LVU55
 349 0000 0221     		movs	r1, #2
 371:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 350              		.loc 1 371 1 is_stmt 0 view .LVU56
 351              		@ sp needed
 370:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 352              		.loc 1 370 3 view .LVU57
 353 0002 024A     		ldr	r2, .L27
 354 0004 1369     		ldr	r3, [r2, #16]
 355 0006 0B43     		orrs	r3, r1
 356 0008 1361     		str	r3, [r2, #16]
 357              		.loc 1 371 1 view .LVU58
 358 000a 7047     		bx	lr
 359              	.L28:
 360              		.align	2
 361              	.L27:
 362 000c 00ED00E0 		.word	-536810240
 363              		.cfi_endproc
 364              	.LFE220:
 366              		.section	.text.HAL_PWR_DisableSleepOnExit,"ax",%progbits
 367              		.align	1
 368              		.p2align 2,,3
 369              		.global	HAL_PWR_DisableSleepOnExit
 370              		.syntax unified
 371              		.code	16
 372              		.thumb_func
 374              	HAL_PWR_DisableSleepOnExit:
ARM GAS  /tmp/cc9H8BSg.s 			page 14


 375              	.LFB221:
 372:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 373:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 374:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 375:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Disable Sleep-On-Exit Cortex feature
 376:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   Clear SLEEPONEXIT bit of SCR register. When this bit is set, the
 377:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         processor enters SLEEP or DEEPSLEEP mode when an interruption
 378:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         handling is over.
 379:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 380:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 381:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_DisableSleepOnExit(void)
 382:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 376              		.loc 1 382 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		@ link register save eliminated.
 383:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Clear SLEEPONEXIT bit of Cortex System Control Register */
 384:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 381              		.loc 1 384 3 view .LVU60
 382 0000 0221     		movs	r1, #2
 385:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 383              		.loc 1 385 1 is_stmt 0 view .LVU61
 384              		@ sp needed
 384:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 385              		.loc 1 384 3 view .LVU62
 386 0002 024A     		ldr	r2, .L30
 387 0004 1369     		ldr	r3, [r2, #16]
 388 0006 8B43     		bics	r3, r1
 389 0008 1361     		str	r3, [r2, #16]
 390              		.loc 1 385 1 view .LVU63
 391 000a 7047     		bx	lr
 392              	.L31:
 393              		.align	2
 394              	.L30:
 395 000c 00ED00E0 		.word	-536810240
 396              		.cfi_endproc
 397              	.LFE221:
 399              		.section	.text.HAL_PWR_EnableSEVOnPend,"ax",%progbits
 400              		.align	1
 401              		.p2align 2,,3
 402              		.global	HAL_PWR_EnableSEVOnPend
 403              		.syntax unified
 404              		.code	16
 405              		.thumb_func
 407              	HAL_PWR_EnableSEVOnPend:
 408              	.LFB222:
 386:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 387:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 388:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 389:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Enable Cortex Sev On Pending feature.
 390:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   Set SEVONPEND bit of SCR register. When this bit is set, enabled
 391:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         events and all interrupts, including disabled ones can wakeup
 392:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         processor from WFE.
 393:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 394:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 395:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_EnableSEVOnPend(void)
ARM GAS  /tmp/cc9H8BSg.s 			page 15


 396:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 409              		.loc 1 396 1 is_stmt 1 view -0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 397:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Set SEVONPEND bit of Cortex System Control Register */
 398:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 414              		.loc 1 398 3 view .LVU65
 415 0000 1021     		movs	r1, #16
 399:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 416              		.loc 1 399 1 is_stmt 0 view .LVU66
 417              		@ sp needed
 398:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 418              		.loc 1 398 3 view .LVU67
 419 0002 024A     		ldr	r2, .L33
 420 0004 1369     		ldr	r3, [r2, #16]
 421 0006 0B43     		orrs	r3, r1
 422 0008 1361     		str	r3, [r2, #16]
 423              		.loc 1 399 1 view .LVU68
 424 000a 7047     		bx	lr
 425              	.L34:
 426              		.align	2
 427              	.L33:
 428 000c 00ED00E0 		.word	-536810240
 429              		.cfi_endproc
 430              	.LFE222:
 432              		.section	.text.HAL_PWR_DisableSEVOnPend,"ax",%progbits
 433              		.align	1
 434              		.p2align 2,,3
 435              		.global	HAL_PWR_DisableSEVOnPend
 436              		.syntax unified
 437              		.code	16
 438              		.thumb_func
 440              	HAL_PWR_DisableSEVOnPend:
 441              	.LFB223:
 400:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 401:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** 
 402:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** /**
 403:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @brief  Disable Cortex Sev On Pending feature.
 404:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @note   Clear SEVONPEND bit of SCR register. When this bit is clear, only
 405:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   *         enable interrupts or events can wakeup processor from WFE
 406:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   * @retval None
 407:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   */
 408:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** void HAL_PWR_DisableSEVOnPend(void)
 409:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** {
 442              		.loc 1 409 1 is_stmt 1 view -0
 443              		.cfi_startproc
 444              		@ args = 0, pretend = 0, frame = 0
 445              		@ frame_needed = 0, uses_anonymous_args = 0
 446              		@ link register save eliminated.
 410:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   /* Clear SEVONPEND bit of Cortex System Control Register */
 411:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c ****   CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 447              		.loc 1 411 3 view .LVU70
 448 0000 1021     		movs	r1, #16
 412:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 449              		.loc 1 412 1 is_stmt 0 view .LVU71
ARM GAS  /tmp/cc9H8BSg.s 			page 16


 450              		@ sp needed
 411:external/drivers/stm32c0xx/src/stm32c0xx_hal_pwr.c **** }
 451              		.loc 1 411 3 view .LVU72
 452 0002 024A     		ldr	r2, .L36
 453 0004 1369     		ldr	r3, [r2, #16]
 454 0006 8B43     		bics	r3, r1
 455 0008 1361     		str	r3, [r2, #16]
 456              		.loc 1 412 1 view .LVU73
 457 000a 7047     		bx	lr
 458              	.L37:
 459              		.align	2
 460              	.L36:
 461 000c 00ED00E0 		.word	-536810240
 462              		.cfi_endproc
 463              	.LFE223:
 465              		.text
 466              	.Letext0:
 467              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 468              		.file 3 "external/drivers/cmsis/include/core_cm0plus.h"
 469              		.file 4 "external/drivers/cmsis/include/stm32c031xx.h"
ARM GAS  /tmp/cc9H8BSg.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32c0xx_hal_pwr.c
     /tmp/cc9H8BSg.s:19     .text.HAL_PWR_DeInit:00000000 $t
     /tmp/cc9H8BSg.s:26     .text.HAL_PWR_DeInit:00000000 HAL_PWR_DeInit
     /tmp/cc9H8BSg.s:53     .text.HAL_PWR_DeInit:00000018 $d
     /tmp/cc9H8BSg.s:59     .text.HAL_PWR_EnableWakeUpPin:00000000 $t
     /tmp/cc9H8BSg.s:66     .text.HAL_PWR_EnableWakeUpPin:00000000 HAL_PWR_EnableWakeUpPin
     /tmp/cc9H8BSg.s:98     .text.HAL_PWR_EnableWakeUpPin:00000018 $d
     /tmp/cc9H8BSg.s:103    .text.HAL_PWR_DisableWakeUpPin:00000000 $t
     /tmp/cc9H8BSg.s:110    .text.HAL_PWR_DisableWakeUpPin:00000000 HAL_PWR_DisableWakeUpPin
     /tmp/cc9H8BSg.s:134    .text.HAL_PWR_DisableWakeUpPin:00000010 $d
     /tmp/cc9H8BSg.s:139    .text.HAL_PWR_EnterSLEEPMode:00000000 $t
     /tmp/cc9H8BSg.s:146    .text.HAL_PWR_EnterSLEEPMode:00000000 HAL_PWR_EnterSLEEPMode
     /tmp/cc9H8BSg.s:199    .text.HAL_PWR_EnterSLEEPMode:0000001c $d
     /tmp/cc9H8BSg.s:204    .text.HAL_PWR_EnterSTOPMode:00000000 $t
     /tmp/cc9H8BSg.s:211    .text.HAL_PWR_EnterSTOPMode:00000000 HAL_PWR_EnterSTOPMode
     /tmp/cc9H8BSg.s:281    .text.HAL_PWR_EnterSTOPMode:00000030 $d
     /tmp/cc9H8BSg.s:287    .text.HAL_PWR_EnterSTANDBYMode:00000000 $t
     /tmp/cc9H8BSg.s:294    .text.HAL_PWR_EnterSTANDBYMode:00000000 HAL_PWR_EnterSTANDBYMode
     /tmp/cc9H8BSg.s:328    .text.HAL_PWR_EnterSTANDBYMode:0000001c $d
     /tmp/cc9H8BSg.s:334    .text.HAL_PWR_EnableSleepOnExit:00000000 $t
     /tmp/cc9H8BSg.s:341    .text.HAL_PWR_EnableSleepOnExit:00000000 HAL_PWR_EnableSleepOnExit
     /tmp/cc9H8BSg.s:362    .text.HAL_PWR_EnableSleepOnExit:0000000c $d
     /tmp/cc9H8BSg.s:367    .text.HAL_PWR_DisableSleepOnExit:00000000 $t
     /tmp/cc9H8BSg.s:374    .text.HAL_PWR_DisableSleepOnExit:00000000 HAL_PWR_DisableSleepOnExit
     /tmp/cc9H8BSg.s:395    .text.HAL_PWR_DisableSleepOnExit:0000000c $d
     /tmp/cc9H8BSg.s:400    .text.HAL_PWR_EnableSEVOnPend:00000000 $t
     /tmp/cc9H8BSg.s:407    .text.HAL_PWR_EnableSEVOnPend:00000000 HAL_PWR_EnableSEVOnPend
     /tmp/cc9H8BSg.s:428    .text.HAL_PWR_EnableSEVOnPend:0000000c $d
     /tmp/cc9H8BSg.s:433    .text.HAL_PWR_DisableSEVOnPend:00000000 $t
     /tmp/cc9H8BSg.s:440    .text.HAL_PWR_DisableSEVOnPend:00000000 HAL_PWR_DisableSEVOnPend
     /tmp/cc9H8BSg.s:461    .text.HAL_PWR_DisableSEVOnPend:0000000c $d

NO UNDEFINED SYMBOLS
