// Seed: 378821461
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply1 module_0,
    input supply0 id_8,
    input supply0 id_9,
    output wor id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13
);
  wire id_15;
  tri0 id_16 = 1;
  id_17(
      .id_0(1), .id_1(1 == 1), .id_2(id_1 == 1)
  );
  assign id_1 = 1 ? 1'b0 : id_9;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
