Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6


 Netlist Reading Time = 0.0 seconds
Imported the file:
   D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.edn

The Import command succeeded ( 00:00:04 )
Info: The design
      D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led.adb
      was last modified by software version 11.9.6.7.
Opened an existing Libero design
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led.adb.
'BA_NAME' set to 'tristate_buff_led_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to
'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
Checking for software updates...
This software version is up to date.
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3E
Device      : A3PE1500
Package     : 208 PQFP
Source      :
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\synthesis\tristate_buff_led.edn
Format      : EDIF
Topcell     : tristate_buff_led
Speed grade : -1
Temp        : -40:25:85
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net clk_1 drives no load.
Warning: CMP201: Net rst_1 drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

There were 0 error(s) and 2 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:      3  Total:  38400   (0.01%)
    IO (W/ clocks)             Used:     11  Total:    147   (7.48%)
    Differential IO            Used:      0  Total:     65   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      2   (0.00%)
    RAM/FIFO                   Used:      0  Total:     60   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 0      | 6  (0.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 3            | 3
    SEQ     | 0            | 0

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 8             | 0            | 0
    Output I/O                            | 3             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 8     | 1      | 0
    LVCMOS33                        | 3.30v | N/A   | 0     | 2      | 0

I/O Placement:

    Locked  :  11 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    2       INT_NET       Net   : ss1_c
                          Driver: ss1_pad
    2       INT_NET       Net   : ss2_c
                          Driver: ss2_pad
    1       INT_NET       Net   : NAND2_0_Y
                          Driver: NAND2_0
    1       INT_NET       Net   : NAND2_1_Y
                          Driver: NAND2_1
    1       INT_NET       Net   : miso1_in_1
                          Driver: miso1_in_pad
    1       INT_NET       Net   : miso2_in_1
                          Driver: miso2_in_pad
    1       INT_NET       Net   : mock_miso1_c
                          Driver: mock_miso1_pad
    1       INT_NET       Net   : mock_miso2_c
                          Driver: mock_miso2_pad
    1       INT_NET       Net   : OR2_0_Y_c
                          Driver: OR2_0

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    2       INT_NET       Net   : ss1_c
                          Driver: ss1_pad
    2       INT_NET       Net   : ss2_c
                          Driver: ss2_pad
    1       INT_NET       Net   : NAND2_0_Y
                          Driver: NAND2_0
    1       INT_NET       Net   : NAND2_1_Y
                          Driver: NAND2_1
    1       INT_NET       Net   : miso1_in_1
                          Driver: miso1_in_pad
    1       INT_NET       Net   : miso2_in_1
                          Driver: miso2_in_pad
    1       INT_NET       Net   : mock_miso1_c
                          Driver: mock_miso1_pad
    1       INT_NET       Net   : mock_miso2_c
                          Driver: mock_miso2_pad
    1       INT_NET       Net   : OR2_0_Y_c
                          Driver: OR2_0

The Compile command succeeded ( 00:00:02 )
Warning: You changed the output filename from
         'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led'
         to
         'D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led\
         _tribuffx'. This may impact Libero. Do you wish to continue? [YES]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: ON
Incremental Route: ON


Info: I/O Bank Assigner detected (8) out of (8) I/O Bank(s) with locked I/O technologies.
Info: I/O Bank Assigner is running in incremental mode. All pre-assigned I/O Bank technologies
      will not be changed.
Info: All I/O Banks have locked technologies. Skipping I/O Bank Assigner.

Planning global net placement...

Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Wed Nov 23 13:57:05 2022

Placer Finished: Wed Nov 23 13:57:06 2022
Total Placer CPU Time:     00:00:01

                        o - o - o - o - o - o

INFO: Writing the file:
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led.dtf\swloc

Timing-driven Router 
Design: tristate_buff_led               Started: Wed Nov 23 13:57:08 2022

2 nets of 10 have to be routed incrementally.
 

Timing-driven Router completed successfully.

Design: tristate_buff_led               
Finished: Wed Nov 23 13:57:17 2022
Total CPU Time:     00:00:08            Total Elapsed Time: 00:00:09
Total Memory Usage: 506.6 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:17 )

The Export-map command succeeded ( 00:00:29 )
Wrote to the file:
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led_tribuffx.\
pdb
CHECKSUM: 42B1

The Generate programming file command succeeded ( 00:00:48 )
Design saved to file
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led.adb.
Wrote pin report to file:
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led_report_pi\
n_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file:
D:\Codes_MEB\All_programs\A3PE1500\tristate_led_test\designer\impl1\tristate_buff_led_report_pi\
n_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

