$date
	Thu Sep 15 10:31:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module qb_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 4 $ x [3:0] $end
$var reg 4 % y [3:0] $end
$scope module a1 $end
$var wire 1 # carryin $end
$var wire 4 & x [3:0] $end
$var wire 4 ' y [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " carryout $end
$var wire 4 ) c [3:0] $end
$var wire 4 * Y [3:0] $end
$scope module stage0 $end
$var wire 1 # Cin $end
$var wire 1 + Cout $end
$var wire 1 , s1 $end
$var wire 1 - x1 $end
$var wire 1 . y1 $end
$upscope $end
$scope module stage1 $end
$var wire 1 / Cin $end
$var wire 1 0 Cout $end
$var wire 1 1 s1 $end
$var wire 1 2 x1 $end
$var wire 1 3 y1 $end
$upscope $end
$scope module stage2 $end
$var wire 1 4 Cin $end
$var wire 1 5 Cout $end
$var wire 1 6 s1 $end
$var wire 1 7 x1 $end
$var wire 1 8 y1 $end
$upscope $end
$scope module stage3 $end
$var wire 1 9 Cin $end
$var wire 1 " Cout $end
$var wire 1 : s1 $end
$var wire 1 ; x1 $end
$var wire 1 < y1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0<
1;
1:
09
08
07
06
05
04
03
02
01
00
0/
1.
0-
1,
0+
b1 *
b0z )
b1001 (
b1 '
b1000 &
b1 %
b1000 $
0#
0"
b1001 !
$end
#20
09
05
11
04
1"
00
16
0:
0/
0.
13
18
1<
b0z )
0+
b1110 *
b111 !
b111 (
1,
1#
#40
14
10
1/
0"
b11z )
1+
01
16
1:
1.
13
08
0<
1-
b11 *
b1100 !
b1100 (
0,
b11 %
b11 '
b1001 $
b1001 &
0#
#60
04
09
1"
11
00
16
b1z )
05
0:
0.
03
18
1<
b1100 *
b110 !
b110 (
0,
1#
#80
