#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 23 17:42:21 2018
# Process ID: 16780
# Current directory: /home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1
# Command line: vivado -log shell_axi_pr_controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_axi_pr_controller_0_0.tcl
# Log file: /home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/shell_axi_pr_controller_0_0.vds
# Journal file: /home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source shell_axi_pr_controller_0_0.tcl -notrace
config_ip_cache: Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 1243.699 ; gain = 0.000 ; free physical = 11267 ; free virtual = 76701
Command: synth_design -top shell_axi_pr_controller_0_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17099 
WARNING: [Synth 8-2507] parameter declaration becomes local in icap_controller with formal parameter declaration list [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:183]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1396.477 ; gain = 89.359 ; free physical = 9880 ; free virtual = 75314
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function xpm_fifo_getmemtype does not always return a value [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:358]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:375]
WARNING: [Synth 8-2048] function getmemtype does not always return a value [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2365]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2379]
INFO: [Synth 8-6157] synthesizing module 'shell_axi_pr_controller_0_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/synth/shell_axi_pr_controller_0_0.sv:56]
INFO: [Synth 8-6157] synthesizing module 'prController' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:28]
	Parameter C_CHIP_FAMILY bound to: 8 - type: integer 
	Parameter C_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_DM_MAX_SIZE bound to: 8388608 - type: integer 
	Parameter C_ICAP_VERSION bound to: 3 - type: integer 
	Parameter C_INVALID_CYCLES bound to: 4 - type: integer 
	Parameter C_DUMMY_WORDS bound to: 133 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:124]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:124]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:125]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:125]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:126]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:126]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:129]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:129]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:130]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:130]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:131]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:131]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:148]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:148]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:149]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:149]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:150]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:150]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:151]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:151]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:152]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:152]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_0.vhd:133]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 3 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'axi_datamover' declared at '/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:54984' bound to instance 'U0' of component 'axi_datamover' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_0.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 3 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 80 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:53565]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 3 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (1#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 76 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 76 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 76 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 76 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (2#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 76 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (3#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (4#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (5#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (6#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (6#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (6#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (6#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (6#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (7#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (8#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_CMD_WIDTH bound to: 76 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 512 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (9#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 64 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 6 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (9#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (10#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (10#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (10#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (10#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (10#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (11#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (12#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 155 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 155 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 155 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 155 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (12#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (12#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (12#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (12#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (13#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:20206]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_DRE_IS_USED bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 15 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 15 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 15 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 15 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (13#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (13#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (13#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (13#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 579 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 579 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 579 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 579 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 579 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 579 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 579 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 579 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 74112 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (14#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (14#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 74112 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 579 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 579 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 579 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 579 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 579 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 579 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 579 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 579 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 579 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 579 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (15#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (16#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (16#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (17#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (17#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (17#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (18#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (19#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (20#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2246]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (21#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (22#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30461]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:29948]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:29964]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (23#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:29948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30095]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (24#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30095]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35926]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35973]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:36020]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30959]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[3].sig_delay_data_reg_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:31273]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_32.sig_final_mux_sel_reg' in module 'axi_datamover_mm2s_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35928]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_32.sig_final_mux_sel_reg' in module 'axi_datamover_mm2s_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35948]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_32.sig_final_mux_sel_reg' in module 'axi_datamover_mm2s_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:35995]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (25#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30461]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19520]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19521]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19524]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (26#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 0 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 2 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:17703]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (27#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 3 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 2 - type: integer 
	Parameter C_CMD_WIDTH bound to: 76 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 512 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47004]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 3 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 40 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (28#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:36561]
	Parameter C_DWIDTH bound to: 64 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:40834]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux8_1_x_n' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30264]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30283]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux8_1_x_n' (29#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:30264]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41315]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41370]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41425]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41480]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41535]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41590]
INFO: [Synth 8-226] default block is never used [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41645]
WARNING: [Synth 8-6014] Unused sequential element sig_flush_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:37076]
WARNING: [Synth 8-6014] Unused sequential element GEN_DELAY_REG[7].sig_delay_data_reg_reg[7] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:37393]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41317]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41345]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41400]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41455]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41510]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41565]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'GEN_MUXFARM_64.sig_final_mux_sel_reg' in module 'axi_datamover_s2mm_dre' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:41620]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (30#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:36561]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:45111]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 3 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:45332]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44161]
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44188]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44189]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44191]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44213]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44214]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44215]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44216]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:42601]
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (31#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (32#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized1' (32#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44850]
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 14 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (33#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (34#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:45111]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pushreg_empty_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47758]
WARNING: [Synth 8-6014] Unused sequential element GEN_INCLUDE_DRE.lsig_pullreg_full_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47814]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47503]
INFO: [Synth 8-4471] merging register 'sig_sm_pop_cmd_fifo_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47319]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47503]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_pop_cmd_fifo_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47319]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_sf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:22111]
	Parameter C_WR_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 64 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 514 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 514 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 514 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 514 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 514 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 514 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 514 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 514 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 514 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 65792 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 65792 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 514 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 514 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 514 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 514 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 514 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 514 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 514 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 514 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 514 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 514 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (35#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:498]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (35#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (35#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_fifo_v1_0_10/lib_fifo_v1_0_rfs.vhd:2246]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (35#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
WARNING: [Synth 8-6014] Unused sequential element INCLUDE_PACKING.lsig_packer_empty_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:22779]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_sf' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:22111]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 67 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 23 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 151 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (36#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:16969]
WARNING: [Synth 8-6014] Unused sequential element sig_single_dbeat_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:17227]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (37#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:18996]
	Parameter C_MDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19021]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19022]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19024]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19025]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 512 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (38#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (39#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (40#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (41#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_0' (42#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_0.vhd:133]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_mm2s_rdata' does not match port width (512) of module 'axi_datamover_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:204]
WARNING: [Synth 8-689] width (64) of port connection 'm_axi_s2mm_wdata' does not match port width (512) of module 'axi_datamover_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:219]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_s2mm_wstrb' does not match port width (64) of module 'axi_datamover_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:220]
INFO: [Synth 8-6157] synthesizing module 'pr_read_writer' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:267]
	Parameter C_INVALID_CYCLES bound to: 4 - type: integer 
	Parameter C_DUMMY_WORDS bound to: 133 - type: integer 
	Parameter C_SIZE_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_DM_MAX_SIZE bound to: 8388608 - type: integer 
	Parameter C_ICAP_VERSION bound to: 3 - type: integer 
	Parameter OP_WRITE bound to: 0 - type: integer 
	Parameter OP_READ bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:347]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:361]
INFO: [Synth 8-6157] synthesizing module 'icap_controller_top' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:26]
	Parameter C_ICAP_VERSION bound to: 3 - type: integer 
	Parameter C_INVALID_CYCLES bound to: 4 - type: integer 
	Parameter C_DUMMY_WORDS bound to: 133 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_14_axis_dwidth_converter' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:809]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_SS_TKEEP_REQUIRED bound to: 8 - type: integer 
	Parameter P_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter P_S_RATIO bound to: 2 - type: integer 
	Parameter P_M_RATIO bound to: 1 - type: integer 
	Parameter P_D2_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter P_D1_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter P_D2_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_D3_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter P_D1_REG_CONFIG bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_dwidth_converter_v1_1_14_axisc_upsizer' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:437]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_READY_EXIST bound to: 1'b1 
	Parameter P_DATA_EXIST bound to: 1'b1 
	Parameter P_STRB_EXIST bound to: 1'b0 
	Parameter P_KEEP_EXIST bound to: 1'b1 
	Parameter P_LAST_EXIST bound to: 1'b1 
	Parameter P_ID_EXIST bound to: 1'b0 
	Parameter P_DEST_EXIST bound to: 1'b0 
	Parameter P_USER_EXIST bound to: 1'b0 
	Parameter P_S_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter P_M_AXIS_TSTRB_WIDTH bound to: 8 - type: integer 
	Parameter SM_RESET bound to: 3'b000 
	Parameter SM_IDLE bound to: 3'b001 
	Parameter SM_ACTIVE bound to: 3'b101 
	Parameter SM_END bound to: 3'b011 
	Parameter SM_END_TO_ACTIVE bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_14_axisc_upsizer' (43#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:437]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_15_axis_register_slice' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:1325]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 36 - type: integer 
	Parameter P_TID_INDX bound to: 37 - type: integer 
	Parameter P_TDEST_INDX bound to: 37 - type: integer 
	Parameter P_TUSER_INDX bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (44#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:556]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice' (45#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 32 - type: integer 
	Parameter P_TKEEP_INDX bound to: 32 - type: integer 
	Parameter P_TLAST_INDX bound to: 36 - type: integer 
	Parameter P_TID_INDX bound to: 37 - type: integer 
	Parameter P_TDEST_INDX bound to: 37 - type: integer 
	Parameter P_TUSER_INDX bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (46#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_15_axis_register_slice' (47#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:1325]
WARNING: [Synth 8-350] instance 'axis_register_slice_0' of module 'axis_register_slice_v1_1_15_axis_register_slice' requires 22 connections, but only 21 given [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:1005]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_15_axis_register_slice__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:1325]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (47#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:556]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_15_axisc_register_slice__parameterized0' (47#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:556]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 8 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 64 - type: integer 
	Parameter P_TLAST_INDX bound to: 72 - type: integer 
	Parameter P_TID_INDX bound to: 73 - type: integer 
	Parameter P_TDEST_INDX bound to: 73 - type: integer 
	Parameter P_TUSER_INDX bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (47#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_register_slice_v1_1_15_axis_register_slice__parameterized0' (47#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_register_slice_v1_1_15/axis_register_slice_v1_1_vl_rfs.v:1325]
WARNING: [Synth 8-350] instance 'axis_register_slice_1' of module 'axis_register_slice_v1_1_15_axis_register_slice' requires 22 connections, but only 21 given [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:1137]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_v1_1_14_axis_dwidth_converter' (48#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_dwidth_converter_0' (49#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_data_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v1_1_16_axis_data_fifo' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_data_fifo_v1_1_16/axis_data_fifo_v1_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TREADY_EXISTS bound to: 1 - type: integer 
	Parameter P_TDATA_EXISTS bound to: 1 - type: integer 
	Parameter P_TSTRB_EXISTS bound to: 0 - type: integer 
	Parameter P_TKEEP_EXISTS bound to: 1 - type: integer 
	Parameter P_TLAST_EXISTS bound to: 1 - type: integer 
	Parameter P_TID_EXISTS bound to: 0 - type: integer 
	Parameter P_TDEST_EXISTS bound to: 0 - type: integer 
	Parameter P_TUSER_EXISTS bound to: 0 - type: integer 
	Parameter P_AXIS_PAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter P_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter P_FIFO_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter P_FIFO_TYPE bound to: 1 - type: integer 
	Parameter P_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MSGON_VAL bound to: 1 - type: integer 
	Parameter P_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_data_fifo_v1_1_16/axis_data_fifo_v1_1_vl_rfs.v:181]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 84 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' (49#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 84 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 64 - type: integer 
	Parameter P_TKEEP_INDX bound to: 72 - type: integer 
	Parameter P_TLAST_INDX bound to: 80 - type: integer 
	Parameter P_TID_INDX bound to: 81 - type: integer 
	Parameter P_TDEST_INDX bound to: 82 - type: integer 
	Parameter P_TUSER_INDX bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' (49#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (50#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_infrastructure_v1_1_0/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1107]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (51#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1055]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v1_1_16_axis_data_fifo' (78#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_data_fifo_v1_1_16/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_0' (79#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_data_fifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'icap_controller' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:156]
	Parameter C_ICAP_VERSION bound to: 3 - type: integer 
	Parameter C_INVALID_CYCLES bound to: 4 - type: integer 
	Parameter C_DUMMY_WORDS bound to: 133 - type: integer 
	Parameter C_NUMWORDS_WIDTH bound to: 27 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ICAPE3' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21268]
	Parameter DEVICE_ID bound to: 59822227 - type: integer 
	Parameter ICAP_AUTO_SWITCH bound to: DISABLE - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE3' (80#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21268]
INFO: [Synth 8-6157] synthesizing module 'reg_sync_en' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
	Parameter C_WIDTH bound to: 27 - type: integer 
	Parameter C_RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_sync_en' (81#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reg_sync_en__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_sync_en__parameterized0' (81#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:290]
INFO: [Synth 8-6155] done synthesizing module 'icap_controller' (82#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:156]
INFO: [Synth 8-6155] done synthesizing module 'icap_controller_top' (83#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'counter_0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:659]
	Parameter C_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_0' (84#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:659]
INFO: [Synth 8-6157] synthesizing module 'counter_0__parameterized0' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:659]
	Parameter C_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_0__parameterized0' (84#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:659]
WARNING: [Synth 8-350] instance 'numWritesCtrInst' of module 'counter_0' requires 7 connections, but only 6 given [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:412]
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:461]
INFO: [Synth 8-6157] synthesizing module 'reg_sync_en__parameterized1' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
	Parameter C_WIDTH bound to: 40 - type: integer 
	Parameter C_RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_sync_en__parameterized1' (84#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
INFO: [Synth 8-6157] synthesizing module 'reg_sync_en__parameterized2' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_RESET_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_sync_en__parameterized2' (84#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'pr_read_writer' (85#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:267]
INFO: [Synth 8-6157] synthesizing module 'axi_intf' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:28]
INFO: [Synth 8-6157] synthesizing module 'axi_block' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:249]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:365]
INFO: [Synth 8-6155] done synthesizing module 'axi_block' (86#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:249]
INFO: [Synth 8-6157] synthesizing module 'fwft_sync_fifo' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/fifo.sv:23]
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 80 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 80 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 80 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 512 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 80 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0808 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 80 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 512 - type: integer 
	Parameter FIFO_SIZE bound to: 40960 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 507 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 507 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 10 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000100000001000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b0 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 40960 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 80 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 80 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 80 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 80 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 80 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 80 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 80 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 80 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 80 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 80 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 512 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 80 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 80 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 9 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 80 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:457]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:459]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2578]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1284]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1161]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1160]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1218]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1217]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1256]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:925]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1266]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (86#1) [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'fwft_sync_fifo' (87#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/fifo.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:139]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axi_intf' (88#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:28]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'pr_rw_inst'. This will prevent further optimization [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:237]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'datamover_inst'. This will prevent further optimization [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:159]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'prController' (89#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:28]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'shell_axi_pr_controller_0_0' (90#1) [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/synth/shell_axi_pr_controller_0_0.sv:56]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[31]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[30]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[29]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[28]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[27]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[26]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[25]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[24]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[23]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[22]
WARNING: [Synth 8-3331] design axi_block has unconnected port s_axi_awaddr[21]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:57 ; elapsed = 00:03:17 . Memory (MB): peak = 1674.438 ; gain = 367.320 ; free physical = 11923 ; free virtual = 77357
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin axis_register_slice_0:aclk2x to constant 0 [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:1005]
INFO: [Synth 8-3295] tying undriven pin axis_register_slice_1:aclk2x to constant 0 [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:1137]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1674.438 ; gain = 367.320 ; free physical = 11935 ; free virtual = 77369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:57 ; elapsed = 00:03:18 . Memory (MB): peak = 1674.438 ; gain = 367.320 ; free physical = 11935 ; free virtual = 77369
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 's_axis_aclk'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0_ooc.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports s_axis_aclk]'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0_ooc.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'm_axi_mm2s_aclk'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc:51]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports m_axi_mm2s_aclk]'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc:51]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'm_axi_s2mm_aclk'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc:56]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports m_axi_s2mm_aclk]'. [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc:56]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axis_data_fifo_0.xdc] for cell 'inst'
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0.xdc] for cell 'inst'
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/src/axi_datamover_0_clocks.xdc] for cell 'inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/axi_intf_inst/fifo_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/axi_intf_inst/fifo_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_axi_pr_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_axi_pr_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2221.090 ; gain = 0.000 ; free physical = 11443 ; free virtual = 76877
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:23 ; elapsed = 00:03:51 . Memory (MB): peak = 2221.090 ; gain = 913.973 ; free physical = 11428 ; free virtual = 76862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:23 ; elapsed = 00:03:51 . Memory (MB): peak = 2221.090 ; gain = 913.973 ; free physical = 11428 ; free virtual = 76862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/\gen_fifo_generator.fifo_generator_inst /inst_fifo_gen/\gaxis_fifo.gaxisf.axisf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/datamover_inst/U0/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_intf_inst/fifo_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/datamover_inst/U0/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_GP_SF.I_S2MM_GP_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:51 . Memory (MB): peak = 2221.090 ; gain = 913.973 ; free physical = 11429 ; free virtual = 76863
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lsig_length_adjust_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lsig_acntr_msh_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:12425]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_cmd_cmplt_reg_reg was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:21643]
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:18756]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:18181]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lsig_acntr_msh_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_tlast_enables" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_final_mux_sel" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_last_strb_hole_position" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
ROM "s_case_i_64" will be implemented in logic because its size less than 1024
INFO: [Synth 8-5546] ROM "var_ms_strb_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[5] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[6] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[7] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[8] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[9] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[10] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[11] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[12] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[13] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[14] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[15] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[0] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[1] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[2] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[3] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
WARNING: [Synth 8-6014] Unused sequential element INFERRED_GEN.data_reg[4] was removed.  [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/lib_srl_fifo_v1_0_2/lib_srl_fifo_v1_0_rfs.vhd:490]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:23176]
INFO: [Synth 8-5544] ROM "lsig_offset_cntr_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_14_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/icap_controller.sv:205]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'icap_controller'
INFO: [Synth 8-5545] ROM "regCounterEn" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "done" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctrl_ready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:677]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:677]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/pr_read_writer.sv:649]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pr_read_writer'
INFO: [Synth 8-5545] ROM "stateDebug" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmMM2SCmd_Tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dmS2MMCmd_Tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "read_gate_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icap_ctrl_tvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icap_ctrl_tdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prRwBusy" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cmd_Tready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ns" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'wr_cs_reg' in module 'axi_block'
INFO: [Synth 8-5544] ROM "s_axi_bvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_wready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_awready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5544] ROM "gen_fwft.leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gen_fwft.next_fwft_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_intf.sv:215]
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi_intf'
INFO: [Synth 8-5544] ROM "B" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            10000 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            00100 |                              101
                  SM_END |                            01000 |                              011
        SM_END_TO_ACTIVE |                            00010 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_14_axisc_upsizer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                              000 | 00000000000000000000000000000000
                 ST_IDLE |                              001 | 00000000000000000000000000000001
      ST_READ_WAIT_VALID |                              010 | 00000000000000000000000000000100
           ST_READ_DUMMY |                              011 | 00000000000000000000000000000101
            ST_READ_REAL |                              100 | 00000000000000000000000000000110
                ST_WRITE |                              101 | 00000000000000000000000000000010
       ST_WRITE_DEASSERT |                              110 | 00000000000000000000000000000011
                 ST_DONE |                              111 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'icap_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                             0000 | 00000000000000000000000000000000
                   ST_S1 |                             0001 | 00000000000000000000000000000001
                  ST_S2W |                             0010 | 00000000000000000000000000000010
                  ST_S3W |                             0011 | 00000000000000000000000000000011
            ST_WAIT_ICAP |                             0100 | 00000000000000000000000000001000
                  ST_S2R |                             0101 | 00000000000000000000000000000100
            ST_READ_MAIN |                             0110 | 00000000000000000000000000000101
       ST_READ_WAIT_LAST |                             0111 | 00000000000000000000000000000111
              ST_WAIT_DM |                             1000 | 00000000000000000000000000001001
            ST_READ_WAIT |                             1001 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'pr_read_writer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ST_S0 |                              001 |                               00
                   ST_S1 |                              010 |                               01
                   ST_S2 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_cs_reg' using encoding 'one-hot' in module 'axi_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_INIT |                               00 |                              000
                 ST_IDLE |                               01 |                              001
             ST_WAIT_ALL |                               10 |                              010
            ST_DONE_WAIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi_intf'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:27 ; elapsed = 00:03:56 . Memory (MB): peak = 2221.090 ; gain = 913.973 ; free physical = 11279 ; free virtual = 76713
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |axi_datamover_s2mm_full_wrap |           1|     26524|
|2     |axi_datamover_mm2s_full_wrap |           1|     21806|
|3     |prController__GC0            |           1|      3298|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 2     
	   4 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 13    
	   4 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 6     
	   4 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 55    
+---Registers : 
	              579 Bit    Registers := 2     
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               73 Bit    Registers := 1     
	               64 Bit    Registers := 22    
	               40 Bit    Registers := 6     
	               32 Bit    Registers := 7     
	               27 Bit    Registers := 2     
	               23 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 36    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 27    
	                7 Bit    Registers := 15    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 426   
+---RAMs : 
	              72K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 26    
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     27 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 4     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 14    
	   4 Input     10 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 27    
	   2 Input      7 Bit        Muxes := 7     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 123   
	   4 Input      2 Bit        Muxes := 22    
	  16 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 204   
	   8 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              579 Bit    Registers := 2     
+---RAMs : 
	              72K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module axi_datamover_dre_mux2_1_x_n__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_mm2s_dre 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 11    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover_reset__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_pcc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 3     
Module axi_datamover_skid_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_dre_mux2_1_x_n__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux4_1_x_n__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_dre_mux2_1_x_n__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_datamover_s2mm_dre 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 23    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 8     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module xpm_counter_updn__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              514 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_wr_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axis_dwidth_converter_v1_1_14_axisc_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axis_register_slice_v1_1_15_axis_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_register_slice_v1_1_15_axis_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axis_dwidth_converter_v1_1_14_axis_dwidth_converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module dc_ss_fwft 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg_sync_en__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module reg_sync_en__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reg_sync_en 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module icap_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 9     
Module counter_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter_0__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module reg_sync_en__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
Module reg_sync_en__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module reg_sync_en__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module pr_read_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 16    
Module axi_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module xpm_counter_updn__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module xpm_fifo_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module axi_intf 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-5546] ROM "lsig_length_adjust_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lsig_acntr_msh_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_rd_xfer_cmplt_reg' into 'sig_last_mmap_dbeat_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_token_eq_one" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19576]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_FIFO/sig_init_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_FIFO/sig_init_reg2_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_WRESP_STATUS_FIFO/sig_init_reg2_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lsig_length_adjust_us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lsig_acntr_msh_eq_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_stop_request_reg' into 'sig_sready_stop_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:19576]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'I_DRE_CNTL_FIFO/sig_init_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44270]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axi_datamover_v5_1_17/axi_datamover_v5_1_vh_rfs.vhd:44265]
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/I_MSSAI_DETECTION/var_ms_strb_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0:0]' into 'icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0:0]' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:706]
INFO: [Synth 8-4471] merging register 'icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[3:0]' into 'icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[3:0]' [/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ipshared/de90/src/axis_dwidth_converter_v1_1_14/axis_dwidth_converter_v1_1_vl_rfs.v:707]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' (FD) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' (FD) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' (FDS) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' (FD) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' (FDS) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' (FD) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' (FD) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' (FDS) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3332] Sequential element (I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[15]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[14]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[13]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[7]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_cache_type_reg_reg[3]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_cache_type_reg_reg[2]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_cache_type_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_cache_type_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_user_type_reg_reg[3]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_user_type_reg_reg[2]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_user_type_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_user_type_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_dsa_reg_reg[5]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_dsa_reg_reg[4]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_dsa_reg_reg[3]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_MSTR_PCC/sig_input_dsa_reg_reg[2]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_cache_reg_reg[3]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_cache_reg_reg[2]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_cache_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_cache_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_user_reg_reg[3]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_user_reg_reg[2]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_user_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_ADDR_CNTL/sig_next_user_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_new_align_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/GEN_INCLUDE_DRE_CNTLS.lsig_s_h_dre_autodest_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/sig_next_dre_src_align_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/sig_next_dre_src_align_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/sig_next_dre_dest_align_reg_reg[1]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (I_RD_DATA_CNTL/sig_next_dre_dest_align_reg_reg[0]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][9]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][9]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][9]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][9]) is unused and will be removed from module axi_datamover_mm2s_full_wrap.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[3]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[2]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[7]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[6]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[5]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg__0'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[7]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[6]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[5]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg )
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[14]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[15]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[16]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[17]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[18]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[19]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[20]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[21]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9]' (FDRE) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_PCC.I_MSTR_PCC /\sig_addr_cntr_incr_ireg2_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[1]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[2]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[3]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[4]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[5]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[6]' (FDR) to 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_s2mm_wr_len_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_WR_DATA_CNTL/\sig_s2mm_wr_len_reg[7] )
INFO: [Synth 8-3332] Sequential element (I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_cmd_status__1.
INFO: [Synth 8-3332] Sequential element (I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_cmd_status__1.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_cmd_status__1.
INFO: [Synth 8-3332] Sequential element (GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_cmd_status__1.
INFO: [Synth 8-3332] Sequential element (I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_wr_status_cntl.
INFO: [Synth 8-3332] Sequential element (I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_wr_status_cntl.
INFO: [Synth 8-3332] Sequential element (GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_wr_status_cntl.
INFO: [Synth 8-3332] Sequential element (GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_wr_status_cntl.
INFO: [Synth 8-3332] Sequential element (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_cache_reg_reg[3]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_cache_reg_reg[2]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_cache_reg_reg[1]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_cache_reg_reg[0]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_user_reg_reg[3]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_user_reg_reg[2]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_user_reg_reg[1]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_next_user_reg_reg[0]) is unused and will be removed from module axi_datamover_addr_cntl__parameterized0.
INFO: [Synth 8-3332] Sequential element (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_s2mm_wr_len_reg[7]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[5]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[4]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[3]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[2]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[1]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_ls_addr_cntr_reg[0]) is unused and will be removed from module axi_datamover_wrdata_cntl.
INFO: [Synth 8-3332] Sequential element (sig_addr_cntr_incr_ireg2_reg[8]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[15]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[14]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[13]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[12]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[11]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[10]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[9]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[8]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_adjusted_addr_incr_ireg2_reg[7]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_cache_type_reg_reg[3]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_cache_type_reg_reg[2]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_cache_type_reg_reg[1]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_cache_type_reg_reg[0]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_user_type_reg_reg[3]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_user_type_reg_reg[2]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_user_type_reg_reg[1]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Synth 8-3332] Sequential element (sig_input_user_type_reg_reg[0]) is unused and will be removed from module axi_datamover_pcc__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[1]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[2]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/pr_rw_inst/\icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[7]' (FDRE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[0]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[1]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[2]' (FDE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[4]' (FDRE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[5]' (FDRE) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'inst/i_0/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/pr_rw_inst/\icap_controler_inst/axis_width_conv_inst/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_ADDR_CNTL/\sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_WR_DATA_CNTL/sig_halt_reg_dly1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_WR_DATA_CNTL/sig_halt_reg_dly1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF /sig_mvalid_stop_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /I_WR_DATA_CNTL/sig_halt_reg_dly1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\I_RESET/sig_s_h_halt_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/datamover_inst/\U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\I_RD_DATA_CNTL/sig_halt_reg_dly1_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:25 . Memory (MB): peak = 2221.090 ; gain = 913.973 ; free physical = 12142 ; free virtual = 77576
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------+----------------------------------------------+---------------+----------------+
|Module Name                | RTL Object                                   | Depth x Width | Implemented As | 
+---------------------------+----------------------------------------------+---------------+----------------+
|axi_datamover_s2mm_dre     | s_case_i_64                                  | 64x3          | LUT            | 
|axi_datamover_strb_gen2    | var_end_vector                               | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_start_vector                             | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_end_vector                               | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_start_vector                             | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_end_vector                               | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_start_vector                             | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_end_vector                               | 64x64         | LUT            | 
|axi_datamover_strb_gen2    | var_start_vector                             | 64x64         | LUT            | 
|axi_datamover_s2mm_realign | GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/s_case_i_64 | 64x3          | LUT            | 
+---------------------------+----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 579(NO_CHANGE)   | W |   | 128 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 514(NO_CHANGE)   | W |   | 128 x 514(NO_CHANGE)   |   | R | Port A and B     | 1      | 7      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 80(READ_FIRST)   | W |   | 512 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |axi_datamover_s2mm_full_wrap |           1|     10166|
|2     |axi_datamover_mm2s_full_wrap |           1|      4607|
|3     |prController__GC0            |           1|      2250|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:09 ; elapsed = 00:04:56 . Memory (MB): peak = 2339.527 ; gain = 1032.410 ; free physical = 10968 ; free virtual = 76402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:12 ; elapsed = 00:04:59 . Memory (MB): peak = 2379.566 ; gain = 1072.449 ; free physical = 10793 ; free virtual = 76227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:                 | gen_wr_a.gen_word_narrow.mem_reg | 128 x 579(NO_CHANGE)   | W |   | 128 x 579(NO_CHANGE)   |   | R | Port A and B     | 1      | 8      |                 | 
|xpm_memory_base__parameterized0: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 514(NO_CHANGE)   | W |   | 128 x 514(NO_CHANGE)   |   | R | Port A and B     | 1      | 7      |                 | 
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 512 x 80(READ_FIRST)   | W |   | 512 x 80(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------+------------+----------+
|      |RTL Partition                |Replication |Instances |
+------+-----------------------------+------------+----------+
|1     |axi_datamover_s2mm_full_wrap |           1|     10134|
|2     |axi_datamover_mm2s_full_wrap |           1|      4575|
|3     |prController__GC0            |           1|      2250|
+------+-----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:05:05 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 10138 ; free virtual = 75572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:19 ; elapsed = 00:05:06 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 10007 ; free virtual = 75440
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:19 ; elapsed = 00:05:06 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9994 ; free virtual = 75428
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:20 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9926 ; free virtual = 75359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:20 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9921 ; free virtual = 75354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9900 ; free virtual = 75334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9895 ; free virtual = 75329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_1 | inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 4      | 76         | 76     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 4      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[2]  | 4      | 67         | 67     | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[2]  | 4      | 155        | 155    | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[3]  | 4      | 15         | 15     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[5]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[5]  | 8      | 7          | 7      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 4      | 67         | 67     | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[3]  | 4      | 151        | 151    | 0       | 0      | 0      | 0      | 
|dsrl__9     | INFERRED_GEN.data_reg[3]  | 4      | 40         | 40     | 0       | 0      | 0      | 0      | 
|dsrl__10    | INFERRED_GEN.data_reg[15] | 16     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__11    | INFERRED_GEN.data_reg[7]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |    49|
|2     |ICAPE3     |     1|
|3     |LUT1       |    67|
|4     |LUT2       |   986|
|5     |LUT3       |  1062|
|6     |LUT4       |   611|
|7     |LUT5       |   601|
|8     |LUT6       |  1174|
|9     |MUXCY      |    24|
|10    |MUXF7      |   103|
|11    |MUXF8      |    35|
|12    |RAMB18E2_1 |     1|
|13    |RAMB18E2_3 |     2|
|14    |RAMB18E2_4 |     1|
|15    |RAMB36E2_1 |     4|
|16    |RAMB36E2_3 |    15|
|17    |RAMB36E2_4 |     1|
|18    |SRL16E     |   586|
|19    |FDRE       |  4405|
|20    |FDSE       |   117|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+----------------------------------------------------+------+
|      |Instance                                                                             |Module                                              |Cells |
+------+-------------------------------------------------------------------------------------+----------------------------------------------------+------+
|1     |top                                                                                  |                                                    |  9845|
|2     |  inst                                                                               |prController                                        |  9845|
|3     |    datamover_inst                                                                   |axi_datamover_0                                     |  8560|
|4     |      U0                                                                             |axi_datamover                                       |  8560|
|5     |        \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                           |axi_datamover_mm2s_full_wrap                        |  2457|
|6     |          \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                          |axi_datamover_skid_buf                              |   119|
|7     |          \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                       |axi_datamover_mm2s_dre                              |   200|
|8     |          \GEN_INCLUDE_MM2S_SF.I_RD_SF                                               |axi_datamover_rd_sf                                 |   570|
|9     |            \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                        |axi_datamover_fifo__parameterized3                  |    38|
|10    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized3                          |    29|
|11    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized3                      |    29|
|12    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_39                            |     9|
|13    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized3                          |    19|
|14    |            I_DATA_FIFO                                                              |axi_datamover_sfifo_autord                          |   495|
|15    |              \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |sync_fifo_fg                                        |   495|
|16    |                \xpm_fifo_instance.xpm_fifo_sync_inst                                |xpm_fifo_sync                                       |   495|
|17    |                  xpm_fifo_base_inst                                                 |xpm_fifo_base                                       |   220|
|18    |                    \gen_sdpram.xpm_memory_base_inst                                 |xpm_memory_base                                     |     9|
|19    |                    \gen_fwft.rdpp1_inst                                             |xpm_counter_updn__parameterized1_31                 |     8|
|20    |                    rdp_inst                                                         |xpm_counter_updn__parameterized2_32                 |    43|
|21    |                    rdpp1_inst                                                       |xpm_counter_updn__parameterized3_33                 |    15|
|22    |                    rst_d1_inst                                                      |xpm_fifo_reg_bit_34                                 |     9|
|23    |                    wrp_inst                                                         |xpm_counter_updn__parameterized2_35                 |    29|
|24    |                    wrpp1_inst                                                       |xpm_counter_updn__parameterized3_36                 |    23|
|25    |                    wrpp2_inst                                                       |xpm_counter_updn__parameterized0_37                 |    15|
|26    |                    xpm_fifo_rst_inst                                                |xpm_fifo_rst_38                                     |    15|
|27    |          I_ADDR_CNTL                                                                |axi_datamover_addr_cntl                             |   112|
|28    |            \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |axi_datamover_fifo__parameterized1                  |    61|
|29    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized1                          |    58|
|30    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized1                      |    58|
|31    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_30                            |     9|
|32    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized1                          |    47|
|33    |          I_CMD_STATUS                                                               |axi_datamover_cmd_status_16                         |   113|
|34    |            \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |axi_datamover_fifo__parameterized0_20               |    22|
|35    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized0_26                       |    19|
|36    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized0_27                   |    19|
|37    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_28                            |     8|
|38    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized0_29                       |     9|
|39    |            I_CMD_FIFO                                                               |axi_datamover_fifo_21                               |    91|
|40    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f_22                                       |    88|
|41    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f_23                                   |    88|
|42    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_24                            |     6|
|43    |                  DYNSHREG_F_I                                                       |dynshreg_f_25                                       |    80|
|44    |          I_MSTR_PCC                                                                 |axi_datamover_pcc                                   |   900|
|45    |            I_STRT_STRB_GEN                                                          |axi_datamover_strb_gen2_19                          |    65|
|46    |          I_RD_DATA_CNTL                                                             |axi_datamover_rddata_cntl                           |   419|
|47    |            \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |axi_datamover_fifo__parameterized2                  |   168|
|48    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized2                          |   165|
|49    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized2                      |   165|
|50    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_18                            |    24|
|51    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized2                          |   139|
|52    |          I_RD_STATUS_CNTLR                                                          |axi_datamover_rd_status_cntl                        |    11|
|53    |          I_RESET                                                                    |axi_datamover_reset_17                              |     2|
|54    |        \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                           |axi_datamover_s2mm_full_wrap                        |  6103|
|55    |          \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                     |axi_datamover_skid_buf__parameterized0              |   225|
|56    |          \GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                            |axi_datamover_wr_sf                                 |  1369|
|57    |            I_DATA_FIFO                                                              |axi_datamover_sfifo_autord__parameterized0          |   794|
|58    |              \BLK_MEM.I_SYNC_FIFOGEN_FIFO                                           |sync_fifo_fg__parameterized0                        |   794|
|59    |                \xpm_fifo_instance.xpm_fifo_sync_inst                                |xpm_fifo_sync__parameterized1                       |   794|
|60    |                  xpm_fifo_base_inst                                                 |xpm_fifo_base__parameterized0                       |   219|
|61    |                    \gen_sdpram.xpm_memory_base_inst                                 |xpm_memory_base__parameterized0                     |     8|
|62    |                    \gen_fwft.rdpp1_inst                                             |xpm_counter_updn__parameterized1                    |     8|
|63    |                    rdp_inst                                                         |xpm_counter_updn__parameterized2                    |    43|
|64    |                    rdpp1_inst                                                       |xpm_counter_updn__parameterized3                    |    15|
|65    |                    rst_d1_inst                                                      |xpm_fifo_reg_bit_12                                 |     9|
|66    |                    wrp_inst                                                         |xpm_counter_updn__parameterized2_13                 |    29|
|67    |                    wrpp1_inst                                                       |xpm_counter_updn__parameterized3_14                 |    23|
|68    |                    wrpp2_inst                                                       |xpm_counter_updn__parameterized0                    |    15|
|69    |                    xpm_fifo_rst_inst                                                |xpm_fifo_rst_15                                     |    15|
|70    |            I_WR_LEN_FIFO                                                            |srl_fifo_f__parameterized8                          |    22|
|71    |              I_SRL_FIFO_RBU_F                                                       |srl_fifo_rbu_f__parameterized8                      |    22|
|72    |                CNTR_INCR_DECR_ADDN_F_I                                              |cntr_incr_decr_addn_f__parameterized0_11            |    11|
|73    |                DYNSHREG_F_I                                                         |dynshreg_f__parameterized8                          |     9|
|74    |          \GEN_INCLUDE_PCC.I_MSTR_PCC                                                |axi_datamover_pcc__parameterized0                   |   906|
|75    |            I_STRT_STRB_GEN                                                          |axi_datamover_strb_gen2                             |    65|
|76    |          \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                    |axi_datamover_s2mm_realign                          |  1141|
|77    |            \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                        |axi_datamover_s2mm_dre                              |   553|
|78    |            \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                      |axi_datamover_s2mm_scatter                          |   512|
|79    |              I_MSSAI_SKID_BUF                                                       |axi_datamover_mssai_skid_buf                        |   233|
|80    |              I_TSTRB_FIFO                                                           |axi_datamover_fifo__parameterized7                  |    71|
|81    |                \USE_SRL_FIFO.I_SYNC_FIFO                                            |srl_fifo_f__parameterized7                          |    65|
|82    |                  I_SRL_FIFO_RBU_F                                                   |srl_fifo_rbu_f__parameterized7                      |    65|
|83    |                    CNTR_INCR_DECR_ADDN_F_I                                          |cntr_incr_decr_addn_f__parameterized1               |    18|
|84    |                    DYNSHREG_F_I                                                     |dynshreg_f__parameterized7                          |    46|
|85    |              SLICE_INSERTION                                                        |axi_datamover_slice                                 |    66|
|86    |            I_DRE_CNTL_FIFO                                                          |axi_datamover_fifo__parameterized6                  |    61|
|87    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized6                          |    56|
|88    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized6                      |    56|
|89    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_10                            |     9|
|90    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized6                          |    46|
|91    |          I_ADDR_CNTL                                                                |axi_datamover_addr_cntl__parameterized0             |   110|
|92    |            \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                          |axi_datamover_fifo__parameterized8                  |    58|
|93    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized9                          |    55|
|94    |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized9                      |    55|
|95    |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_9                             |     8|
|96    |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized9                          |    46|
|97    |          I_CMD_STATUS                                                               |axi_datamover_cmd_status                            |   114|
|98    |            \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                      |axi_datamover_fifo__parameterized0                  |    24|
|99    |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized0                          |    21|
|100   |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized0                      |    21|
|101   |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_8                             |    10|
|102   |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized0                          |     9|
|103   |            I_CMD_FIFO                                                               |axi_datamover_fifo                                  |    90|
|104   |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f                                          |    87|
|105   |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f                                      |    87|
|106   |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f_7                             |     8|
|107   |                  DYNSHREG_F_I                                                       |dynshreg_f                                          |    76|
|108   |          I_RESET                                                                    |axi_datamover_reset                                 |     2|
|109   |          I_S2MM_MMAP_SKID_BUF                                                       |axi_datamover_skid2mm_buf                           |  1673|
|110   |          I_WR_DATA_CNTL                                                             |axi_datamover_wrdata_cntl                           |   482|
|111   |            \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                     |axi_datamover_fifo__parameterized9                  |   155|
|112   |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized10                         |   152|
|113   |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized10                     |   152|
|114   |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f                               |    11|
|115   |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized10                         |   138|
|116   |          I_WR_STATUS_CNTLR                                                          |axi_datamover_wr_status_cntl                        |    67|
|117   |            \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                              |axi_datamover_fifo__parameterized5                  |    30|
|118   |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized5                          |    27|
|119   |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized5                      |    27|
|120   |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f__parameterized0_6             |     9|
|121   |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized5                          |    16|
|122   |            I_WRESP_STATUS_FIFO                                                      |axi_datamover_fifo__parameterized4                  |    19|
|123   |              \USE_SRL_FIFO.I_SYNC_FIFO                                              |srl_fifo_f__parameterized4                          |    16|
|124   |                I_SRL_FIFO_RBU_F                                                     |srl_fifo_rbu_f__parameterized4                      |    16|
|125   |                  CNTR_INCR_DECR_ADDN_F_I                                            |cntr_incr_decr_addn_f__parameterized0               |    10|
|126   |                  DYNSHREG_F_I                                                       |dynshreg_f__parameterized4                          |     4|
|127   |    pr_rw_inst                                                                       |pr_read_writer                                      |   887|
|128   |      icap_controler_inst                                                            |icap_controller_top                                 |   555|
|129   |        axis_fifo_inst                                                               |axis_data_fifo_0                                    |   247|
|130   |          inst                                                                       |axis_data_fifo_v1_1_16_axis_data_fifo               |   247|
|131   |            \gen_fifo_generator.fifo_generator_inst                                  |fifo_generator_v13_2_1                              |   243|
|132   |              inst_fifo_gen                                                          |fifo_generator_v13_2_1_synth                        |   243|
|133   |                \gaxis_fifo.gaxisf.axisf                                             |fifo_generator_top                                  |   243|
|134   |                  \grf.rf                                                            |fifo_generator_ramfifo                              |   243|
|135   |                    \gntv_or_sync_fifo.gl0.rd                                        |rd_logic                                            |    86|
|136   |                      \gr1.gr1_int.rfwft                                             |rd_fwft                                             |    17|
|137   |                      \grss.rsts                                                     |rd_status_flags_ss                                  |    15|
|138   |                        c1                                                           |compare_4                                           |     6|
|139   |                        c2                                                           |compare_5                                           |     7|
|140   |                      rpntr                                                          |rd_bin_cntr                                         |    54|
|141   |                    \gntv_or_sync_fifo.gl0.wr                                        |wr_logic                                            |    57|
|142   |                      \gwss.wsts                                                     |wr_status_flags_ss                                  |    19|
|143   |                        c0                                                           |compare                                             |     6|
|144   |                        c1                                                           |compare_3                                           |     7|
|145   |                      wpntr                                                          |wr_bin_cntr                                         |    38|
|146   |                    \gntv_or_sync_fifo.mem                                           |memory                                              |    85|
|147   |                      \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_4_1                                  |    13|
|148   |                        inst_blk_mem_gen                                             |blk_mem_gen_v8_4_1_synth                            |    13|
|149   |                          \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top                                     |    13|
|150   |                            \valid.cstr                                              |blk_mem_gen_generic_cstr                            |    13|
|151   |                              \ramloop[0].ram.r                                      |blk_mem_gen_prim_width                              |     1|
|152   |                                \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper                            |     1|
|153   |                              \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized0              |     1|
|154   |                                \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized0            |     1|
|155   |                              \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized1              |     1|
|156   |                                \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized1            |     1|
|157   |                              \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized2              |     1|
|158   |                                \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized2            |     1|
|159   |                              \ramloop[4].ram.r                                      |blk_mem_gen_prim_width__parameterized3              |     9|
|160   |                                \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized3            |     2|
|161   |                    rstblk                                                           |reset_blk_ramfifo                                   |    15|
|162   |                      \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst  |xpm_cdc_sync_rst                                    |     5|
|163   |        axis_width_conv_inst                                                         |axis_dwidth_converter_0                             |   129|
|164   |          inst                                                                       |axis_dwidth_converter_v1_1_14_axis_dwidth_converter |   129|
|165   |            \gen_upsizer_conversion.axisc_upsizer_0                                  |axis_dwidth_converter_v1_1_14_axisc_upsizer         |   128|
|166   |        icap_controller_inst                                                         |icap_controller                                     |   179|
|167   |          regCounterInst                                                             |reg_sync_en                                         |   120|
|168   |          regNumWordsInst                                                            |reg_sync_en_2                                       |    29|
|169   |      numWritesCtrInst                                                               |counter_0__parameterized0                           |    57|
|170   |      regBaseAddressInst                                                             |reg_sync_en__parameterized1                         |    85|
|171   |      regNumBytesInst                                                                |reg_sync_en__parameterized2                         |   150|
|172   |      transactionCounterInst                                                         |counter_0                                           |    23|
|173   |    axi_intf_inst                                                                    |axi_intf                                            |   398|
|174   |      axi_block_inst                                                                 |axi_block                                           |    74|
|175   |      fifo_inst                                                                      |fwft_sync_fifo                                      |   151|
|176   |        xpm_fifo_sync_inst                                                           |xpm_fifo_sync__parameterized2                       |   151|
|177   |          xpm_fifo_base_inst                                                         |xpm_fifo_base__parameterized1                       |   148|
|178   |            \gen_sdpram.xpm_memory_base_inst                                         |xpm_memory_base__parameterized1                     |     2|
|179   |            rdp_inst                                                                 |xpm_counter_updn__parameterized6                    |    34|
|180   |            rdpp1_inst                                                               |xpm_counter_updn__parameterized7                    |    21|
|181   |            rst_d1_inst                                                              |xpm_fifo_reg_bit                                    |     2|
|182   |            wrp_inst                                                                 |xpm_counter_updn__parameterized6_0                  |    25|
|183   |            wrpp1_inst                                                               |xpm_counter_updn__parameterized7_1                  |    20|
|184   |            wrpp2_inst                                                               |xpm_counter_updn__parameterized5                    |    20|
|185   |            xpm_fifo_rst_inst                                                        |xpm_fifo_rst                                        |    11|
+------+-------------------------------------------------------------------------------------+----------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.551 ; gain = 1096.434 ; free physical = 9894 ; free virtual = 75328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:06 ; elapsed = 00:04:46 . Memory (MB): peak = 2403.551 ; gain = 549.781 ; free physical = 9913 ; free virtual = 75347
Synthesis Optimization Complete : Time (s): cpu = 00:04:21 ; elapsed = 00:05:08 . Memory (MB): peak = 2403.559 ; gain = 1096.434 ; free physical = 9913 ; free virtual = 75347
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 211 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'inst/pr_rw_inst/icap_controler_inst/axis_fifo_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/datamover_inst/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/axi_intf_inst/fifo_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/axi_intf_inst/fifo_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  (CARRY4) => CARRY8: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
853 Infos, 250 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:26 ; elapsed = 00:05:12 . Memory (MB): peak = 2456.426 ; gain = 1212.727 ; free physical = 9574 ; free virtual = 75008
INFO: [Common 17-1381] The checkpoint '/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/shell_axi_pr_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.srcs/sources_1/bd/srcs/ip/shell_axi_pr_controller_0_0/shell_axi_pr_controller_0_0.xci
config_ip_cache: Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 2480.438 ; gain = 0.000 ; free physical = 7876 ; free virtual = 73310
INFO: [Coretcl 2-1174] Renamed 184 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/graham0/Vivado_Projects/galapagos_wip/shells/projects/adm-8k5/adm-8k5.runs/shell_axi_pr_controller_0_0_synth_1/shell_axi_pr_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shell_axi_pr_controller_0_0_utilization_synth.rpt -pb shell_axi_pr_controller_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2480.438 ; gain = 0.000 ; free physical = 7864 ; free virtual = 73297
INFO: [Common 17-206] Exiting Vivado at Wed May 23 17:49:13 2018...
