
BDS5_OSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012a6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004d48  08012c00  08012c00  00022c00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017948  08017948  000307c0  2**0
                  CONTENTS
  4 .ARM          00000008  08017948  08017948  00027948  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017950  08017950  000307c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017950  08017950  00027950  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017954  08017954  00027954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007c0  20000000  08017958  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000350c  200007c0  08018118  000307c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003ccc  08018118  00033ccc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000307c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018d92  00000000  00000000  000307f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003752  00000000  00000000  00049582  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  0004ccd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001238  00000000  00000000  0004e088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024bbc  00000000  00000000  0004f2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001875d  00000000  00000000  00073e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3409  00000000  00000000  0008c5d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015f9e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006748  00000000  00000000  0015fa38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200007c0 	.word	0x200007c0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012be4 	.word	0x08012be4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200007c4 	.word	0x200007c4
 80001cc:	08012be4 	.word	0x08012be4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	4b1c      	ldr	r3, [pc, #112]	; (8001068 <MX_DMA_Init+0x7c>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a1b      	ldr	r2, [pc, #108]	; (8001068 <MX_DMA_Init+0x7c>)
 8000ffc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b19      	ldr	r3, [pc, #100]	; (8001068 <MX_DMA_Init+0x7c>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800100a:	607b      	str	r3, [r7, #4]
 800100c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800100e:	2200      	movs	r2, #0
 8001010:	2100      	movs	r1, #0
 8001012:	200b      	movs	r0, #11
 8001014:	f008 fe43 	bl	8009c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001018:	200b      	movs	r0, #11
 800101a:	f008 fe5c 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	200d      	movs	r0, #13
 8001024:	f008 fe3b 	bl	8009c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001028:	200d      	movs	r0, #13
 800102a:	f008 fe54 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	2010      	movs	r0, #16
 8001034:	f008 fe33 	bl	8009c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001038:	2010      	movs	r0, #16
 800103a:	f008 fe4c 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800103e:	2200      	movs	r2, #0
 8001040:	2100      	movs	r1, #0
 8001042:	2011      	movs	r0, #17
 8001044:	f008 fe2b 	bl	8009c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001048:	2011      	movs	r0, #17
 800104a:	f008 fe44 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	202f      	movs	r0, #47	; 0x2f
 8001054:	f008 fe23 	bl	8009c9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001058:	202f      	movs	r0, #47	; 0x2f
 800105a:	f008 fe3c 	bl	8009cd6 <HAL_NVIC_EnableIRQ>

}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800

0800106c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b08e      	sub	sp, #56	; 0x38
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001072:	f107 031c 	add.w	r3, r7, #28
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]
 8001082:	615a      	str	r2, [r3, #20]
 8001084:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8001086:	463b      	mov	r3, r7
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]
 8001094:	615a      	str	r2, [r3, #20]
 8001096:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001098:	4b2f      	ldr	r3, [pc, #188]	; (8001158 <MX_FSMC_Init+0xec>)
 800109a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800109e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80010a0:	4b2d      	ldr	r3, [pc, #180]	; (8001158 <MX_FSMC_Init+0xec>)
 80010a2:	4a2e      	ldr	r2, [pc, #184]	; (800115c <MX_FSMC_Init+0xf0>)
 80010a4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80010a6:	4b2c      	ldr	r3, [pc, #176]	; (8001158 <MX_FSMC_Init+0xec>)
 80010a8:	2206      	movs	r2, #6
 80010aa:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80010ac:	4b2a      	ldr	r3, [pc, #168]	; (8001158 <MX_FSMC_Init+0xec>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80010b2:	4b29      	ldr	r3, [pc, #164]	; (8001158 <MX_FSMC_Init+0xec>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80010b8:	4b27      	ldr	r3, [pc, #156]	; (8001158 <MX_FSMC_Init+0xec>)
 80010ba:	2210      	movs	r2, #16
 80010bc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80010be:	4b26      	ldr	r3, [pc, #152]	; (8001158 <MX_FSMC_Init+0xec>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80010c4:	4b24      	ldr	r3, [pc, #144]	; (8001158 <MX_FSMC_Init+0xec>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80010ca:	4b23      	ldr	r3, [pc, #140]	; (8001158 <MX_FSMC_Init+0xec>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80010d0:	4b21      	ldr	r3, [pc, #132]	; (8001158 <MX_FSMC_Init+0xec>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <MX_FSMC_Init+0xec>)
 80010d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010dc:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80010de:	4b1e      	ldr	r3, [pc, #120]	; (8001158 <MX_FSMC_Init+0xec>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80010e4:	4b1c      	ldr	r3, [pc, #112]	; (8001158 <MX_FSMC_Init+0xec>)
 80010e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ea:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80010ec:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_FSMC_Init+0xec>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80010f2:	4b19      	ldr	r3, [pc, #100]	; (8001158 <MX_FSMC_Init+0xec>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80010f8:	4b17      	ldr	r3, [pc, #92]	; (8001158 <MX_FSMC_Init+0xec>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80010fe:	230f      	movs	r3, #15
 8001100:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8001102:	230f      	movs	r3, #15
 8001104:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8001106:	233c      	movs	r3, #60	; 0x3c
 8001108:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 800110e:	2310      	movs	r3, #16
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8001112:	2311      	movs	r3, #17
 8001114:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001116:	2300      	movs	r3, #0
 8001118:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 800111a:	2309      	movs	r3, #9
 800111c:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 800111e:	230f      	movs	r3, #15
 8001120:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 255;
 8001122:	23ff      	movs	r3, #255	; 0xff
 8001124:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800112a:	2310      	movs	r3, #16
 800112c:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 800112e:	2311      	movs	r3, #17
 8001130:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001136:	463a      	mov	r2, r7
 8001138:	f107 031c 	add.w	r3, r7, #28
 800113c:	4619      	mov	r1, r3
 800113e:	4806      	ldr	r0, [pc, #24]	; (8001158 <MX_FSMC_Init+0xec>)
 8001140:	f00a fb12 	bl	800b768 <HAL_SRAM_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800114a:	f000 ffc3 	bl	80020d4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800114e:	bf00      	nop
 8001150:	3738      	adds	r7, #56	; 0x38
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	2000082c 	.word	0x2000082c
 800115c:	a0000104 	.word	0xa0000104

08001160 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	60da      	str	r2, [r3, #12]
 8001172:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001174:	4b2c      	ldr	r3, [pc, #176]	; (8001228 <HAL_FSMC_MspInit+0xc8>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d151      	bne.n	8001220 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 800117c:	4b2a      	ldr	r3, [pc, #168]	; (8001228 <HAL_FSMC_MspInit+0xc8>)
 800117e:	2201      	movs	r2, #1
 8001180:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	4b29      	ldr	r3, [pc, #164]	; (800122c <HAL_FSMC_MspInit+0xcc>)
 8001188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800118a:	4a28      	ldr	r2, [pc, #160]	; (800122c <HAL_FSMC_MspInit+0xcc>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6393      	str	r3, [r2, #56]	; 0x38
 8001192:	4b26      	ldr	r3, [pc, #152]	; (800122c <HAL_FSMC_MspInit+0xcc>)
 8001194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	603b      	str	r3, [r7, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800119e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a4:	2302      	movs	r3, #2
 80011a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ac:	2303      	movs	r3, #3
 80011ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011b0:	230c      	movs	r3, #12
 80011b2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	4619      	mov	r1, r3
 80011b8:	481d      	ldr	r0, [pc, #116]	; (8001230 <HAL_FSMC_MspInit+0xd0>)
 80011ba:	f009 f9a9 	bl	800a510 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80011be:	f64f 7380 	movw	r3, #65408	; 0xff80
 80011c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011cc:	2303      	movs	r3, #3
 80011ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011d0:	230c      	movs	r3, #12
 80011d2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	4619      	mov	r1, r3
 80011d8:	4816      	ldr	r0, [pc, #88]	; (8001234 <HAL_FSMC_MspInit+0xd4>)
 80011da:	f009 f999 	bl	800a510 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80011de:	f24c 7333 	movw	r3, #50995	; 0xc733
 80011e2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e4:	2302      	movs	r3, #2
 80011e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ec:	2303      	movs	r3, #3
 80011ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80011f0:	230c      	movs	r3, #12
 80011f2:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	4619      	mov	r1, r3
 80011f8:	480f      	ldr	r0, [pc, #60]	; (8001238 <HAL_FSMC_MspInit+0xd8>)
 80011fa:	f009 f989 	bl	800a510 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80011fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001202:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001204:	2302      	movs	r3, #2
 8001206:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120c:	2303      	movs	r3, #3
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001210:	230c      	movs	r3, #12
 8001212:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001214:	1d3b      	adds	r3, r7, #4
 8001216:	4619      	mov	r1, r3
 8001218:	4808      	ldr	r0, [pc, #32]	; (800123c <HAL_FSMC_MspInit+0xdc>)
 800121a:	f009 f979 	bl	800a510 <HAL_GPIO_Init>
 800121e:	e000      	b.n	8001222 <HAL_FSMC_MspInit+0xc2>
    return;
 8001220:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200007dc 	.word	0x200007dc
 800122c:	40023800 	.word	0x40023800
 8001230:	40021400 	.word	0x40021400
 8001234:	40021000 	.word	0x40021000
 8001238:	40020c00 	.word	0x40020c00
 800123c:	40021800 	.word	0x40021800

08001240 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001248:	f7ff ff8a 	bl	8001160 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}

08001254 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b08e      	sub	sp, #56	; 0x38
 8001258:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]
 8001268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	623b      	str	r3, [r7, #32]
 800126e:	4b7e      	ldr	r3, [pc, #504]	; (8001468 <MX_GPIO_Init+0x214>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a7d      	ldr	r2, [pc, #500]	; (8001468 <MX_GPIO_Init+0x214>)
 8001274:	f043 0310 	orr.w	r3, r3, #16
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b7b      	ldr	r3, [pc, #492]	; (8001468 <MX_GPIO_Init+0x214>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0310 	and.w	r3, r3, #16
 8001282:	623b      	str	r3, [r7, #32]
 8001284:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
 800128a:	4b77      	ldr	r3, [pc, #476]	; (8001468 <MX_GPIO_Init+0x214>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a76      	ldr	r2, [pc, #472]	; (8001468 <MX_GPIO_Init+0x214>)
 8001290:	f043 0304 	orr.w	r3, r3, #4
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b74      	ldr	r3, [pc, #464]	; (8001468 <MX_GPIO_Init+0x214>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0304 	and.w	r3, r3, #4
 800129e:	61fb      	str	r3, [r7, #28]
 80012a0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	61bb      	str	r3, [r7, #24]
 80012a6:	4b70      	ldr	r3, [pc, #448]	; (8001468 <MX_GPIO_Init+0x214>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012aa:	4a6f      	ldr	r2, [pc, #444]	; (8001468 <MX_GPIO_Init+0x214>)
 80012ac:	f043 0320 	orr.w	r3, r3, #32
 80012b0:	6313      	str	r3, [r2, #48]	; 0x30
 80012b2:	4b6d      	ldr	r3, [pc, #436]	; (8001468 <MX_GPIO_Init+0x214>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	f003 0320 	and.w	r3, r3, #32
 80012ba:	61bb      	str	r3, [r7, #24]
 80012bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
 80012c2:	4b69      	ldr	r3, [pc, #420]	; (8001468 <MX_GPIO_Init+0x214>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	4a68      	ldr	r2, [pc, #416]	; (8001468 <MX_GPIO_Init+0x214>)
 80012c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80012cc:	6313      	str	r3, [r2, #48]	; 0x30
 80012ce:	4b66      	ldr	r3, [pc, #408]	; (8001468 <MX_GPIO_Init+0x214>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	4b62      	ldr	r3, [pc, #392]	; (8001468 <MX_GPIO_Init+0x214>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e2:	4a61      	ldr	r2, [pc, #388]	; (8001468 <MX_GPIO_Init+0x214>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ea:	4b5f      	ldr	r3, [pc, #380]	; (8001468 <MX_GPIO_Init+0x214>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b5b      	ldr	r3, [pc, #364]	; (8001468 <MX_GPIO_Init+0x214>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	4a5a      	ldr	r2, [pc, #360]	; (8001468 <MX_GPIO_Init+0x214>)
 8001300:	f043 0302 	orr.w	r3, r3, #2
 8001304:	6313      	str	r3, [r2, #48]	; 0x30
 8001306:	4b58      	ldr	r3, [pc, #352]	; (8001468 <MX_GPIO_Init+0x214>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60bb      	str	r3, [r7, #8]
 8001316:	4b54      	ldr	r3, [pc, #336]	; (8001468 <MX_GPIO_Init+0x214>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	4a53      	ldr	r2, [pc, #332]	; (8001468 <MX_GPIO_Init+0x214>)
 800131c:	f043 0308 	orr.w	r3, r3, #8
 8001320:	6313      	str	r3, [r2, #48]	; 0x30
 8001322:	4b51      	ldr	r3, [pc, #324]	; (8001468 <MX_GPIO_Init+0x214>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	f003 0308 	and.w	r3, r3, #8
 800132a:	60bb      	str	r3, [r7, #8]
 800132c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
 8001332:	4b4d      	ldr	r3, [pc, #308]	; (8001468 <MX_GPIO_Init+0x214>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a4c      	ldr	r2, [pc, #304]	; (8001468 <MX_GPIO_Init+0x214>)
 8001338:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b4a      	ldr	r3, [pc, #296]	; (8001468 <MX_GPIO_Init+0x214>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001346:	607b      	str	r3, [r7, #4]
 8001348:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001350:	4846      	ldr	r0, [pc, #280]	; (800146c <MX_GPIO_Init+0x218>)
 8001352:	f009 fa79 	bl	800a848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|TDIN_Pin, GPIO_PIN_RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800135c:	4844      	ldr	r0, [pc, #272]	; (8001470 <MX_GPIO_Init+0x21c>)
 800135e:	f009 fa73 	bl	800a848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TCLK_Pin|LCD_BL_Pin|IIC_SCL_Pin|IIC_SDA_Pin, GPIO_PIN_RESET);
 8001362:	2200      	movs	r2, #0
 8001364:	f248 3101 	movw	r1, #33537	; 0x8301
 8001368:	4842      	ldr	r0, [pc, #264]	; (8001474 <MX_GPIO_Init+0x220>)
 800136a:	f009 fa6d 	bl	800a848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 800136e:	2201      	movs	r2, #1
 8001370:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001374:	4840      	ldr	r0, [pc, #256]	; (8001478 <MX_GPIO_Init+0x224>)
 8001376:	f009 fa67 	bl	800a848 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin|KEY2_Pin;
 800137a:	231c      	movs	r3, #28
 800137c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137e:	2300      	movs	r3, #0
 8001380:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001382:	2301      	movs	r3, #1
 8001384:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800138a:	4619      	mov	r1, r3
 800138c:	483b      	ldr	r0, [pc, #236]	; (800147c <MX_GPIO_Init+0x228>)
 800138e:	f009 f8bf 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001392:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001396:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001398:	2301      	movs	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	2300      	movs	r3, #0
 80013a2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013a8:	4619      	mov	r1, r3
 80013aa:	4830      	ldr	r0, [pc, #192]	; (800146c <MX_GPIO_Init+0x218>)
 80013ac:	f009 f8b0 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|LED2_Pin;
 80013b0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80013b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b6:	2301      	movs	r3, #1
 80013b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013ba:	2301      	movs	r3, #1
 80013bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013be:	2303      	movs	r3, #3
 80013c0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013c6:	4619      	mov	r1, r3
 80013c8:	4829      	ldr	r0, [pc, #164]	; (8001470 <MX_GPIO_Init+0x21c>)
 80013ca:	f009 f8a1 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TCLK_Pin|IIC_SCL_Pin|IIC_SDA_Pin;
 80013ce:	f240 3301 	movw	r3, #769	; 0x301
 80013d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d8:	2301      	movs	r3, #1
 80013da:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013dc:	2303      	movs	r3, #3
 80013de:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013e4:	4619      	mov	r1, r3
 80013e6:	4823      	ldr	r0, [pc, #140]	; (8001474 <MX_GPIO_Init+0x220>)
 80013e8:	f009 f892 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PEN_Pin|DOUT_Pin;
 80013ec:	2306      	movs	r3, #6
 80013ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f0:	2300      	movs	r3, #0
 80013f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013fc:	4619      	mov	r1, r3
 80013fe:	481d      	ldr	r0, [pc, #116]	; (8001474 <MX_GPIO_Init+0x220>)
 8001400:	f009 f886 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TDIN_Pin;
 8001404:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800140a:	2301      	movs	r3, #1
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140e:	2300      	movs	r3, #0
 8001410:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001412:	2303      	movs	r3, #3
 8001414:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(TDIN_GPIO_Port, &GPIO_InitStruct);
 8001416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141a:	4619      	mov	r1, r3
 800141c:	4814      	ldr	r0, [pc, #80]	; (8001470 <MX_GPIO_Init+0x21c>)
 800141e:	f009 f877 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001426:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001428:	2301      	movs	r3, #1
 800142a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142c:	2301      	movs	r3, #1
 800142e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001430:	2301      	movs	r3, #1
 8001432:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001434:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001438:	4619      	mov	r1, r3
 800143a:	480e      	ldr	r0, [pc, #56]	; (8001474 <MX_GPIO_Init+0x220>)
 800143c:	f009 f868 	bl	800a510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001440:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001444:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001446:	2301      	movs	r3, #1
 8001448:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800144a:	2301      	movs	r3, #1
 800144c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001452:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001456:	4619      	mov	r1, r3
 8001458:	4807      	ldr	r0, [pc, #28]	; (8001478 <MX_GPIO_Init+0x224>)
 800145a:	f009 f859 	bl	800a510 <HAL_GPIO_Init>

}
 800145e:	bf00      	nop
 8001460:	3738      	adds	r7, #56	; 0x38
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023800 	.word	0x40023800
 800146c:	40020800 	.word	0x40020800
 8001470:	40021400 	.word	0x40021400
 8001474:	40020400 	.word	0x40020400
 8001478:	40020000 	.word	0x40020000
 800147c:	40021000 	.word	0x40021000

08001480 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001486:	f008 fa99 	bl	80099bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800148a:	f000 f873 	bl	8001574 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  HAL_Delay(200);
 800148e:	20c8      	movs	r0, #200	; 0xc8
 8001490:	f008 fb06 	bl	8009aa0 <HAL_Delay>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001494:	f7ff fede 	bl	8001254 <MX_GPIO_Init>
  MX_DMA_Init();
 8001498:	f7ff fda8 	bl	8000fec <MX_DMA_Init>
  MX_SPI3_Init();
 800149c:	f000 fe62 	bl	8002164 <MX_SPI3_Init>
  MX_USART2_UART_Init();
 80014a0:	f002 f8ca 	bl	8003638 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80014a4:	f001 fd74 	bl	8002f90 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014a8:	f001 fdfc 	bl	80030a4 <MX_TIM3_Init>
  MX_FSMC_Init();
 80014ac:	f7ff fdde 	bl	800106c <MX_FSMC_Init>
  MX_TIM4_Init();
 80014b0:	f001 fe46 	bl	8003140 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80014b4:	f002 f896 	bl	80035e4 <MX_USART1_UART_Init>
  MX_TIM5_Init();
 80014b8:	f001 fe8e 	bl	80031d8 <MX_TIM5_Init>
  MX_TIM6_Init();
 80014bc:	f001 ff18 	bl	80032f0 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)&R_onedata, 1);
 80014c0:	2201      	movs	r2, #1
 80014c2:	491d      	ldr	r1, [pc, #116]	; (8001538 <main+0xb8>)
 80014c4:	481d      	ldr	r0, [pc, #116]	; (800153c <main+0xbc>)
 80014c6:	f00b fd3c 	bl	800cf42 <HAL_UART_Receive_IT>
  LCD_Init();
 80014ca:	f004 fbb5 	bl	8005c38 <LCD_Init>
  tp_dev.init();
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <main+0xc0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4798      	blx	r3
  POINT_COLOR=RED;
 80014d4:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <main+0xc4>)
 80014d6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80014da:	801a      	strh	r2, [r3, #0]
  ADS8688_Init(&ads, &hspi3, SPI3_CS_GPIO_Port, SPI3_CS_Pin);
 80014dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014e0:	4a19      	ldr	r2, [pc, #100]	; (8001548 <main+0xc8>)
 80014e2:	491a      	ldr	r1, [pc, #104]	; (800154c <main+0xcc>)
 80014e4:	481a      	ldr	r0, [pc, #104]	; (8001550 <main+0xd0>)
 80014e6:	f002 f9ec 	bl	80038c2 <ADS8688_Init>
  HAL_TIM_Base_Start(&htim2);
 80014ea:	481a      	ldr	r0, [pc, #104]	; (8001554 <main+0xd4>)
 80014ec:	f00a f9d0 	bl	800b890 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 80014f0:	4819      	ldr	r0, [pc, #100]	; (8001558 <main+0xd8>)
 80014f2:	f00a fa35 	bl	800b960 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80014f6:	4819      	ldr	r0, [pc, #100]	; (800155c <main+0xdc>)
 80014f8:	f00a fa32 	bl	800b960 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim5);
 80014fc:	4818      	ldr	r0, [pc, #96]	; (8001560 <main+0xe0>)
 80014fe:	f00a f9c7 	bl	800b890 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim6);
 8001502:	4818      	ldr	r0, [pc, #96]	; (8001564 <main+0xe4>)
 8001504:	f00a fa2c 	bl	800b960 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_DMA(&htim2, TIM_CHANNEL_1, &ch0_period, 1);
 8001508:	2301      	movs	r3, #1
 800150a:	4a17      	ldr	r2, [pc, #92]	; (8001568 <main+0xe8>)
 800150c:	2100      	movs	r1, #0
 800150e:	4811      	ldr	r0, [pc, #68]	; (8001554 <main+0xd4>)
 8001510:	f00a fb1e 	bl	800bb50 <HAL_TIM_IC_Start_DMA>
  HAL_TIM_IC_Start_DMA(&htim5, TIM_CHANNEL_1, &ch1_period, 1);
 8001514:	2301      	movs	r3, #1
 8001516:	4a15      	ldr	r2, [pc, #84]	; (800156c <main+0xec>)
 8001518:	2100      	movs	r1, #0
 800151a:	4811      	ldr	r0, [pc, #68]	; (8001560 <main+0xe0>)
 800151c:	f00a fb18 	bl	800bb50 <HAL_TIM_IC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  LCD_ShowString(160,120,200,24,24,(uint8_t*)"OSCILLOSCOPE");
 8001520:	4b13      	ldr	r3, [pc, #76]	; (8001570 <main+0xf0>)
 8001522:	9301      	str	r3, [sp, #4]
 8001524:	2318      	movs	r3, #24
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	2318      	movs	r3, #24
 800152a:	22c8      	movs	r2, #200	; 0xc8
 800152c:	2178      	movs	r1, #120	; 0x78
 800152e:	20a0      	movs	r0, #160	; 0xa0
 8001530:	f008 f9f6 	bl	8009920 <LCD_ShowString>
  while (1)
 8001534:	e7fe      	b.n	8001534 <main+0xb4>
 8001536:	bf00      	nop
 8001538:	2000309c 	.word	0x2000309c
 800153c:	20003c20 	.word	0x20003c20
 8001540:	200005a8 	.word	0x200005a8
 8001544:	20000820 	.word	0x20000820
 8001548:	40020000 	.word	0x40020000
 800154c:	20003880 	.word	0x20003880
 8001550:	20003874 	.word	0x20003874
 8001554:	20003b78 	.word	0x20003b78
 8001558:	20003a88 	.word	0x20003a88
 800155c:	200039f8 	.word	0x200039f8
 8001560:	20003a40 	.word	0x20003a40
 8001564:	20003b30 	.word	0x20003b30
 8001568:	20000810 	.word	0x20000810
 800156c:	20000814 	.word	0x20000814
 8001570:	08012c00 	.word	0x08012c00

08001574 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b094      	sub	sp, #80	; 0x50
 8001578:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800157a:	f107 0320 	add.w	r3, r7, #32
 800157e:	2230      	movs	r2, #48	; 0x30
 8001580:	2100      	movs	r1, #0
 8001582:	4618      	mov	r0, r3
 8001584:	f00c fc7c 	bl	800de80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001588:	f107 030c 	add.w	r3, r7, #12
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	4b29      	ldr	r3, [pc, #164]	; (8001644 <SystemClock_Config+0xd0>)
 800159e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a0:	4a28      	ldr	r2, [pc, #160]	; (8001644 <SystemClock_Config+0xd0>)
 80015a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015a6:	6413      	str	r3, [r2, #64]	; 0x40
 80015a8:	4b26      	ldr	r3, [pc, #152]	; (8001644 <SystemClock_Config+0xd0>)
 80015aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b0:	60bb      	str	r3, [r7, #8]
 80015b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015b4:	2300      	movs	r3, #0
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	4b23      	ldr	r3, [pc, #140]	; (8001648 <SystemClock_Config+0xd4>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a22      	ldr	r2, [pc, #136]	; (8001648 <SystemClock_Config+0xd4>)
 80015be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b20      	ldr	r3, [pc, #128]	; (8001648 <SystemClock_Config+0xd4>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015d0:	2301      	movs	r3, #1
 80015d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015da:	2302      	movs	r3, #2
 80015dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015de:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80015e4:	2304      	movs	r3, #4
 80015e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80015e8:	23a8      	movs	r3, #168	; 0xa8
 80015ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015ec:	2302      	movs	r3, #2
 80015ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015f0:	2304      	movs	r3, #4
 80015f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	4618      	mov	r0, r3
 80015fa:	f009 f93f 	bl	800a87c <HAL_RCC_OscConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001604:	f000 fd66 	bl	80020d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001608:	230f      	movs	r3, #15
 800160a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800160c:	2302      	movs	r3, #2
 800160e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001614:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800161a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800161e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	2105      	movs	r1, #5
 8001626:	4618      	mov	r0, r3
 8001628:	f009 fba0 	bl	800ad6c <HAL_RCC_ClockConfig>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001632:	f000 fd4f 	bl	80020d4 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001636:	f009 fc7f 	bl	800af38 <HAL_RCC_EnableCSS>
}
 800163a:	bf00      	nop
 800163c:	3750      	adds	r7, #80	; 0x50
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000
 800164c:	00000000 	.word	0x00000000

08001650 <FinishCount>:

/* USER CODE BEGIN 4 */
void FinishCount(){
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	af00      	add	r7, sp, #0
	if(ch0max>ch1max)
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <FinishCount+0x20>)
 8001656:	881a      	ldrh	r2, [r3, #0]
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <FinishCount+0x24>)
 800165a:	881b      	ldrh	r3, [r3, #0]
 800165c:	429a      	cmp	r2, r3
 800165e:	d90d      	bls.n	800167c <FinishCount+0x2c>
	{
		chmax=ch0max>>8;
 8001660:	4b03      	ldr	r3, [pc, #12]	; (8001670 <FinishCount+0x20>)
 8001662:	881b      	ldrh	r3, [r3, #0]
 8001664:	0a1b      	lsrs	r3, r3, #8
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b03      	ldr	r3, [pc, #12]	; (8001678 <FinishCount+0x28>)
 800166a:	801a      	strh	r2, [r3, #0]
 800166c:	e00c      	b.n	8001688 <FinishCount+0x38>
 800166e:	bf00      	nop
 8001670:	200007fa 	.word	0x200007fa
 8001674:	200007ee 	.word	0x200007ee
 8001678:	20000806 	.word	0x20000806
	}
	else{
		chmax=ch1max>>8;
 800167c:	4bc8      	ldr	r3, [pc, #800]	; (80019a0 <FinishCount+0x350>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	0a1b      	lsrs	r3, r3, #8
 8001682:	b29a      	uxth	r2, r3
 8001684:	4bc7      	ldr	r3, [pc, #796]	; (80019a4 <FinishCount+0x354>)
 8001686:	801a      	strh	r2, [r3, #0]
	}


		n++;
 8001688:	4bc7      	ldr	r3, [pc, #796]	; (80019a8 <FinishCount+0x358>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	3301      	adds	r3, #1
 800168e:	4ac6      	ldr	r2, [pc, #792]	; (80019a8 <FinishCount+0x358>)
 8001690:	6013      	str	r3, [r2, #0]
	if(n>5){
 8001692:	4bc5      	ldr	r3, [pc, #788]	; (80019a8 <FinishCount+0x358>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b05      	cmp	r3, #5
 8001698:	f340 81e7 	ble.w	8001a6a <FinishCount+0x41a>
		ch0_vppvolt=ch0vpp*1.0/65535.0*10.24;
 800169c:	4bc3      	ldr	r3, [pc, #780]	; (80019ac <FinishCount+0x35c>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7fe ff3f 	bl	8000524 <__aeabi_i2d>
 80016a6:	a3b4      	add	r3, pc, #720	; (adr r3, 8001978 <FinishCount+0x328>)
 80016a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ac:	f7ff f8ce 	bl	800084c <__aeabi_ddiv>
 80016b0:	4602      	mov	r2, r0
 80016b2:	460b      	mov	r3, r1
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	a3b1      	add	r3, pc, #708	; (adr r3, 8001980 <FinishCount+0x330>)
 80016ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016be:	f7fe ff9b 	bl	80005f8 <__aeabi_dmul>
 80016c2:	4602      	mov	r2, r0
 80016c4:	460b      	mov	r3, r1
 80016c6:	4610      	mov	r0, r2
 80016c8:	4619      	mov	r1, r3
 80016ca:	f7ff fa8d 	bl	8000be8 <__aeabi_d2f>
 80016ce:	4603      	mov	r3, r0
 80016d0:	4ab7      	ldr	r2, [pc, #732]	; (80019b0 <FinishCount+0x360>)
 80016d2:	6013      	str	r3, [r2, #0]
		ch1_vppvolt=ch1vpp*1.0/65535.0*10.24;
 80016d4:	4bb7      	ldr	r3, [pc, #732]	; (80019b4 <FinishCount+0x364>)
 80016d6:	881b      	ldrh	r3, [r3, #0]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7fe ff23 	bl	8000524 <__aeabi_i2d>
 80016de:	a3a6      	add	r3, pc, #664	; (adr r3, 8001978 <FinishCount+0x328>)
 80016e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e4:	f7ff f8b2 	bl	800084c <__aeabi_ddiv>
 80016e8:	4602      	mov	r2, r0
 80016ea:	460b      	mov	r3, r1
 80016ec:	4610      	mov	r0, r2
 80016ee:	4619      	mov	r1, r3
 80016f0:	a3a3      	add	r3, pc, #652	; (adr r3, 8001980 <FinishCount+0x330>)
 80016f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f6:	f7fe ff7f 	bl	80005f8 <__aeabi_dmul>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	f7ff fa71 	bl	8000be8 <__aeabi_d2f>
 8001706:	4603      	mov	r3, r0
 8001708:	4aab      	ldr	r2, [pc, #684]	; (80019b8 <FinishCount+0x368>)
 800170a:	6013      	str	r3, [r2, #0]
		ch0_avgvolt=((ch0max*1.0+ch0min*1.0)*10.24)/(2.0*65535)-5.12;
 800170c:	4bab      	ldr	r3, [pc, #684]	; (80019bc <FinishCount+0x36c>)
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	4618      	mov	r0, r3
 8001712:	f7fe ff07 	bl	8000524 <__aeabi_i2d>
 8001716:	4604      	mov	r4, r0
 8001718:	460d      	mov	r5, r1
 800171a:	4ba9      	ldr	r3, [pc, #676]	; (80019c0 <FinishCount+0x370>)
 800171c:	881b      	ldrh	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe ff00 	bl	8000524 <__aeabi_i2d>
 8001724:	4602      	mov	r2, r0
 8001726:	460b      	mov	r3, r1
 8001728:	4620      	mov	r0, r4
 800172a:	4629      	mov	r1, r5
 800172c:	f7fe fdae 	bl	800028c <__adddf3>
 8001730:	4602      	mov	r2, r0
 8001732:	460b      	mov	r3, r1
 8001734:	4610      	mov	r0, r2
 8001736:	4619      	mov	r1, r3
 8001738:	a391      	add	r3, pc, #580	; (adr r3, 8001980 <FinishCount+0x330>)
 800173a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800173e:	f7fe ff5b 	bl	80005f8 <__aeabi_dmul>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4610      	mov	r0, r2
 8001748:	4619      	mov	r1, r3
 800174a:	f04f 0200 	mov.w	r2, #0
 800174e:	4b9d      	ldr	r3, [pc, #628]	; (80019c4 <FinishCount+0x374>)
 8001750:	f7ff f87c 	bl	800084c <__aeabi_ddiv>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4610      	mov	r0, r2
 800175a:	4619      	mov	r1, r3
 800175c:	a38a      	add	r3, pc, #552	; (adr r3, 8001988 <FinishCount+0x338>)
 800175e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001762:	f7fe fd91 	bl	8000288 <__aeabi_dsub>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f7ff fa3b 	bl	8000be8 <__aeabi_d2f>
 8001772:	4603      	mov	r3, r0
 8001774:	4a94      	ldr	r2, [pc, #592]	; (80019c8 <FinishCount+0x378>)
 8001776:	6013      	str	r3, [r2, #0]
		ch1_avgvolt=((ch1max*1.0+ch1min*1.0)*10.24)/(2.0*65535)-5.12;
 8001778:	4b89      	ldr	r3, [pc, #548]	; (80019a0 <FinishCount+0x350>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fed1 	bl	8000524 <__aeabi_i2d>
 8001782:	4604      	mov	r4, r0
 8001784:	460d      	mov	r5, r1
 8001786:	4b91      	ldr	r3, [pc, #580]	; (80019cc <FinishCount+0x37c>)
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe feca 	bl	8000524 <__aeabi_i2d>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4620      	mov	r0, r4
 8001796:	4629      	mov	r1, r5
 8001798:	f7fe fd78 	bl	800028c <__adddf3>
 800179c:	4602      	mov	r2, r0
 800179e:	460b      	mov	r3, r1
 80017a0:	4610      	mov	r0, r2
 80017a2:	4619      	mov	r1, r3
 80017a4:	a376      	add	r3, pc, #472	; (adr r3, 8001980 <FinishCount+0x330>)
 80017a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017aa:	f7fe ff25 	bl	80005f8 <__aeabi_dmul>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4610      	mov	r0, r2
 80017b4:	4619      	mov	r1, r3
 80017b6:	f04f 0200 	mov.w	r2, #0
 80017ba:	4b82      	ldr	r3, [pc, #520]	; (80019c4 <FinishCount+0x374>)
 80017bc:	f7ff f846 	bl	800084c <__aeabi_ddiv>
 80017c0:	4602      	mov	r2, r0
 80017c2:	460b      	mov	r3, r1
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	a36f      	add	r3, pc, #444	; (adr r3, 8001988 <FinishCount+0x338>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	f7fe fd5b 	bl	8000288 <__aeabi_dsub>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4610      	mov	r0, r2
 80017d8:	4619      	mov	r1, r3
 80017da:	f7ff fa05 	bl	8000be8 <__aeabi_d2f>
 80017de:	4603      	mov	r3, r0
 80017e0:	4a7b      	ldr	r2, [pc, #492]	; (80019d0 <FinishCount+0x380>)
 80017e2:	6013      	str	r3, [r2, #0]

		//


		sprintf(&ch0_vpp_tft,"%.3f",ch0_vppvolt);
 80017e4:	4b72      	ldr	r3, [pc, #456]	; (80019b0 <FinishCount+0x360>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7fe fead 	bl	8000548 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4978      	ldr	r1, [pc, #480]	; (80019d4 <FinishCount+0x384>)
 80017f4:	4878      	ldr	r0, [pc, #480]	; (80019d8 <FinishCount+0x388>)
 80017f6:	f00d f9cb 	bl	800eb90 <siprintf>

		sprintf(&ch0_avg_tft,"%.3f",ch0_avgvolt);
 80017fa:	4b73      	ldr	r3, [pc, #460]	; (80019c8 <FinishCount+0x378>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7fe fea2 	bl	8000548 <__aeabi_f2d>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4972      	ldr	r1, [pc, #456]	; (80019d4 <FinishCount+0x384>)
 800180a:	4874      	ldr	r0, [pc, #464]	; (80019dc <FinishCount+0x38c>)
 800180c:	f00d f9c0 	bl	800eb90 <siprintf>

		sprintf(&ch1_vpp_tft,"%.3f",ch1_vppvolt);
 8001810:	4b69      	ldr	r3, [pc, #420]	; (80019b8 <FinishCount+0x368>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe fe97 	bl	8000548 <__aeabi_f2d>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	496d      	ldr	r1, [pc, #436]	; (80019d4 <FinishCount+0x384>)
 8001820:	486f      	ldr	r0, [pc, #444]	; (80019e0 <FinishCount+0x390>)
 8001822:	f00d f9b5 	bl	800eb90 <siprintf>

		sprintf(&ch1_avg_tft,"%.3f",ch1_avgvolt);
 8001826:	4b6a      	ldr	r3, [pc, #424]	; (80019d0 <FinishCount+0x380>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f7fe fe8c 	bl	8000548 <__aeabi_f2d>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4967      	ldr	r1, [pc, #412]	; (80019d4 <FinishCount+0x384>)
 8001836:	486b      	ldr	r0, [pc, #428]	; (80019e4 <FinishCount+0x394>)
 8001838:	f00d f9aa 	bl	800eb90 <siprintf>

		sprintf(&ch0_freq_tft,"%.3f",84000000.0/ch0_period);
 800183c:	4b6a      	ldr	r3, [pc, #424]	; (80019e8 <FinishCount+0x398>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fe5f 	bl	8000504 <__aeabi_ui2d>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	a151      	add	r1, pc, #324	; (adr r1, 8001990 <FinishCount+0x340>)
 800184c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001850:	f7fe fffc 	bl	800084c <__aeabi_ddiv>
 8001854:	4602      	mov	r2, r0
 8001856:	460b      	mov	r3, r1
 8001858:	495e      	ldr	r1, [pc, #376]	; (80019d4 <FinishCount+0x384>)
 800185a:	4864      	ldr	r0, [pc, #400]	; (80019ec <FinishCount+0x39c>)
 800185c:	f00d f998 	bl	800eb90 <siprintf>

		sprintf(&ch1_freq_tft,"%.3f",84000000.0/ch1_period);
 8001860:	4b63      	ldr	r3, [pc, #396]	; (80019f0 <FinishCount+0x3a0>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4618      	mov	r0, r3
 8001866:	f7fe fe4d 	bl	8000504 <__aeabi_ui2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	a148      	add	r1, pc, #288	; (adr r1, 8001990 <FinishCount+0x340>)
 8001870:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001874:	f7fe ffea 	bl	800084c <__aeabi_ddiv>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4955      	ldr	r1, [pc, #340]	; (80019d4 <FinishCount+0x384>)
 800187e:	485d      	ldr	r0, [pc, #372]	; (80019f4 <FinishCount+0x3a4>)
 8001880:	f00d f986 	bl	800eb90 <siprintf>

		chcha=atan((savedata0[TrigPosit_tu]-32767)*1.0/(savedata1[TrigPosit_tu]-32767)*1.0)*360.0/PI;
 8001884:	4b5c      	ldr	r3, [pc, #368]	; (80019f8 <FinishCount+0x3a8>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	4b5c      	ldr	r3, [pc, #368]	; (80019fc <FinishCount+0x3ac>)
 800188c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001890:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001894:	3b7f      	subs	r3, #127	; 0x7f
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe44 	bl	8000524 <__aeabi_i2d>
 800189c:	4604      	mov	r4, r0
 800189e:	460d      	mov	r5, r1
 80018a0:	4b55      	ldr	r3, [pc, #340]	; (80019f8 <FinishCount+0x3a8>)
 80018a2:	881b      	ldrh	r3, [r3, #0]
 80018a4:	461a      	mov	r2, r3
 80018a6:	4b56      	ldr	r3, [pc, #344]	; (8001a00 <FinishCount+0x3b0>)
 80018a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80018ac:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80018b0:	3b7f      	subs	r3, #127	; 0x7f
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe fe36 	bl	8000524 <__aeabi_i2d>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	4620      	mov	r0, r4
 80018be:	4629      	mov	r1, r5
 80018c0:	f7fe ffc4 	bl	800084c <__aeabi_ddiv>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	ec43 2b17 	vmov	d7, r2, r3
 80018cc:	eeb0 0a47 	vmov.f32	s0, s14
 80018d0:	eef0 0a67 	vmov.f32	s1, s15
 80018d4:	f010 fef4 	bl	80126c0 <atan>
 80018d8:	ec51 0b10 	vmov	r0, r1, d0
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	4b48      	ldr	r3, [pc, #288]	; (8001a04 <FinishCount+0x3b4>)
 80018e2:	f7fe fe89 	bl	80005f8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	a32a      	add	r3, pc, #168	; (adr r3, 8001998 <FinishCount+0x348>)
 80018f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f4:	f7fe ffaa 	bl	800084c <__aeabi_ddiv>
 80018f8:	4602      	mov	r2, r0
 80018fa:	460b      	mov	r3, r1
 80018fc:	4610      	mov	r0, r2
 80018fe:	4619      	mov	r1, r3
 8001900:	f7ff f972 	bl	8000be8 <__aeabi_d2f>
 8001904:	4603      	mov	r3, r0
 8001906:	4a40      	ldr	r2, [pc, #256]	; (8001a08 <FinishCount+0x3b8>)
 8001908:	6013      	str	r3, [r2, #0]

		sprintf(&ch_cha_tft,"%.3f",chcha);
 800190a:	4b3f      	ldr	r3, [pc, #252]	; (8001a08 <FinishCount+0x3b8>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fe1a 	bl	8000548 <__aeabi_f2d>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	492e      	ldr	r1, [pc, #184]	; (80019d4 <FinishCount+0x384>)
 800191a:	483c      	ldr	r0, [pc, #240]	; (8001a0c <FinishCount+0x3bc>)
 800191c:	f00d f938 	bl	800eb90 <siprintf>

		sprintf(&ch_boxing_tft,"%.3f",84000000.0/ch1_period);
 8001920:	4b33      	ldr	r3, [pc, #204]	; (80019f0 <FinishCount+0x3a0>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fded 	bl	8000504 <__aeabi_ui2d>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	a118      	add	r1, pc, #96	; (adr r1, 8001990 <FinishCount+0x340>)
 8001930:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001934:	f7fe ff8a 	bl	800084c <__aeabi_ddiv>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	4925      	ldr	r1, [pc, #148]	; (80019d4 <FinishCount+0x384>)
 800193e:	4834      	ldr	r0, [pc, #208]	; (8001a10 <FinishCount+0x3c0>)
 8001940:	f00d f926 	bl	800eb90 <siprintf>


		memcpy(text_tft+9,ch0_vpp_tft,sizeof(ch0_vpp_tft));
 8001944:	4b33      	ldr	r3, [pc, #204]	; (8001a14 <FinishCount+0x3c4>)
 8001946:	4a24      	ldr	r2, [pc, #144]	; (80019d8 <FinishCount+0x388>)
 8001948:	6810      	ldr	r0, [r2, #0]
 800194a:	6018      	str	r0, [r3, #0]
 800194c:	7912      	ldrb	r2, [r2, #4]
 800194e:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+18,ch0_avg_tft,sizeof(ch0_avg_tft));
 8001950:	4b31      	ldr	r3, [pc, #196]	; (8001a18 <FinishCount+0x3c8>)
 8001952:	4a22      	ldr	r2, [pc, #136]	; (80019dc <FinishCount+0x38c>)
 8001954:	6810      	ldr	r0, [r2, #0]
 8001956:	6018      	str	r0, [r3, #0]
 8001958:	7912      	ldrb	r2, [r2, #4]
 800195a:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+27,ch0_freq_tft,sizeof(ch0_freq_tft));
 800195c:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <FinishCount+0x3cc>)
 800195e:	4a23      	ldr	r2, [pc, #140]	; (80019ec <FinishCount+0x39c>)
 8001960:	6810      	ldr	r0, [r2, #0]
 8001962:	6018      	str	r0, [r3, #0]
 8001964:	7912      	ldrb	r2, [r2, #4]
 8001966:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+36,ch1_vpp_tft,sizeof(ch1_vpp_tft));
 8001968:	4b2d      	ldr	r3, [pc, #180]	; (8001a20 <FinishCount+0x3d0>)
 800196a:	4a1d      	ldr	r2, [pc, #116]	; (80019e0 <FinishCount+0x390>)
 800196c:	6810      	ldr	r0, [r2, #0]
 800196e:	6018      	str	r0, [r3, #0]
 8001970:	e058      	b.n	8001a24 <FinishCount+0x3d4>
 8001972:	bf00      	nop
 8001974:	f3af 8000 	nop.w
 8001978:	00000000 	.word	0x00000000
 800197c:	40efffe0 	.word	0x40efffe0
 8001980:	47ae147b 	.word	0x47ae147b
 8001984:	40247ae1 	.word	0x40247ae1
 8001988:	47ae147b 	.word	0x47ae147b
 800198c:	40147ae1 	.word	0x40147ae1
 8001990:	00000000 	.word	0x00000000
 8001994:	419406f4 	.word	0x419406f4
 8001998:	53c8d4f1 	.word	0x53c8d4f1
 800199c:	400921fb 	.word	0x400921fb
 80019a0:	200007ee 	.word	0x200007ee
 80019a4:	20000806 	.word	0x20000806
 80019a8:	200007e4 	.word	0x200007e4
 80019ac:	200007fc 	.word	0x200007fc
 80019b0:	200020f8 	.word	0x200020f8
 80019b4:	200007f0 	.word	0x200007f0
 80019b8:	200020f4 	.word	0x200020f4
 80019bc:	200007fa 	.word	0x200007fa
 80019c0:	2000050e 	.word	0x2000050e
 80019c4:	40ffffe0 	.word	0x40ffffe0
 80019c8:	2000104c 	.word	0x2000104c
 80019cc:	2000050c 	.word	0x2000050c
 80019d0:	200030a0 	.word	0x200030a0
 80019d4:	08012c10 	.word	0x08012c10
 80019d8:	20000564 	.word	0x20000564
 80019dc:	2000056c 	.word	0x2000056c
 80019e0:	2000057c 	.word	0x2000057c
 80019e4:	20000584 	.word	0x20000584
 80019e8:	20000810 	.word	0x20000810
 80019ec:	20000574 	.word	0x20000574
 80019f0:	20000814 	.word	0x20000814
 80019f4:	2000058c 	.word	0x2000058c
 80019f8:	2000080c 	.word	0x2000080c
 80019fc:	200020fc 	.word	0x200020fc
 8001a00:	20001154 	.word	0x20001154
 8001a04:	40768000 	.word	0x40768000
 8001a08:	20000808 	.word	0x20000808
 8001a0c:	20000594 	.word	0x20000594
 8001a10:	2000059c 	.word	0x2000059c
 8001a14:	20000519 	.word	0x20000519
 8001a18:	20000522 	.word	0x20000522
 8001a1c:	2000052b 	.word	0x2000052b
 8001a20:	20000534 	.word	0x20000534
 8001a24:	7912      	ldrb	r2, [r2, #4]
 8001a26:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+45,ch1_avg_tft,sizeof(ch1_avg_tft));
 8001a28:	4b21      	ldr	r3, [pc, #132]	; (8001ab0 <FinishCount+0x460>)
 8001a2a:	4a22      	ldr	r2, [pc, #136]	; (8001ab4 <FinishCount+0x464>)
 8001a2c:	6810      	ldr	r0, [r2, #0]
 8001a2e:	6018      	str	r0, [r3, #0]
 8001a30:	7912      	ldrb	r2, [r2, #4]
 8001a32:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+54,ch1_freq_tft,sizeof(ch1_freq_tft));
 8001a34:	4b20      	ldr	r3, [pc, #128]	; (8001ab8 <FinishCount+0x468>)
 8001a36:	4a21      	ldr	r2, [pc, #132]	; (8001abc <FinishCount+0x46c>)
 8001a38:	6810      	ldr	r0, [r2, #0]
 8001a3a:	6018      	str	r0, [r3, #0]
 8001a3c:	7912      	ldrb	r2, [r2, #4]
 8001a3e:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+63,ch_cha_tft,sizeof(ch_cha_tft));
 8001a40:	4b1f      	ldr	r3, [pc, #124]	; (8001ac0 <FinishCount+0x470>)
 8001a42:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <FinishCount+0x474>)
 8001a44:	6810      	ldr	r0, [r2, #0]
 8001a46:	6018      	str	r0, [r3, #0]
 8001a48:	7912      	ldrb	r2, [r2, #4]
 8001a4a:	711a      	strb	r2, [r3, #4]
		memcpy(text_tft+72,ch_boxing_tft,sizeof(ch_boxing_tft));
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <FinishCount+0x478>)
 8001a4e:	4a1f      	ldr	r2, [pc, #124]	; (8001acc <FinishCount+0x47c>)
 8001a50:	6810      	ldr	r0, [r2, #0]
 8001a52:	6018      	str	r0, [r3, #0]
 8001a54:	7912      	ldrb	r2, [r2, #4]
 8001a56:	711a      	strb	r2, [r3, #4]
		HAL_UART_Transmit(&huart2, text_tft,64,10);
 8001a58:	230a      	movs	r3, #10
 8001a5a:	2240      	movs	r2, #64	; 0x40
 8001a5c:	491c      	ldr	r1, [pc, #112]	; (8001ad0 <FinishCount+0x480>)
 8001a5e:	481d      	ldr	r0, [pc, #116]	; (8001ad4 <FinishCount+0x484>)
 8001a60:	f00b f9dd 	bl	800ce1e <HAL_UART_Transmit>
		n=0;
 8001a64:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <FinishCount+0x488>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]





	ch1max = 0;
 8001a6a:	4b1c      	ldr	r3, [pc, #112]	; (8001adc <FinishCount+0x48c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	801a      	strh	r2, [r3, #0]
	ch1min = 65535;
 8001a70:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <FinishCount+0x490>)
 8001a72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a76:	801a      	strh	r2, [r3, #0]
	ch1vpp = 0;
 8001a78:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <FinishCount+0x494>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	801a      	strh	r2, [r3, #0]
	ch1avg = 0;
 8001a7e:	4b1a      	ldr	r3, [pc, #104]	; (8001ae8 <FinishCount+0x498>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
	ch1freq = 0;
 8001a84:	4b19      	ldr	r3, [pc, #100]	; (8001aec <FinishCount+0x49c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	801a      	strh	r2, [r3, #0]
	ch0max = 0;
 8001a8a:	4b19      	ldr	r3, [pc, #100]	; (8001af0 <FinishCount+0x4a0>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	801a      	strh	r2, [r3, #0]
	ch0min = 65535;
 8001a90:	4b18      	ldr	r3, [pc, #96]	; (8001af4 <FinishCount+0x4a4>)
 8001a92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a96:	801a      	strh	r2, [r3, #0]
	ch0vpp = 0;
 8001a98:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <FinishCount+0x4a8>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	801a      	strh	r2, [r3, #0]
	ch0avg = 0;
 8001a9e:	4b17      	ldr	r3, [pc, #92]	; (8001afc <FinishCount+0x4ac>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
	ch0freq = 0;
 8001aa4:	4b16      	ldr	r3, [pc, #88]	; (8001b00 <FinishCount+0x4b0>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	801a      	strh	r2, [r3, #0]


}
 8001aaa:	bf00      	nop
 8001aac:	bdb0      	pop	{r4, r5, r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	2000053d 	.word	0x2000053d
 8001ab4:	20000584 	.word	0x20000584
 8001ab8:	20000546 	.word	0x20000546
 8001abc:	2000058c 	.word	0x2000058c
 8001ac0:	2000054f 	.word	0x2000054f
 8001ac4:	20000594 	.word	0x20000594
 8001ac8:	20000558 	.word	0x20000558
 8001acc:	2000059c 	.word	0x2000059c
 8001ad0:	20000510 	.word	0x20000510
 8001ad4:	20003c64 	.word	0x20003c64
 8001ad8:	200007e4 	.word	0x200007e4
 8001adc:	200007ee 	.word	0x200007ee
 8001ae0:	2000050c 	.word	0x2000050c
 8001ae4:	200007f0 	.word	0x200007f0
 8001ae8:	200007f4 	.word	0x200007f4
 8001aec:	200007f8 	.word	0x200007f8
 8001af0:	200007fa 	.word	0x200007fa
 8001af4:	2000050e 	.word	0x2000050e
 8001af8:	200007fc 	.word	0x200007fc
 8001afc:	20000800 	.word	0x20000800
 8001b00:	20000804 	.word	0x20000804
 8001b04:	00000000 	.word	0x00000000

08001b08 <Dosomething>:
void Dosomething(){
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	//
	if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[7]==0x10&&R_alldata[8]==0x01)
 8001b0c:	4bae      	ldr	r3, [pc, #696]	; (8001dc8 <Dosomething+0x2c0>)
 8001b0e:	785b      	ldrb	r3, [r3, #1]
 8001b10:	2bb1      	cmp	r3, #177	; 0xb1
 8001b12:	d16c      	bne.n	8001bee <Dosomething+0xe6>
 8001b14:	4bac      	ldr	r3, [pc, #688]	; (8001dc8 <Dosomething+0x2c0>)
 8001b16:	789b      	ldrb	r3, [r3, #2]
 8001b18:	2b11      	cmp	r3, #17
 8001b1a:	d168      	bne.n	8001bee <Dosomething+0xe6>
 8001b1c:	4baa      	ldr	r3, [pc, #680]	; (8001dc8 <Dosomething+0x2c0>)
 8001b1e:	78db      	ldrb	r3, [r3, #3]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d164      	bne.n	8001bee <Dosomething+0xe6>
 8001b24:	4ba8      	ldr	r3, [pc, #672]	; (8001dc8 <Dosomething+0x2c0>)
 8001b26:	791b      	ldrb	r3, [r3, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d160      	bne.n	8001bee <Dosomething+0xe6>
 8001b2c:	4ba6      	ldr	r3, [pc, #664]	; (8001dc8 <Dosomething+0x2c0>)
 8001b2e:	795b      	ldrb	r3, [r3, #5]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d15c      	bne.n	8001bee <Dosomething+0xe6>
 8001b34:	4ba4      	ldr	r3, [pc, #656]	; (8001dc8 <Dosomething+0x2c0>)
 8001b36:	79db      	ldrb	r3, [r3, #7]
 8001b38:	2b10      	cmp	r3, #16
 8001b3a:	d158      	bne.n	8001bee <Dosomething+0xe6>
 8001b3c:	4ba2      	ldr	r3, [pc, #648]	; (8001dc8 <Dosomething+0x2c0>)
 8001b3e:	7a1b      	ldrb	r3, [r3, #8]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d154      	bne.n	8001bee <Dosomething+0xe6>
	{

		if(R_alldata[6]==0x0A)
 8001b44:	4ba0      	ldr	r3, [pc, #640]	; (8001dc8 <Dosomething+0x2c0>)
 8001b46:	799b      	ldrb	r3, [r3, #6]
 8001b48:	2b0a      	cmp	r3, #10
 8001b4a:	d112      	bne.n	8001b72 <Dosomething+0x6a>
		{

			if(R_alldata[9]==0x01)
 8001b4c:	4b9e      	ldr	r3, [pc, #632]	; (8001dc8 <Dosomething+0x2c0>)
 8001b4e:	7a5b      	ldrb	r3, [r3, #9]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d102      	bne.n	8001b5a <Dosomething+0x52>
			{
				CH1_ON=1;
 8001b54:	4b9d      	ldr	r3, [pc, #628]	; (8001dcc <Dosomething+0x2c4>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	701a      	strb	r2, [r3, #0]
			}
			//1
			if(R_alldata[9]==0x00)
 8001b5a:	4b9b      	ldr	r3, [pc, #620]	; (8001dc8 <Dosomething+0x2c0>)
 8001b5c:	7a5b      	ldrb	r3, [r3, #9]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d107      	bne.n	8001b72 <Dosomething+0x6a>
			{
				CH1_ON=0;
 8001b62:	4b9a      	ldr	r3, [pc, #616]	; (8001dcc <Dosomething+0x2c4>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&clearch1[0] , 12);
 8001b68:	220c      	movs	r2, #12
 8001b6a:	4999      	ldr	r1, [pc, #612]	; (8001dd0 <Dosomething+0x2c8>)
 8001b6c:	4899      	ldr	r0, [pc, #612]	; (8001dd4 <Dosomething+0x2cc>)
 8001b6e:	f00b fa19 	bl	800cfa4 <HAL_UART_Transmit_DMA>
			}
		}

		if(R_alldata[6]==0x07)
 8001b72:	4b95      	ldr	r3, [pc, #596]	; (8001dc8 <Dosomething+0x2c0>)
 8001b74:	799b      	ldrb	r3, [r3, #6]
 8001b76:	2b07      	cmp	r3, #7
 8001b78:	d112      	bne.n	8001ba0 <Dosomething+0x98>
		{

			//kai1
			if(R_alldata[9]==0x01)
 8001b7a:	4b93      	ldr	r3, [pc, #588]	; (8001dc8 <Dosomething+0x2c0>)
 8001b7c:	7a5b      	ldrb	r3, [r3, #9]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d102      	bne.n	8001b88 <Dosomething+0x80>
			{
				CH0_ON=1;
 8001b82:	4b95      	ldr	r3, [pc, #596]	; (8001dd8 <Dosomething+0x2d0>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	701a      	strb	r2, [r3, #0]
			}
					//0
			if(R_alldata[9]==0x00)
 8001b88:	4b8f      	ldr	r3, [pc, #572]	; (8001dc8 <Dosomething+0x2c0>)
 8001b8a:	7a5b      	ldrb	r3, [r3, #9]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d107      	bne.n	8001ba0 <Dosomething+0x98>
			{
				CH0_ON=0;
 8001b90:	4b91      	ldr	r3, [pc, #580]	; (8001dd8 <Dosomething+0x2d0>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&clearch0[0] , 12);
 8001b96:	220c      	movs	r2, #12
 8001b98:	4990      	ldr	r1, [pc, #576]	; (8001ddc <Dosomething+0x2d4>)
 8001b9a:	488e      	ldr	r0, [pc, #568]	; (8001dd4 <Dosomething+0x2cc>)
 8001b9c:	f00b fa02 	bl	800cfa4 <HAL_UART_Transmit_DMA>
			}
		}
		//
		if(R_alldata[6]==0x0F)
 8001ba0:	4b89      	ldr	r3, [pc, #548]	; (8001dc8 <Dosomething+0x2c0>)
 8001ba2:	799b      	ldrb	r3, [r3, #6]
 8001ba4:	2b0f      	cmp	r3, #15
 8001ba6:	d10d      	bne.n	8001bc4 <Dosomething+0xbc>
		{
			//CH0
			if(R_alldata[9]==0x00)
 8001ba8:	4b87      	ldr	r3, [pc, #540]	; (8001dc8 <Dosomething+0x2c0>)
 8001baa:	7a5b      	ldrb	r3, [r3, #9]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <Dosomething+0xae>
			{
				TriggerCH=0;
 8001bb0:	4b8b      	ldr	r3, [pc, #556]	; (8001de0 <Dosomething+0x2d8>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
			}
			//ch1
			if(R_alldata[9]==0x01)
 8001bb6:	4b84      	ldr	r3, [pc, #528]	; (8001dc8 <Dosomething+0x2c0>)
 8001bb8:	7a5b      	ldrb	r3, [r3, #9]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d102      	bne.n	8001bc4 <Dosomething+0xbc>
			{
				TriggerCH=1;
 8001bbe:	4b88      	ldr	r3, [pc, #544]	; (8001de0 <Dosomething+0x2d8>)
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	701a      	strb	r2, [r3, #0]
			}
		}
		if(R_alldata[6]==0x21)
 8001bc4:	4b80      	ldr	r3, [pc, #512]	; (8001dc8 <Dosomething+0x2c0>)
 8001bc6:	799b      	ldrb	r3, [r3, #6]
 8001bc8:	2b21      	cmp	r3, #33	; 0x21
 8001bca:	f040 81eb 	bne.w	8001fa4 <Dosomething+0x49c>
		{
			//
			if(R_alldata[9]==0x00)
 8001bce:	4b7e      	ldr	r3, [pc, #504]	; (8001dc8 <Dosomething+0x2c0>)
 8001bd0:	7a5b      	ldrb	r3, [r3, #9]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d102      	bne.n	8001bdc <Dosomething+0xd4>
			{
				TriggerMODE=0;
 8001bd6:	4b83      	ldr	r3, [pc, #524]	; (8001de4 <Dosomething+0x2dc>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	701a      	strb	r2, [r3, #0]
			}
			//
			if(R_alldata[9]==0x01)
 8001bdc:	4b7a      	ldr	r3, [pc, #488]	; (8001dc8 <Dosomething+0x2c0>)
 8001bde:	7a5b      	ldrb	r3, [r3, #9]
 8001be0:	2b01      	cmp	r3, #1
 8001be2:	f040 81df 	bne.w	8001fa4 <Dosomething+0x49c>
			{
				TriggerMODE=1;
 8001be6:	4b7f      	ldr	r3, [pc, #508]	; (8001de4 <Dosomething+0x2dc>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	701a      	strb	r2, [r3, #0]
		if(R_alldata[6]==0x21)
 8001bec:	e1da      	b.n	8001fa4 <Dosomething+0x49c>



	}
	//????????????????
	else if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[7]==0x1b)
 8001bee:	4b76      	ldr	r3, [pc, #472]	; (8001dc8 <Dosomething+0x2c0>)
 8001bf0:	785b      	ldrb	r3, [r3, #1]
 8001bf2:	2bb1      	cmp	r3, #177	; 0xb1
 8001bf4:	f040 8122 	bne.w	8001e3c <Dosomething+0x334>
 8001bf8:	4b73      	ldr	r3, [pc, #460]	; (8001dc8 <Dosomething+0x2c0>)
 8001bfa:	789b      	ldrb	r3, [r3, #2]
 8001bfc:	2b11      	cmp	r3, #17
 8001bfe:	f040 811d 	bne.w	8001e3c <Dosomething+0x334>
 8001c02:	4b71      	ldr	r3, [pc, #452]	; (8001dc8 <Dosomething+0x2c0>)
 8001c04:	78db      	ldrb	r3, [r3, #3]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f040 8118 	bne.w	8001e3c <Dosomething+0x334>
 8001c0c:	4b6e      	ldr	r3, [pc, #440]	; (8001dc8 <Dosomething+0x2c0>)
 8001c0e:	791b      	ldrb	r3, [r3, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f040 8113 	bne.w	8001e3c <Dosomething+0x334>
 8001c16:	4b6c      	ldr	r3, [pc, #432]	; (8001dc8 <Dosomething+0x2c0>)
 8001c18:	795b      	ldrb	r3, [r3, #5]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	f040 810e 	bne.w	8001e3c <Dosomething+0x334>
 8001c20:	4b69      	ldr	r3, [pc, #420]	; (8001dc8 <Dosomething+0x2c0>)
 8001c22:	79db      	ldrb	r3, [r3, #7]
 8001c24:	2b1b      	cmp	r3, #27
 8001c26:	f040 8109 	bne.w	8001e3c <Dosomething+0x334>
	{
		//????????????????
		if(R_alldata[6]==0x03)
 8001c2a:	4b67      	ldr	r3, [pc, #412]	; (8001dc8 <Dosomething+0x2c0>)
 8001c2c:	799b      	ldrb	r3, [r3, #6]
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	f040 80a0 	bne.w	8001d74 <Dosomething+0x26c>
		{
			switch(R_alldata[8])
 8001c34:	4b64      	ldr	r3, [pc, #400]	; (8001dc8 <Dosomething+0x2c0>)
 8001c36:	7a1b      	ldrb	r3, [r3, #8]
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d00e      	beq.n	8001c5a <Dosomething+0x152>
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	dc10      	bgt.n	8001c62 <Dosomething+0x15a>
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d002      	beq.n	8001c4a <Dosomething+0x142>
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d004      	beq.n	8001c52 <Dosomething+0x14a>
 8001c48:	e00b      	b.n	8001c62 <Dosomething+0x15a>
			{
				case 0:AmpRate=1;break;
 8001c4a:	4b67      	ldr	r3, [pc, #412]	; (8001de8 <Dosomething+0x2e0>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	801a      	strh	r2, [r3, #0]
 8001c50:	e007      	b.n	8001c62 <Dosomething+0x15a>
				case 1:AmpRate=10;break;
 8001c52:	4b65      	ldr	r3, [pc, #404]	; (8001de8 <Dosomething+0x2e0>)
 8001c54:	220a      	movs	r2, #10
 8001c56:	801a      	strh	r2, [r3, #0]
 8001c58:	e003      	b.n	8001c62 <Dosomething+0x15a>
				case 2:AmpRate=100;break;
 8001c5a:	4b63      	ldr	r3, [pc, #396]	; (8001de8 <Dosomething+0x2e0>)
 8001c5c:	2264      	movs	r2, #100	; 0x64
 8001c5e:	801a      	strh	r2, [r3, #0]
 8001c60:	bf00      	nop
			}
			if(AmpRate==1)sprintf(&trig_tft[7],"%.2f",(TrigValue*10.24/65535.0)-5.12);
 8001c62:	4b61      	ldr	r3, [pc, #388]	; (8001de8 <Dosomething+0x2e0>)
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	2b01      	cmp	r3, #1
 8001c68:	d121      	bne.n	8001cae <Dosomething+0x1a6>
 8001c6a:	4b60      	ldr	r3, [pc, #384]	; (8001dec <Dosomething+0x2e4>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7fe fc58 	bl	8000524 <__aeabi_i2d>
 8001c74:	a34e      	add	r3, pc, #312	; (adr r3, 8001db0 <Dosomething+0x2a8>)
 8001c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7a:	f7fe fcbd 	bl	80005f8 <__aeabi_dmul>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4610      	mov	r0, r2
 8001c84:	4619      	mov	r1, r3
 8001c86:	a34c      	add	r3, pc, #304	; (adr r3, 8001db8 <Dosomething+0x2b0>)
 8001c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c8c:	f7fe fdde 	bl	800084c <__aeabi_ddiv>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	4610      	mov	r0, r2
 8001c96:	4619      	mov	r1, r3
 8001c98:	a349      	add	r3, pc, #292	; (adr r3, 8001dc0 <Dosomething+0x2b8>)
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	f7fe faf3 	bl	8000288 <__aeabi_dsub>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4952      	ldr	r1, [pc, #328]	; (8001df0 <Dosomething+0x2e8>)
 8001ca8:	4852      	ldr	r0, [pc, #328]	; (8001df4 <Dosomething+0x2ec>)
 8001caa:	f00c ff71 	bl	800eb90 <siprintf>
			if(AmpRate==10)sprintf(&trig_tft[7],"%.2f",((TrigValue*10.24/65535.0)-5.12)/10.0);
 8001cae:	4b4e      	ldr	r3, [pc, #312]	; (8001de8 <Dosomething+0x2e0>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	2b0a      	cmp	r3, #10
 8001cb4:	d12a      	bne.n	8001d0c <Dosomething+0x204>
 8001cb6:	4b4d      	ldr	r3, [pc, #308]	; (8001dec <Dosomething+0x2e4>)
 8001cb8:	881b      	ldrh	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7fe fc32 	bl	8000524 <__aeabi_i2d>
 8001cc0:	a33b      	add	r3, pc, #236	; (adr r3, 8001db0 <Dosomething+0x2a8>)
 8001cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cc6:	f7fe fc97 	bl	80005f8 <__aeabi_dmul>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	460b      	mov	r3, r1
 8001cce:	4610      	mov	r0, r2
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	a339      	add	r3, pc, #228	; (adr r3, 8001db8 <Dosomething+0x2b0>)
 8001cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd8:	f7fe fdb8 	bl	800084c <__aeabi_ddiv>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4610      	mov	r0, r2
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	a336      	add	r3, pc, #216	; (adr r3, 8001dc0 <Dosomething+0x2b8>)
 8001ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cea:	f7fe facd 	bl	8000288 <__aeabi_dsub>
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	f04f 0200 	mov.w	r2, #0
 8001cfa:	4b3f      	ldr	r3, [pc, #252]	; (8001df8 <Dosomething+0x2f0>)
 8001cfc:	f7fe fda6 	bl	800084c <__aeabi_ddiv>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	493a      	ldr	r1, [pc, #232]	; (8001df0 <Dosomething+0x2e8>)
 8001d06:	483b      	ldr	r0, [pc, #236]	; (8001df4 <Dosomething+0x2ec>)
 8001d08:	f00c ff42 	bl	800eb90 <siprintf>
			if(AmpRate==100)sprintf(&trig_tft[7],"%.2f",((TrigValue*10.24/65535.0)-5.12)/100.0);
 8001d0c:	4b36      	ldr	r3, [pc, #216]	; (8001de8 <Dosomething+0x2e0>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	2b64      	cmp	r3, #100	; 0x64
 8001d12:	d12a      	bne.n	8001d6a <Dosomething+0x262>
 8001d14:	4b35      	ldr	r3, [pc, #212]	; (8001dec <Dosomething+0x2e4>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc03 	bl	8000524 <__aeabi_i2d>
 8001d1e:	a324      	add	r3, pc, #144	; (adr r3, 8001db0 <Dosomething+0x2a8>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe fc68 	bl	80005f8 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	4619      	mov	r1, r3
 8001d30:	a321      	add	r3, pc, #132	; (adr r3, 8001db8 <Dosomething+0x2b0>)
 8001d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d36:	f7fe fd89 	bl	800084c <__aeabi_ddiv>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	a31f      	add	r3, pc, #124	; (adr r3, 8001dc0 <Dosomething+0x2b8>)
 8001d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d48:	f7fe fa9e 	bl	8000288 <__aeabi_dsub>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	4b28      	ldr	r3, [pc, #160]	; (8001dfc <Dosomething+0x2f4>)
 8001d5a:	f7fe fd77 	bl	800084c <__aeabi_ddiv>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4923      	ldr	r1, [pc, #140]	; (8001df0 <Dosomething+0x2e8>)
 8001d64:	4823      	ldr	r0, [pc, #140]	; (8001df4 <Dosomething+0x2ec>)
 8001d66:	f00c ff13 	bl	800eb90 <siprintf>
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&trig_tft[0] , 15);
 8001d6a:	220f      	movs	r2, #15
 8001d6c:	4924      	ldr	r1, [pc, #144]	; (8001e00 <Dosomething+0x2f8>)
 8001d6e:	4819      	ldr	r0, [pc, #100]	; (8001dd4 <Dosomething+0x2cc>)
 8001d70:	f00b f918 	bl	800cfa4 <HAL_UART_Transmit_DMA>
		}
		//????????????????
		if(R_alldata[6]==0x04)
 8001d74:	4b14      	ldr	r3, [pc, #80]	; (8001dc8 <Dosomething+0x2c0>)
 8001d76:	799b      	ldrb	r3, [r3, #6]
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d15d      	bne.n	8001e38 <Dosomething+0x330>
		{
			switch(R_alldata[8])
 8001d7c:	4b12      	ldr	r3, [pc, #72]	; (8001dc8 <Dosomething+0x2c0>)
 8001d7e:	7a1b      	ldrb	r3, [r3, #8]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d04f      	beq.n	8001e24 <Dosomething+0x31c>
 8001d84:	2b02      	cmp	r3, #2
 8001d86:	f300 810f 	bgt.w	8001fa8 <Dosomething+0x4a0>
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <Dosomething+0x28c>
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d03e      	beq.n	8001e10 <Dosomething+0x308>
		if(R_alldata[6]==0x04)
 8001d92:	e109      	b.n	8001fa8 <Dosomething+0x4a0>
			{
				case 0:SampleRate=2000-1;TIM4->PSC=1199;savenum=0;break;
 8001d94:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <Dosomething+0x2fc>)
 8001d96:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001d9a:	801a      	strh	r2, [r3, #0]
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	; (8001e08 <Dosomething+0x300>)
 8001d9e:	f240 42af 	movw	r2, #1199	; 0x4af
 8001da2:	629a      	str	r2, [r3, #40]	; 0x28
 8001da4:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <Dosomething+0x304>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	801a      	strh	r2, [r3, #0]
 8001daa:	e046      	b.n	8001e3a <Dosomething+0x332>
 8001dac:	f3af 8000 	nop.w
 8001db0:	47ae147b 	.word	0x47ae147b
 8001db4:	40247ae1 	.word	0x40247ae1
 8001db8:	00000000 	.word	0x00000000
 8001dbc:	40efffe0 	.word	0x40efffe0
 8001dc0:	47ae147b 	.word	0x47ae147b
 8001dc4:	40147ae1 	.word	0x40147ae1
 8001dc8:	20001050 	.word	0x20001050
 8001dcc:	20000001 	.word	0x20000001
 8001dd0:	200004f0 	.word	0x200004f0
 8001dd4:	20003c64 	.word	0x20003c64
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	200004e4 	.word	0x200004e4
 8001de0:	200007e0 	.word	0x200007e0
 8001de4:	200007e1 	.word	0x200007e1
 8001de8:	200004e2 	.word	0x200004e2
 8001dec:	200004de 	.word	0x200004de
 8001df0:	08012c18 	.word	0x08012c18
 8001df4:	20000503 	.word	0x20000503
 8001df8:	40240000 	.word	0x40240000
 8001dfc:	40590000 	.word	0x40590000
 8001e00:	200004fc 	.word	0x200004fc
 8001e04:	200004e0 	.word	0x200004e0
 8001e08:	40000800 	.word	0x40000800
 8001e0c:	200007ec 	.word	0x200007ec
				case 1:SampleRate=200-1;TIM4->PSC=119;savenum=0;break;
 8001e10:	4b6d      	ldr	r3, [pc, #436]	; (8001fc8 <Dosomething+0x4c0>)
 8001e12:	22c7      	movs	r2, #199	; 0xc7
 8001e14:	801a      	strh	r2, [r3, #0]
 8001e16:	4b6d      	ldr	r3, [pc, #436]	; (8001fcc <Dosomething+0x4c4>)
 8001e18:	2277      	movs	r2, #119	; 0x77
 8001e1a:	629a      	str	r2, [r3, #40]	; 0x28
 8001e1c:	4b6c      	ldr	r3, [pc, #432]	; (8001fd0 <Dosomething+0x4c8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	801a      	strh	r2, [r3, #0]
 8001e22:	e00a      	b.n	8001e3a <Dosomething+0x332>
				case 2:SampleRate=20-1;TIM4->PSC=11;savenum=0;break;
 8001e24:	4b68      	ldr	r3, [pc, #416]	; (8001fc8 <Dosomething+0x4c0>)
 8001e26:	2213      	movs	r2, #19
 8001e28:	801a      	strh	r2, [r3, #0]
 8001e2a:	4b68      	ldr	r3, [pc, #416]	; (8001fcc <Dosomething+0x4c4>)
 8001e2c:	220b      	movs	r2, #11
 8001e2e:	629a      	str	r2, [r3, #40]	; 0x28
 8001e30:	4b67      	ldr	r3, [pc, #412]	; (8001fd0 <Dosomething+0x4c8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	801a      	strh	r2, [r3, #0]
 8001e36:	e000      	b.n	8001e3a <Dosomething+0x332>
			}
		}
 8001e38:	bf00      	nop
		if(R_alldata[6]==0x04)
 8001e3a:	e0b5      	b.n	8001fa8 <Dosomething+0x4a0>
	}

	//
	else if(R_alldata[1]==0xB1&&R_alldata[2]==0x11&&R_alldata[3]==0x00&&R_alldata[4]==0x00&&R_alldata[5]==0x00&&R_alldata[6]==0x09&&R_alldata[7]==0x13)
 8001e3c:	4b65      	ldr	r3, [pc, #404]	; (8001fd4 <Dosomething+0x4cc>)
 8001e3e:	785b      	ldrb	r3, [r3, #1]
 8001e40:	2bb1      	cmp	r3, #177	; 0xb1
 8001e42:	f040 80b2 	bne.w	8001faa <Dosomething+0x4a2>
 8001e46:	4b63      	ldr	r3, [pc, #396]	; (8001fd4 <Dosomething+0x4cc>)
 8001e48:	789b      	ldrb	r3, [r3, #2]
 8001e4a:	2b11      	cmp	r3, #17
 8001e4c:	f040 80ad 	bne.w	8001faa <Dosomething+0x4a2>
 8001e50:	4b60      	ldr	r3, [pc, #384]	; (8001fd4 <Dosomething+0x4cc>)
 8001e52:	78db      	ldrb	r3, [r3, #3]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f040 80a8 	bne.w	8001faa <Dosomething+0x4a2>
 8001e5a:	4b5e      	ldr	r3, [pc, #376]	; (8001fd4 <Dosomething+0x4cc>)
 8001e5c:	791b      	ldrb	r3, [r3, #4]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f040 80a3 	bne.w	8001faa <Dosomething+0x4a2>
 8001e64:	4b5b      	ldr	r3, [pc, #364]	; (8001fd4 <Dosomething+0x4cc>)
 8001e66:	795b      	ldrb	r3, [r3, #5]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f040 809e 	bne.w	8001faa <Dosomething+0x4a2>
 8001e6e:	4b59      	ldr	r3, [pc, #356]	; (8001fd4 <Dosomething+0x4cc>)
 8001e70:	799b      	ldrb	r3, [r3, #6]
 8001e72:	2b09      	cmp	r3, #9
 8001e74:	f040 8099 	bne.w	8001faa <Dosomething+0x4a2>
 8001e78:	4b56      	ldr	r3, [pc, #344]	; (8001fd4 <Dosomething+0x4cc>)
 8001e7a:	79db      	ldrb	r3, [r3, #7]
 8001e7c:	2b13      	cmp	r3, #19
 8001e7e:	f040 8094 	bne.w	8001faa <Dosomething+0x4a2>
	{
		TrigValue=(uint16_t)R_alldata[11]<<8;
 8001e82:	4b54      	ldr	r3, [pc, #336]	; (8001fd4 <Dosomething+0x4cc>)
 8001e84:	7adb      	ldrb	r3, [r3, #11]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	021b      	lsls	r3, r3, #8
 8001e8a:	b29a      	uxth	r2, r3
 8001e8c:	4b52      	ldr	r3, [pc, #328]	; (8001fd8 <Dosomething+0x4d0>)
 8001e8e:	801a      	strh	r2, [r3, #0]
		if(AmpRate==1)sprintf(&trig_tft[7],"%.2f",(TrigValue*10.24/65535.0)-5.12);
 8001e90:	4b52      	ldr	r3, [pc, #328]	; (8001fdc <Dosomething+0x4d4>)
 8001e92:	881b      	ldrh	r3, [r3, #0]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d121      	bne.n	8001edc <Dosomething+0x3d4>
 8001e98:	4b4f      	ldr	r3, [pc, #316]	; (8001fd8 <Dosomething+0x4d0>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7fe fb41 	bl	8000524 <__aeabi_i2d>
 8001ea2:	a343      	add	r3, pc, #268	; (adr r3, 8001fb0 <Dosomething+0x4a8>)
 8001ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea8:	f7fe fba6 	bl	80005f8 <__aeabi_dmul>
 8001eac:	4602      	mov	r2, r0
 8001eae:	460b      	mov	r3, r1
 8001eb0:	4610      	mov	r0, r2
 8001eb2:	4619      	mov	r1, r3
 8001eb4:	a340      	add	r3, pc, #256	; (adr r3, 8001fb8 <Dosomething+0x4b0>)
 8001eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eba:	f7fe fcc7 	bl	800084c <__aeabi_ddiv>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	a33e      	add	r3, pc, #248	; (adr r3, 8001fc0 <Dosomething+0x4b8>)
 8001ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ecc:	f7fe f9dc 	bl	8000288 <__aeabi_dsub>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4942      	ldr	r1, [pc, #264]	; (8001fe0 <Dosomething+0x4d8>)
 8001ed6:	4843      	ldr	r0, [pc, #268]	; (8001fe4 <Dosomething+0x4dc>)
 8001ed8:	f00c fe5a 	bl	800eb90 <siprintf>
		if(AmpRate==10)sprintf(&trig_tft[7],"%.2f",((TrigValue*10.24/65535.0)-5.12)/10.0);
 8001edc:	4b3f      	ldr	r3, [pc, #252]	; (8001fdc <Dosomething+0x4d4>)
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	2b0a      	cmp	r3, #10
 8001ee2:	d12a      	bne.n	8001f3a <Dosomething+0x432>
 8001ee4:	4b3c      	ldr	r3, [pc, #240]	; (8001fd8 <Dosomething+0x4d0>)
 8001ee6:	881b      	ldrh	r3, [r3, #0]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7fe fb1b 	bl	8000524 <__aeabi_i2d>
 8001eee:	a330      	add	r3, pc, #192	; (adr r3, 8001fb0 <Dosomething+0x4a8>)
 8001ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef4:	f7fe fb80 	bl	80005f8 <__aeabi_dmul>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	4610      	mov	r0, r2
 8001efe:	4619      	mov	r1, r3
 8001f00:	a32d      	add	r3, pc, #180	; (adr r3, 8001fb8 <Dosomething+0x4b0>)
 8001f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f06:	f7fe fca1 	bl	800084c <__aeabi_ddiv>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	4610      	mov	r0, r2
 8001f10:	4619      	mov	r1, r3
 8001f12:	a32b      	add	r3, pc, #172	; (adr r3, 8001fc0 <Dosomething+0x4b8>)
 8001f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f18:	f7fe f9b6 	bl	8000288 <__aeabi_dsub>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	f04f 0200 	mov.w	r2, #0
 8001f28:	4b2f      	ldr	r3, [pc, #188]	; (8001fe8 <Dosomething+0x4e0>)
 8001f2a:	f7fe fc8f 	bl	800084c <__aeabi_ddiv>
 8001f2e:	4602      	mov	r2, r0
 8001f30:	460b      	mov	r3, r1
 8001f32:	492b      	ldr	r1, [pc, #172]	; (8001fe0 <Dosomething+0x4d8>)
 8001f34:	482b      	ldr	r0, [pc, #172]	; (8001fe4 <Dosomething+0x4dc>)
 8001f36:	f00c fe2b 	bl	800eb90 <siprintf>
		if(AmpRate==100)sprintf(&trig_tft[7],"%.2f",((TrigValue*10.24/65535.0)-5.12)/100.0);
 8001f3a:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <Dosomething+0x4d4>)
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	2b64      	cmp	r3, #100	; 0x64
 8001f40:	d12a      	bne.n	8001f98 <Dosomething+0x490>
 8001f42:	4b25      	ldr	r3, [pc, #148]	; (8001fd8 <Dosomething+0x4d0>)
 8001f44:	881b      	ldrh	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe faec 	bl	8000524 <__aeabi_i2d>
 8001f4c:	a318      	add	r3, pc, #96	; (adr r3, 8001fb0 <Dosomething+0x4a8>)
 8001f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f52:	f7fe fb51 	bl	80005f8 <__aeabi_dmul>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	a316      	add	r3, pc, #88	; (adr r3, 8001fb8 <Dosomething+0x4b0>)
 8001f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f64:	f7fe fc72 	bl	800084c <__aeabi_ddiv>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	a313      	add	r3, pc, #76	; (adr r3, 8001fc0 <Dosomething+0x4b8>)
 8001f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f76:	f7fe f987 	bl	8000288 <__aeabi_dsub>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	f04f 0200 	mov.w	r2, #0
 8001f86:	4b19      	ldr	r3, [pc, #100]	; (8001fec <Dosomething+0x4e4>)
 8001f88:	f7fe fc60 	bl	800084c <__aeabi_ddiv>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	4913      	ldr	r1, [pc, #76]	; (8001fe0 <Dosomething+0x4d8>)
 8001f92:	4814      	ldr	r0, [pc, #80]	; (8001fe4 <Dosomething+0x4dc>)
 8001f94:	f00c fdfc 	bl	800eb90 <siprintf>
		HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&trig_tft[0] , 15);
 8001f98:	220f      	movs	r2, #15
 8001f9a:	4915      	ldr	r1, [pc, #84]	; (8001ff0 <Dosomething+0x4e8>)
 8001f9c:	4815      	ldr	r0, [pc, #84]	; (8001ff4 <Dosomething+0x4ec>)
 8001f9e:	f00b f801 	bl	800cfa4 <HAL_UART_Transmit_DMA>
	}
	else{}
}
 8001fa2:	e002      	b.n	8001faa <Dosomething+0x4a2>
		if(R_alldata[6]==0x21)
 8001fa4:	bf00      	nop
 8001fa6:	e000      	b.n	8001faa <Dosomething+0x4a2>
		if(R_alldata[6]==0x04)
 8001fa8:	bf00      	nop
}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	47ae147b 	.word	0x47ae147b
 8001fb4:	40247ae1 	.word	0x40247ae1
 8001fb8:	00000000 	.word	0x00000000
 8001fbc:	40efffe0 	.word	0x40efffe0
 8001fc0:	47ae147b 	.word	0x47ae147b
 8001fc4:	40147ae1 	.word	0x40147ae1
 8001fc8:	200004e0 	.word	0x200004e0
 8001fcc:	40000800 	.word	0x40000800
 8001fd0:	200007ec 	.word	0x200007ec
 8001fd4:	20001050 	.word	0x20001050
 8001fd8:	200004de 	.word	0x200004de
 8001fdc:	200004e2 	.word	0x200004e2
 8001fe0:	08012c18 	.word	0x08012c18
 8001fe4:	20000503 	.word	0x20000503
 8001fe8:	40240000 	.word	0x40240000
 8001fec:	40590000 	.word	0x40590000
 8001ff0:	200004fc 	.word	0x200004fc
 8001ff4:	20003c64 	.word	0x20003c64

08001ff8 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);
	if(huart->Instance == USART1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a2e      	ldr	r2, [pc, #184]	; (80020c0 <HAL_UART_RxCpltCallback+0xc8>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d156      	bne.n	80020b8 <HAL_UART_RxCpltCallback+0xc0>
	{
		int i;
					R_alldata[R_place]=R_onedata;     //
 800200a:	4b2e      	ldr	r3, [pc, #184]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	461a      	mov	r2, r3
 8002010:	4b2d      	ldr	r3, [pc, #180]	; (80020c8 <HAL_UART_RxCpltCallback+0xd0>)
 8002012:	7819      	ldrb	r1, [r3, #0]
 8002014:	4b2d      	ldr	r3, [pc, #180]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 8002016:	5499      	strb	r1, [r3, r2]
				//
				if(R_onedata==0xEE){
 8002018:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <HAL_UART_RxCpltCallback+0xd0>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	2bee      	cmp	r3, #238	; 0xee
 800201e:	d106      	bne.n	800202e <HAL_UART_RxCpltCallback+0x36>
					R_place++;                                      //?????
 8002020:	4b28      	ldr	r3, [pc, #160]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	b29a      	uxth	r2, r3
 8002028:	4b26      	ldr	r3, [pc, #152]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 800202a:	801a      	strh	r2, [r3, #0]
 800202c:	e009      	b.n	8002042 <HAL_UART_RxCpltCallback+0x4a>
				}
				else if(R_place>=1)R_place++;
 800202e:	4b25      	ldr	r3, [pc, #148]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002030:	881b      	ldrh	r3, [r3, #0]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d005      	beq.n	8002042 <HAL_UART_RxCpltCallback+0x4a>
 8002036:	4b23      	ldr	r3, [pc, #140]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002038:	881b      	ldrh	r3, [r3, #0]
 800203a:	3301      	adds	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	4b21      	ldr	r3, [pc, #132]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002040:	801a      	strh	r2, [r3, #0]
				//????????????????
				if(R_place>5){
 8002042:	4b20      	ldr	r3, [pc, #128]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	2b05      	cmp	r3, #5
 8002048:	d92e      	bls.n	80020a8 <HAL_UART_RxCpltCallback+0xb0>
						if(R_alldata[R_place-1]==0xFF&&R_alldata[R_place-2]==0xFF&&R_alldata[R_place-3]==0xFC&&R_alldata[R_place-4]==0xFF){
 800204a:	4b1e      	ldr	r3, [pc, #120]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	3b01      	subs	r3, #1
 8002050:	4a1e      	ldr	r2, [pc, #120]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 8002052:	5cd3      	ldrb	r3, [r2, r3]
 8002054:	2bff      	cmp	r3, #255	; 0xff
 8002056:	d127      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0xb0>
 8002058:	4b1a      	ldr	r3, [pc, #104]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	3b02      	subs	r3, #2
 800205e:	4a1b      	ldr	r2, [pc, #108]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 8002060:	5cd3      	ldrb	r3, [r2, r3]
 8002062:	2bff      	cmp	r3, #255	; 0xff
 8002064:	d120      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0xb0>
 8002066:	4b17      	ldr	r3, [pc, #92]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002068:	881b      	ldrh	r3, [r3, #0]
 800206a:	3b03      	subs	r3, #3
 800206c:	4a17      	ldr	r2, [pc, #92]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	2bfc      	cmp	r3, #252	; 0xfc
 8002072:	d119      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0xb0>
 8002074:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 8002076:	881b      	ldrh	r3, [r3, #0]
 8002078:	3b04      	subs	r3, #4
 800207a:	4a14      	ldr	r2, [pc, #80]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 800207c:	5cd3      	ldrb	r3, [r2, r3]
 800207e:	2bff      	cmp	r3, #255	; 0xff
 8002080:	d112      	bne.n	80020a8 <HAL_UART_RxCpltCallback+0xb0>
							Dosomething();                            //
 8002082:	f7ff fd41 	bl	8001b08 <Dosomething>
							for(i=0;i<=255;i++)R_alldata[i]=0;            //
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	e007      	b.n	800209c <HAL_UART_RxCpltCallback+0xa4>
 800208c:	4a0f      	ldr	r2, [pc, #60]	; (80020cc <HAL_UART_RxCpltCallback+0xd4>)
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4413      	add	r3, r2
 8002092:	2200      	movs	r2, #0
 8002094:	701a      	strb	r2, [r3, #0]
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	3301      	adds	r3, #1
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2bff      	cmp	r3, #255	; 0xff
 80020a0:	ddf4      	ble.n	800208c <HAL_UART_RxCpltCallback+0x94>
							R_place=0;                                                  //
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_UART_RxCpltCallback+0xcc>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	801a      	strh	r2, [r3, #0]
						}
					}
					R_onedata = 0;
 80020a8:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <HAL_UART_RxCpltCallback+0xd0>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	701a      	strb	r2, [r3, #0]
					HAL_UART_Receive_IT(&huart1, (uint8_t *)&R_onedata, 1);
 80020ae:	2201      	movs	r2, #1
 80020b0:	4905      	ldr	r1, [pc, #20]	; (80020c8 <HAL_UART_RxCpltCallback+0xd0>)
 80020b2:	4807      	ldr	r0, [pc, #28]	; (80020d0 <HAL_UART_RxCpltCallback+0xd8>)
 80020b4:	f00a ff45 	bl	800cf42 <HAL_UART_Receive_IT>
	}
}
 80020b8:	bf00      	nop
 80020ba:	3710      	adds	r7, #16
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40011000 	.word	0x40011000
 80020c4:	200007ea 	.word	0x200007ea
 80020c8:	2000309c 	.word	0x2000309c
 80020cc:	20001050 	.word	0x20001050
 80020d0:	20003c20 	.word	0x20003c20

080020d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80020d8:	bf00      	nop
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
	...

080020e4 <delay_us>:
    {
        ;
    } while (--t);
}
void delay_us(u32 nus)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b089      	sub	sp, #36	; 0x24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
    u32 ticks;
    u32 told, tnow, tcnt = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	61bb      	str	r3, [r7, #24]
    u32 reload = SysTick->LOAD; //LOAD
 80020f0:	4b1a      	ldr	r3, [pc, #104]	; (800215c <delay_us+0x78>)
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	617b      	str	r3, [r7, #20]
    ticks = nus * fac_us;       //
 80020f6:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <delay_us+0x7c>)
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;        //
 8002104:	4b15      	ldr	r3, [pc, #84]	; (800215c <delay_us+0x78>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800210a:	4b14      	ldr	r3, [pc, #80]	; (800215c <delay_us+0x78>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 8002110:	68fa      	ldr	r2, [r7, #12]
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	429a      	cmp	r2, r3
 8002116:	d0f8      	beq.n	800210a <delay_us+0x26>
        {
            if (tnow < told)
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	429a      	cmp	r2, r3
 800211e:	d206      	bcs.n	800212e <delay_us+0x4a>
                tcnt += told - tnow; //SYSTICK.
 8002120:	69fa      	ldr	r2, [r7, #28]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	1ad3      	subs	r3, r2, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4413      	add	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
 800212c:	e007      	b.n	800213e <delay_us+0x5a>
            else
                tcnt += reload - tnow + told;
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	1ad2      	subs	r2, r2, r3
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	4413      	add	r3, r2
 8002138:	69ba      	ldr	r2, [r7, #24]
 800213a:	4413      	add	r3, r2
 800213c:	61bb      	str	r3, [r7, #24]
            told = tnow;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks)
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	429a      	cmp	r2, r3
 8002148:	d200      	bcs.n	800214c <delay_us+0x68>
        tnow = SysTick->VAL;
 800214a:	e7de      	b.n	800210a <delay_us+0x26>
                break; ///,.
 800214c:	bf00      	nop
        }
    };
}
 800214e:	bf00      	nop
 8002150:	3724      	adds	r7, #36	; 0x24
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	e000e010 	.word	0xe000e010
 8002160:	20000818 	.word	0x20000818

08002164 <MX_SPI3_Init>:
DMA_HandleTypeDef hdma_spi3_rx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002168:	4b18      	ldr	r3, [pc, #96]	; (80021cc <MX_SPI3_Init+0x68>)
 800216a:	4a19      	ldr	r2, [pc, #100]	; (80021d0 <MX_SPI3_Init+0x6c>)
 800216c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800216e:	4b17      	ldr	r3, [pc, #92]	; (80021cc <MX_SPI3_Init+0x68>)
 8002170:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002174:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002176:	4b15      	ldr	r3, [pc, #84]	; (80021cc <MX_SPI3_Init+0x68>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 800217c:	4b13      	ldr	r3, [pc, #76]	; (80021cc <MX_SPI3_Init+0x68>)
 800217e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002182:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <MX_SPI3_Init+0x68>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800218a:	4b10      	ldr	r3, [pc, #64]	; (80021cc <MX_SPI3_Init+0x68>)
 800218c:	2201      	movs	r2, #1
 800218e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002190:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <MX_SPI3_Init+0x68>)
 8002192:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002196:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <MX_SPI3_Init+0x68>)
 800219a:	2200      	movs	r2, #0
 800219c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800219e:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <MX_SPI3_Init+0x68>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80021a4:	4b09      	ldr	r3, [pc, #36]	; (80021cc <MX_SPI3_Init+0x68>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <MX_SPI3_Init+0x68>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <MX_SPI3_Init+0x68>)
 80021b2:	220a      	movs	r2, #10
 80021b4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80021b6:	4805      	ldr	r0, [pc, #20]	; (80021cc <MX_SPI3_Init+0x68>)
 80021b8:	f008 ffe0 	bl	800b17c <HAL_SPI_Init>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 80021c2:	f7ff ff87 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	20003880 	.word	0x20003880
 80021d0:	40003c00 	.word	0x40003c00

080021d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	; 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a59      	ldr	r2, [pc, #356]	; (8002358 <HAL_SPI_MspInit+0x184>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	f040 80ab 	bne.w	800234e <HAL_SPI_MspInit+0x17a>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	4b57      	ldr	r3, [pc, #348]	; (800235c <HAL_SPI_MspInit+0x188>)
 80021fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002200:	4a56      	ldr	r2, [pc, #344]	; (800235c <HAL_SPI_MspInit+0x188>)
 8002202:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002206:	6413      	str	r3, [r2, #64]	; 0x40
 8002208:	4b54      	ldr	r3, [pc, #336]	; (800235c <HAL_SPI_MspInit+0x188>)
 800220a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	4b50      	ldr	r3, [pc, #320]	; (800235c <HAL_SPI_MspInit+0x188>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221c:	4a4f      	ldr	r2, [pc, #316]	; (800235c <HAL_SPI_MspInit+0x188>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6313      	str	r3, [r2, #48]	; 0x30
 8002224:	4b4d      	ldr	r3, [pc, #308]	; (800235c <HAL_SPI_MspInit+0x188>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	4b49      	ldr	r3, [pc, #292]	; (800235c <HAL_SPI_MspInit+0x188>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002238:	4a48      	ldr	r2, [pc, #288]	; (800235c <HAL_SPI_MspInit+0x188>)
 800223a:	f043 0304 	orr.w	r3, r3, #4
 800223e:	6313      	str	r3, [r2, #48]	; 0x30
 8002240:	4b46      	ldr	r3, [pc, #280]	; (800235c <HAL_SPI_MspInit+0x188>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002244:	f003 0304 	and.w	r3, r3, #4
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800224c:	2310      	movs	r3, #16
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002254:	2300      	movs	r3, #0
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800225c:	2306      	movs	r3, #6
 800225e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	483e      	ldr	r0, [pc, #248]	; (8002360 <HAL_SPI_MspInit+0x18c>)
 8002268:	f008 f952 	bl	800a510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800226c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002272:	2302      	movs	r3, #2
 8002274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227a:	2303      	movs	r3, #3
 800227c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800227e:	2306      	movs	r3, #6
 8002280:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002282:	f107 0314 	add.w	r3, r7, #20
 8002286:	4619      	mov	r1, r3
 8002288:	4836      	ldr	r0, [pc, #216]	; (8002364 <HAL_SPI_MspInit+0x190>)
 800228a:	f008 f941 	bl	800a510 <HAL_GPIO_Init>

    /* SPI3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 800228e:	4b36      	ldr	r3, [pc, #216]	; (8002368 <HAL_SPI_MspInit+0x194>)
 8002290:	4a36      	ldr	r2, [pc, #216]	; (800236c <HAL_SPI_MspInit+0x198>)
 8002292:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 8002294:	4b34      	ldr	r3, [pc, #208]	; (8002368 <HAL_SPI_MspInit+0x194>)
 8002296:	2200      	movs	r2, #0
 8002298:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229a:	4b33      	ldr	r3, [pc, #204]	; (8002368 <HAL_SPI_MspInit+0x194>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a0:	4b31      	ldr	r3, [pc, #196]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022a6:	4b30      	ldr	r3, [pc, #192]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80022ac:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80022ae:	4b2e      	ldr	r3, [pc, #184]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80022b4:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80022b6:	4b2c      	ldr	r3, [pc, #176]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022bc:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_NORMAL;
 80022be:	4b2a      	ldr	r3, [pc, #168]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80022c4:	4b28      	ldr	r3, [pc, #160]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022c6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022ca:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022cc:	4b26      	ldr	r3, [pc, #152]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80022d2:	4825      	ldr	r0, [pc, #148]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022d4:	f007 fd1a 	bl	8009d0c <HAL_DMA_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80022de:	f7ff fef9 	bl	80020d4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi3_rx);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a20      	ldr	r2, [pc, #128]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022e6:	64da      	str	r2, [r3, #76]	; 0x4c
 80022e8:	4a1f      	ldr	r2, [pc, #124]	; (8002368 <HAL_SPI_MspInit+0x194>)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream7;
 80022ee:	4b20      	ldr	r3, [pc, #128]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 80022f0:	4a20      	ldr	r2, [pc, #128]	; (8002374 <HAL_SPI_MspInit+0x1a0>)
 80022f2:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 80022f4:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022fa:	4b1d      	ldr	r3, [pc, #116]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 80022fc:	2240      	movs	r2, #64	; 0x40
 80022fe:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002300:	4b1b      	ldr	r3, [pc, #108]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002306:	4b1a      	ldr	r3, [pc, #104]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002308:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800230c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800230e:	4b18      	ldr	r3, [pc, #96]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002310:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002314:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002316:	4b16      	ldr	r3, [pc, #88]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002318:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800231c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002320:	2200      	movs	r2, #0
 8002322:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002324:	4b12      	ldr	r3, [pc, #72]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002326:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800232a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800232c:	4b10      	ldr	r3, [pc, #64]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 800232e:	2200      	movs	r2, #0
 8002330:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8002332:	480f      	ldr	r0, [pc, #60]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002334:	f007 fcea 	bl	8009d0c <HAL_DMA_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_SPI_MspInit+0x16e>
    {
      Error_Handler();
 800233e:	f7ff fec9 	bl	80020d4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a0a      	ldr	r2, [pc, #40]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 8002346:	649a      	str	r2, [r3, #72]	; 0x48
 8002348:	4a09      	ldr	r2, [pc, #36]	; (8002370 <HAL_SPI_MspInit+0x19c>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800234e:	bf00      	nop
 8002350:	3728      	adds	r7, #40	; 0x28
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40003c00 	.word	0x40003c00
 800235c:	40023800 	.word	0x40023800
 8002360:	40020000 	.word	0x40020000
 8002364:	40020800 	.word	0x40020800
 8002368:	20003938 	.word	0x20003938
 800236c:	40026010 	.word	0x40026010
 8002370:	200038d8 	.word	0x200038d8
 8002374:	400260b8 	.word	0x400260b8

08002378 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	4b10      	ldr	r3, [pc, #64]	; (80023c4 <HAL_MspInit+0x4c>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002386:	4a0f      	ldr	r2, [pc, #60]	; (80023c4 <HAL_MspInit+0x4c>)
 8002388:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238c:	6453      	str	r3, [r2, #68]	; 0x44
 800238e:	4b0d      	ldr	r3, [pc, #52]	; (80023c4 <HAL_MspInit+0x4c>)
 8002390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002392:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800239a:	2300      	movs	r3, #0
 800239c:	603b      	str	r3, [r7, #0]
 800239e:	4b09      	ldr	r3, [pc, #36]	; (80023c4 <HAL_MspInit+0x4c>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a2:	4a08      	ldr	r2, [pc, #32]	; (80023c4 <HAL_MspInit+0x4c>)
 80023a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023a8:	6413      	str	r3, [r2, #64]	; 0x40
 80023aa:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <HAL_MspInit+0x4c>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023b2:	603b      	str	r3, [r7, #0]
 80023b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80023b6:	2005      	movs	r0, #5
 80023b8:	f007 fc66 	bl	8009c88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023bc:	bf00      	nop
 80023be:	3708      	adds	r7, #8
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bd80      	pop	{r7, pc}
 80023c4:	40023800 	.word	0x40023800

080023c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023cc:	e7fe      	b.n	80023cc <NMI_Handler+0x4>

080023ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ce:	b480      	push	{r7}
 80023d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023d2:	e7fe      	b.n	80023d2 <HardFault_Handler+0x4>

080023d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023d8:	e7fe      	b.n	80023d8 <MemManage_Handler+0x4>

080023da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023da:	b480      	push	{r7}
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023de:	e7fe      	b.n	80023de <BusFault_Handler+0x4>

080023e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023e4:	e7fe      	b.n	80023e4 <UsageFault_Handler+0x4>

080023e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr

08002402 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002402:	b480      	push	{r7}
 8002404:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002414:	f007 fb24 	bl	8009a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	bd80      	pop	{r7, pc}

0800241c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8002420:	4802      	ldr	r0, [pc, #8]	; (800242c <DMA1_Stream0_IRQHandler+0x10>)
 8002422:	f007 fe0b 	bl	800a03c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20003938 	.word	0x20003938

08002430 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch1);
 8002434:	4802      	ldr	r0, [pc, #8]	; (8002440 <DMA1_Stream2_IRQHandler+0x10>)
 8002436:	f007 fe01 	bl	800a03c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20003ad0 	.word	0x20003ad0

08002444 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <DMA1_Stream5_IRQHandler+0x10>)
 800244a:	f007 fdf7 	bl	800a03c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20003998 	.word	0x20003998

08002458 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <DMA1_Stream6_IRQHandler+0x10>)
 800245e:	f007 fded 	bl	800a03c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20003bc0 	.word	0x20003bc0

0800246c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002470:	4802      	ldr	r0, [pc, #8]	; (800247c <TIM2_IRQHandler+0x10>)
 8002472:	f009 fd15 	bl	800bea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20003b78 	.word	0x20003b78

08002480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	  FinishCount();
 8002484:	f7ff f8e4 	bl	8001650 <FinishCount>
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002488:	4826      	ldr	r0, [pc, #152]	; (8002524 <TIM3_IRQHandler+0xa4>)
 800248a:	f009 fd09 	bl	800bea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  if(ProcessOn==0&&SendOn==1)
 800248e:	4b26      	ldr	r3, [pc, #152]	; (8002528 <TIM3_IRQHandler+0xa8>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d144      	bne.n	8002520 <TIM3_IRQHandler+0xa0>
 8002496:	4b25      	ldr	r3, [pc, #148]	; (800252c <TIM3_IRQHandler+0xac>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d140      	bne.n	8002520 <TIM3_IRQHandler+0xa0>
  {

  if(CH0_ON==1&&CH1_ON==0)
 800249e:	4b24      	ldr	r3, [pc, #144]	; (8002530 <TIM3_IRQHandler+0xb0>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10a      	bne.n	80024bc <TIM3_IRQHandler+0x3c>
 80024a6:	4b23      	ldr	r3, [pc, #140]	; (8002534 <TIM3_IRQHandler+0xb4>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <TIM3_IRQHandler+0x3c>
  {
	  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&CH0_num[0], 414);
 80024ae:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80024b2:	4921      	ldr	r1, [pc, #132]	; (8002538 <TIM3_IRQHandler+0xb8>)
 80024b4:	4821      	ldr	r0, [pc, #132]	; (800253c <TIM3_IRQHandler+0xbc>)
 80024b6:	f00a fd75 	bl	800cfa4 <HAL_UART_Transmit_DMA>
 80024ba:	e025      	b.n	8002508 <TIM3_IRQHandler+0x88>
  }
  else if(CH0_ON==0&&CH1_ON==1)
 80024bc:	4b1c      	ldr	r3, [pc, #112]	; (8002530 <TIM3_IRQHandler+0xb0>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10a      	bne.n	80024da <TIM3_IRQHandler+0x5a>
 80024c4:	4b1b      	ldr	r3, [pc, #108]	; (8002534 <TIM3_IRQHandler+0xb4>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d106      	bne.n	80024da <TIM3_IRQHandler+0x5a>
  {
	  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&CH1_num[0], 414);
 80024cc:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80024d0:	491b      	ldr	r1, [pc, #108]	; (8002540 <TIM3_IRQHandler+0xc0>)
 80024d2:	481a      	ldr	r0, [pc, #104]	; (800253c <TIM3_IRQHandler+0xbc>)
 80024d4:	f00a fd66 	bl	800cfa4 <HAL_UART_Transmit_DMA>
 80024d8:	e016      	b.n	8002508 <TIM3_IRQHandler+0x88>
  }
  else if(CH0_ON==1&&CH1_ON==1)
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <TIM3_IRQHandler+0xb0>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d112      	bne.n	8002508 <TIM3_IRQHandler+0x88>
 80024e2:	4b14      	ldr	r3, [pc, #80]	; (8002534 <TIM3_IRQHandler+0xb4>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d10e      	bne.n	8002508 <TIM3_IRQHandler+0x88>
  {
	  memcpy(CH0_num+414*sizeof(uint8_t),CH1_num,sizeof(CH1_num));
 80024ea:	4a16      	ldr	r2, [pc, #88]	; (8002544 <TIM3_IRQHandler+0xc4>)
 80024ec:	4b14      	ldr	r3, [pc, #80]	; (8002540 <TIM3_IRQHandler+0xc0>)
 80024ee:	4610      	mov	r0, r2
 80024f0:	4619      	mov	r1, r3
 80024f2:	f44f 73cf 	mov.w	r3, #414	; 0x19e
 80024f6:	461a      	mov	r2, r3
 80024f8:	f00b fcb4 	bl	800de64 <memcpy>
	 HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&CH0_num[0] , 828);
 80024fc:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8002500:	490d      	ldr	r1, [pc, #52]	; (8002538 <TIM3_IRQHandler+0xb8>)
 8002502:	480e      	ldr	r0, [pc, #56]	; (800253c <TIM3_IRQHandler+0xbc>)
 8002504:	f00a fd4e 	bl	800cfa4 <HAL_UART_Transmit_DMA>
  }
  else{}

 	ProcessOn=0;
 8002508:	4b07      	ldr	r3, [pc, #28]	; (8002528 <TIM3_IRQHandler+0xa8>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
	SendOn=0;
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <TIM3_IRQHandler+0xac>)
 8002510:	2200      	movs	r2, #0
 8002512:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);
 8002514:	480c      	ldr	r0, [pc, #48]	; (8002548 <TIM3_IRQHandler+0xc8>)
 8002516:	f009 fa23 	bl	800b960 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 800251a:	480c      	ldr	r0, [pc, #48]	; (800254c <TIM3_IRQHandler+0xcc>)
 800251c:	f009 fa20 	bl	800b960 <HAL_TIM_Base_Start_IT>
  }



  /* USER CODE END TIM3_IRQn 1 */
}
 8002520:	bf00      	nop
 8002522:	bd80      	pop	{r7, pc}
 8002524:	20003a88 	.word	0x20003a88
 8002528:	200007e8 	.word	0x200007e8
 800252c:	200007e9 	.word	0x200007e9
 8002530:	20000000 	.word	0x20000000
 8002534:	20000001 	.word	0x20000001
 8002538:	20000004 	.word	0x20000004
 800253c:	20003c64 	.word	0x20003c64
 8002540:	20000340 	.word	0x20000340
 8002544:	200001a2 	.word	0x200001a2
 8002548:	20003b78 	.word	0x20003b78
 800254c:	200039f8 	.word	0x200039f8

08002550 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002554:	4854      	ldr	r0, [pc, #336]	; (80026a8 <TIM4_IRQHandler+0x158>)
 8002556:	f009 fca3 	bl	800bea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  if(ProcessOn==0&&SendOn==0)
 800255a:	4b54      	ldr	r3, [pc, #336]	; (80026ac <TIM4_IRQHandler+0x15c>)
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b00      	cmp	r3, #0
 8002560:	f040 809f 	bne.w	80026a2 <TIM4_IRQHandler+0x152>
 8002564:	4b52      	ldr	r3, [pc, #328]	; (80026b0 <TIM4_IRQHandler+0x160>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	f040 809a 	bne.w	80026a2 <TIM4_IRQHandler+0x152>
  {


	  //???
	  ADS_Read_All_Raw(&ads, ads_data);
 800256e:	4951      	ldr	r1, [pc, #324]	; (80026b4 <TIM4_IRQHandler+0x164>)
 8002570:	4851      	ldr	r0, [pc, #324]	; (80026b8 <TIM4_IRQHandler+0x168>)
 8002572:	f001 faad 	bl	8003ad0 <ADS_Read_All_Raw>
	  if(ads_data[0]>(32767/AmpRate+32767))
 8002576:	4b4f      	ldr	r3, [pc, #316]	; (80026b4 <TIM4_IRQHandler+0x164>)
 8002578:	881b      	ldrh	r3, [r3, #0]
 800257a:	461a      	mov	r2, r3
 800257c:	4b4f      	ldr	r3, [pc, #316]	; (80026bc <TIM4_IRQHandler+0x16c>)
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	4619      	mov	r1, r3
 8002582:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002586:	fb93 f3f1 	sdiv	r3, r3, r1
 800258a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 800258e:	337f      	adds	r3, #127	; 0x7f
 8002590:	429a      	cmp	r2, r3
 8002592:	dd08      	ble.n	80025a6 <TIM4_IRQHandler+0x56>
	  {
		  savedata0[savenum]=65535;
 8002594:	4b4a      	ldr	r3, [pc, #296]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	461a      	mov	r2, r3
 800259a:	4b4a      	ldr	r3, [pc, #296]	; (80026c4 <TIM4_IRQHandler+0x174>)
 800259c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80025a0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80025a4:	e028      	b.n	80025f8 <TIM4_IRQHandler+0xa8>
	  }
	  else if(ads_data[0]<-32767/AmpRate+32767)
 80025a6:	4b45      	ldr	r3, [pc, #276]	; (80026bc <TIM4_IRQHandler+0x16c>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	461a      	mov	r2, r3
 80025ac:	4b46      	ldr	r3, [pc, #280]	; (80026c8 <TIM4_IRQHandler+0x178>)
 80025ae:	fb93 f3f2 	sdiv	r3, r3, r2
 80025b2:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80025b6:	337e      	adds	r3, #126	; 0x7e
 80025b8:	4a3e      	ldr	r2, [pc, #248]	; (80026b4 <TIM4_IRQHandler+0x164>)
 80025ba:	8812      	ldrh	r2, [r2, #0]
 80025bc:	4293      	cmp	r3, r2
 80025be:	db07      	blt.n	80025d0 <TIM4_IRQHandler+0x80>
	  {
		  savedata0[savenum]=0;
 80025c0:	4b3f      	ldr	r3, [pc, #252]	; (80026c0 <TIM4_IRQHandler+0x170>)
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	461a      	mov	r2, r3
 80025c6:	4b3f      	ldr	r3, [pc, #252]	; (80026c4 <TIM4_IRQHandler+0x174>)
 80025c8:	2100      	movs	r1, #0
 80025ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80025ce:	e013      	b.n	80025f8 <TIM4_IRQHandler+0xa8>
	  }
	  else {savedata0[savenum]=(ads_data[0]-32767)*AmpRate+32767;}
 80025d0:	4b38      	ldr	r3, [pc, #224]	; (80026b4 <TIM4_IRQHandler+0x164>)
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80025d8:	3b7f      	subs	r3, #127	; 0x7f
 80025da:	b29a      	uxth	r2, r3
 80025dc:	4b37      	ldr	r3, [pc, #220]	; (80026bc <TIM4_IRQHandler+0x16c>)
 80025de:	881b      	ldrh	r3, [r3, #0]
 80025e0:	fb12 f303 	smulbb	r3, r2, r3
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	4a36      	ldr	r2, [pc, #216]	; (80026c0 <TIM4_IRQHandler+0x170>)
 80025e8:	8812      	ldrh	r2, [r2, #0]
 80025ea:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 80025ee:	337f      	adds	r3, #127	; 0x7f
 80025f0:	b299      	uxth	r1, r3
 80025f2:	4b34      	ldr	r3, [pc, #208]	; (80026c4 <TIM4_IRQHandler+0x174>)
 80025f4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]


	  if(ads_data[1]>32767/AmpRate+32767)
 80025f8:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <TIM4_IRQHandler+0x164>)
 80025fa:	885b      	ldrh	r3, [r3, #2]
 80025fc:	461a      	mov	r2, r3
 80025fe:	4b2f      	ldr	r3, [pc, #188]	; (80026bc <TIM4_IRQHandler+0x16c>)
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	4619      	mov	r1, r3
 8002604:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002608:	fb93 f3f1 	sdiv	r3, r3, r1
 800260c:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8002610:	337f      	adds	r3, #127	; 0x7f
 8002612:	429a      	cmp	r2, r3
 8002614:	dd08      	ble.n	8002628 <TIM4_IRQHandler+0xd8>
	  {
		  savedata1[savenum]=65535;
 8002616:	4b2a      	ldr	r3, [pc, #168]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	461a      	mov	r2, r3
 800261c:	4b2b      	ldr	r3, [pc, #172]	; (80026cc <TIM4_IRQHandler+0x17c>)
 800261e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002622:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002626:	e028      	b.n	800267a <TIM4_IRQHandler+0x12a>
	  }
	  else if(ads_data[1]<-32767/AmpRate+32767)
 8002628:	4b24      	ldr	r3, [pc, #144]	; (80026bc <TIM4_IRQHandler+0x16c>)
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	461a      	mov	r2, r3
 800262e:	4b26      	ldr	r3, [pc, #152]	; (80026c8 <TIM4_IRQHandler+0x178>)
 8002630:	fb93 f3f2 	sdiv	r3, r3, r2
 8002634:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8002638:	337e      	adds	r3, #126	; 0x7e
 800263a:	4a1e      	ldr	r2, [pc, #120]	; (80026b4 <TIM4_IRQHandler+0x164>)
 800263c:	8852      	ldrh	r2, [r2, #2]
 800263e:	4293      	cmp	r3, r2
 8002640:	db07      	blt.n	8002652 <TIM4_IRQHandler+0x102>
	  {
		  savedata1[savenum]=0;
 8002642:	4b1f      	ldr	r3, [pc, #124]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	461a      	mov	r2, r3
 8002648:	4b20      	ldr	r3, [pc, #128]	; (80026cc <TIM4_IRQHandler+0x17c>)
 800264a:	2100      	movs	r1, #0
 800264c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8002650:	e013      	b.n	800267a <TIM4_IRQHandler+0x12a>
	  }
	  else {savedata1[savenum]=(ads_data[1]-32767)*AmpRate+32767;}
 8002652:	4b18      	ldr	r3, [pc, #96]	; (80026b4 <TIM4_IRQHandler+0x164>)
 8002654:	885b      	ldrh	r3, [r3, #2]
 8002656:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 800265a:	3b7f      	subs	r3, #127	; 0x7f
 800265c:	b29a      	uxth	r2, r3
 800265e:	4b17      	ldr	r3, [pc, #92]	; (80026bc <TIM4_IRQHandler+0x16c>)
 8002660:	881b      	ldrh	r3, [r3, #0]
 8002662:	fb12 f303 	smulbb	r3, r2, r3
 8002666:	b29b      	uxth	r3, r3
 8002668:	4a15      	ldr	r2, [pc, #84]	; (80026c0 <TIM4_IRQHandler+0x170>)
 800266a:	8812      	ldrh	r2, [r2, #0]
 800266c:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8002670:	337f      	adds	r3, #127	; 0x7f
 8002672:	b299      	uxth	r1, r3
 8002674:	4b15      	ldr	r3, [pc, #84]	; (80026cc <TIM4_IRQHandler+0x17c>)
 8002676:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	  savenum++;
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <TIM4_IRQHandler+0x170>)
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	3301      	adds	r3, #1
 8002680:	b29a      	uxth	r2, r3
 8002682:	4b0f      	ldr	r3, [pc, #60]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002684:	801a      	strh	r2, [r3, #0]
	  if(savenum>2000)
 8002686:	4b0e      	ldr	r3, [pc, #56]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002688:	881b      	ldrh	r3, [r3, #0]
 800268a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800268e:	d908      	bls.n	80026a2 <TIM4_IRQHandler+0x152>
	  {
		  savenum=0;
 8002690:	4b0b      	ldr	r3, [pc, #44]	; (80026c0 <TIM4_IRQHandler+0x170>)
 8002692:	2200      	movs	r2, #0
 8002694:	801a      	strh	r2, [r3, #0]
		  ProcessOn=1;
 8002696:	4b05      	ldr	r3, [pc, #20]	; (80026ac <TIM4_IRQHandler+0x15c>)
 8002698:	2201      	movs	r2, #1
 800269a:	701a      	strb	r2, [r3, #0]
		  HAL_TIM_Base_Stop_IT(&htim4);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <TIM4_IRQHandler+0x158>)
 800269e:	f009 f9cf 	bl	800ba40 <HAL_TIM_Base_Stop_IT>
	  }
  }
  /* USER CODE END TIM4_IRQn 1 */
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200039f8 	.word	0x200039f8
 80026ac:	200007e8 	.word	0x200007e8
 80026b0:	200007e9 	.word	0x200007e9
 80026b4:	20001150 	.word	0x20001150
 80026b8:	20003874 	.word	0x20003874
 80026bc:	200004e2 	.word	0x200004e2
 80026c0:	200007ec 	.word	0x200007ec
 80026c4:	200020fc 	.word	0x200020fc
 80026c8:	ffff8001 	.word	0xffff8001
 80026cc:	20001154 	.word	0x20001154

080026d0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80026d4:	4802      	ldr	r0, [pc, #8]	; (80026e0 <USART1_IRQHandler+0x10>)
 80026d6:	f00a fcd1 	bl	800d07c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80026da:	bf00      	nop
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20003c20 	.word	0x20003c20

080026e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80026e8:	4802      	ldr	r0, [pc, #8]	; (80026f4 <USART2_IRQHandler+0x10>)
 80026ea:	f00a fcc7 	bl	800d07c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	20003c64 	.word	0x20003c64

080026f8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 80026fc:	4802      	ldr	r0, [pc, #8]	; (8002708 <DMA1_Stream7_IRQHandler+0x10>)
 80026fe:	f007 fc9d 	bl	800a03c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002702:	bf00      	nop
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	200038d8 	.word	0x200038d8

0800270c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b08a      	sub	sp, #40	; 0x28
 8002710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002712:	489c      	ldr	r0, [pc, #624]	; (8002984 <TIM6_DAC_IRQHandler+0x278>)
 8002714:	f009 fbc4 	bl	800bea0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

	  //
if(ProcessOn==1)
 8002718:	4b9b      	ldr	r3, [pc, #620]	; (8002988 <TIM6_DAC_IRQHandler+0x27c>)
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	2b01      	cmp	r3, #1
 800271e:	f040 833a 	bne.w	8002d96 <TIM6_DAC_IRQHandler+0x68a>
{
for (TrigPosit = 20; TrigPosit < 2000; ++TrigPosit)
 8002722:	4b9a      	ldr	r3, [pc, #616]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002724:	2214      	movs	r2, #20
 8002726:	801a      	strh	r2, [r3, #0]
 8002728:	e316      	b.n	8002d58 <TIM6_DAC_IRQHandler+0x64c>
{
if(TriggerCH==0&&TriggerMODE==0)
 800272a:	4b99      	ldr	r3, [pc, #612]	; (8002990 <TIM6_DAC_IRQHandler+0x284>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b00      	cmp	r3, #0
 8002730:	f040 8091 	bne.w	8002856 <TIM6_DAC_IRQHandler+0x14a>
 8002734:	4b97      	ldr	r3, [pc, #604]	; (8002994 <TIM6_DAC_IRQHandler+0x288>)
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	f040 808c 	bne.w	8002856 <TIM6_DAC_IRQHandler+0x14a>
	//
//		if(savedata0[TrigPosit+10]>TrigValue&&savedata0[TrigPosit+9]>TrigValue&&savedata0[TrigPosit+8]>TrigValue&&savedata0[TrigPosit+7]>
//			TrigValue&&savedata0[TrigPosit+6]>TrigValue&&savedata0[TrigPosit+5]>TrigValue&&savedata0[TrigPosit-10]<TrigValue&&savedata0[TrigPosit-9]<
//			TrigValue&&savedata0[TrigPosit-8]<TrigValue&&savedata0[TrigPosit-7]<TrigValue&&savedata0[TrigPosit-6]<TrigValue&&savedata0[TrigPosit-5]<
//			TrigValue)
	if(savedata0[TrigPosit+1]>TrigValue&&savedata0[TrigPosit-1]<TrigValue)
 800273e:	4b93      	ldr	r3, [pc, #588]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	3301      	adds	r3, #1
 8002744:	4a94      	ldr	r2, [pc, #592]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 8002746:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800274a:	4b94      	ldr	r3, [pc, #592]	; (800299c <TIM6_DAC_IRQHandler+0x290>)
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	f240 8265 	bls.w	8002c1e <TIM6_DAC_IRQHandler+0x512>
 8002754:	4b8d      	ldr	r3, [pc, #564]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002756:	881b      	ldrh	r3, [r3, #0]
 8002758:	3b01      	subs	r3, #1
 800275a:	4a8f      	ldr	r2, [pc, #572]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 800275c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002760:	4b8e      	ldr	r3, [pc, #568]	; (800299c <TIM6_DAC_IRQHandler+0x290>)
 8002762:	881b      	ldrh	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	f080 825a 	bcs.w	8002c1e <TIM6_DAC_IRQHandler+0x512>
	{
		TrigPosit_tu=TrigPosit;
 800276a:	4b88      	ldr	r3, [pc, #544]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 800276c:	881a      	ldrh	r2, [r3, #0]
 800276e:	4b8c      	ldr	r3, [pc, #560]	; (80029a0 <TIM6_DAC_IRQHandler+0x294>)
 8002770:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 8002772:	4b86      	ldr	r3, [pc, #536]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002774:	881b      	ldrh	r3, [r3, #0]
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
 8002778:	2300      	movs	r3, #0
 800277a:	623b      	str	r3, [r7, #32]
 800277c:	e055      	b.n	800282a <TIM6_DAC_IRQHandler+0x11e>
		{
			savedata0_8[i]=savedata0[var]>>8;
 800277e:	4a86      	ldr	r2, [pc, #536]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002786:	0a1b      	lsrs	r3, r3, #8
 8002788:	b29b      	uxth	r3, r3
 800278a:	b2d9      	uxtb	r1, r3
 800278c:	4a85      	ldr	r2, [pc, #532]	; (80029a4 <TIM6_DAC_IRQHandler+0x298>)
 800278e:	6a3b      	ldr	r3, [r7, #32]
 8002790:	4413      	add	r3, r2
 8002792:	460a      	mov	r2, r1
 8002794:	701a      	strb	r2, [r3, #0]
			savedata1_8[i]=savedata1[var]>>8;
 8002796:	4a84      	ldr	r2, [pc, #528]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800279a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800279e:	0a1b      	lsrs	r3, r3, #8
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	b2d9      	uxtb	r1, r3
 80027a4:	4a81      	ldr	r2, [pc, #516]	; (80029ac <TIM6_DAC_IRQHandler+0x2a0>)
 80027a6:	6a3b      	ldr	r3, [r7, #32]
 80027a8:	4413      	add	r3, r2
 80027aa:	460a      	mov	r2, r1
 80027ac:	701a      	strb	r2, [r3, #0]
			if(savedata0[var]>ch0max)ch0max=savedata0[var];
 80027ae:	4a7a      	ldr	r2, [pc, #488]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027b6:	4b7e      	ldr	r3, [pc, #504]	; (80029b0 <TIM6_DAC_IRQHandler+0x2a4>)
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d905      	bls.n	80027ca <TIM6_DAC_IRQHandler+0xbe>
 80027be:	4a76      	ldr	r2, [pc, #472]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027c6:	4b7a      	ldr	r3, [pc, #488]	; (80029b0 <TIM6_DAC_IRQHandler+0x2a4>)
 80027c8:	801a      	strh	r2, [r3, #0]
			if(savedata0[var]<ch0min)ch0min=savedata0[var];
 80027ca:	4a73      	ldr	r2, [pc, #460]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80027cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027d2:	4b78      	ldr	r3, [pc, #480]	; (80029b4 <TIM6_DAC_IRQHandler+0x2a8>)
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d205      	bcs.n	80027e6 <TIM6_DAC_IRQHandler+0xda>
 80027da:	4a6f      	ldr	r2, [pc, #444]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027e2:	4b74      	ldr	r3, [pc, #464]	; (80029b4 <TIM6_DAC_IRQHandler+0x2a8>)
 80027e4:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]>ch1max)ch1max=savedata1[var];
 80027e6:	4a70      	ldr	r2, [pc, #448]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 80027e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ea:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027ee:	4b72      	ldr	r3, [pc, #456]	; (80029b8 <TIM6_DAC_IRQHandler+0x2ac>)
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d905      	bls.n	8002802 <TIM6_DAC_IRQHandler+0xf6>
 80027f6:	4a6c      	ldr	r2, [pc, #432]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 80027f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80027fe:	4b6e      	ldr	r3, [pc, #440]	; (80029b8 <TIM6_DAC_IRQHandler+0x2ac>)
 8002800:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]<ch1min)ch1min=savedata1[var];
 8002802:	4a69      	ldr	r2, [pc, #420]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002806:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800280a:	4b6c      	ldr	r3, [pc, #432]	; (80029bc <TIM6_DAC_IRQHandler+0x2b0>)
 800280c:	881b      	ldrh	r3, [r3, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d205      	bcs.n	800281e <TIM6_DAC_IRQHandler+0x112>
 8002812:	4a65      	ldr	r2, [pc, #404]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002816:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800281a:	4b68      	ldr	r3, [pc, #416]	; (80029bc <TIM6_DAC_IRQHandler+0x2b0>)
 800281c:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	3301      	adds	r3, #1
 8002822:	627b      	str	r3, [r7, #36]	; 0x24
 8002824:	6a3b      	ldr	r3, [r7, #32]
 8002826:	3301      	adds	r3, #1
 8002828:	623b      	str	r3, [r7, #32]
 800282a:	4b58      	ldr	r3, [pc, #352]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	f203 138f 	addw	r3, r3, #399	; 0x18f
 8002832:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002834:	429a      	cmp	r2, r3
 8002836:	dda2      	ble.n	800277e <TIM6_DAC_IRQHandler+0x72>

		}
		memcpy(CH0_num+10,savedata0_8,400);
 8002838:	4b61      	ldr	r3, [pc, #388]	; (80029c0 <TIM6_DAC_IRQHandler+0x2b4>)
 800283a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800283e:	4959      	ldr	r1, [pc, #356]	; (80029a4 <TIM6_DAC_IRQHandler+0x298>)
 8002840:	4618      	mov	r0, r3
 8002842:	f00b fb0f 	bl	800de64 <memcpy>
		memcpy(CH1_num+10,savedata1_8,400);
 8002846:	4b5f      	ldr	r3, [pc, #380]	; (80029c4 <TIM6_DAC_IRQHandler+0x2b8>)
 8002848:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800284c:	4957      	ldr	r1, [pc, #348]	; (80029ac <TIM6_DAC_IRQHandler+0x2a0>)
 800284e:	4618      	mov	r0, r3
 8002850:	f00b fb08 	bl	800de64 <memcpy>
		break;
 8002854:	e286      	b.n	8002d64 <TIM6_DAC_IRQHandler+0x658>
	}
}
else if(TriggerCH==1&&TriggerMODE==0)
 8002856:	4b4e      	ldr	r3, [pc, #312]	; (8002990 <TIM6_DAC_IRQHandler+0x284>)
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	2b01      	cmp	r3, #1
 800285c:	f040 80b4 	bne.w	80029c8 <TIM6_DAC_IRQHandler+0x2bc>
 8002860:	4b4c      	ldr	r3, [pc, #304]	; (8002994 <TIM6_DAC_IRQHandler+0x288>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 80af 	bne.w	80029c8 <TIM6_DAC_IRQHandler+0x2bc>
{
	if(savedata1[TrigPosit+1]>TrigValue&&savedata1[TrigPosit-1]<TrigValue)
 800286a:	4b48      	ldr	r3, [pc, #288]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 800286c:	881b      	ldrh	r3, [r3, #0]
 800286e:	3301      	adds	r3, #1
 8002870:	4a4d      	ldr	r2, [pc, #308]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002872:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002876:	4b49      	ldr	r3, [pc, #292]	; (800299c <TIM6_DAC_IRQHandler+0x290>)
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	f240 81d1 	bls.w	8002c22 <TIM6_DAC_IRQHandler+0x516>
 8002880:	4b42      	ldr	r3, [pc, #264]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	3b01      	subs	r3, #1
 8002886:	4a48      	ldr	r2, [pc, #288]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002888:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800288c:	4b43      	ldr	r3, [pc, #268]	; (800299c <TIM6_DAC_IRQHandler+0x290>)
 800288e:	881b      	ldrh	r3, [r3, #0]
 8002890:	429a      	cmp	r2, r3
 8002892:	f080 81c6 	bcs.w	8002c22 <TIM6_DAC_IRQHandler+0x516>
	{
		TrigPosit_tu=TrigPosit;
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002898:	881a      	ldrh	r2, [r3, #0]
 800289a:	4b41      	ldr	r3, [pc, #260]	; (80029a0 <TIM6_DAC_IRQHandler+0x294>)
 800289c:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 800289e:	4b3b      	ldr	r3, [pc, #236]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 80028a0:	881b      	ldrh	r3, [r3, #0]
 80028a2:	61fb      	str	r3, [r7, #28]
 80028a4:	2300      	movs	r3, #0
 80028a6:	61bb      	str	r3, [r7, #24]
 80028a8:	e055      	b.n	8002956 <TIM6_DAC_IRQHandler+0x24a>
		{
			savedata0_8[i]=savedata0[var]>>8;
 80028aa:	4a3b      	ldr	r2, [pc, #236]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028b2:	0a1b      	lsrs	r3, r3, #8
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	b2d9      	uxtb	r1, r3
 80028b8:	4a3a      	ldr	r2, [pc, #232]	; (80029a4 <TIM6_DAC_IRQHandler+0x298>)
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	4413      	add	r3, r2
 80028be:	460a      	mov	r2, r1
 80028c0:	701a      	strb	r2, [r3, #0]
			savedata1_8[i]=savedata1[var]>>8;
 80028c2:	4a39      	ldr	r2, [pc, #228]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ca:	0a1b      	lsrs	r3, r3, #8
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	b2d9      	uxtb	r1, r3
 80028d0:	4a36      	ldr	r2, [pc, #216]	; (80029ac <TIM6_DAC_IRQHandler+0x2a0>)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	4413      	add	r3, r2
 80028d6:	460a      	mov	r2, r1
 80028d8:	701a      	strb	r2, [r3, #0]
			if(savedata0[var]>ch0max)ch0max=savedata0[var];
 80028da:	4a2f      	ldr	r2, [pc, #188]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028e2:	4b33      	ldr	r3, [pc, #204]	; (80029b0 <TIM6_DAC_IRQHandler+0x2a4>)
 80028e4:	881b      	ldrh	r3, [r3, #0]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d905      	bls.n	80028f6 <TIM6_DAC_IRQHandler+0x1ea>
 80028ea:	4a2b      	ldr	r2, [pc, #172]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028f2:	4b2f      	ldr	r3, [pc, #188]	; (80029b0 <TIM6_DAC_IRQHandler+0x2a4>)
 80028f4:	801a      	strh	r2, [r3, #0]
			if(savedata0[var]<ch0min)ch0min=savedata0[var];
 80028f6:	4a28      	ldr	r2, [pc, #160]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 80028f8:	69fb      	ldr	r3, [r7, #28]
 80028fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80028fe:	4b2d      	ldr	r3, [pc, #180]	; (80029b4 <TIM6_DAC_IRQHandler+0x2a8>)
 8002900:	881b      	ldrh	r3, [r3, #0]
 8002902:	429a      	cmp	r2, r3
 8002904:	d205      	bcs.n	8002912 <TIM6_DAC_IRQHandler+0x206>
 8002906:	4a24      	ldr	r2, [pc, #144]	; (8002998 <TIM6_DAC_IRQHandler+0x28c>)
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800290e:	4b29      	ldr	r3, [pc, #164]	; (80029b4 <TIM6_DAC_IRQHandler+0x2a8>)
 8002910:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]>ch1max)ch1max=savedata1[var];
 8002912:	4a25      	ldr	r2, [pc, #148]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800291a:	4b27      	ldr	r3, [pc, #156]	; (80029b8 <TIM6_DAC_IRQHandler+0x2ac>)
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d905      	bls.n	800292e <TIM6_DAC_IRQHandler+0x222>
 8002922:	4a21      	ldr	r2, [pc, #132]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002924:	69fb      	ldr	r3, [r7, #28]
 8002926:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800292a:	4b23      	ldr	r3, [pc, #140]	; (80029b8 <TIM6_DAC_IRQHandler+0x2ac>)
 800292c:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]<ch1min)ch1min=savedata1[var];
 800292e:	4a1e      	ldr	r2, [pc, #120]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002936:	4b21      	ldr	r3, [pc, #132]	; (80029bc <TIM6_DAC_IRQHandler+0x2b0>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	429a      	cmp	r2, r3
 800293c:	d205      	bcs.n	800294a <TIM6_DAC_IRQHandler+0x23e>
 800293e:	4a1a      	ldr	r2, [pc, #104]	; (80029a8 <TIM6_DAC_IRQHandler+0x29c>)
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002946:	4b1d      	ldr	r3, [pc, #116]	; (80029bc <TIM6_DAC_IRQHandler+0x2b0>)
 8002948:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3301      	adds	r3, #1
 800294e:	61fb      	str	r3, [r7, #28]
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	3301      	adds	r3, #1
 8002954:	61bb      	str	r3, [r7, #24]
 8002956:	4b0d      	ldr	r3, [pc, #52]	; (800298c <TIM6_DAC_IRQHandler+0x280>)
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	f203 138f 	addw	r3, r3, #399	; 0x18f
 800295e:	69fa      	ldr	r2, [r7, #28]
 8002960:	429a      	cmp	r2, r3
 8002962:	dda2      	ble.n	80028aa <TIM6_DAC_IRQHandler+0x19e>
		}
		memcpy(CH0_num+10*sizeof(uint8_t),savedata0_8,400*sizeof(uint8_t));
 8002964:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <TIM6_DAC_IRQHandler+0x2b4>)
 8002966:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800296a:	490e      	ldr	r1, [pc, #56]	; (80029a4 <TIM6_DAC_IRQHandler+0x298>)
 800296c:	4618      	mov	r0, r3
 800296e:	f00b fa79 	bl	800de64 <memcpy>
		memcpy(CH1_num+10*sizeof(uint8_t),savedata1_8,400*sizeof(uint8_t));
 8002972:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <TIM6_DAC_IRQHandler+0x2b8>)
 8002974:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002978:	490c      	ldr	r1, [pc, #48]	; (80029ac <TIM6_DAC_IRQHandler+0x2a0>)
 800297a:	4618      	mov	r0, r3
 800297c:	f00b fa72 	bl	800de64 <memcpy>
		break;
 8002980:	e1f0      	b.n	8002d64 <TIM6_DAC_IRQHandler+0x658>
 8002982:	bf00      	nop
 8002984:	20003b30 	.word	0x20003b30
 8002988:	200007e8 	.word	0x200007e8
 800298c:	200007e2 	.word	0x200007e2
 8002990:	200007e0 	.word	0x200007e0
 8002994:	200007e1 	.word	0x200007e1
 8002998:	200020fc 	.word	0x200020fc
 800299c:	200004de 	.word	0x200004de
 80029a0:	2000080c 	.word	0x2000080c
 80029a4:	200030a4 	.word	0x200030a4
 80029a8:	20001154 	.word	0x20001154
 80029ac:	2000087c 	.word	0x2000087c
 80029b0:	200007fa 	.word	0x200007fa
 80029b4:	2000050e 	.word	0x2000050e
 80029b8:	200007ee 	.word	0x200007ee
 80029bc:	2000050c 	.word	0x2000050c
 80029c0:	2000000e 	.word	0x2000000e
 80029c4:	2000034a 	.word	0x2000034a
	}
}
else if(TriggerCH==0&&TriggerMODE==1)
 80029c8:	4b9d      	ldr	r3, [pc, #628]	; (8002c40 <TIM6_DAC_IRQHandler+0x534>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	f040 8091 	bne.w	8002af4 <TIM6_DAC_IRQHandler+0x3e8>
 80029d2:	4b9c      	ldr	r3, [pc, #624]	; (8002c44 <TIM6_DAC_IRQHandler+0x538>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	f040 808c 	bne.w	8002af4 <TIM6_DAC_IRQHandler+0x3e8>
{
	if(savedata0[TrigPosit+1]<TrigValue&&savedata0[TrigPosit-1]>TrigValue)
 80029dc:	4b9a      	ldr	r3, [pc, #616]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	3301      	adds	r3, #1
 80029e2:	4a9a      	ldr	r2, [pc, #616]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 80029e4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80029e8:	4b99      	ldr	r3, [pc, #612]	; (8002c50 <TIM6_DAC_IRQHandler+0x544>)
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	429a      	cmp	r2, r3
 80029ee:	f080 811a 	bcs.w	8002c26 <TIM6_DAC_IRQHandler+0x51a>
 80029f2:	4b95      	ldr	r3, [pc, #596]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	4a94      	ldr	r2, [pc, #592]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 80029fa:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80029fe:	4b94      	ldr	r3, [pc, #592]	; (8002c50 <TIM6_DAC_IRQHandler+0x544>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	f240 810f 	bls.w	8002c26 <TIM6_DAC_IRQHandler+0x51a>
	{
		TrigPosit_tu=TrigPosit;
 8002a08:	4b8f      	ldr	r3, [pc, #572]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002a0a:	881a      	ldrh	r2, [r3, #0]
 8002a0c:	4b91      	ldr	r3, [pc, #580]	; (8002c54 <TIM6_DAC_IRQHandler+0x548>)
 8002a0e:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 8002a10:	4b8d      	ldr	r3, [pc, #564]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002a12:	881b      	ldrh	r3, [r3, #0]
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	2300      	movs	r3, #0
 8002a18:	613b      	str	r3, [r7, #16]
 8002a1a:	e055      	b.n	8002ac8 <TIM6_DAC_IRQHandler+0x3bc>
		{
			savedata0_8[i]=savedata0[var]>>8;
 8002a1c:	4a8b      	ldr	r2, [pc, #556]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a24:	0a1b      	lsrs	r3, r3, #8
 8002a26:	b29b      	uxth	r3, r3
 8002a28:	b2d9      	uxtb	r1, r3
 8002a2a:	4a8b      	ldr	r2, [pc, #556]	; (8002c58 <TIM6_DAC_IRQHandler+0x54c>)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4413      	add	r3, r2
 8002a30:	460a      	mov	r2, r1
 8002a32:	701a      	strb	r2, [r3, #0]
			savedata1_8[i]=savedata1[var]>>8;
 8002a34:	4a89      	ldr	r2, [pc, #548]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a3c:	0a1b      	lsrs	r3, r3, #8
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	b2d9      	uxtb	r1, r3
 8002a42:	4a87      	ldr	r2, [pc, #540]	; (8002c60 <TIM6_DAC_IRQHandler+0x554>)
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4413      	add	r3, r2
 8002a48:	460a      	mov	r2, r1
 8002a4a:	701a      	strb	r2, [r3, #0]
			if(savedata0[var]>ch0max)ch0max=savedata0[var];
 8002a4c:	4a7f      	ldr	r2, [pc, #508]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a54:	4b83      	ldr	r3, [pc, #524]	; (8002c64 <TIM6_DAC_IRQHandler+0x558>)
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d905      	bls.n	8002a68 <TIM6_DAC_IRQHandler+0x35c>
 8002a5c:	4a7b      	ldr	r2, [pc, #492]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a64:	4b7f      	ldr	r3, [pc, #508]	; (8002c64 <TIM6_DAC_IRQHandler+0x558>)
 8002a66:	801a      	strh	r2, [r3, #0]
			if(savedata0[var]<ch0min)ch0min=savedata0[var];
 8002a68:	4a78      	ldr	r2, [pc, #480]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a70:	4b7d      	ldr	r3, [pc, #500]	; (8002c68 <TIM6_DAC_IRQHandler+0x55c>)
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	d205      	bcs.n	8002a84 <TIM6_DAC_IRQHandler+0x378>
 8002a78:	4a74      	ldr	r2, [pc, #464]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a80:	4b79      	ldr	r3, [pc, #484]	; (8002c68 <TIM6_DAC_IRQHandler+0x55c>)
 8002a82:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]>ch1max)ch1max=savedata1[var];
 8002a84:	4a75      	ldr	r2, [pc, #468]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a8c:	4b77      	ldr	r3, [pc, #476]	; (8002c6c <TIM6_DAC_IRQHandler+0x560>)
 8002a8e:	881b      	ldrh	r3, [r3, #0]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d905      	bls.n	8002aa0 <TIM6_DAC_IRQHandler+0x394>
 8002a94:	4a71      	ldr	r2, [pc, #452]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a9c:	4b73      	ldr	r3, [pc, #460]	; (8002c6c <TIM6_DAC_IRQHandler+0x560>)
 8002a9e:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]<ch1min)ch1min=savedata1[var];
 8002aa0:	4a6e      	ldr	r2, [pc, #440]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002aa8:	4b71      	ldr	r3, [pc, #452]	; (8002c70 <TIM6_DAC_IRQHandler+0x564>)
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d205      	bcs.n	8002abc <TIM6_DAC_IRQHandler+0x3b0>
 8002ab0:	4a6a      	ldr	r2, [pc, #424]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002ab8:	4b6d      	ldr	r3, [pc, #436]	; (8002c70 <TIM6_DAC_IRQHandler+0x564>)
 8002aba:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	617b      	str	r3, [r7, #20]
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	4b5f      	ldr	r3, [pc, #380]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002aca:	881b      	ldrh	r3, [r3, #0]
 8002acc:	f203 138f 	addw	r3, r3, #399	; 0x18f
 8002ad0:	697a      	ldr	r2, [r7, #20]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	dda2      	ble.n	8002a1c <TIM6_DAC_IRQHandler+0x310>
		}
		memcpy(CH0_num+10*sizeof(uint8_t),savedata0_8,400*sizeof(uint8_t));
 8002ad6:	4b67      	ldr	r3, [pc, #412]	; (8002c74 <TIM6_DAC_IRQHandler+0x568>)
 8002ad8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002adc:	495e      	ldr	r1, [pc, #376]	; (8002c58 <TIM6_DAC_IRQHandler+0x54c>)
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f00b f9c0 	bl	800de64 <memcpy>
		memcpy(CH1_num+10*sizeof(uint8_t),savedata1_8,400*sizeof(uint8_t));
 8002ae4:	4b64      	ldr	r3, [pc, #400]	; (8002c78 <TIM6_DAC_IRQHandler+0x56c>)
 8002ae6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002aea:	495d      	ldr	r1, [pc, #372]	; (8002c60 <TIM6_DAC_IRQHandler+0x554>)
 8002aec:	4618      	mov	r0, r3
 8002aee:	f00b f9b9 	bl	800de64 <memcpy>
		break;
 8002af2:	e137      	b.n	8002d64 <TIM6_DAC_IRQHandler+0x658>
	}
}
else if(TriggerCH==1&&TriggerMODE==1)
 8002af4:	4b52      	ldr	r3, [pc, #328]	; (8002c40 <TIM6_DAC_IRQHandler+0x534>)
 8002af6:	781b      	ldrb	r3, [r3, #0]
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	f040 8095 	bne.w	8002c28 <TIM6_DAC_IRQHandler+0x51c>
 8002afe:	4b51      	ldr	r3, [pc, #324]	; (8002c44 <TIM6_DAC_IRQHandler+0x538>)
 8002b00:	781b      	ldrb	r3, [r3, #0]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	f040 8090 	bne.w	8002c28 <TIM6_DAC_IRQHandler+0x51c>
{
	if(savedata1[TrigPosit+1]<TrigValue&&savedata1[TrigPosit-1]>TrigValue)
 8002b08:	4b4f      	ldr	r3, [pc, #316]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002b0a:	881b      	ldrh	r3, [r3, #0]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	4a53      	ldr	r2, [pc, #332]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002b10:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b14:	4b4e      	ldr	r3, [pc, #312]	; (8002c50 <TIM6_DAC_IRQHandler+0x544>)
 8002b16:	881b      	ldrh	r3, [r3, #0]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	f080 8085 	bcs.w	8002c28 <TIM6_DAC_IRQHandler+0x51c>
 8002b1e:	4b4a      	ldr	r3, [pc, #296]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002b20:	881b      	ldrh	r3, [r3, #0]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	4a4d      	ldr	r2, [pc, #308]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002b26:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b2a:	4b49      	ldr	r3, [pc, #292]	; (8002c50 <TIM6_DAC_IRQHandler+0x544>)
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d97a      	bls.n	8002c28 <TIM6_DAC_IRQHandler+0x51c>
	{
		TrigPosit_tu=TrigPosit;
 8002b32:	4b45      	ldr	r3, [pc, #276]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002b34:	881a      	ldrh	r2, [r3, #0]
 8002b36:	4b47      	ldr	r3, [pc, #284]	; (8002c54 <TIM6_DAC_IRQHandler+0x548>)
 8002b38:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 8002b3a:	4b43      	ldr	r3, [pc, #268]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002b3c:	881b      	ldrh	r3, [r3, #0]
 8002b3e:	60fb      	str	r3, [r7, #12]
 8002b40:	2300      	movs	r3, #0
 8002b42:	60bb      	str	r3, [r7, #8]
 8002b44:	e055      	b.n	8002bf2 <TIM6_DAC_IRQHandler+0x4e6>
		{
			savedata0_8[i]=savedata0[var]>>8;
 8002b46:	4a41      	ldr	r2, [pc, #260]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b4e:	0a1b      	lsrs	r3, r3, #8
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	b2d9      	uxtb	r1, r3
 8002b54:	4a40      	ldr	r2, [pc, #256]	; (8002c58 <TIM6_DAC_IRQHandler+0x54c>)
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	4413      	add	r3, r2
 8002b5a:	460a      	mov	r2, r1
 8002b5c:	701a      	strb	r2, [r3, #0]
			savedata1_8[i]=savedata1[var]>>8;
 8002b5e:	4a3f      	ldr	r2, [pc, #252]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b66:	0a1b      	lsrs	r3, r3, #8
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	b2d9      	uxtb	r1, r3
 8002b6c:	4a3c      	ldr	r2, [pc, #240]	; (8002c60 <TIM6_DAC_IRQHandler+0x554>)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	4413      	add	r3, r2
 8002b72:	460a      	mov	r2, r1
 8002b74:	701a      	strb	r2, [r3, #0]
			if(savedata0[var]>ch0max)ch0max=savedata0[var];
 8002b76:	4a35      	ldr	r2, [pc, #212]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b7e:	4b39      	ldr	r3, [pc, #228]	; (8002c64 <TIM6_DAC_IRQHandler+0x558>)
 8002b80:	881b      	ldrh	r3, [r3, #0]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d905      	bls.n	8002b92 <TIM6_DAC_IRQHandler+0x486>
 8002b86:	4a31      	ldr	r2, [pc, #196]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b8e:	4b35      	ldr	r3, [pc, #212]	; (8002c64 <TIM6_DAC_IRQHandler+0x558>)
 8002b90:	801a      	strh	r2, [r3, #0]
			if(savedata0[var]<ch0min)ch0min=savedata0[var];
 8002b92:	4a2e      	ldr	r2, [pc, #184]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b9a:	4b33      	ldr	r3, [pc, #204]	; (8002c68 <TIM6_DAC_IRQHandler+0x55c>)
 8002b9c:	881b      	ldrh	r3, [r3, #0]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d205      	bcs.n	8002bae <TIM6_DAC_IRQHandler+0x4a2>
 8002ba2:	4a2a      	ldr	r2, [pc, #168]	; (8002c4c <TIM6_DAC_IRQHandler+0x540>)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002baa:	4b2f      	ldr	r3, [pc, #188]	; (8002c68 <TIM6_DAC_IRQHandler+0x55c>)
 8002bac:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]>ch1max)ch1max=savedata1[var];
 8002bae:	4a2b      	ldr	r2, [pc, #172]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bb6:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <TIM6_DAC_IRQHandler+0x560>)
 8002bb8:	881b      	ldrh	r3, [r3, #0]
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d905      	bls.n	8002bca <TIM6_DAC_IRQHandler+0x4be>
 8002bbe:	4a27      	ldr	r2, [pc, #156]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bc6:	4b29      	ldr	r3, [pc, #164]	; (8002c6c <TIM6_DAC_IRQHandler+0x560>)
 8002bc8:	801a      	strh	r2, [r3, #0]
			if(savedata1[var]<ch1min)ch1min=savedata1[var];
 8002bca:	4a24      	ldr	r2, [pc, #144]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bd2:	4b27      	ldr	r3, [pc, #156]	; (8002c70 <TIM6_DAC_IRQHandler+0x564>)
 8002bd4:	881b      	ldrh	r3, [r3, #0]
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d205      	bcs.n	8002be6 <TIM6_DAC_IRQHandler+0x4da>
 8002bda:	4a20      	ldr	r2, [pc, #128]	; (8002c5c <TIM6_DAC_IRQHandler+0x550>)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002be2:	4b23      	ldr	r3, [pc, #140]	; (8002c70 <TIM6_DAC_IRQHandler+0x564>)
 8002be4:	801a      	strh	r2, [r3, #0]
		for (int var = TrigPosit,i=0; var < TrigPosit+400; ++var,++i)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	3301      	adds	r3, #1
 8002bea:	60fb      	str	r3, [r7, #12]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	60bb      	str	r3, [r7, #8]
 8002bf2:	4b15      	ldr	r3, [pc, #84]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	f203 138f 	addw	r3, r3, #399	; 0x18f
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	dda2      	ble.n	8002b46 <TIM6_DAC_IRQHandler+0x43a>
		}
		memcpy(CH0_num+10*sizeof(uint8_t),savedata0_8,400*sizeof(uint8_t));
 8002c00:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <TIM6_DAC_IRQHandler+0x568>)
 8002c02:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002c06:	4914      	ldr	r1, [pc, #80]	; (8002c58 <TIM6_DAC_IRQHandler+0x54c>)
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f00b f92b 	bl	800de64 <memcpy>
		memcpy(CH1_num+10*sizeof(uint8_t),savedata1_8,400*sizeof(uint8_t));
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <TIM6_DAC_IRQHandler+0x56c>)
 8002c10:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002c14:	4912      	ldr	r1, [pc, #72]	; (8002c60 <TIM6_DAC_IRQHandler+0x554>)
 8002c16:	4618      	mov	r0, r3
 8002c18:	f00b f924 	bl	800de64 <memcpy>
		break;
 8002c1c:	e0a2      	b.n	8002d64 <TIM6_DAC_IRQHandler+0x658>
	if(savedata0[TrigPosit+1]>TrigValue&&savedata0[TrigPosit-1]<TrigValue)
 8002c1e:	bf00      	nop
 8002c20:	e002      	b.n	8002c28 <TIM6_DAC_IRQHandler+0x51c>
	if(savedata1[TrigPosit+1]>TrigValue&&savedata1[TrigPosit-1]<TrigValue)
 8002c22:	bf00      	nop
 8002c24:	e000      	b.n	8002c28 <TIM6_DAC_IRQHandler+0x51c>
	if(savedata0[TrigPosit+1]<TrigValue&&savedata0[TrigPosit-1]>TrigValue)
 8002c26:	bf00      	nop
	}
}
if(TrigPosit==1999)
 8002c28:	4b07      	ldr	r3, [pc, #28]	; (8002c48 <TIM6_DAC_IRQHandler+0x53c>)
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002c30:	4293      	cmp	r3, r2
 8002c32:	f040 808b 	bne.w	8002d4c <TIM6_DAC_IRQHandler+0x640>
{
	for (int var = 0,i=0; var < 400; ++var,++i)
 8002c36:	2300      	movs	r3, #0
 8002c38:	607b      	str	r3, [r7, #4]
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	603b      	str	r3, [r7, #0]
 8002c3e:	e073      	b.n	8002d28 <TIM6_DAC_IRQHandler+0x61c>
 8002c40:	200007e0 	.word	0x200007e0
 8002c44:	200007e1 	.word	0x200007e1
 8002c48:	200007e2 	.word	0x200007e2
 8002c4c:	200020fc 	.word	0x200020fc
 8002c50:	200004de 	.word	0x200004de
 8002c54:	2000080c 	.word	0x2000080c
 8002c58:	200030a4 	.word	0x200030a4
 8002c5c:	20001154 	.word	0x20001154
 8002c60:	2000087c 	.word	0x2000087c
 8002c64:	200007fa 	.word	0x200007fa
 8002c68:	2000050e 	.word	0x2000050e
 8002c6c:	200007ee 	.word	0x200007ee
 8002c70:	2000050c 	.word	0x2000050c
 8002c74:	2000000e 	.word	0x2000000e
 8002c78:	2000034a 	.word	0x2000034a
	{
		savedata0_8[i]=savedata0[var]>>8;
 8002c7c:	4a48      	ldr	r2, [pc, #288]	; (8002da0 <TIM6_DAC_IRQHandler+0x694>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c84:	0a1b      	lsrs	r3, r3, #8
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	b2d9      	uxtb	r1, r3
 8002c8a:	4a46      	ldr	r2, [pc, #280]	; (8002da4 <TIM6_DAC_IRQHandler+0x698>)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	460a      	mov	r2, r1
 8002c92:	701a      	strb	r2, [r3, #0]
		savedata1_8[i]=savedata1[var]>>8;
 8002c94:	4a44      	ldr	r2, [pc, #272]	; (8002da8 <TIM6_DAC_IRQHandler+0x69c>)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002c9c:	0a1b      	lsrs	r3, r3, #8
 8002c9e:	b29b      	uxth	r3, r3
 8002ca0:	b2d9      	uxtb	r1, r3
 8002ca2:	4a42      	ldr	r2, [pc, #264]	; (8002dac <TIM6_DAC_IRQHandler+0x6a0>)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	460a      	mov	r2, r1
 8002caa:	701a      	strb	r2, [r3, #0]
		if(savedata0[var]>ch0max)ch0max=savedata0[var];
 8002cac:	4a3c      	ldr	r2, [pc, #240]	; (8002da0 <TIM6_DAC_IRQHandler+0x694>)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cb4:	4b3e      	ldr	r3, [pc, #248]	; (8002db0 <TIM6_DAC_IRQHandler+0x6a4>)
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d905      	bls.n	8002cc8 <TIM6_DAC_IRQHandler+0x5bc>
 8002cbc:	4a38      	ldr	r2, [pc, #224]	; (8002da0 <TIM6_DAC_IRQHandler+0x694>)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cc4:	4b3a      	ldr	r3, [pc, #232]	; (8002db0 <TIM6_DAC_IRQHandler+0x6a4>)
 8002cc6:	801a      	strh	r2, [r3, #0]
		if(savedata0[var]<ch0min)ch0min=savedata0[var];
 8002cc8:	4a35      	ldr	r2, [pc, #212]	; (8002da0 <TIM6_DAC_IRQHandler+0x694>)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cd0:	4b38      	ldr	r3, [pc, #224]	; (8002db4 <TIM6_DAC_IRQHandler+0x6a8>)
 8002cd2:	881b      	ldrh	r3, [r3, #0]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d205      	bcs.n	8002ce4 <TIM6_DAC_IRQHandler+0x5d8>
 8002cd8:	4a31      	ldr	r2, [pc, #196]	; (8002da0 <TIM6_DAC_IRQHandler+0x694>)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002ce0:	4b34      	ldr	r3, [pc, #208]	; (8002db4 <TIM6_DAC_IRQHandler+0x6a8>)
 8002ce2:	801a      	strh	r2, [r3, #0]
		if(savedata1[var]>ch1max)ch1max=savedata1[var];
 8002ce4:	4a30      	ldr	r2, [pc, #192]	; (8002da8 <TIM6_DAC_IRQHandler+0x69c>)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cec:	4b32      	ldr	r3, [pc, #200]	; (8002db8 <TIM6_DAC_IRQHandler+0x6ac>)
 8002cee:	881b      	ldrh	r3, [r3, #0]
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d905      	bls.n	8002d00 <TIM6_DAC_IRQHandler+0x5f4>
 8002cf4:	4a2c      	ldr	r2, [pc, #176]	; (8002da8 <TIM6_DAC_IRQHandler+0x69c>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002cfc:	4b2e      	ldr	r3, [pc, #184]	; (8002db8 <TIM6_DAC_IRQHandler+0x6ac>)
 8002cfe:	801a      	strh	r2, [r3, #0]
		if(savedata1[var]<ch1min)ch1min=savedata1[var];
 8002d00:	4a29      	ldr	r2, [pc, #164]	; (8002da8 <TIM6_DAC_IRQHandler+0x69c>)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d08:	4b2c      	ldr	r3, [pc, #176]	; (8002dbc <TIM6_DAC_IRQHandler+0x6b0>)
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d205      	bcs.n	8002d1c <TIM6_DAC_IRQHandler+0x610>
 8002d10:	4a25      	ldr	r2, [pc, #148]	; (8002da8 <TIM6_DAC_IRQHandler+0x69c>)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002d18:	4b28      	ldr	r3, [pc, #160]	; (8002dbc <TIM6_DAC_IRQHandler+0x6b0>)
 8002d1a:	801a      	strh	r2, [r3, #0]
	for (int var = 0,i=0; var < 400; ++var,++i)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	607b      	str	r3, [r7, #4]
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	3301      	adds	r3, #1
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8002d2e:	dba5      	blt.n	8002c7c <TIM6_DAC_IRQHandler+0x570>
	}
	memcpy(CH0_num+10,savedata0_8,400);
 8002d30:	4b23      	ldr	r3, [pc, #140]	; (8002dc0 <TIM6_DAC_IRQHandler+0x6b4>)
 8002d32:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002d36:	491b      	ldr	r1, [pc, #108]	; (8002da4 <TIM6_DAC_IRQHandler+0x698>)
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f00b f893 	bl	800de64 <memcpy>
	memcpy(CH1_num+10,savedata1_8,400);
 8002d3e:	4b21      	ldr	r3, [pc, #132]	; (8002dc4 <TIM6_DAC_IRQHandler+0x6b8>)
 8002d40:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002d44:	4919      	ldr	r1, [pc, #100]	; (8002dac <TIM6_DAC_IRQHandler+0x6a0>)
 8002d46:	4618      	mov	r0, r3
 8002d48:	f00b f88c 	bl	800de64 <memcpy>
for (TrigPosit = 20; TrigPosit < 2000; ++TrigPosit)
 8002d4c:	4b1e      	ldr	r3, [pc, #120]	; (8002dc8 <TIM6_DAC_IRQHandler+0x6bc>)
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	3301      	adds	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	4b1c      	ldr	r3, [pc, #112]	; (8002dc8 <TIM6_DAC_IRQHandler+0x6bc>)
 8002d56:	801a      	strh	r2, [r3, #0]
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <TIM6_DAC_IRQHandler+0x6bc>)
 8002d5a:	881b      	ldrh	r3, [r3, #0]
 8002d5c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002d60:	f4ff ace3 	bcc.w	800272a <TIM6_DAC_IRQHandler+0x1e>
}

}
ch1vpp=ch1max-ch1min;
 8002d64:	4b14      	ldr	r3, [pc, #80]	; (8002db8 <TIM6_DAC_IRQHandler+0x6ac>)
 8002d66:	881a      	ldrh	r2, [r3, #0]
 8002d68:	4b14      	ldr	r3, [pc, #80]	; (8002dbc <TIM6_DAC_IRQHandler+0x6b0>)
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	4b16      	ldr	r3, [pc, #88]	; (8002dcc <TIM6_DAC_IRQHandler+0x6c0>)
 8002d72:	801a      	strh	r2, [r3, #0]
ch0vpp=ch0max-ch0min;
 8002d74:	4b0e      	ldr	r3, [pc, #56]	; (8002db0 <TIM6_DAC_IRQHandler+0x6a4>)
 8002d76:	881a      	ldrh	r2, [r3, #0]
 8002d78:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <TIM6_DAC_IRQHandler+0x6a8>)
 8002d7a:	881b      	ldrh	r3, [r3, #0]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	4b13      	ldr	r3, [pc, #76]	; (8002dd0 <TIM6_DAC_IRQHandler+0x6c4>)
 8002d82:	801a      	strh	r2, [r3, #0]
  //
  ProcessOn=0;
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <TIM6_DAC_IRQHandler+0x6c8>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
  SendOn=1;
 8002d8a:	4b13      	ldr	r3, [pc, #76]	; (8002dd8 <TIM6_DAC_IRQHandler+0x6cc>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Base_Stop_IT(&htim2);
 8002d90:	4812      	ldr	r0, [pc, #72]	; (8002ddc <TIM6_DAC_IRQHandler+0x6d0>)
 8002d92:	f008 fe55 	bl	800ba40 <HAL_TIM_Base_Stop_IT>
}

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	3728      	adds	r7, #40	; 0x28
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	200020fc 	.word	0x200020fc
 8002da4:	200030a4 	.word	0x200030a4
 8002da8:	20001154 	.word	0x20001154
 8002dac:	2000087c 	.word	0x2000087c
 8002db0:	200007fa 	.word	0x200007fa
 8002db4:	2000050e 	.word	0x2000050e
 8002db8:	200007ee 	.word	0x200007ee
 8002dbc:	2000050c 	.word	0x2000050c
 8002dc0:	2000000e 	.word	0x2000000e
 8002dc4:	2000034a 	.word	0x2000034a
 8002dc8:	200007e2 	.word	0x200007e2
 8002dcc:	200007f0 	.word	0x200007f0
 8002dd0:	200007fc 	.word	0x200007fc
 8002dd4:	200007e8 	.word	0x200007e8
 8002dd8:	200007e9 	.word	0x200007e9
 8002ddc:	20003b78 	.word	0x20003b78

08002de0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
	return 1;
 8002de4:	2301      	movs	r3, #1
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <_kill>:

int _kill(int pid, int sig)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002dfa:	f00b f809 	bl	800de10 <__errno>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2216      	movs	r2, #22
 8002e02:	601a      	str	r2, [r3, #0]
	return -1;
 8002e04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3708      	adds	r7, #8
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <_exit>:

void _exit (int status)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e18:	f04f 31ff 	mov.w	r1, #4294967295
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f7ff ffe7 	bl	8002df0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e22:	e7fe      	b.n	8002e22 <_exit+0x12>

08002e24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b086      	sub	sp, #24
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	60f8      	str	r0, [r7, #12]
 8002e2c:	60b9      	str	r1, [r7, #8]
 8002e2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e30:	2300      	movs	r3, #0
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	e00a      	b.n	8002e4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e36:	f3af 8000 	nop.w
 8002e3a:	4601      	mov	r1, r0
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	1c5a      	adds	r2, r3, #1
 8002e40:	60ba      	str	r2, [r7, #8]
 8002e42:	b2ca      	uxtb	r2, r1
 8002e44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	dbf0      	blt.n	8002e36 <_read+0x12>
	}

return len;
 8002e54:	687b      	ldr	r3, [r7, #4]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b086      	sub	sp, #24
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	60f8      	str	r0, [r7, #12]
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	e009      	b.n	8002e84 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	1c5a      	adds	r2, r3, #1
 8002e74:	60ba      	str	r2, [r7, #8]
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 fce7 	bl	800384c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	3301      	adds	r3, #1
 8002e82:	617b      	str	r3, [r7, #20]
 8002e84:	697a      	ldr	r2, [r7, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	dbf1      	blt.n	8002e70 <_write+0x12>
	}
	return len;
 8002e8c:	687b      	ldr	r3, [r7, #4]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <_close>:

int _close(int file)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
	return -1;
 8002e9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr

08002eae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
 8002eb6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ebe:	605a      	str	r2, [r3, #4]
	return 0;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	370c      	adds	r7, #12
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <_isatty>:

int _isatty(int file)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
	return 1;
 8002ed6:	2301      	movs	r3, #1
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
	return 0;
 8002ef0:	2300      	movs	r3, #0
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f08:	4a14      	ldr	r2, [pc, #80]	; (8002f5c <_sbrk+0x5c>)
 8002f0a:	4b15      	ldr	r3, [pc, #84]	; (8002f60 <_sbrk+0x60>)
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f14:	4b13      	ldr	r3, [pc, #76]	; (8002f64 <_sbrk+0x64>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d102      	bne.n	8002f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f1c:	4b11      	ldr	r3, [pc, #68]	; (8002f64 <_sbrk+0x64>)
 8002f1e:	4a12      	ldr	r2, [pc, #72]	; (8002f68 <_sbrk+0x68>)
 8002f20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f22:	4b10      	ldr	r3, [pc, #64]	; (8002f64 <_sbrk+0x64>)
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4413      	add	r3, r2
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d207      	bcs.n	8002f40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f30:	f00a ff6e 	bl	800de10 <__errno>
 8002f34:	4603      	mov	r3, r0
 8002f36:	220c      	movs	r2, #12
 8002f38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f3e:	e009      	b.n	8002f54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f40:	4b08      	ldr	r3, [pc, #32]	; (8002f64 <_sbrk+0x64>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f46:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <_sbrk+0x64>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4a05      	ldr	r2, [pc, #20]	; (8002f64 <_sbrk+0x64>)
 8002f50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f52:	68fb      	ldr	r3, [r7, #12]
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3718      	adds	r7, #24
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20020000 	.word	0x20020000
 8002f60:	00000400 	.word	0x00000400
 8002f64:	2000081c 	.word	0x2000081c
 8002f68:	20003cd0 	.word	0x20003cd0

08002f6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f70:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <SystemInit+0x20>)
 8002f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f76:	4a05      	ldr	r2, [pc, #20]	; (8002f8c <SystemInit+0x20>)
 8002f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f80:	bf00      	nop
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000ed00 	.word	0xe000ed00

08002f90 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim2_ch1;
DMA_HandleTypeDef hdma_tim5_ch1;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b090      	sub	sp, #64	; 0x40
 8002f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f96:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	601a      	str	r2, [r3, #0]
 8002f9e:	605a      	str	r2, [r3, #4]
 8002fa0:	609a      	str	r2, [r3, #8]
 8002fa2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002fa4:	f107 031c 	add.w	r3, r7, #28
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
 8002fac:	605a      	str	r2, [r3, #4]
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	60da      	str	r2, [r3, #12]
 8002fb2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fb4:	f107 0314 	add.w	r3, r7, #20
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002fbe:	1d3b      	adds	r3, r7, #4
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	601a      	str	r2, [r3, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	609a      	str	r2, [r3, #8]
 8002fc8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fca:	4b35      	ldr	r3, [pc, #212]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fcc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002fd2:	4b33      	ldr	r3, [pc, #204]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd8:	4b31      	ldr	r3, [pc, #196]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002fde:	4b30      	ldr	r3, [pc, #192]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8002fe4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fe6:	4b2e      	ldr	r3, [pc, #184]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fec:	4b2c      	ldr	r3, [pc, #176]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ff2:	482b      	ldr	r0, [pc, #172]	; (80030a0 <MX_TIM2_Init+0x110>)
 8002ff4:	f008 fbfc 	bl	800b7f0 <HAL_TIM_Base_Init>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002ffe:	f7ff f869 	bl	80020d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003006:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003008:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800300c:	4619      	mov	r1, r3
 800300e:	4824      	ldr	r0, [pc, #144]	; (80030a0 <MX_TIM2_Init+0x110>)
 8003010:	f009 f8e2 	bl	800c1d8 <HAL_TIM_ConfigClockSource>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d001      	beq.n	800301e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800301a:	f7ff f85b 	bl	80020d4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800301e:	4820      	ldr	r0, [pc, #128]	; (80030a0 <MX_TIM2_Init+0x110>)
 8003020:	f008 fd3d 	bl	800ba9e <HAL_TIM_IC_Init>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800302a:	f7ff f853 	bl	80020d4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800302e:	2304      	movs	r3, #4
 8003030:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8003032:	2350      	movs	r3, #80	; 0x50
 8003034:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003036:	2300      	movs	r3, #0
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 800303a:	2300      	movs	r3, #0
 800303c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 800303e:	f107 031c 	add.w	r3, r7, #28
 8003042:	4619      	mov	r1, r3
 8003044:	4816      	ldr	r0, [pc, #88]	; (80030a0 <MX_TIM2_Init+0x110>)
 8003046:	f009 f98b 	bl	800c360 <HAL_TIM_SlaveConfigSynchro>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8003050:	f7ff f840 	bl	80020d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	480f      	ldr	r0, [pc, #60]	; (80030a0 <MX_TIM2_Init+0x110>)
 8003064:	f009 fdfe 	bl	800cc64 <HAL_TIMEx_MasterConfigSynchronization>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d001      	beq.n	8003072 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800306e:	f7ff f831 	bl	80020d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003072:	2300      	movs	r3, #0
 8003074:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003076:	2301      	movs	r3, #1
 8003078:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800307e:	2300      	movs	r3, #0
 8003080:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003082:	1d3b      	adds	r3, r7, #4
 8003084:	2200      	movs	r2, #0
 8003086:	4619      	mov	r1, r3
 8003088:	4805      	ldr	r0, [pc, #20]	; (80030a0 <MX_TIM2_Init+0x110>)
 800308a:	f009 f811 	bl	800c0b0 <HAL_TIM_IC_ConfigChannel>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_TIM2_Init+0x108>
  {
    Error_Handler();
 8003094:	f7ff f81e 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003098:	bf00      	nop
 800309a:	3740      	adds	r7, #64	; 0x40
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20003b78 	.word	0x20003b78

080030a4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b086      	sub	sp, #24
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030aa:	f107 0308 	add.w	r3, r7, #8
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]
 80030b4:	609a      	str	r2, [r3, #8]
 80030b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b8:	463b      	mov	r3, r7
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030c0:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <MX_TIM3_Init+0x94>)
 80030c2:	4a1e      	ldr	r2, [pc, #120]	; (800313c <MX_TIM3_Init+0x98>)
 80030c4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 80030c6:	4b1c      	ldr	r3, [pc, #112]	; (8003138 <MX_TIM3_Init+0x94>)
 80030c8:	f242 02cf 	movw	r2, #8399	; 0x20cf
 80030cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ce:	4b1a      	ldr	r3, [pc, #104]	; (8003138 <MX_TIM3_Init+0x94>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80030d4:	4b18      	ldr	r3, [pc, #96]	; (8003138 <MX_TIM3_Init+0x94>)
 80030d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80030da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030dc:	4b16      	ldr	r3, [pc, #88]	; (8003138 <MX_TIM3_Init+0x94>)
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e2:	4b15      	ldr	r3, [pc, #84]	; (8003138 <MX_TIM3_Init+0x94>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80030e8:	4813      	ldr	r0, [pc, #76]	; (8003138 <MX_TIM3_Init+0x94>)
 80030ea:	f008 fb81 	bl	800b7f0 <HAL_TIM_Base_Init>
 80030ee:	4603      	mov	r3, r0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d001      	beq.n	80030f8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80030f4:	f7fe ffee 	bl	80020d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80030fe:	f107 0308 	add.w	r3, r7, #8
 8003102:	4619      	mov	r1, r3
 8003104:	480c      	ldr	r0, [pc, #48]	; (8003138 <MX_TIM3_Init+0x94>)
 8003106:	f009 f867 	bl	800c1d8 <HAL_TIM_ConfigClockSource>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003110:	f7fe ffe0 	bl	80020d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003114:	2300      	movs	r3, #0
 8003116:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003118:	2300      	movs	r3, #0
 800311a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800311c:	463b      	mov	r3, r7
 800311e:	4619      	mov	r1, r3
 8003120:	4805      	ldr	r0, [pc, #20]	; (8003138 <MX_TIM3_Init+0x94>)
 8003122:	f009 fd9f 	bl	800cc64 <HAL_TIMEx_MasterConfigSynchronization>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d001      	beq.n	8003130 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800312c:	f7fe ffd2 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003130:	bf00      	nop
 8003132:	3718      	adds	r7, #24
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	20003a88 	.word	0x20003a88
 800313c:	40000400 	.word	0x40000400

08003140 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003146:	f107 0308 	add.w	r3, r7, #8
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	605a      	str	r2, [r3, #4]
 8003150:	609a      	str	r2, [r3, #8]
 8003152:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003154:	463b      	mov	r3, r7
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800315c:	4b1c      	ldr	r3, [pc, #112]	; (80031d0 <MX_TIM4_Init+0x90>)
 800315e:	4a1d      	ldr	r2, [pc, #116]	; (80031d4 <MX_TIM4_Init+0x94>)
 8003160:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 12-1;
 8003162:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <MX_TIM4_Init+0x90>)
 8003164:	220b      	movs	r2, #11
 8003166:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003168:	4b19      	ldr	r3, [pc, #100]	; (80031d0 <MX_TIM4_Init+0x90>)
 800316a:	2200      	movs	r2, #0
 800316c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 28-1;
 800316e:	4b18      	ldr	r3, [pc, #96]	; (80031d0 <MX_TIM4_Init+0x90>)
 8003170:	221b      	movs	r2, #27
 8003172:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003174:	4b16      	ldr	r3, [pc, #88]	; (80031d0 <MX_TIM4_Init+0x90>)
 8003176:	2200      	movs	r2, #0
 8003178:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800317a:	4b15      	ldr	r3, [pc, #84]	; (80031d0 <MX_TIM4_Init+0x90>)
 800317c:	2200      	movs	r2, #0
 800317e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003180:	4813      	ldr	r0, [pc, #76]	; (80031d0 <MX_TIM4_Init+0x90>)
 8003182:	f008 fb35 	bl	800b7f0 <HAL_TIM_Base_Init>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d001      	beq.n	8003190 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800318c:	f7fe ffa2 	bl	80020d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003194:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003196:	f107 0308 	add.w	r3, r7, #8
 800319a:	4619      	mov	r1, r3
 800319c:	480c      	ldr	r0, [pc, #48]	; (80031d0 <MX_TIM4_Init+0x90>)
 800319e:	f009 f81b 	bl	800c1d8 <HAL_TIM_ConfigClockSource>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80031a8:	f7fe ff94 	bl	80020d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ac:	2300      	movs	r3, #0
 80031ae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031b0:	2300      	movs	r3, #0
 80031b2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80031b4:	463b      	mov	r3, r7
 80031b6:	4619      	mov	r1, r3
 80031b8:	4805      	ldr	r0, [pc, #20]	; (80031d0 <MX_TIM4_Init+0x90>)
 80031ba:	f009 fd53 	bl	800cc64 <HAL_TIMEx_MasterConfigSynchronization>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80031c4:	f7fe ff86 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80031c8:	bf00      	nop
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	200039f8 	.word	0x200039f8
 80031d4:	40000800 	.word	0x40000800

080031d8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b090      	sub	sp, #64	; 0x40
 80031dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80031e2:	2200      	movs	r2, #0
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	605a      	str	r2, [r3, #4]
 80031e8:	609a      	str	r2, [r3, #8]
 80031ea:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80031ec:	f107 031c 	add.w	r3, r7, #28
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031fc:	f107 0314 	add.w	r3, r7, #20
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003206:	1d3b      	adds	r3, r7, #4
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003212:	4b35      	ldr	r3, [pc, #212]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003214:	4a35      	ldr	r2, [pc, #212]	; (80032ec <MX_TIM5_Init+0x114>)
 8003216:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003218:	4b33      	ldr	r3, [pc, #204]	; (80032e8 <MX_TIM5_Init+0x110>)
 800321a:	2200      	movs	r2, #0
 800321c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800321e:	4b32      	ldr	r3, [pc, #200]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003224:	4b30      	ldr	r3, [pc, #192]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003226:	f04f 32ff 	mov.w	r2, #4294967295
 800322a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800322c:	4b2e      	ldr	r3, [pc, #184]	; (80032e8 <MX_TIM5_Init+0x110>)
 800322e:	2200      	movs	r2, #0
 8003230:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003232:	4b2d      	ldr	r3, [pc, #180]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003234:	2200      	movs	r2, #0
 8003236:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003238:	482b      	ldr	r0, [pc, #172]	; (80032e8 <MX_TIM5_Init+0x110>)
 800323a:	f008 fad9 	bl	800b7f0 <HAL_TIM_Base_Init>
 800323e:	4603      	mov	r3, r0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d001      	beq.n	8003248 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8003244:	f7fe ff46 	bl	80020d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003248:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800324c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800324e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003252:	4619      	mov	r1, r3
 8003254:	4824      	ldr	r0, [pc, #144]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003256:	f008 ffbf 	bl	800c1d8 <HAL_TIM_ConfigClockSource>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d001      	beq.n	8003264 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8003260:	f7fe ff38 	bl	80020d4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003264:	4820      	ldr	r0, [pc, #128]	; (80032e8 <MX_TIM5_Init+0x110>)
 8003266:	f008 fc1a 	bl	800ba9e <HAL_TIM_IC_Init>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8003270:	f7fe ff30 	bl	80020d4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8003274:	2304      	movs	r3, #4
 8003276:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8003278:	2350      	movs	r3, #80	; 0x50
 800327a:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800327c:	2300      	movs	r3, #0
 800327e:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 8003284:	f107 031c 	add.w	r3, r7, #28
 8003288:	4619      	mov	r1, r3
 800328a:	4817      	ldr	r0, [pc, #92]	; (80032e8 <MX_TIM5_Init+0x110>)
 800328c:	f009 f868 	bl	800c360 <HAL_TIM_SlaveConfigSynchro>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <MX_TIM5_Init+0xc2>
  {
    Error_Handler();
 8003296:	f7fe ff1d 	bl	80020d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800329e:	2380      	movs	r3, #128	; 0x80
 80032a0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80032a2:	f107 0314 	add.w	r3, r7, #20
 80032a6:	4619      	mov	r1, r3
 80032a8:	480f      	ldr	r0, [pc, #60]	; (80032e8 <MX_TIM5_Init+0x110>)
 80032aa:	f009 fcdb 	bl	800cc64 <HAL_TIMEx_MasterConfigSynchronization>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_TIM5_Init+0xe0>
  {
    Error_Handler();
 80032b4:	f7fe ff0e 	bl	80020d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80032b8:	2300      	movs	r3, #0
 80032ba:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80032bc:	2301      	movs	r3, #1
 80032be:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80032c4:	2300      	movs	r3, #0
 80032c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80032c8:	1d3b      	adds	r3, r7, #4
 80032ca:	2200      	movs	r2, #0
 80032cc:	4619      	mov	r1, r3
 80032ce:	4806      	ldr	r0, [pc, #24]	; (80032e8 <MX_TIM5_Init+0x110>)
 80032d0:	f008 feee 	bl	800c0b0 <HAL_TIM_IC_ConfigChannel>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <MX_TIM5_Init+0x106>
  {
    Error_Handler();
 80032da:	f7fe fefb 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80032de:	bf00      	nop
 80032e0:	3740      	adds	r7, #64	; 0x40
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20003a40 	.word	0x20003a40
 80032ec:	40000c00 	.word	0x40000c00

080032f0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f6:	463b      	mov	r3, r7
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80032fe:	4b14      	ldr	r3, [pc, #80]	; (8003350 <MX_TIM6_Init+0x60>)
 8003300:	4a14      	ldr	r2, [pc, #80]	; (8003354 <MX_TIM6_Init+0x64>)
 8003302:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 20-1;
 8003304:	4b12      	ldr	r3, [pc, #72]	; (8003350 <MX_TIM6_Init+0x60>)
 8003306:	2213      	movs	r2, #19
 8003308:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800330a:	4b11      	ldr	r3, [pc, #68]	; (8003350 <MX_TIM6_Init+0x60>)
 800330c:	2200      	movs	r2, #0
 800330e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 84-1;
 8003310:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <MX_TIM6_Init+0x60>)
 8003312:	2253      	movs	r2, #83	; 0x53
 8003314:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003316:	4b0e      	ldr	r3, [pc, #56]	; (8003350 <MX_TIM6_Init+0x60>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800331c:	480c      	ldr	r0, [pc, #48]	; (8003350 <MX_TIM6_Init+0x60>)
 800331e:	f008 fa67 	bl	800b7f0 <HAL_TIM_Base_Init>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8003328:	f7fe fed4 	bl	80020d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800332c:	2300      	movs	r3, #0
 800332e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003330:	2300      	movs	r3, #0
 8003332:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003334:	463b      	mov	r3, r7
 8003336:	4619      	mov	r1, r3
 8003338:	4805      	ldr	r0, [pc, #20]	; (8003350 <MX_TIM6_Init+0x60>)
 800333a:	f009 fc93 	bl	800cc64 <HAL_TIMEx_MasterConfigSynchronization>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <MX_TIM6_Init+0x58>
  {
    Error_Handler();
 8003344:	f7fe fec6 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003348:	bf00      	nop
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}
 8003350:	20003b30 	.word	0x20003b30
 8003354:	40001000 	.word	0x40001000

08003358 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b08e      	sub	sp, #56	; 0x38
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003360:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	605a      	str	r2, [r3, #4]
 800336a:	609a      	str	r2, [r3, #8]
 800336c:	60da      	str	r2, [r3, #12]
 800336e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003378:	d165      	bne.n	8003446 <HAL_TIM_Base_MspInit+0xee>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800337a:	2300      	movs	r3, #0
 800337c:	623b      	str	r3, [r7, #32]
 800337e:	4b8f      	ldr	r3, [pc, #572]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003382:	4a8e      	ldr	r2, [pc, #568]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003384:	f043 0301 	orr.w	r3, r3, #1
 8003388:	6413      	str	r3, [r2, #64]	; 0x40
 800338a:	4b8c      	ldr	r3, [pc, #560]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	f003 0301 	and.w	r3, r3, #1
 8003392:	623b      	str	r3, [r7, #32]
 8003394:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003396:	2300      	movs	r3, #0
 8003398:	61fb      	str	r3, [r7, #28]
 800339a:	4b88      	ldr	r3, [pc, #544]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800339e:	4a87      	ldr	r2, [pc, #540]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80033a0:	f043 0301 	orr.w	r3, r3, #1
 80033a4:	6313      	str	r3, [r2, #48]	; 0x30
 80033a6:	4b85      	ldr	r3, [pc, #532]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	61fb      	str	r3, [r7, #28]
 80033b0:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80033b2:	2320      	movs	r3, #32
 80033b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033b6:	2302      	movs	r3, #2
 80033b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033be:	2300      	movs	r3, #0
 80033c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80033c2:	2301      	movs	r3, #1
 80033c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ca:	4619      	mov	r1, r3
 80033cc:	487c      	ldr	r0, [pc, #496]	; (80035c0 <HAL_TIM_Base_MspInit+0x268>)
 80033ce:	f007 f89f 	bl	800a510 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 80033d2:	4b7c      	ldr	r3, [pc, #496]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033d4:	4a7c      	ldr	r2, [pc, #496]	; (80035c8 <HAL_TIM_Base_MspInit+0x270>)
 80033d6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 80033d8:	4b7a      	ldr	r3, [pc, #488]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033da:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80033de:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033e0:	4b78      	ldr	r3, [pc, #480]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80033e6:	4b77      	ldr	r3, [pc, #476]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80033ec:	4b75      	ldr	r3, [pc, #468]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033f2:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80033f4:	4b73      	ldr	r3, [pc, #460]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033f6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033fa:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80033fc:	4b71      	ldr	r3, [pc, #452]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 80033fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003402:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8003404:	4b6f      	ldr	r3, [pc, #444]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 8003406:	f44f 7280 	mov.w	r2, #256	; 0x100
 800340a:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800340c:	4b6d      	ldr	r3, [pc, #436]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 800340e:	2200      	movs	r2, #0
 8003410:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003412:	4b6c      	ldr	r3, [pc, #432]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 8003414:	2200      	movs	r2, #0
 8003416:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8003418:	486a      	ldr	r0, [pc, #424]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 800341a:	f006 fc77 	bl	8009d0c <HAL_DMA_Init>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <HAL_TIM_Base_MspInit+0xd0>
    {
      Error_Handler();
 8003424:	f7fe fe56 	bl	80020d4 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a66      	ldr	r2, [pc, #408]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 800342c:	625a      	str	r2, [r3, #36]	; 0x24
 800342e:	4a65      	ldr	r2, [pc, #404]	; (80035c4 <HAL_TIM_Base_MspInit+0x26c>)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 1);
 8003434:	2201      	movs	r2, #1
 8003436:	2102      	movs	r1, #2
 8003438:	201c      	movs	r0, #28
 800343a:	f006 fc30 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800343e:	201c      	movs	r0, #28
 8003440:	f006 fc49 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003444:	e0b5      	b.n	80035b2 <HAL_TIM_Base_MspInit+0x25a>
  else if(tim_baseHandle->Instance==TIM3)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a60      	ldr	r2, [pc, #384]	; (80035cc <HAL_TIM_Base_MspInit+0x274>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d116      	bne.n	800347e <HAL_TIM_Base_MspInit+0x126>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003450:	2300      	movs	r3, #0
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	4b59      	ldr	r3, [pc, #356]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003458:	4a58      	ldr	r2, [pc, #352]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800345a:	f043 0302 	orr.w	r3, r3, #2
 800345e:	6413      	str	r3, [r2, #64]	; 0x40
 8003460:	4b56      	ldr	r3, [pc, #344]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 1);
 800346c:	2201      	movs	r2, #1
 800346e:	2103      	movs	r1, #3
 8003470:	201d      	movs	r0, #29
 8003472:	f006 fc14 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003476:	201d      	movs	r0, #29
 8003478:	f006 fc2d 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
}
 800347c:	e099      	b.n	80035b2 <HAL_TIM_Base_MspInit+0x25a>
  else if(tim_baseHandle->Instance==TIM4)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a53      	ldr	r2, [pc, #332]	; (80035d0 <HAL_TIM_Base_MspInit+0x278>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d116      	bne.n	80034b6 <HAL_TIM_Base_MspInit+0x15e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	4b4b      	ldr	r3, [pc, #300]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	4a4a      	ldr	r2, [pc, #296]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003492:	f043 0304 	orr.w	r3, r3, #4
 8003496:	6413      	str	r3, [r2, #64]	; 0x40
 8003498:	4b48      	ldr	r3, [pc, #288]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800349a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	617b      	str	r3, [r7, #20]
 80034a2:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80034a4:	2200      	movs	r2, #0
 80034a6:	2101      	movs	r1, #1
 80034a8:	201e      	movs	r0, #30
 80034aa:	f006 fbf8 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80034ae:	201e      	movs	r0, #30
 80034b0:	f006 fc11 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
}
 80034b4:	e07d      	b.n	80035b2 <HAL_TIM_Base_MspInit+0x25a>
  else if(tim_baseHandle->Instance==TIM5)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a46      	ldr	r2, [pc, #280]	; (80035d4 <HAL_TIM_Base_MspInit+0x27c>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d15d      	bne.n	800357c <HAL_TIM_Base_MspInit+0x224>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	4b3d      	ldr	r3, [pc, #244]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c8:	4a3c      	ldr	r2, [pc, #240]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034ca:	f043 0308 	orr.w	r3, r3, #8
 80034ce:	6413      	str	r3, [r2, #64]	; 0x40
 80034d0:	4b3a      	ldr	r3, [pc, #232]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	f003 0308 	and.w	r3, r3, #8
 80034d8:	613b      	str	r3, [r7, #16]
 80034da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034dc:	2300      	movs	r3, #0
 80034de:	60fb      	str	r3, [r7, #12]
 80034e0:	4b36      	ldr	r3, [pc, #216]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e4:	4a35      	ldr	r2, [pc, #212]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	6313      	str	r3, [r2, #48]	; 0x30
 80034ec:	4b33      	ldr	r3, [pc, #204]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 80034ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80034f8:	2301      	movs	r3, #1
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034fc:	2302      	movs	r3, #2
 80034fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003500:	2300      	movs	r3, #0
 8003502:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003504:	2300      	movs	r3, #0
 8003506:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003508:	2302      	movs	r3, #2
 800350a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003510:	4619      	mov	r1, r3
 8003512:	482b      	ldr	r0, [pc, #172]	; (80035c0 <HAL_TIM_Base_MspInit+0x268>)
 8003514:	f006 fffc 	bl	800a510 <HAL_GPIO_Init>
    hdma_tim5_ch1.Instance = DMA1_Stream2;
 8003518:	4b2f      	ldr	r3, [pc, #188]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 800351a:	4a30      	ldr	r2, [pc, #192]	; (80035dc <HAL_TIM_Base_MspInit+0x284>)
 800351c:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch1.Init.Channel = DMA_CHANNEL_6;
 800351e:	4b2e      	ldr	r3, [pc, #184]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003520:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8003524:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003526:	4b2c      	ldr	r3, [pc, #176]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003528:	2200      	movs	r2, #0
 800352a:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800352c:	4b2a      	ldr	r3, [pc, #168]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 800352e:	2200      	movs	r2, #0
 8003530:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003532:	4b29      	ldr	r3, [pc, #164]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003534:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003538:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800353a:	4b27      	ldr	r3, [pc, #156]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 800353c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003540:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003542:	4b25      	ldr	r3, [pc, #148]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003544:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003548:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch1.Init.Mode = DMA_CIRCULAR;
 800354a:	4b23      	ldr	r3, [pc, #140]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 800354c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003550:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003552:	4b21      	ldr	r3, [pc, #132]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003554:	2200      	movs	r2, #0
 8003556:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003558:	4b1f      	ldr	r3, [pc, #124]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 800355a:	2200      	movs	r2, #0
 800355c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch1) != HAL_OK)
 800355e:	481e      	ldr	r0, [pc, #120]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003560:	f006 fbd4 	bl	8009d0c <HAL_DMA_Init>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <HAL_TIM_Base_MspInit+0x216>
      Error_Handler();
 800356a:	f7fe fdb3 	bl	80020d4 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim5_ch1);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4a19      	ldr	r2, [pc, #100]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003572:	625a      	str	r2, [r3, #36]	; 0x24
 8003574:	4a18      	ldr	r2, [pc, #96]	; (80035d8 <HAL_TIM_Base_MspInit+0x280>)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6393      	str	r3, [r2, #56]	; 0x38
}
 800357a:	e01a      	b.n	80035b2 <HAL_TIM_Base_MspInit+0x25a>
  else if(tim_baseHandle->Instance==TIM6)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a17      	ldr	r2, [pc, #92]	; (80035e0 <HAL_TIM_Base_MspInit+0x288>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d115      	bne.n	80035b2 <HAL_TIM_Base_MspInit+0x25a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003586:	2300      	movs	r3, #0
 8003588:	60bb      	str	r3, [r7, #8]
 800358a:	4b0c      	ldr	r3, [pc, #48]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	4a0b      	ldr	r2, [pc, #44]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003590:	f043 0310 	orr.w	r3, r3, #16
 8003594:	6413      	str	r3, [r2, #64]	; 0x40
 8003596:	4b09      	ldr	r3, [pc, #36]	; (80035bc <HAL_TIM_Base_MspInit+0x264>)
 8003598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	60bb      	str	r3, [r7, #8]
 80035a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80035a2:	2200      	movs	r2, #0
 80035a4:	2100      	movs	r1, #0
 80035a6:	2036      	movs	r0, #54	; 0x36
 80035a8:	f006 fb79 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80035ac:	2036      	movs	r0, #54	; 0x36
 80035ae:	f006 fb92 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
}
 80035b2:	bf00      	nop
 80035b4:	3738      	adds	r7, #56	; 0x38
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800
 80035c0:	40020000 	.word	0x40020000
 80035c4:	20003998 	.word	0x20003998
 80035c8:	40026088 	.word	0x40026088
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40000800 	.word	0x40000800
 80035d4:	40000c00 	.word	0x40000c00
 80035d8:	20003ad0 	.word	0x20003ad0
 80035dc:	40026040 	.word	0x40026040
 80035e0:	40001000 	.word	0x40001000

080035e4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035e8:	4b11      	ldr	r3, [pc, #68]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 80035ea:	4a12      	ldr	r2, [pc, #72]	; (8003634 <MX_USART1_UART_Init+0x50>)
 80035ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 80035ee:	4b10      	ldr	r3, [pc, #64]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 80035f0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80035f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035f6:	4b0e      	ldr	r3, [pc, #56]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 80035fe:	2200      	movs	r2, #0
 8003600:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003602:	4b0b      	ldr	r3, [pc, #44]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 8003604:	2200      	movs	r2, #0
 8003606:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003608:	4b09      	ldr	r3, [pc, #36]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 800360a:	220c      	movs	r2, #12
 800360c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800360e:	4b08      	ldr	r3, [pc, #32]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 8003610:	2200      	movs	r2, #0
 8003612:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003614:	4b06      	ldr	r3, [pc, #24]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 8003616:	2200      	movs	r2, #0
 8003618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800361a:	4805      	ldr	r0, [pc, #20]	; (8003630 <MX_USART1_UART_Init+0x4c>)
 800361c:	f009 fbb2 	bl	800cd84 <HAL_UART_Init>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003626:	f7fe fd55 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800362a:	bf00      	nop
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	20003c20 	.word	0x20003c20
 8003634:	40011000 	.word	0x40011000

08003638 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800363c:	4b11      	ldr	r3, [pc, #68]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 800363e:	4a12      	ldr	r2, [pc, #72]	; (8003688 <MX_USART2_UART_Init+0x50>)
 8003640:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 921600;
 8003642:	4b10      	ldr	r3, [pc, #64]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 8003644:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8003648:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800364a:	4b0e      	ldr	r3, [pc, #56]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 800364c:	2200      	movs	r2, #0
 800364e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003650:	4b0c      	ldr	r3, [pc, #48]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 8003652:	2200      	movs	r2, #0
 8003654:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003656:	4b0b      	ldr	r3, [pc, #44]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 8003658:	2200      	movs	r2, #0
 800365a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800365c:	4b09      	ldr	r3, [pc, #36]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 800365e:	220c      	movs	r2, #12
 8003660:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003662:	4b08      	ldr	r3, [pc, #32]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 8003664:	2200      	movs	r2, #0
 8003666:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003668:	4b06      	ldr	r3, [pc, #24]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 800366a:	2200      	movs	r2, #0
 800366c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800366e:	4805      	ldr	r0, [pc, #20]	; (8003684 <MX_USART2_UART_Init+0x4c>)
 8003670:	f009 fb88 	bl	800cd84 <HAL_UART_Init>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800367a:	f7fe fd2b 	bl	80020d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20003c64 	.word	0x20003c64
 8003688:	40004400 	.word	0x40004400

0800368c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08c      	sub	sp, #48	; 0x30
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003694:	f107 031c 	add.w	r3, r7, #28
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	60da      	str	r2, [r3, #12]
 80036a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a61      	ldr	r2, [pc, #388]	; (8003830 <HAL_UART_MspInit+0x1a4>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d153      	bne.n	8003756 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	61bb      	str	r3, [r7, #24]
 80036b2:	4b60      	ldr	r3, [pc, #384]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	4a5f      	ldr	r2, [pc, #380]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036b8:	f043 0310 	orr.w	r3, r3, #16
 80036bc:	6453      	str	r3, [r2, #68]	; 0x44
 80036be:	4b5d      	ldr	r3, [pc, #372]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	f003 0310 	and.w	r3, r3, #16
 80036c6:	61bb      	str	r3, [r7, #24]
 80036c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ca:	2300      	movs	r3, #0
 80036cc:	617b      	str	r3, [r7, #20]
 80036ce:	4b59      	ldr	r3, [pc, #356]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d2:	4a58      	ldr	r2, [pc, #352]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036d4:	f043 0301 	orr.w	r3, r3, #1
 80036d8:	6313      	str	r3, [r2, #48]	; 0x30
 80036da:	4b56      	ldr	r3, [pc, #344]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	4b52      	ldr	r3, [pc, #328]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ee:	4a51      	ldr	r2, [pc, #324]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036f0:	f043 0302 	orr.w	r3, r3, #2
 80036f4:	6313      	str	r3, [r2, #48]	; 0x30
 80036f6:	4b4f      	ldr	r3, [pc, #316]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 80036f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003708:	2302      	movs	r3, #2
 800370a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800370c:	2300      	movs	r3, #0
 800370e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003710:	2303      	movs	r3, #3
 8003712:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003714:	2307      	movs	r3, #7
 8003716:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003718:	f107 031c 	add.w	r3, r7, #28
 800371c:	4619      	mov	r1, r3
 800371e:	4846      	ldr	r0, [pc, #280]	; (8003838 <HAL_UART_MspInit+0x1ac>)
 8003720:	f006 fef6 	bl	800a510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003724:	2340      	movs	r3, #64	; 0x40
 8003726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003728:	2302      	movs	r3, #2
 800372a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003730:	2303      	movs	r3, #3
 8003732:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003734:	2307      	movs	r3, #7
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003738:	f107 031c 	add.w	r3, r7, #28
 800373c:	4619      	mov	r1, r3
 800373e:	483f      	ldr	r0, [pc, #252]	; (800383c <HAL_UART_MspInit+0x1b0>)
 8003740:	f006 fee6 	bl	800a510 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003744:	2200      	movs	r2, #0
 8003746:	2100      	movs	r1, #0
 8003748:	2025      	movs	r0, #37	; 0x25
 800374a:	f006 faa8 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800374e:	2025      	movs	r0, #37	; 0x25
 8003750:	f006 fac1 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003754:	e067      	b.n	8003826 <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART2)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a39      	ldr	r2, [pc, #228]	; (8003840 <HAL_UART_MspInit+0x1b4>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d162      	bne.n	8003826 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]
 8003764:	4b33      	ldr	r3, [pc, #204]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 8003766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003768:	4a32      	ldr	r2, [pc, #200]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 800376a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800376e:	6413      	str	r3, [r2, #64]	; 0x40
 8003770:	4b30      	ldr	r3, [pc, #192]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 8003772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003774:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800377c:	2300      	movs	r3, #0
 800377e:	60bb      	str	r3, [r7, #8]
 8003780:	4b2c      	ldr	r3, [pc, #176]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 8003782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003784:	4a2b      	ldr	r2, [pc, #172]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 8003786:	f043 0301 	orr.w	r3, r3, #1
 800378a:	6313      	str	r3, [r2, #48]	; 0x30
 800378c:	4b29      	ldr	r3, [pc, #164]	; (8003834 <HAL_UART_MspInit+0x1a8>)
 800378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003798:	230c      	movs	r3, #12
 800379a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800379c:	2302      	movs	r3, #2
 800379e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037a0:	2300      	movs	r3, #0
 80037a2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a4:	2303      	movs	r3, #3
 80037a6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80037a8:	2307      	movs	r3, #7
 80037aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ac:	f107 031c 	add.w	r3, r7, #28
 80037b0:	4619      	mov	r1, r3
 80037b2:	4821      	ldr	r0, [pc, #132]	; (8003838 <HAL_UART_MspInit+0x1ac>)
 80037b4:	f006 feac 	bl	800a510 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80037b8:	4b22      	ldr	r3, [pc, #136]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037ba:	4a23      	ldr	r2, [pc, #140]	; (8003848 <HAL_UART_MspInit+0x1bc>)
 80037bc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80037be:	4b21      	ldr	r3, [pc, #132]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037c4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037c6:	4b1f      	ldr	r3, [pc, #124]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037c8:	2240      	movs	r2, #64	; 0x40
 80037ca:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037cc:	4b1d      	ldr	r3, [pc, #116]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80037d2:	4b1c      	ldr	r3, [pc, #112]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037d8:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037da:	4b1a      	ldr	r3, [pc, #104]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037dc:	2200      	movs	r2, #0
 80037de:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80037e0:	4b18      	ldr	r3, [pc, #96]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80037e6:	4b17      	ldr	r3, [pc, #92]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80037ec:	4b15      	ldr	r3, [pc, #84]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037ee:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037f2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037f4:	4b13      	ldr	r3, [pc, #76]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80037fa:	4812      	ldr	r0, [pc, #72]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 80037fc:	f006 fa86 	bl	8009d0c <HAL_DMA_Init>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_UART_MspInit+0x17e>
      Error_Handler();
 8003806:	f7fe fc65 	bl	80020d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a0d      	ldr	r2, [pc, #52]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 800380e:	635a      	str	r2, [r3, #52]	; 0x34
 8003810:	4a0c      	ldr	r2, [pc, #48]	; (8003844 <HAL_UART_MspInit+0x1b8>)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003816:	2200      	movs	r2, #0
 8003818:	2100      	movs	r1, #0
 800381a:	2026      	movs	r0, #38	; 0x26
 800381c:	f006 fa3f 	bl	8009c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003820:	2026      	movs	r0, #38	; 0x26
 8003822:	f006 fa58 	bl	8009cd6 <HAL_NVIC_EnableIRQ>
}
 8003826:	bf00      	nop
 8003828:	3730      	adds	r7, #48	; 0x30
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	40011000 	.word	0x40011000
 8003834:	40023800 	.word	0x40023800
 8003838:	40020000 	.word	0x40020000
 800383c:	40020400 	.word	0x40020400
 8003840:	40004400 	.word	0x40004400
 8003844:	20003bc0 	.word	0x20003bc0
 8003848:	400260a0 	.word	0x400260a0

0800384c <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit_DMA(&huart2, (uint8_t*)&ch, 1);
 8003854:	1d3b      	adds	r3, r7, #4
 8003856:	2201      	movs	r2, #1
 8003858:	4619      	mov	r1, r3
 800385a:	4804      	ldr	r0, [pc, #16]	; (800386c <__io_putchar+0x20>)
 800385c:	f009 fba2 	bl	800cfa4 <HAL_UART_Transmit_DMA>
  return ch;
 8003860:	687b      	ldr	r3, [r7, #4]
}
 8003862:	4618      	mov	r0, r3
 8003864:	3708      	adds	r7, #8
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20003c64 	.word	0x20003c64

08003870 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003870:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003874:	480d      	ldr	r0, [pc, #52]	; (80038ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003876:	490e      	ldr	r1, [pc, #56]	; (80038b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003878:	4a0e      	ldr	r2, [pc, #56]	; (80038b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800387a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800387c:	e002      	b.n	8003884 <LoopCopyDataInit>

0800387e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800387e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003880:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003882:	3304      	adds	r3, #4

08003884 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003884:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003886:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003888:	d3f9      	bcc.n	800387e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800388a:	4a0b      	ldr	r2, [pc, #44]	; (80038b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800388c:	4c0b      	ldr	r4, [pc, #44]	; (80038bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800388e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003890:	e001      	b.n	8003896 <LoopFillZerobss>

08003892 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003892:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003894:	3204      	adds	r2, #4

08003896 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003896:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003898:	d3fb      	bcc.n	8003892 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800389a:	f7ff fb67 	bl	8002f6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800389e:	f00a fabd 	bl	800de1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038a2:	f7fd fded 	bl	8001480 <main>
  bx  lr    
 80038a6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038b0:	200007c0 	.word	0x200007c0
  ldr r2, =_sidata
 80038b4:	08017958 	.word	0x08017958
  ldr r2, =_sbss
 80038b8:	200007c0 	.word	0x200007c0
  ldr r4, =_ebss
 80038bc:	20003ccc 	.word	0x20003ccc

080038c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038c0:	e7fe      	b.n	80038c0 <ADC_IRQHandler>

080038c2 <ADS8688_Init>:
#include "ADS8688.h"

/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b086      	sub	sp, #24
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	60f8      	str	r0, [r7, #12]
 80038ca:	60b9      	str	r1, [r7, #8]
 80038cc:	607a      	str	r2, [r7, #4]
 80038ce:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	68ba      	ldr	r2, [r7, #8]
 80038d4:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	887a      	ldrh	r2, [r7, #2]
 80038e0:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 80038e2:	2300      	movs	r3, #0
 80038e4:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 80038e6:	2300      	movs	r3, #0
 80038e8:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 80038ea:	f107 0314 	add.w	r3, r7, #20
 80038ee:	461a      	mov	r2, r3
 80038f0:	2185      	movs	r1, #133	; 0x85
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8b8 	bl	8003a68 <ADS_Cmd_Write>
 80038f8:	4603      	mov	r3, r0
 80038fa:	461a      	mov	r2, r3
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	4413      	add	r3, r2
 8003900:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8003902:	2064      	movs	r0, #100	; 0x64
 8003904:	f006 f8cc 	bl	8009aa0 <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, NO_OP, ads_data);
 8003908:	f107 0314 	add.w	r3, r7, #20
 800390c:	461a      	mov	r2, r3
 800390e:	2100      	movs	r1, #0
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f8a9 	bl	8003a68 <ADS_Cmd_Write>
 8003916:	4603      	mov	r3, r0
 8003918:	461a      	mov	r2, r3
 800391a:	7dfb      	ldrb	r3, [r7, #23]
 800391c:	4413      	add	r3, r2
 800391e:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003920:	200a      	movs	r0, #10
 8003922:	f006 f8bd 	bl	8009aa0 <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x03;
 8003926:	2303      	movs	r3, #3
 8003928:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 800392a:	f107 0314 	add.w	r3, r7, #20
 800392e:	461a      	mov	r2, r3
 8003930:	2101      	movs	r1, #1
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f000 f85d 	bl	80039f2 <ADS_Prog_Write>
 8003938:	4603      	mov	r3, r0
 800393a:	461a      	mov	r2, r3
 800393c:	7dfb      	ldrb	r3, [r7, #23]
 800393e:	4413      	add	r3, r2
 8003940:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003942:	200a      	movs	r0, #10
 8003944:	f006 f8ac 	bl	8009aa0 <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8003948:	2303      	movs	r3, #3
 800394a:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, F_S, ads_data);
 800394c:	f107 0314 	add.w	r3, r7, #20
 8003950:	461a      	mov	r2, r3
 8003952:	2103      	movs	r1, #3
 8003954:	68f8      	ldr	r0, [r7, #12]
 8003956:	f000 f84c 	bl	80039f2 <ADS_Prog_Write>
 800395a:	4603      	mov	r3, r0
 800395c:	461a      	mov	r2, r3
 800395e:	7dfb      	ldrb	r3, [r7, #23]
 8003960:	4413      	add	r3, r2
 8003962:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003964:	200a      	movs	r0, #10
 8003966:	f006 f89b 	bl	8009aa0 <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = IR_5V;
 800396a:	2301      	movs	r3, #1
 800396c:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_0, ads_data);
 800396e:	f107 0314 	add.w	r3, r7, #20
 8003972:	461a      	mov	r2, r3
 8003974:	2105      	movs	r1, #5
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f83b 	bl	80039f2 <ADS_Prog_Write>
 800397c:	4603      	mov	r3, r0
 800397e:	461a      	mov	r2, r3
 8003980:	7dfb      	ldrb	r3, [r7, #23]
 8003982:	4413      	add	r3, r2
 8003984:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8003986:	200a      	movs	r0, #10
 8003988:	f006 f88a 	bl	8009aa0 <HAL_Delay>
	ads_data[0] = IR_5V;
 800398c:	2301      	movs	r3, #1
 800398e:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHIR_1, ads_data);
 8003990:	f107 0314 	add.w	r3, r7, #20
 8003994:	461a      	mov	r2, r3
 8003996:	2106      	movs	r1, #6
 8003998:	68f8      	ldr	r0, [r7, #12]
 800399a:	f000 f82a 	bl	80039f2 <ADS_Prog_Write>
 800399e:	4603      	mov	r3, r0
 80039a0:	461a      	mov	r2, r3
 80039a2:	7dfb      	ldrb	r3, [r7, #23]
 80039a4:	4413      	add	r3, r2
 80039a6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80039a8:	200a      	movs	r0, #10
 80039aa:	f006 f879 	bl	8009aa0 <HAL_Delay>
	ads_data[0] = 0xfc;
 80039ae:	23fc      	movs	r3, #252	; 0xfc
 80039b0:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CH_PD, ads_data);
 80039b2:	f107 0314 	add.w	r3, r7, #20
 80039b6:	461a      	mov	r2, r3
 80039b8:	2102      	movs	r1, #2
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f819 	bl	80039f2 <ADS_Prog_Write>
 80039c0:	4603      	mov	r3, r0
 80039c2:	461a      	mov	r2, r3
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
 80039c6:	4413      	add	r3, r2
 80039c8:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80039ca:	200a      	movs	r0, #10
 80039cc:	f006 f868 	bl	8009aa0 <HAL_Delay>
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 80039d0:	f107 0314 	add.w	r3, r7, #20
 80039d4:	461a      	mov	r2, r3
 80039d6:	21a0      	movs	r1, #160	; 0xa0
 80039d8:	68f8      	ldr	r0, [r7, #12]
 80039da:	f000 f845 	bl	8003a68 <ADS_Cmd_Write>
 80039de:	4603      	mov	r3, r0
 80039e0:	461a      	mov	r2, r3
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
 80039e4:	4413      	add	r3, r2
 80039e6:	75fb      	strb	r3, [r7, #23]

	return state;
 80039e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3718      	adds	r7, #24
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}

080039f2 <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b088      	sub	sp, #32
 80039f6:	af02      	add	r7, sp, #8
 80039f8:	60f8      	str	r0, [r7, #12]
 80039fa:	460b      	mov	r3, r1
 80039fc:	607a      	str	r2, [r7, #4]
 80039fe:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	753b      	strb	r3, [r7, #20]
 8003a06:	7afb      	ldrb	r3, [r7, #11]
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	b25b      	sxtb	r3, r3
 8003a0c:	f043 0301 	orr.w	r3, r3, #1
 8003a10:	b25b      	sxtb	r3, r3
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6858      	ldr	r0, [r3, #4]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	891b      	ldrh	r3, [r3, #8]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	4619      	mov	r1, r3
 8003a22:	f006 ff11 	bl	800a848 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	f107 0210 	add.w	r2, r7, #16
 8003a2e:	f107 0114 	add.w	r1, r7, #20
 8003a32:	230a      	movs	r3, #10
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	2302      	movs	r3, #2
 8003a38:	f007 fc29 	bl	800b28e <HAL_SPI_TransmitReceive>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6858      	ldr	r0, [r3, #4]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	891b      	ldrh	r3, [r3, #8]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	f006 fefc 	bl	800a848 <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 8003a50:	7cfa      	ldrb	r2, [r7, #19]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	701a      	strb	r2, [r3, #0]
	return ret;
 8003a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3718      	adds	r7, #24
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b088      	sub	sp, #32
 8003a6c:	af02      	add	r7, sp, #8
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	460b      	mov	r3, r1
 8003a72:	607a      	str	r2, [r7, #4]
 8003a74:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8003a76:	2300      	movs	r3, #0
 8003a78:	753b      	strb	r3, [r7, #20]
 8003a7a:	7afb      	ldrb	r3, [r7, #11]
 8003a7c:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6858      	ldr	r0, [r3, #4]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	891b      	ldrh	r3, [r3, #8]
 8003a86:	2200      	movs	r2, #0
 8003a88:	4619      	mov	r1, r3
 8003a8a:	f006 fedd 	bl	800a848 <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6818      	ldr	r0, [r3, #0]
 8003a92:	f107 0210 	add.w	r2, r7, #16
 8003a96:	f107 0114 	add.w	r1, r7, #20
 8003a9a:	230a      	movs	r3, #10
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	f007 fbf5 	bl	800b28e <HAL_SPI_TransmitReceive>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6858      	ldr	r0, [r3, #4]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	891b      	ldrh	r3, [r3, #8]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	f006 fec8 	bl	800a848 <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 8003ab8:	7cba      	ldrb	r2, [r7, #18]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	7cfa      	ldrb	r2, [r7, #19]
 8003ac4:	701a      	strb	r2, [r3, #0]
	return ret;
 8003ac6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <ADS_Read_All_Raw>:

HAL_StatusTypeDef ADS_Read_All_Raw(ADS8688 *ads, uint16_t *data) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b086      	sub	sp, #24
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t ads_raw[2];
	for(int i=0; i<CHNS_NUM_READ; i++) {
 8003ada:	2300      	movs	r3, #0
 8003adc:	613b      	str	r3, [r7, #16]
 8003ade:	e018      	b.n	8003b12 <ADS_Read_All_Raw+0x42>
	  ret = ADS_Cmd_Write(ads, NO_OP, ads_raw);
 8003ae0:	f107 030c 	add.w	r3, r7, #12
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f7ff ffbd 	bl	8003a68 <ADS_Cmd_Write>
 8003aee:	4603      	mov	r3, r0
 8003af0:	75fb      	strb	r3, [r7, #23]
	  data[i] = (ads_raw[1]<<8|ads_raw[0]);
 8003af2:	7b7b      	ldrb	r3, [r7, #13]
 8003af4:	021b      	lsls	r3, r3, #8
 8003af6:	b21a      	sxth	r2, r3
 8003af8:	7b3b      	ldrb	r3, [r7, #12]
 8003afa:	b21b      	sxth	r3, r3
 8003afc:	4313      	orrs	r3, r2
 8003afe:	b219      	sxth	r1, r3
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	683a      	ldr	r2, [r7, #0]
 8003b06:	4413      	add	r3, r2
 8003b08:	b28a      	uxth	r2, r1
 8003b0a:	801a      	strh	r2, [r3, #0]
	for(int i=0; i<CHNS_NUM_READ; i++) {
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	3301      	adds	r3, #1
 8003b10:	613b      	str	r3, [r7, #16]
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	dde3      	ble.n	8003ae0 <ADS_Read_All_Raw+0x10>
	}
	return ret;
 8003b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3718      	adds	r7, #24
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
	...

08003b24 <IIC_Init>:


//myiic.c_op
//IIC
void IIC_Init(void)
{
 8003b24:	b480      	push	{r7}
 8003b26:	af00      	add	r7, sp, #0
//   GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
//   GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
//   GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
//   GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//
//   GPIO_Init(GPIOB, &GPIO_InitStructure);//
	IIC_SCL=1;
 8003b28:	4b05      	ldr	r3, [pc, #20]	; (8003b40 <IIC_Init+0x1c>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;
 8003b2e:	4b05      	ldr	r3, [pc, #20]	; (8003b44 <IIC_Init+0x20>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	601a      	str	r2, [r3, #0]
}
 8003b34:	bf00      	nop
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	424082a0 	.word	0x424082a0
 8003b44:	424082a4 	.word	0x424082a4

08003b48 <IIC_Start>:
//IIC
void IIC_Start(void)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
	SDA_OUT();     //sda
 8003b4c:	4b0f      	ldr	r3, [pc, #60]	; (8003b8c <IIC_Start+0x44>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a0e      	ldr	r2, [pc, #56]	; (8003b8c <IIC_Start+0x44>)
 8003b52:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003b56:	6013      	str	r3, [r2, #0]
 8003b58:	4b0c      	ldr	r3, [pc, #48]	; (8003b8c <IIC_Start+0x44>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a0b      	ldr	r2, [pc, #44]	; (8003b8c <IIC_Start+0x44>)
 8003b5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b62:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;
 8003b64:	4b0a      	ldr	r3, [pc, #40]	; (8003b90 <IIC_Start+0x48>)
 8003b66:	2201      	movs	r2, #1
 8003b68:	601a      	str	r2, [r3, #0]
	IIC_SCL=1;
 8003b6a:	4b0a      	ldr	r3, [pc, #40]	; (8003b94 <IIC_Start+0x4c>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8003b70:	2004      	movs	r0, #4
 8003b72:	f7fe fab7 	bl	80020e4 <delay_us>
 	IIC_SDA=0;//START:when CLK is high,DATA change form high to low
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <IIC_Start+0x48>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
 	delay_us(4);
 8003b7c:	2004      	movs	r0, #4
 8003b7e:	f7fe fab1 	bl	80020e4 <delay_us>
	IIC_SCL=0;//I2C
 8003b82:	4b04      	ldr	r3, [pc, #16]	; (8003b94 <IIC_Start+0x4c>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]
}
 8003b88:	bf00      	nop
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40020400 	.word	0x40020400
 8003b90:	424082a4 	.word	0x424082a4
 8003b94:	424082a0 	.word	0x424082a0

08003b98 <IIC_Stop>:
//IIC
void IIC_Stop(void)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	af00      	add	r7, sp, #0
	SDA_OUT();//sda
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <IIC_Stop+0x44>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a0e      	ldr	r2, [pc, #56]	; (8003bdc <IIC_Stop+0x44>)
 8003ba2:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003ba6:	6013      	str	r3, [r2, #0]
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	; (8003bdc <IIC_Stop+0x44>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a0b      	ldr	r2, [pc, #44]	; (8003bdc <IIC_Stop+0x44>)
 8003bae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003bb2:	6013      	str	r3, [r2, #0]
	IIC_SCL=0;
 8003bb4:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <IIC_Stop+0x48>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 8003bba:	4b0a      	ldr	r3, [pc, #40]	; (8003be4 <IIC_Stop+0x4c>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8003bc0:	2004      	movs	r0, #4
 8003bc2:	f7fe fa8f 	bl	80020e4 <delay_us>
	IIC_SCL=1;
 8003bc6:	4b06      	ldr	r3, [pc, #24]	; (8003be0 <IIC_Stop+0x48>)
 8003bc8:	2201      	movs	r2, #1
 8003bca:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;//I2C
 8003bcc:	4b05      	ldr	r3, [pc, #20]	; (8003be4 <IIC_Stop+0x4c>)
 8003bce:	2201      	movs	r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]
	delay_us(4);
 8003bd2:	2004      	movs	r0, #4
 8003bd4:	f7fe fa86 	bl	80020e4 <delay_us>
}
 8003bd8:	bf00      	nop
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	40020400 	.word	0x40020400
 8003be0:	424082a0 	.word	0x424082a0
 8003be4:	424082a4 	.word	0x424082a4

08003be8 <IIC_Wait_Ack>:
//
//1
//        0
u8 IIC_Wait_Ack(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
	u8 ucErrTime=0;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA
 8003bf2:	4b16      	ldr	r3, [pc, #88]	; (8003c4c <IIC_Wait_Ack+0x64>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a15      	ldr	r2, [pc, #84]	; (8003c4c <IIC_Wait_Ack+0x64>)
 8003bf8:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	4b13      	ldr	r3, [pc, #76]	; (8003c4c <IIC_Wait_Ack+0x64>)
 8003c00:	4a12      	ldr	r2, [pc, #72]	; (8003c4c <IIC_Wait_Ack+0x64>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;HAL_Delay(1);
 8003c06:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <IIC_Wait_Ack+0x68>)
 8003c08:	2201      	movs	r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	2001      	movs	r0, #1
 8003c0e:	f005 ff47 	bl	8009aa0 <HAL_Delay>
	IIC_SCL=1;HAL_Delay(1);
 8003c12:	4b10      	ldr	r3, [pc, #64]	; (8003c54 <IIC_Wait_Ack+0x6c>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	2001      	movs	r0, #1
 8003c1a:	f005 ff41 	bl	8009aa0 <HAL_Delay>
	while(READ_SDA)
 8003c1e:	e009      	b.n	8003c34 <IIC_Wait_Ack+0x4c>
	{
		ucErrTime++;
 8003c20:	79fb      	ldrb	r3, [r7, #7]
 8003c22:	3301      	adds	r3, #1
 8003c24:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>250)
 8003c26:	79fb      	ldrb	r3, [r7, #7]
 8003c28:	2bfa      	cmp	r3, #250	; 0xfa
 8003c2a:	d903      	bls.n	8003c34 <IIC_Wait_Ack+0x4c>
		{
			IIC_Stop();
 8003c2c:	f7ff ffb4 	bl	8003b98 <IIC_Stop>
			return 1;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e007      	b.n	8003c44 <IIC_Wait_Ack+0x5c>
	while(READ_SDA)
 8003c34:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <IIC_Wait_Ack+0x70>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1f1      	bne.n	8003c20 <IIC_Wait_Ack+0x38>
		}
	}
	IIC_SCL=0;//0
 8003c3c:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <IIC_Wait_Ack+0x6c>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	601a      	str	r2, [r3, #0]
	return 0;
 8003c42:	2300      	movs	r3, #0
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40020400 	.word	0x40020400
 8003c50:	424082a4 	.word	0x424082a4
 8003c54:	424082a0 	.word	0x424082a0
 8003c58:	42408224 	.word	0x42408224

08003c5c <IIC_Ack>:
//ACK
void IIC_Ack(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8003c60:	4b0f      	ldr	r3, [pc, #60]	; (8003ca0 <IIC_Ack+0x44>)
 8003c62:	2200      	movs	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8003c66:	4b0f      	ldr	r3, [pc, #60]	; (8003ca4 <IIC_Ack+0x48>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a0e      	ldr	r2, [pc, #56]	; (8003ca4 <IIC_Ack+0x48>)
 8003c6c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	4b0c      	ldr	r3, [pc, #48]	; (8003ca4 <IIC_Ack+0x48>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a0b      	ldr	r2, [pc, #44]	; (8003ca4 <IIC_Ack+0x48>)
 8003c78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c7c:	6013      	str	r3, [r2, #0]
	IIC_SDA=0;
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <IIC_Ack+0x4c>)
 8003c80:	2200      	movs	r2, #0
 8003c82:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8003c84:	2002      	movs	r0, #2
 8003c86:	f7fe fa2d 	bl	80020e4 <delay_us>
	IIC_SCL=1;
 8003c8a:	4b05      	ldr	r3, [pc, #20]	; (8003ca0 <IIC_Ack+0x44>)
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8003c90:	2002      	movs	r0, #2
 8003c92:	f7fe fa27 	bl	80020e4 <delay_us>
	IIC_SCL=0;
 8003c96:	4b02      	ldr	r3, [pc, #8]	; (8003ca0 <IIC_Ack+0x44>)
 8003c98:	2200      	movs	r2, #0
 8003c9a:	601a      	str	r2, [r3, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	424082a0 	.word	0x424082a0
 8003ca4:	40020400 	.word	0x40020400
 8003ca8:	424082a4 	.word	0x424082a4

08003cac <IIC_NAck>:
//ACK
void IIC_NAck(void)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <IIC_NAck+0x44>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 8003cb6:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <IIC_NAck+0x48>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a0e      	ldr	r2, [pc, #56]	; (8003cf4 <IIC_NAck+0x48>)
 8003cbc:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	4b0c      	ldr	r3, [pc, #48]	; (8003cf4 <IIC_NAck+0x48>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a0b      	ldr	r2, [pc, #44]	; (8003cf4 <IIC_NAck+0x48>)
 8003cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ccc:	6013      	str	r3, [r2, #0]
	IIC_SDA=1;
 8003cce:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <IIC_NAck+0x4c>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8003cd4:	2002      	movs	r0, #2
 8003cd6:	f7fe fa05 	bl	80020e4 <delay_us>
	IIC_SCL=1;
 8003cda:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <IIC_NAck+0x44>)
 8003cdc:	2201      	movs	r2, #1
 8003cde:	601a      	str	r2, [r3, #0]
	delay_us(2);
 8003ce0:	2002      	movs	r0, #2
 8003ce2:	f7fe f9ff 	bl	80020e4 <delay_us>
	IIC_SCL=0;
 8003ce6:	4b02      	ldr	r3, [pc, #8]	; (8003cf0 <IIC_NAck+0x44>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
}
 8003cec:	bf00      	nop
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	424082a0 	.word	0x424082a0
 8003cf4:	40020400 	.word	0x40020400
 8003cf8:	424082a4 	.word	0x424082a4

08003cfc <IIC_Send_Byte>:
//IIC
//
//1
//0
void IIC_Send_Byte(u8 txd)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	4603      	mov	r3, r0
 8003d04:	71fb      	strb	r3, [r7, #7]
    u8 t;
	SDA_OUT();
 8003d06:	4b1a      	ldr	r3, [pc, #104]	; (8003d70 <IIC_Send_Byte+0x74>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a19      	ldr	r2, [pc, #100]	; (8003d70 <IIC_Send_Byte+0x74>)
 8003d0c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	4b17      	ldr	r3, [pc, #92]	; (8003d70 <IIC_Send_Byte+0x74>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a16      	ldr	r2, [pc, #88]	; (8003d70 <IIC_Send_Byte+0x74>)
 8003d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d1c:	6013      	str	r3, [r2, #0]
    IIC_SCL=0;//
 8003d1e:	4b15      	ldr	r3, [pc, #84]	; (8003d74 <IIC_Send_Byte+0x78>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8003d24:	2300      	movs	r3, #0
 8003d26:	73fb      	strb	r3, [r7, #15]
 8003d28:	e019      	b.n	8003d5e <IIC_Send_Byte+0x62>
    {
        IIC_SDA=(txd&0x80)>>7;
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	09db      	lsrs	r3, r3, #7
 8003d2e:	b2da      	uxtb	r2, r3
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <IIC_Send_Byte+0x7c>)
 8003d32:	601a      	str	r2, [r3, #0]
        txd<<=1;
 8003d34:	79fb      	ldrb	r3, [r7, #7]
 8003d36:	005b      	lsls	r3, r3, #1
 8003d38:	71fb      	strb	r3, [r7, #7]
		delay_us(2);   //TEA5767
 8003d3a:	2002      	movs	r0, #2
 8003d3c:	f7fe f9d2 	bl	80020e4 <delay_us>
		IIC_SCL=1;
 8003d40:	4b0c      	ldr	r3, [pc, #48]	; (8003d74 <IIC_Send_Byte+0x78>)
 8003d42:	2201      	movs	r2, #1
 8003d44:	601a      	str	r2, [r3, #0]
		delay_us(2);
 8003d46:	2002      	movs	r0, #2
 8003d48:	f7fe f9cc 	bl	80020e4 <delay_us>
		IIC_SCL=0;
 8003d4c:	4b09      	ldr	r3, [pc, #36]	; (8003d74 <IIC_Send_Byte+0x78>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	601a      	str	r2, [r3, #0]
		delay_us(2);
 8003d52:	2002      	movs	r0, #2
 8003d54:	f7fe f9c6 	bl	80020e4 <delay_us>
    for(t=0;t<8;t++)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b07      	cmp	r3, #7
 8003d62:	d9e2      	bls.n	8003d2a <IIC_Send_Byte+0x2e>
    }
}
 8003d64:	bf00      	nop
 8003d66:	bf00      	nop
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40020400 	.word	0x40020400
 8003d74:	424082a0 	.word	0x424082a0
 8003d78:	424082a4 	.word	0x424082a4

08003d7c <IIC_Read_Byte>:
//1ack=1ACKack=0nACK
u8 IIC_Read_Byte(unsigned char ack)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	4603      	mov	r3, r0
 8003d84:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 8003d86:	2300      	movs	r3, #0
 8003d88:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA
 8003d8a:	4b1b      	ldr	r3, [pc, #108]	; (8003df8 <IIC_Read_Byte+0x7c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a1a      	ldr	r2, [pc, #104]	; (8003df8 <IIC_Read_Byte+0x7c>)
 8003d90:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	4b18      	ldr	r3, [pc, #96]	; (8003df8 <IIC_Read_Byte+0x7c>)
 8003d98:	4a17      	ldr	r2, [pc, #92]	; (8003df8 <IIC_Read_Byte+0x7c>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	6013      	str	r3, [r2, #0]
    for(i=0;i<8;i++ )
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
 8003da2:	e018      	b.n	8003dd6 <IIC_Read_Byte+0x5a>
	{
        IIC_SCL=0;
 8003da4:	4b15      	ldr	r3, [pc, #84]	; (8003dfc <IIC_Read_Byte+0x80>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
        delay_us(2);
 8003daa:	2002      	movs	r0, #2
 8003dac:	f7fe f99a 	bl	80020e4 <delay_us>
		IIC_SCL=1;
 8003db0:	4b12      	ldr	r3, [pc, #72]	; (8003dfc <IIC_Read_Byte+0x80>)
 8003db2:	2201      	movs	r2, #1
 8003db4:	601a      	str	r2, [r3, #0]
        receive<<=1;
 8003db6:	7bbb      	ldrb	r3, [r7, #14]
 8003db8:	005b      	lsls	r3, r3, #1
 8003dba:	73bb      	strb	r3, [r7, #14]
        if(READ_SDA)receive++;
 8003dbc:	4b10      	ldr	r3, [pc, #64]	; (8003e00 <IIC_Read_Byte+0x84>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d002      	beq.n	8003dca <IIC_Read_Byte+0x4e>
 8003dc4:	7bbb      	ldrb	r3, [r7, #14]
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	73bb      	strb	r3, [r7, #14]
        delay_us(1);
 8003dca:	2001      	movs	r0, #1
 8003dcc:	f7fe f98a 	bl	80020e4 <delay_us>
    for(i=0;i<8;i++ )
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	3301      	adds	r3, #1
 8003dd4:	73fb      	strb	r3, [r7, #15]
 8003dd6:	7bfb      	ldrb	r3, [r7, #15]
 8003dd8:	2b07      	cmp	r3, #7
 8003dda:	d9e3      	bls.n	8003da4 <IIC_Read_Byte+0x28>
    }
    if (!ack)
 8003ddc:	79fb      	ldrb	r3, [r7, #7]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d102      	bne.n	8003de8 <IIC_Read_Byte+0x6c>
        IIC_NAck();//nACK
 8003de2:	f7ff ff63 	bl	8003cac <IIC_NAck>
 8003de6:	e001      	b.n	8003dec <IIC_Read_Byte+0x70>
    else
        IIC_Ack(); //ACK
 8003de8:	f7ff ff38 	bl	8003c5c <IIC_Ack>
    return receive;
 8003dec:	7bbb      	ldrb	r3, [r7, #14]
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40020400 	.word	0x40020400
 8003dfc:	424082a0 	.word	0x424082a0
 8003e00:	42408224 	.word	0x42408224

08003e04 <AT24CXX_Init>:


//24cxx.c_op
//IIC
void AT24CXX_Init(void)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	af00      	add	r7, sp, #0
	IIC_Init();//IIC
 8003e08:	f7ff fe8c 	bl	8003b24 <IIC_Init>
}
 8003e0c:	bf00      	nop
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <AT24CXX_ReadOneByte>:
//AT24CXX
//ReadAddr:
//  :
u8 AT24CXX_ReadOneByte(u16 ReadAddr)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b084      	sub	sp, #16
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	4603      	mov	r3, r0
 8003e18:	80fb      	strh	r3, [r7, #6]
	u8 temp=0;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
    IIC_Start();
 8003e1e:	f7ff fe93 	bl	8003b48 <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	   //
		IIC_Wait_Ack();
		IIC_Send_Byte(ReadAddr>>8);//
	}else IIC_Send_Byte(0XA0+((ReadAddr/256)<<1));   //0XA0,
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	0a1b      	lsrs	r3, r3, #8
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	3b60      	subs	r3, #96	; 0x60
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff ff62 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003e38:	f7ff fed6 	bl	8003be8 <IIC_Wait_Ack>
    IIC_Send_Byte(ReadAddr%256);   //
 8003e3c:	88fb      	ldrh	r3, [r7, #6]
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	4618      	mov	r0, r3
 8003e42:	f7ff ff5b 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003e46:	f7ff fecf 	bl	8003be8 <IIC_Wait_Ack>
	IIC_Start();
 8003e4a:	f7ff fe7d 	bl	8003b48 <IIC_Start>
	IIC_Send_Byte(0XA1);           //
 8003e4e:	20a1      	movs	r0, #161	; 0xa1
 8003e50:	f7ff ff54 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003e54:	f7ff fec8 	bl	8003be8 <IIC_Wait_Ack>
    temp=IIC_Read_Byte(0);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f7ff ff8f 	bl	8003d7c <IIC_Read_Byte>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	73fb      	strb	r3, [r7, #15]
    IIC_Stop();//
 8003e62:	f7ff fe99 	bl	8003b98 <IIC_Stop>
	return temp;
 8003e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	3710      	adds	r7, #16
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	bd80      	pop	{r7, pc}

08003e70 <AT24CXX_WriteOneByte>:
//AT24CXX
//WriteAddr  :
//DataToWrite:
void AT24CXX_WriteOneByte(u16 WriteAddr,u8 DataToWrite)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	80fb      	strh	r3, [r7, #6]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	717b      	strb	r3, [r7, #5]
    IIC_Start();
 8003e80:	f7ff fe62 	bl	8003b48 <IIC_Start>
	if(EE_TYPE>AT24C16)
	{
		IIC_Send_Byte(0XA0);	    //
		IIC_Wait_Ack();
		IIC_Send_Byte(WriteAddr>>8);//
	}else IIC_Send_Byte(0XA0+((WriteAddr/256)<<1));   //0XA0,
 8003e84:	88fb      	ldrh	r3, [r7, #6]
 8003e86:	0a1b      	lsrs	r3, r3, #8
 8003e88:	b29b      	uxth	r3, r3
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	3b60      	subs	r3, #96	; 0x60
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff ff31 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003e9a:	f7ff fea5 	bl	8003be8 <IIC_Wait_Ack>
    IIC_Send_Byte(WriteAddr%256);   //
 8003e9e:	88fb      	ldrh	r3, [r7, #6]
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff ff2a 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003ea8:	f7ff fe9e 	bl	8003be8 <IIC_Wait_Ack>
	IIC_Send_Byte(DataToWrite);     //
 8003eac:	797b      	ldrb	r3, [r7, #5]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff ff24 	bl	8003cfc <IIC_Send_Byte>
	IIC_Wait_Ack();
 8003eb4:	f7ff fe98 	bl	8003be8 <IIC_Wait_Ack>
    IIC_Stop();//
 8003eb8:	f7ff fe6e 	bl	8003b98 <IIC_Stop>
	//delay_ms(10);
	HAL_Delay(10);
 8003ebc:	200a      	movs	r0, #10
 8003ebe:	f005 fdef 	bl	8009aa0 <HAL_Delay>
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <AT24CXX_WriteLenByte>:
//16bit32bit.
//WriteAddr  :
//DataToWrite:
//Len        :2,4
void AT24CXX_WriteLenByte(u16 WriteAddr,u32 DataToWrite,u8 Len)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	6039      	str	r1, [r7, #0]
 8003ed4:	80fb      	strh	r3, [r7, #6]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	717b      	strb	r3, [r7, #5]
	u8 t;
	for(t=0;t<Len;t++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	73fb      	strb	r3, [r7, #15]
 8003ede:	e010      	b.n	8003f02 <AT24CXX_WriteLenByte+0x38>
	{
		AT24CXX_WriteOneByte(WriteAddr+t,(DataToWrite>>(8*t))&0xff);
 8003ee0:	7bfb      	ldrb	r3, [r7, #15]
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	88fb      	ldrh	r3, [r7, #6]
 8003ee6:	4413      	add	r3, r2
 8003ee8:	b298      	uxth	r0, r3
 8003eea:	7bfb      	ldrb	r3, [r7, #15]
 8003eec:	00db      	lsls	r3, r3, #3
 8003eee:	683a      	ldr	r2, [r7, #0]
 8003ef0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	f7ff ffba 	bl	8003e70 <AT24CXX_WriteOneByte>
	for(t=0;t<Len;t++)
 8003efc:	7bfb      	ldrb	r3, [r7, #15]
 8003efe:	3301      	adds	r3, #1
 8003f00:	73fb      	strb	r3, [r7, #15]
 8003f02:	7bfa      	ldrb	r2, [r7, #15]
 8003f04:	797b      	ldrb	r3, [r7, #5]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d3ea      	bcc.n	8003ee0 <AT24CXX_WriteLenByte+0x16>
	}
}
 8003f0a:	bf00      	nop
 8003f0c:	bf00      	nop
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <AT24CXX_ReadLenByte>:
//16bit32bit.
//ReadAddr   :
//     :
//Len        :2,4
u32 AT24CXX_ReadLenByte(u16 ReadAddr,u8 Len)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	460a      	mov	r2, r1
 8003f1e:	80fb      	strh	r3, [r7, #6]
 8003f20:	4613      	mov	r3, r2
 8003f22:	717b      	strb	r3, [r7, #5]
	u8 t;
	u32 temp=0;
 8003f24:	2300      	movs	r3, #0
 8003f26:	60bb      	str	r3, [r7, #8]
	for(t=0;t<Len;t++)
 8003f28:	2300      	movs	r3, #0
 8003f2a:	73fb      	strb	r3, [r7, #15]
 8003f2c:	e018      	b.n	8003f60 <AT24CXX_ReadLenByte+0x4c>
	{
		temp<<=8;
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	021b      	lsls	r3, r3, #8
 8003f32:	60bb      	str	r3, [r7, #8]
		temp+=AT24CXX_ReadOneByte(ReadAddr+Len-t-1);
 8003f34:	797b      	ldrb	r3, [r7, #5]
 8003f36:	b29a      	uxth	r2, r3
 8003f38:	88fb      	ldrh	r3, [r7, #6]
 8003f3a:	4413      	add	r3, r2
 8003f3c:	b29a      	uxth	r2, r3
 8003f3e:	7bfb      	ldrb	r3, [r7, #15]
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	1ad3      	subs	r3, r2, r3
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b01      	subs	r3, #1
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7ff ff60 	bl	8003e10 <AT24CXX_ReadOneByte>
 8003f50:	4603      	mov	r3, r0
 8003f52:	461a      	mov	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4413      	add	r3, r2
 8003f58:	60bb      	str	r3, [r7, #8]
	for(t=0;t<Len;t++)
 8003f5a:	7bfb      	ldrb	r3, [r7, #15]
 8003f5c:	3301      	adds	r3, #1
 8003f5e:	73fb      	strb	r3, [r7, #15]
 8003f60:	7bfa      	ldrb	r2, [r7, #15]
 8003f62:	797b      	ldrb	r3, [r7, #5]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d3e2      	bcc.n	8003f2e <AT24CXX_ReadLenByte+0x1a>
	}
	return temp;
 8003f68:	68bb      	ldr	r3, [r7, #8]
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
	...

08003f74 <TP_Write_Byte>:

//SPI
//IC1byte
//num:
void TP_Write_Byte(u8 num)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b084      	sub	sp, #16
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	71fb      	strb	r3, [r7, #7]
	u8 count = 0;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	73fb      	strb	r3, [r7, #15]
	for (count = 0; count < 8; count++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
 8003f86:	e019      	b.n	8003fbc <TP_Write_Byte+0x48>
	{
		if (num & 0x80)
 8003f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	da03      	bge.n	8003f98 <TP_Write_Byte+0x24>
			TDIN = 1;
 8003f90:	4b0e      	ldr	r3, [pc, #56]	; (8003fcc <TP_Write_Byte+0x58>)
 8003f92:	2201      	movs	r2, #1
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	e002      	b.n	8003f9e <TP_Write_Byte+0x2a>
		else
			TDIN = 0;
 8003f98:	4b0c      	ldr	r3, [pc, #48]	; (8003fcc <TP_Write_Byte+0x58>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	601a      	str	r2, [r3, #0]
		num <<= 1;
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	71fb      	strb	r3, [r7, #7]
		TCLK = 0;
 8003fa4:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <TP_Write_Byte+0x5c>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	601a      	str	r2, [r3, #0]
		delay_us(1);
 8003faa:	2001      	movs	r0, #1
 8003fac:	f7fe f89a 	bl	80020e4 <delay_us>
		TCLK = 1; //
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <TP_Write_Byte+0x5c>)
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	601a      	str	r2, [r3, #0]
	for (count = 0; count < 8; count++)
 8003fb6:	7bfb      	ldrb	r3, [r7, #15]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	73fb      	strb	r3, [r7, #15]
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b07      	cmp	r3, #7
 8003fc0:	d9e2      	bls.n	8003f88 <TP_Write_Byte+0x14>
	}
}
 8003fc2:	bf00      	nop
 8003fc4:	bf00      	nop
 8003fc6:	3710      	adds	r7, #16
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	bd80      	pop	{r7, pc}
 8003fcc:	424282ac 	.word	0x424282ac
 8003fd0:	42408280 	.word	0x42408280

08003fd4 <TP_Read_AD>:
//SPI
//ICadc
//CMD:
//:
u16 TP_Read_AD(u8 CMD)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	4603      	mov	r3, r0
 8003fdc:	71fb      	strb	r3, [r7, #7]
	u8 count = 0;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	73fb      	strb	r3, [r7, #15]
	u16 Num = 0;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	81bb      	strh	r3, [r7, #12]
	TCLK = 0;			//
 8003fe6:	4b23      	ldr	r3, [pc, #140]	; (8004074 <TP_Read_AD+0xa0>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]
	TDIN = 0;			//
 8003fec:	4b22      	ldr	r3, [pc, #136]	; (8004078 <TP_Read_AD+0xa4>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
	TCS = 0;			//IC
 8003ff2:	4b22      	ldr	r3, [pc, #136]	; (800407c <TP_Read_AD+0xa8>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]
	TP_Write_Byte(CMD); //
 8003ff8:	79fb      	ldrb	r3, [r7, #7]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7ff ffba 	bl	8003f74 <TP_Write_Byte>
	delay_us(6);		//ADS78466us
 8004000:	2006      	movs	r0, #6
 8004002:	f7fe f86f 	bl	80020e4 <delay_us>
	TCLK = 0;
 8004006:	4b1b      	ldr	r3, [pc, #108]	; (8004074 <TP_Read_AD+0xa0>)
 8004008:	2200      	movs	r2, #0
 800400a:	601a      	str	r2, [r3, #0]
	delay_us(1);
 800400c:	2001      	movs	r0, #1
 800400e:	f7fe f869 	bl	80020e4 <delay_us>
	TCLK = 1; //1BUSY
 8004012:	4b18      	ldr	r3, [pc, #96]	; (8004074 <TP_Read_AD+0xa0>)
 8004014:	2201      	movs	r2, #1
 8004016:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8004018:	2001      	movs	r0, #1
 800401a:	f7fe f863 	bl	80020e4 <delay_us>
	TCLK = 0;
 800401e:	4b15      	ldr	r3, [pc, #84]	; (8004074 <TP_Read_AD+0xa0>)
 8004020:	2200      	movs	r2, #0
 8004022:	601a      	str	r2, [r3, #0]
	for (count = 0; count < 16; count++) //16,12
 8004024:	2300      	movs	r3, #0
 8004026:	73fb      	strb	r3, [r7, #15]
 8004028:	e015      	b.n	8004056 <TP_Read_AD+0x82>
	{
		Num <<= 1;
 800402a:	89bb      	ldrh	r3, [r7, #12]
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	81bb      	strh	r3, [r7, #12]
		TCLK = 0; //
 8004030:	4b10      	ldr	r3, [pc, #64]	; (8004074 <TP_Read_AD+0xa0>)
 8004032:	2200      	movs	r2, #0
 8004034:	601a      	str	r2, [r3, #0]
		delay_us(1);
 8004036:	2001      	movs	r0, #1
 8004038:	f7fe f854 	bl	80020e4 <delay_us>
		TCLK = 1;
 800403c:	4b0d      	ldr	r3, [pc, #52]	; (8004074 <TP_Read_AD+0xa0>)
 800403e:	2201      	movs	r2, #1
 8004040:	601a      	str	r2, [r3, #0]
		if (DOUT)
 8004042:	4b0f      	ldr	r3, [pc, #60]	; (8004080 <TP_Read_AD+0xac>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <TP_Read_AD+0x7c>
			Num++;
 800404a:	89bb      	ldrh	r3, [r7, #12]
 800404c:	3301      	adds	r3, #1
 800404e:	81bb      	strh	r3, [r7, #12]
	for (count = 0; count < 16; count++) //16,12
 8004050:	7bfb      	ldrb	r3, [r7, #15]
 8004052:	3301      	adds	r3, #1
 8004054:	73fb      	strb	r3, [r7, #15]
 8004056:	7bfb      	ldrb	r3, [r7, #15]
 8004058:	2b0f      	cmp	r3, #15
 800405a:	d9e6      	bls.n	800402a <TP_Read_AD+0x56>
	}
	Num >>= 4; //12.
 800405c:	89bb      	ldrh	r3, [r7, #12]
 800405e:	091b      	lsrs	r3, r3, #4
 8004060:	81bb      	strh	r3, [r7, #12]
	TCS = 1;   //
 8004062:	4b06      	ldr	r3, [pc, #24]	; (800407c <TP_Read_AD+0xa8>)
 8004064:	2201      	movs	r2, #1
 8004066:	601a      	str	r2, [r3, #0]
	return (Num);
 8004068:	89bb      	ldrh	r3, [r7, #12]
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	42408280 	.word	0x42408280
 8004078:	424282ac 	.word	0x424282ac
 800407c:	424102b4 	.word	0x424102b4
 8004080:	42408208 	.word	0x42408208

08004084 <TP_Read_XOY>:
//xy:CMD_RDX/CMD_RDY
//:
#define READ_TIMES 5 //
#define LOST_VAL 1	 //
u16 TP_Read_XOY(u8 xy)
{
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b089      	sub	sp, #36	; 0x24
 8004088:	af00      	add	r7, sp, #0
 800408a:	4603      	mov	r3, r0
 800408c:	71fb      	strb	r3, [r7, #7]
	u16 i, j;
	u16 buf[READ_TIMES];
	u16 sum = 0;
 800408e:	2300      	movs	r3, #0
 8004090:	837b      	strh	r3, [r7, #26]
	u16 temp;
	for (i = 0; i < READ_TIMES; i++)
 8004092:	2300      	movs	r3, #0
 8004094:	83fb      	strh	r3, [r7, #30]
 8004096:	e00f      	b.n	80040b8 <TP_Read_XOY+0x34>
		buf[i] = TP_Read_AD(xy);
 8004098:	8bfc      	ldrh	r4, [r7, #30]
 800409a:	79fb      	ldrb	r3, [r7, #7]
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff ff99 	bl	8003fd4 <TP_Read_AD>
 80040a2:	4603      	mov	r3, r0
 80040a4:	461a      	mov	r2, r3
 80040a6:	0063      	lsls	r3, r4, #1
 80040a8:	f107 0120 	add.w	r1, r7, #32
 80040ac:	440b      	add	r3, r1
 80040ae:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (i = 0; i < READ_TIMES; i++)
 80040b2:	8bfb      	ldrh	r3, [r7, #30]
 80040b4:	3301      	adds	r3, #1
 80040b6:	83fb      	strh	r3, [r7, #30]
 80040b8:	8bfb      	ldrh	r3, [r7, #30]
 80040ba:	2b04      	cmp	r3, #4
 80040bc:	d9ec      	bls.n	8004098 <TP_Read_XOY+0x14>
	for (i = 0; i < READ_TIMES - 1; i++) //
 80040be:	2300      	movs	r3, #0
 80040c0:	83fb      	strh	r3, [r7, #30]
 80040c2:	e03b      	b.n	800413c <TP_Read_XOY+0xb8>
	{
		for (j = i + 1; j < READ_TIMES; j++)
 80040c4:	8bfb      	ldrh	r3, [r7, #30]
 80040c6:	3301      	adds	r3, #1
 80040c8:	83bb      	strh	r3, [r7, #28]
 80040ca:	e031      	b.n	8004130 <TP_Read_XOY+0xac>
		{
			if (buf[i] > buf[j]) //
 80040cc:	8bfb      	ldrh	r3, [r7, #30]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	f107 0220 	add.w	r2, r7, #32
 80040d4:	4413      	add	r3, r2
 80040d6:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 80040da:	8bbb      	ldrh	r3, [r7, #28]
 80040dc:	005b      	lsls	r3, r3, #1
 80040de:	f107 0120 	add.w	r1, r7, #32
 80040e2:	440b      	add	r3, r1
 80040e4:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d91e      	bls.n	800412a <TP_Read_XOY+0xa6>
			{
				temp = buf[i];
 80040ec:	8bfb      	ldrh	r3, [r7, #30]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	f107 0220 	add.w	r2, r7, #32
 80040f4:	4413      	add	r3, r2
 80040f6:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80040fa:	833b      	strh	r3, [r7, #24]
				buf[i] = buf[j];
 80040fc:	8bbb      	ldrh	r3, [r7, #28]
 80040fe:	8bfa      	ldrh	r2, [r7, #30]
 8004100:	005b      	lsls	r3, r3, #1
 8004102:	f107 0120 	add.w	r1, r7, #32
 8004106:	440b      	add	r3, r1
 8004108:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 800410c:	0053      	lsls	r3, r2, #1
 800410e:	f107 0220 	add.w	r2, r7, #32
 8004112:	4413      	add	r3, r2
 8004114:	460a      	mov	r2, r1
 8004116:	f823 2c14 	strh.w	r2, [r3, #-20]
				buf[j] = temp;
 800411a:	8bbb      	ldrh	r3, [r7, #28]
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	f107 0220 	add.w	r2, r7, #32
 8004122:	4413      	add	r3, r2
 8004124:	8b3a      	ldrh	r2, [r7, #24]
 8004126:	f823 2c14 	strh.w	r2, [r3, #-20]
		for (j = i + 1; j < READ_TIMES; j++)
 800412a:	8bbb      	ldrh	r3, [r7, #28]
 800412c:	3301      	adds	r3, #1
 800412e:	83bb      	strh	r3, [r7, #28]
 8004130:	8bbb      	ldrh	r3, [r7, #28]
 8004132:	2b04      	cmp	r3, #4
 8004134:	d9ca      	bls.n	80040cc <TP_Read_XOY+0x48>
	for (i = 0; i < READ_TIMES - 1; i++) //
 8004136:	8bfb      	ldrh	r3, [r7, #30]
 8004138:	3301      	adds	r3, #1
 800413a:	83fb      	strh	r3, [r7, #30]
 800413c:	8bfb      	ldrh	r3, [r7, #30]
 800413e:	2b03      	cmp	r3, #3
 8004140:	d9c0      	bls.n	80040c4 <TP_Read_XOY+0x40>
			}
		}
	}
	sum = 0;
 8004142:	2300      	movs	r3, #0
 8004144:	837b      	strh	r3, [r7, #26]
	for (i = LOST_VAL; i < READ_TIMES - LOST_VAL; i++)
 8004146:	2301      	movs	r3, #1
 8004148:	83fb      	strh	r3, [r7, #30]
 800414a:	e00c      	b.n	8004166 <TP_Read_XOY+0xe2>
		sum += buf[i];
 800414c:	8bfb      	ldrh	r3, [r7, #30]
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	f107 0220 	add.w	r2, r7, #32
 8004154:	4413      	add	r3, r2
 8004156:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800415a:	8b7b      	ldrh	r3, [r7, #26]
 800415c:	4413      	add	r3, r2
 800415e:	837b      	strh	r3, [r7, #26]
	for (i = LOST_VAL; i < READ_TIMES - LOST_VAL; i++)
 8004160:	8bfb      	ldrh	r3, [r7, #30]
 8004162:	3301      	adds	r3, #1
 8004164:	83fb      	strh	r3, [r7, #30]
 8004166:	8bfb      	ldrh	r3, [r7, #30]
 8004168:	2b03      	cmp	r3, #3
 800416a:	d9ef      	bls.n	800414c <TP_Read_XOY+0xc8>
	temp = sum / (READ_TIMES - 2 * LOST_VAL);
 800416c:	8b7b      	ldrh	r3, [r7, #26]
 800416e:	4a05      	ldr	r2, [pc, #20]	; (8004184 <TP_Read_XOY+0x100>)
 8004170:	fba2 2303 	umull	r2, r3, r2, r3
 8004174:	085b      	lsrs	r3, r3, #1
 8004176:	833b      	strh	r3, [r7, #24]
	return temp;
 8004178:	8b3b      	ldrh	r3, [r7, #24]
}
 800417a:	4618      	mov	r0, r3
 800417c:	3724      	adds	r7, #36	; 0x24
 800417e:	46bd      	mov	sp, r7
 8004180:	bd90      	pop	{r4, r7, pc}
 8004182:	bf00      	nop
 8004184:	aaaaaaab 	.word	0xaaaaaaab

08004188 <TP_Read_XY>:
//x,y
//100.
//x,y:
//:0,;1,
u8 TP_Read_XY(u16 *x, u16 *y)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
	u16 xtemp, ytemp;
	xtemp = TP_Read_XOY(CMD_RDX);
 8004192:	4b0c      	ldr	r3, [pc, #48]	; (80041c4 <TP_Read_XY+0x3c>)
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff ff74 	bl	8004084 <TP_Read_XOY>
 800419c:	4603      	mov	r3, r0
 800419e:	81fb      	strh	r3, [r7, #14]
	ytemp = TP_Read_XOY(CMD_RDY);
 80041a0:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <TP_Read_XY+0x40>)
 80041a2:	781b      	ldrb	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ff6d 	bl	8004084 <TP_Read_XOY>
 80041aa:	4603      	mov	r3, r0
 80041ac:	81bb      	strh	r3, [r7, #12]
	//if(xtemp<100||ytemp<100)return 0;//
	*x = xtemp;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	89fa      	ldrh	r2, [r7, #14]
 80041b2:	801a      	strh	r2, [r3, #0]
	*y = ytemp;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	89ba      	ldrh	r2, [r7, #12]
 80041b8:	801a      	strh	r2, [r3, #0]
	return 1; //
 80041ba:	2301      	movs	r3, #1
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	200005dc 	.word	0x200005dc
 80041c8:	200005dd 	.word	0x200005dd

080041cc <TP_Read_XY2>:
//
//x,y:
//:0,;1,
#define ERR_RANGE 50 //
u8 TP_Read_XY2(u16 *x, u16 *y)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b086      	sub	sp, #24
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
	u16 x1, y1;
	u16 x2, y2;
	u8 flag;
	flag = TP_Read_XY(&x1, &y1);
 80041d6:	f107 0212 	add.w	r2, r7, #18
 80041da:	f107 0314 	add.w	r3, r7, #20
 80041de:	4611      	mov	r1, r2
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff ffd1 	bl	8004188 <TP_Read_XY>
 80041e6:	4603      	mov	r3, r0
 80041e8:	75fb      	strb	r3, [r7, #23]
	if (flag == 0)
 80041ea:	7dfb      	ldrb	r3, [r7, #23]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d101      	bne.n	80041f4 <TP_Read_XY2+0x28>
		return (0);
 80041f0:	2300      	movs	r3, #0
 80041f2:	e049      	b.n	8004288 <TP_Read_XY2+0xbc>
	flag = TP_Read_XY(&x2, &y2);
 80041f4:	f107 020e 	add.w	r2, r7, #14
 80041f8:	f107 0310 	add.w	r3, r7, #16
 80041fc:	4611      	mov	r1, r2
 80041fe:	4618      	mov	r0, r3
 8004200:	f7ff ffc2 	bl	8004188 <TP_Read_XY>
 8004204:	4603      	mov	r3, r0
 8004206:	75fb      	strb	r3, [r7, #23]
	if (flag == 0)
 8004208:	7dfb      	ldrb	r3, [r7, #23]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <TP_Read_XY2+0x46>
		return (0);
 800420e:	2300      	movs	r3, #0
 8004210:	e03a      	b.n	8004288 <TP_Read_XY2+0xbc>
	if (((x2 <= x1 && x1 < x2 + ERR_RANGE) || (x1 <= x2 && x2 < x1 + ERR_RANGE)) //+-50
 8004212:	8a3a      	ldrh	r2, [r7, #16]
 8004214:	8abb      	ldrh	r3, [r7, #20]
 8004216:	429a      	cmp	r2, r3
 8004218:	d804      	bhi.n	8004224 <TP_Read_XY2+0x58>
 800421a:	8a3b      	ldrh	r3, [r7, #16]
 800421c:	3331      	adds	r3, #49	; 0x31
 800421e:	8aba      	ldrh	r2, [r7, #20]
 8004220:	4293      	cmp	r3, r2
 8004222:	da08      	bge.n	8004236 <TP_Read_XY2+0x6a>
 8004224:	8aba      	ldrh	r2, [r7, #20]
 8004226:	8a3b      	ldrh	r3, [r7, #16]
 8004228:	429a      	cmp	r2, r3
 800422a:	d82c      	bhi.n	8004286 <TP_Read_XY2+0xba>
 800422c:	8abb      	ldrh	r3, [r7, #20]
 800422e:	3331      	adds	r3, #49	; 0x31
 8004230:	8a3a      	ldrh	r2, [r7, #16]
 8004232:	4293      	cmp	r3, r2
 8004234:	db27      	blt.n	8004286 <TP_Read_XY2+0xba>
		&& ((y2 <= y1 && y1 < y2 + ERR_RANGE) || (y1 <= y2 && y2 < y1 + ERR_RANGE)))
 8004236:	89fa      	ldrh	r2, [r7, #14]
 8004238:	8a7b      	ldrh	r3, [r7, #18]
 800423a:	429a      	cmp	r2, r3
 800423c:	d804      	bhi.n	8004248 <TP_Read_XY2+0x7c>
 800423e:	89fb      	ldrh	r3, [r7, #14]
 8004240:	3331      	adds	r3, #49	; 0x31
 8004242:	8a7a      	ldrh	r2, [r7, #18]
 8004244:	4293      	cmp	r3, r2
 8004246:	da08      	bge.n	800425a <TP_Read_XY2+0x8e>
 8004248:	8a7a      	ldrh	r2, [r7, #18]
 800424a:	89fb      	ldrh	r3, [r7, #14]
 800424c:	429a      	cmp	r2, r3
 800424e:	d81a      	bhi.n	8004286 <TP_Read_XY2+0xba>
 8004250:	8a7b      	ldrh	r3, [r7, #18]
 8004252:	3331      	adds	r3, #49	; 0x31
 8004254:	89fa      	ldrh	r2, [r7, #14]
 8004256:	4293      	cmp	r3, r2
 8004258:	db15      	blt.n	8004286 <TP_Read_XY2+0xba>
	{
		*x = (x1 + x2) / 2;
 800425a:	8abb      	ldrh	r3, [r7, #20]
 800425c:	461a      	mov	r2, r3
 800425e:	8a3b      	ldrh	r3, [r7, #16]
 8004260:	4413      	add	r3, r2
 8004262:	0fda      	lsrs	r2, r3, #31
 8004264:	4413      	add	r3, r2
 8004266:	105b      	asrs	r3, r3, #1
 8004268:	b29a      	uxth	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	801a      	strh	r2, [r3, #0]
		*y = (y1 + y2) / 2;
 800426e:	8a7b      	ldrh	r3, [r7, #18]
 8004270:	461a      	mov	r2, r3
 8004272:	89fb      	ldrh	r3, [r7, #14]
 8004274:	4413      	add	r3, r2
 8004276:	0fda      	lsrs	r2, r3, #31
 8004278:	4413      	add	r3, r2
 800427a:	105b      	asrs	r3, r3, #1
 800427c:	b29a      	uxth	r2, r3
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	801a      	strh	r2, [r3, #0]
		return 1;
 8004282:	2301      	movs	r3, #1
 8004284:	e000      	b.n	8004288 <TP_Read_XY2+0xbc>
	}
	else
		return 0;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3718      	adds	r7, #24
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <TP_Drow_Touch_Point>:
//
//
//x,y:
//color:
void TP_Drow_Touch_Point(u16 x, u16 y, u16 color)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	4603      	mov	r3, r0
 8004298:	80fb      	strh	r3, [r7, #6]
 800429a:	460b      	mov	r3, r1
 800429c:	80bb      	strh	r3, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	807b      	strh	r3, [r7, #2]
	POINT_COLOR = color;
 80042a2:	4a24      	ldr	r2, [pc, #144]	; (8004334 <TP_Drow_Touch_Point+0xa4>)
 80042a4:	887b      	ldrh	r3, [r7, #2]
 80042a6:	8013      	strh	r3, [r2, #0]
	LCD_DrawLine(x - 12, y, x + 13, y); //
 80042a8:	88fb      	ldrh	r3, [r7, #6]
 80042aa:	3b0c      	subs	r3, #12
 80042ac:	b298      	uxth	r0, r3
 80042ae:	88fb      	ldrh	r3, [r7, #6]
 80042b0:	330d      	adds	r3, #13
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	88bb      	ldrh	r3, [r7, #4]
 80042b6:	88b9      	ldrh	r1, [r7, #4]
 80042b8:	f005 f8c6 	bl	8009448 <LCD_DrawLine>
	LCD_DrawLine(x, y - 12, x, y + 13); //
 80042bc:	88bb      	ldrh	r3, [r7, #4]
 80042be:	3b0c      	subs	r3, #12
 80042c0:	b299      	uxth	r1, r3
 80042c2:	88bb      	ldrh	r3, [r7, #4]
 80042c4:	330d      	adds	r3, #13
 80042c6:	b29b      	uxth	r3, r3
 80042c8:	88fa      	ldrh	r2, [r7, #6]
 80042ca:	88f8      	ldrh	r0, [r7, #6]
 80042cc:	f005 f8bc 	bl	8009448 <LCD_DrawLine>
	LCD_DrawPoint(x + 1, y + 1);
 80042d0:	88fb      	ldrh	r3, [r7, #6]
 80042d2:	3301      	adds	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	88bb      	ldrh	r3, [r7, #4]
 80042d8:	3301      	adds	r3, #1
 80042da:	b29b      	uxth	r3, r3
 80042dc:	4619      	mov	r1, r3
 80042de:	4610      	mov	r0, r2
 80042e0:	f001 fa36 	bl	8005750 <LCD_DrawPoint>
	LCD_DrawPoint(x - 1, y + 1);
 80042e4:	88fb      	ldrh	r3, [r7, #6]
 80042e6:	3b01      	subs	r3, #1
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	88bb      	ldrh	r3, [r7, #4]
 80042ec:	3301      	adds	r3, #1
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	4619      	mov	r1, r3
 80042f2:	4610      	mov	r0, r2
 80042f4:	f001 fa2c 	bl	8005750 <LCD_DrawPoint>
	LCD_DrawPoint(x + 1, y - 1);
 80042f8:	88fb      	ldrh	r3, [r7, #6]
 80042fa:	3301      	adds	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	88bb      	ldrh	r3, [r7, #4]
 8004300:	3b01      	subs	r3, #1
 8004302:	b29b      	uxth	r3, r3
 8004304:	4619      	mov	r1, r3
 8004306:	4610      	mov	r0, r2
 8004308:	f001 fa22 	bl	8005750 <LCD_DrawPoint>
	LCD_DrawPoint(x - 1, y - 1);
 800430c:	88fb      	ldrh	r3, [r7, #6]
 800430e:	3b01      	subs	r3, #1
 8004310:	b29a      	uxth	r2, r3
 8004312:	88bb      	ldrh	r3, [r7, #4]
 8004314:	3b01      	subs	r3, #1
 8004316:	b29b      	uxth	r3, r3
 8004318:	4619      	mov	r1, r3
 800431a:	4610      	mov	r0, r2
 800431c:	f001 fa18 	bl	8005750 <LCD_DrawPoint>
	LCD_Draw_Circle(x, y, 6); //
 8004320:	88b9      	ldrh	r1, [r7, #4]
 8004322:	88fb      	ldrh	r3, [r7, #6]
 8004324:	2206      	movs	r2, #6
 8004326:	4618      	mov	r0, r3
 8004328:	f005 f912 	bl	8009550 <LCD_Draw_Circle>
}
 800432c:	bf00      	nop
 800432e:	3708      	adds	r7, #8
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	20000820 	.word	0x20000820

08004338 <TP_Scan>:
//
//tp:0,;1,()
//:.
//0,;1,
u8 TP_Scan(u8 tp)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	4603      	mov	r3, r0
 8004340:	71fb      	strb	r3, [r7, #7]
	if (PEN == 0) //
 8004342:	4b42      	ldr	r3, [pc, #264]	; (800444c <TP_Scan+0x114>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d157      	bne.n	80043fa <TP_Scan+0xc2>
	{
		if (tp)
 800434a:	79fb      	ldrb	r3, [r7, #7]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d004      	beq.n	800435a <TP_Scan+0x22>
			TP_Read_XY2(&tp_dev.x[0], &tp_dev.y[0]);	  //
 8004350:	493f      	ldr	r1, [pc, #252]	; (8004450 <TP_Scan+0x118>)
 8004352:	4840      	ldr	r0, [pc, #256]	; (8004454 <TP_Scan+0x11c>)
 8004354:	f7ff ff3a 	bl	80041cc <TP_Read_XY2>
 8004358:	e03c      	b.n	80043d4 <TP_Scan+0x9c>
		else if (TP_Read_XY2(&tp_dev.x[0], &tp_dev.y[0])) //
 800435a:	493d      	ldr	r1, [pc, #244]	; (8004450 <TP_Scan+0x118>)
 800435c:	483d      	ldr	r0, [pc, #244]	; (8004454 <TP_Scan+0x11c>)
 800435e:	f7ff ff35 	bl	80041cc <TP_Read_XY2>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d035      	beq.n	80043d4 <TP_Scan+0x9c>
		{
			tp_dev.x[0] = tp_dev.xfac * tp_dev.x[0] + tp_dev.xoff; //
 8004368:	4b3b      	ldr	r3, [pc, #236]	; (8004458 <TP_Scan+0x120>)
 800436a:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800436e:	4b3a      	ldr	r3, [pc, #232]	; (8004458 <TP_Scan+0x120>)
 8004370:	899b      	ldrh	r3, [r3, #12]
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800437a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800437e:	4b36      	ldr	r3, [pc, #216]	; (8004458 <TP_Scan+0x120>)
 8004380:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8004384:	ee07 3a90 	vmov	s15, r3
 8004388:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800438c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004390:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004394:	ee17 3a90 	vmov	r3, s15
 8004398:	b29a      	uxth	r2, r3
 800439a:	4b2f      	ldr	r3, [pc, #188]	; (8004458 <TP_Scan+0x120>)
 800439c:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0] = tp_dev.yfac * tp_dev.y[0] + tp_dev.yoff;
 800439e:	4b2e      	ldr	r3, [pc, #184]	; (8004458 <TP_Scan+0x120>)
 80043a0:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80043a4:	4b2c      	ldr	r3, [pc, #176]	; (8004458 <TP_Scan+0x120>)
 80043a6:	8adb      	ldrh	r3, [r3, #22]
 80043a8:	ee07 3a90 	vmov	s15, r3
 80043ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043b4:	4b28      	ldr	r3, [pc, #160]	; (8004458 <TP_Scan+0x120>)
 80043b6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80043ba:	ee07 3a90 	vmov	s15, r3
 80043be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80043c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ca:	ee17 3a90 	vmov	r3, s15
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	4b21      	ldr	r3, [pc, #132]	; (8004458 <TP_Scan+0x120>)
 80043d2:	82da      	strh	r2, [r3, #22]
		}
		if ((tp_dev.sta & TP_PRES_DOWN) == 0) //
 80043d4:	4b20      	ldr	r3, [pc, #128]	; (8004458 <TP_Scan+0x120>)
 80043d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80043da:	b25b      	sxtb	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	db2a      	blt.n	8004436 <TP_Scan+0xfe>
		{
			tp_dev.sta = TP_PRES_DOWN | TP_CATH_PRES; //
 80043e0:	4b1d      	ldr	r3, [pc, #116]	; (8004458 <TP_Scan+0x120>)
 80043e2:	22c0      	movs	r2, #192	; 0xc0
 80043e4:	f883 2020 	strb.w	r2, [r3, #32]
			tp_dev.x[4] = tp_dev.x[0];				  //
 80043e8:	4b1b      	ldr	r3, [pc, #108]	; (8004458 <TP_Scan+0x120>)
 80043ea:	899a      	ldrh	r2, [r3, #12]
 80043ec:	4b1a      	ldr	r3, [pc, #104]	; (8004458 <TP_Scan+0x120>)
 80043ee:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4] = tp_dev.y[0];
 80043f0:	4b19      	ldr	r3, [pc, #100]	; (8004458 <TP_Scan+0x120>)
 80043f2:	8ada      	ldrh	r2, [r3, #22]
 80043f4:	4b18      	ldr	r3, [pc, #96]	; (8004458 <TP_Scan+0x120>)
 80043f6:	83da      	strh	r2, [r3, #30]
 80043f8:	e01d      	b.n	8004436 <TP_Scan+0xfe>
		}
	}
	else
	{
		if (tp_dev.sta & TP_PRES_DOWN) //
 80043fa:	4b17      	ldr	r3, [pc, #92]	; (8004458 <TP_Scan+0x120>)
 80043fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004400:	b25b      	sxtb	r3, r3
 8004402:	2b00      	cmp	r3, #0
 8004404:	da09      	bge.n	800441a <TP_Scan+0xe2>
		{
			tp_dev.sta &= ~(1 << 7); //
 8004406:	4b14      	ldr	r3, [pc, #80]	; (8004458 <TP_Scan+0x120>)
 8004408:	f893 3020 	ldrb.w	r3, [r3, #32]
 800440c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004410:	b2da      	uxtb	r2, r3
 8004412:	4b11      	ldr	r3, [pc, #68]	; (8004458 <TP_Scan+0x120>)
 8004414:	f883 2020 	strb.w	r2, [r3, #32]
 8004418:	e00d      	b.n	8004436 <TP_Scan+0xfe>
		}
		else //
		{
			tp_dev.x[4] = 0;
 800441a:	4b0f      	ldr	r3, [pc, #60]	; (8004458 <TP_Scan+0x120>)
 800441c:	2200      	movs	r2, #0
 800441e:	829a      	strh	r2, [r3, #20]
			tp_dev.y[4] = 0;
 8004420:	4b0d      	ldr	r3, [pc, #52]	; (8004458 <TP_Scan+0x120>)
 8004422:	2200      	movs	r2, #0
 8004424:	83da      	strh	r2, [r3, #30]
			tp_dev.x[0] = 0xffff;
 8004426:	4b0c      	ldr	r3, [pc, #48]	; (8004458 <TP_Scan+0x120>)
 8004428:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800442c:	819a      	strh	r2, [r3, #12]
			tp_dev.y[0] = 0xffff;
 800442e:	4b0a      	ldr	r3, [pc, #40]	; (8004458 <TP_Scan+0x120>)
 8004430:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004434:	82da      	strh	r2, [r3, #22]
		}
	}
	return tp_dev.sta & TP_PRES_DOWN; //
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <TP_Scan+0x120>)
 8004438:	f893 3020 	ldrb.w	r3, [r3, #32]
 800443c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8004440:	b2db      	uxtb	r3, r3
}
 8004442:	4618      	mov	r0, r3
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	42408204 	.word	0x42408204
 8004450:	200005be 	.word	0x200005be
 8004454:	200005b4 	.word	0x200005b4
 8004458:	200005a8 	.word	0x200005a8

0800445c <TP_Save_Adjdata>:
//////////////////////////////////////////////////////////////////////////
//EEPROM,13(RANGE:SAVE_ADDR_BASE~SAVE_ADDR_BASE+12)
#define SAVE_ADDR_BASE 40
//
void TP_Save_Adjdata(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af00      	add	r7, sp, #0
	s32 temp;
	//!
	temp = tp_dev.xfac * 100000000; //x
 8004462:	4b23      	ldr	r3, [pc, #140]	; (80044f0 <TP_Save_Adjdata+0x94>)
 8004464:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004468:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80044f4 <TP_Save_Adjdata+0x98>
 800446c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004470:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004474:	ee17 3a90 	vmov	r3, s15
 8004478:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE, temp, 4);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2204      	movs	r2, #4
 800447e:	4619      	mov	r1, r3
 8004480:	2028      	movs	r0, #40	; 0x28
 8004482:	f7ff fd22 	bl	8003eca <AT24CXX_WriteLenByte>
	temp = tp_dev.yfac * 100000000; //y
 8004486:	4b1a      	ldr	r3, [pc, #104]	; (80044f0 <TP_Save_Adjdata+0x94>)
 8004488:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800448c:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80044f4 <TP_Save_Adjdata+0x98>
 8004490:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004494:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004498:	ee17 3a90 	vmov	r3, s15
 800449c:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 4, temp, 4);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2204      	movs	r2, #4
 80044a2:	4619      	mov	r1, r3
 80044a4:	202c      	movs	r0, #44	; 0x2c
 80044a6:	f7ff fd10 	bl	8003eca <AT24CXX_WriteLenByte>
	//x
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 8, tp_dev.xoff, 2);
 80044aa:	4b11      	ldr	r3, [pc, #68]	; (80044f0 <TP_Save_Adjdata+0x94>)
 80044ac:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80044b0:	2202      	movs	r2, #2
 80044b2:	4619      	mov	r1, r3
 80044b4:	2030      	movs	r0, #48	; 0x30
 80044b6:	f7ff fd08 	bl	8003eca <AT24CXX_WriteLenByte>
	//y
	AT24CXX_WriteLenByte(SAVE_ADDR_BASE + 10, tp_dev.yoff, 2);
 80044ba:	4b0d      	ldr	r3, [pc, #52]	; (80044f0 <TP_Save_Adjdata+0x94>)
 80044bc:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80044c0:	2202      	movs	r2, #2
 80044c2:	4619      	mov	r1, r3
 80044c4:	2032      	movs	r0, #50	; 0x32
 80044c6:	f7ff fd00 	bl	8003eca <AT24CXX_WriteLenByte>
	//
	AT24CXX_WriteOneByte(SAVE_ADDR_BASE + 12, tp_dev.touchtype);
 80044ca:	4b09      	ldr	r3, [pc, #36]	; (80044f0 <TP_Save_Adjdata+0x94>)
 80044cc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80044d0:	4619      	mov	r1, r3
 80044d2:	2034      	movs	r0, #52	; 0x34
 80044d4:	f7ff fccc 	bl	8003e70 <AT24CXX_WriteOneByte>
	temp = 0X0A; //
 80044d8:	230a      	movs	r3, #10
 80044da:	607b      	str	r3, [r7, #4]
	AT24CXX_WriteOneByte(SAVE_ADDR_BASE + 13, temp);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	4619      	mov	r1, r3
 80044e2:	2035      	movs	r0, #53	; 0x35
 80044e4:	f7ff fcc4 	bl	8003e70 <AT24CXX_WriteOneByte>
}
 80044e8:	bf00      	nop
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}
 80044f0:	200005a8 	.word	0x200005a8
 80044f4:	4cbebc20 	.word	0x4cbebc20

080044f8 <TP_Get_Adjdata>:
//EEPROM
//1
//        0
u8 TP_Get_Adjdata(void)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
	s32 tempfac;
	tempfac = AT24CXX_ReadOneByte(SAVE_ADDR_BASE + 13); //,
 80044fe:	2035      	movs	r0, #53	; 0x35
 8004500:	f7ff fc86 	bl	8003e10 <AT24CXX_ReadOneByte>
 8004504:	4603      	mov	r3, r0
 8004506:	607b      	str	r3, [r7, #4]
	if (tempfac == 0X0A)								//
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b0a      	cmp	r3, #10
 800450c:	d14f      	bne.n	80045ae <TP_Get_Adjdata+0xb6>
	{
		tempfac = AT24CXX_ReadLenByte(SAVE_ADDR_BASE, 4);
 800450e:	2104      	movs	r1, #4
 8004510:	2028      	movs	r0, #40	; 0x28
 8004512:	f7ff fcff 	bl	8003f14 <AT24CXX_ReadLenByte>
 8004516:	4603      	mov	r3, r0
 8004518:	607b      	str	r3, [r7, #4]
		tp_dev.xfac = (float)tempfac / 100000000; //x
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	ee07 3a90 	vmov	s15, r3
 8004520:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004524:	eddf 6a24 	vldr	s13, [pc, #144]	; 80045b8 <TP_Get_Adjdata+0xc0>
 8004528:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800452c:	4b23      	ldr	r3, [pc, #140]	; (80045bc <TP_Get_Adjdata+0xc4>)
 800452e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		tempfac = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 4, 4);
 8004532:	2104      	movs	r1, #4
 8004534:	202c      	movs	r0, #44	; 0x2c
 8004536:	f7ff fced 	bl	8003f14 <AT24CXX_ReadLenByte>
 800453a:	4603      	mov	r3, r0
 800453c:	607b      	str	r3, [r7, #4]
		tp_dev.yfac = (float)tempfac / 100000000; //y
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	ee07 3a90 	vmov	s15, r3
 8004544:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004548:	eddf 6a1b 	vldr	s13, [pc, #108]	; 80045b8 <TP_Get_Adjdata+0xc0>
 800454c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004550:	4b1a      	ldr	r3, [pc, #104]	; (80045bc <TP_Get_Adjdata+0xc4>)
 8004552:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
												  //x
		tp_dev.xoff = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 8, 2);
 8004556:	2102      	movs	r1, #2
 8004558:	2030      	movs	r0, #48	; 0x30
 800455a:	f7ff fcdb 	bl	8003f14 <AT24CXX_ReadLenByte>
 800455e:	4603      	mov	r3, r0
 8004560:	b21a      	sxth	r2, r3
 8004562:	4b16      	ldr	r3, [pc, #88]	; (80045bc <TP_Get_Adjdata+0xc4>)
 8004564:	859a      	strh	r2, [r3, #44]	; 0x2c
		//y
		tp_dev.yoff = AT24CXX_ReadLenByte(SAVE_ADDR_BASE + 10, 2);
 8004566:	2102      	movs	r1, #2
 8004568:	2032      	movs	r0, #50	; 0x32
 800456a:	f7ff fcd3 	bl	8003f14 <AT24CXX_ReadLenByte>
 800456e:	4603      	mov	r3, r0
 8004570:	b21a      	sxth	r2, r3
 8004572:	4b12      	ldr	r3, [pc, #72]	; (80045bc <TP_Get_Adjdata+0xc4>)
 8004574:	85da      	strh	r2, [r3, #46]	; 0x2e
		tp_dev.touchtype = AT24CXX_ReadOneByte(SAVE_ADDR_BASE + 12); //
 8004576:	2034      	movs	r0, #52	; 0x34
 8004578:	f7ff fc4a 	bl	8003e10 <AT24CXX_ReadOneByte>
 800457c:	4603      	mov	r3, r0
 800457e:	461a      	mov	r2, r3
 8004580:	4b0e      	ldr	r3, [pc, #56]	; (80045bc <TP_Get_Adjdata+0xc4>)
 8004582:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		if (tp_dev.touchtype)										 //X,Y
 8004586:	4b0d      	ldr	r3, [pc, #52]	; (80045bc <TP_Get_Adjdata+0xc4>)
 8004588:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800458c:	2b00      	cmp	r3, #0
 800458e:	d006      	beq.n	800459e <TP_Get_Adjdata+0xa6>
		{
			CMD_RDX = 0X90;
 8004590:	4b0b      	ldr	r3, [pc, #44]	; (80045c0 <TP_Get_Adjdata+0xc8>)
 8004592:	2290      	movs	r2, #144	; 0x90
 8004594:	701a      	strb	r2, [r3, #0]
			CMD_RDY = 0XD0;
 8004596:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <TP_Get_Adjdata+0xcc>)
 8004598:	22d0      	movs	r2, #208	; 0xd0
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	e005      	b.n	80045aa <TP_Get_Adjdata+0xb2>
		}
		else //X,Y
		{
			CMD_RDX = 0XD0;
 800459e:	4b08      	ldr	r3, [pc, #32]	; (80045c0 <TP_Get_Adjdata+0xc8>)
 80045a0:	22d0      	movs	r2, #208	; 0xd0
 80045a2:	701a      	strb	r2, [r3, #0]
			CMD_RDY = 0X90;
 80045a4:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <TP_Get_Adjdata+0xcc>)
 80045a6:	2290      	movs	r2, #144	; 0x90
 80045a8:	701a      	strb	r2, [r3, #0]
		}
		return 1;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e000      	b.n	80045b0 <TP_Get_Adjdata+0xb8>
	}
	return 0;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3708      	adds	r7, #8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	4cbebc20 	.word	0x4cbebc20
 80045bc:	200005a8 	.word	0x200005a8
 80045c0:	200005dc 	.word	0x200005dc
 80045c4:	200005dd 	.word	0x200005dd

080045c8 <TP_Adj_Info_Show>:
//
u8 *const TP_REMIND_MSG_TBL = "Please use the stylus click the cross on the screen.The cross will always move until the screen adjustment is completed.";

//()
void TP_Adj_Info_Show(u16 x0, u16 y0, u16 x1, u16 y1, u16 x2, u16 y2, u16 x3, u16 y3, u16 fac)
{
 80045c8:	b590      	push	{r4, r7, lr}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af02      	add	r7, sp, #8
 80045ce:	4604      	mov	r4, r0
 80045d0:	4608      	mov	r0, r1
 80045d2:	4611      	mov	r1, r2
 80045d4:	461a      	mov	r2, r3
 80045d6:	4623      	mov	r3, r4
 80045d8:	80fb      	strh	r3, [r7, #6]
 80045da:	4603      	mov	r3, r0
 80045dc:	80bb      	strh	r3, [r7, #4]
 80045de:	460b      	mov	r3, r1
 80045e0:	807b      	strh	r3, [r7, #2]
 80045e2:	4613      	mov	r3, r2
 80045e4:	803b      	strh	r3, [r7, #0]
	POINT_COLOR = RED;
 80045e6:	4b5e      	ldr	r3, [pc, #376]	; (8004760 <TP_Adj_Info_Show+0x198>)
 80045e8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80045ec:	801a      	strh	r2, [r3, #0]
	LCD_ShowString(40, 160, lcddev.width, lcddev.height, 16, "x1:");
 80045ee:	4b5d      	ldr	r3, [pc, #372]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 80045f0:	881a      	ldrh	r2, [r3, #0]
 80045f2:	4b5c      	ldr	r3, [pc, #368]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 80045f4:	885b      	ldrh	r3, [r3, #2]
 80045f6:	495c      	ldr	r1, [pc, #368]	; (8004768 <TP_Adj_Info_Show+0x1a0>)
 80045f8:	9101      	str	r1, [sp, #4]
 80045fa:	2110      	movs	r1, #16
 80045fc:	9100      	str	r1, [sp, #0]
 80045fe:	21a0      	movs	r1, #160	; 0xa0
 8004600:	2028      	movs	r0, #40	; 0x28
 8004602:	f005 f98d 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40 + 80, 160, lcddev.width, lcddev.height, 16, "y1:");
 8004606:	4b57      	ldr	r3, [pc, #348]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004608:	881a      	ldrh	r2, [r3, #0]
 800460a:	4b56      	ldr	r3, [pc, #344]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 800460c:	885b      	ldrh	r3, [r3, #2]
 800460e:	4957      	ldr	r1, [pc, #348]	; (800476c <TP_Adj_Info_Show+0x1a4>)
 8004610:	9101      	str	r1, [sp, #4]
 8004612:	2110      	movs	r1, #16
 8004614:	9100      	str	r1, [sp, #0]
 8004616:	21a0      	movs	r1, #160	; 0xa0
 8004618:	2078      	movs	r0, #120	; 0x78
 800461a:	f005 f981 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40, 180, lcddev.width, lcddev.height, 16, "x2:");
 800461e:	4b51      	ldr	r3, [pc, #324]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004620:	881a      	ldrh	r2, [r3, #0]
 8004622:	4b50      	ldr	r3, [pc, #320]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004624:	885b      	ldrh	r3, [r3, #2]
 8004626:	4952      	ldr	r1, [pc, #328]	; (8004770 <TP_Adj_Info_Show+0x1a8>)
 8004628:	9101      	str	r1, [sp, #4]
 800462a:	2110      	movs	r1, #16
 800462c:	9100      	str	r1, [sp, #0]
 800462e:	21b4      	movs	r1, #180	; 0xb4
 8004630:	2028      	movs	r0, #40	; 0x28
 8004632:	f005 f975 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40 + 80, 180, lcddev.width, lcddev.height, 16, "y2:");
 8004636:	4b4b      	ldr	r3, [pc, #300]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004638:	881a      	ldrh	r2, [r3, #0]
 800463a:	4b4a      	ldr	r3, [pc, #296]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 800463c:	885b      	ldrh	r3, [r3, #2]
 800463e:	494d      	ldr	r1, [pc, #308]	; (8004774 <TP_Adj_Info_Show+0x1ac>)
 8004640:	9101      	str	r1, [sp, #4]
 8004642:	2110      	movs	r1, #16
 8004644:	9100      	str	r1, [sp, #0]
 8004646:	21b4      	movs	r1, #180	; 0xb4
 8004648:	2078      	movs	r0, #120	; 0x78
 800464a:	f005 f969 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40, 200, lcddev.width, lcddev.height, 16, "x3:");
 800464e:	4b45      	ldr	r3, [pc, #276]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004650:	881a      	ldrh	r2, [r3, #0]
 8004652:	4b44      	ldr	r3, [pc, #272]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004654:	885b      	ldrh	r3, [r3, #2]
 8004656:	4948      	ldr	r1, [pc, #288]	; (8004778 <TP_Adj_Info_Show+0x1b0>)
 8004658:	9101      	str	r1, [sp, #4]
 800465a:	2110      	movs	r1, #16
 800465c:	9100      	str	r1, [sp, #0]
 800465e:	21c8      	movs	r1, #200	; 0xc8
 8004660:	2028      	movs	r0, #40	; 0x28
 8004662:	f005 f95d 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40 + 80, 200, lcddev.width, lcddev.height, 16, "y3:");
 8004666:	4b3f      	ldr	r3, [pc, #252]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004668:	881a      	ldrh	r2, [r3, #0]
 800466a:	4b3e      	ldr	r3, [pc, #248]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 800466c:	885b      	ldrh	r3, [r3, #2]
 800466e:	4943      	ldr	r1, [pc, #268]	; (800477c <TP_Adj_Info_Show+0x1b4>)
 8004670:	9101      	str	r1, [sp, #4]
 8004672:	2110      	movs	r1, #16
 8004674:	9100      	str	r1, [sp, #0]
 8004676:	21c8      	movs	r1, #200	; 0xc8
 8004678:	2078      	movs	r0, #120	; 0x78
 800467a:	f005 f951 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40, 220, lcddev.width, lcddev.height, 16, "x4:");
 800467e:	4b39      	ldr	r3, [pc, #228]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004680:	881a      	ldrh	r2, [r3, #0]
 8004682:	4b38      	ldr	r3, [pc, #224]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004684:	885b      	ldrh	r3, [r3, #2]
 8004686:	493e      	ldr	r1, [pc, #248]	; (8004780 <TP_Adj_Info_Show+0x1b8>)
 8004688:	9101      	str	r1, [sp, #4]
 800468a:	2110      	movs	r1, #16
 800468c:	9100      	str	r1, [sp, #0]
 800468e:	21dc      	movs	r1, #220	; 0xdc
 8004690:	2028      	movs	r0, #40	; 0x28
 8004692:	f005 f945 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40 + 80, 220, lcddev.width, lcddev.height, 16, "y4:");
 8004696:	4b33      	ldr	r3, [pc, #204]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 8004698:	881a      	ldrh	r2, [r3, #0]
 800469a:	4b32      	ldr	r3, [pc, #200]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 800469c:	885b      	ldrh	r3, [r3, #2]
 800469e:	4939      	ldr	r1, [pc, #228]	; (8004784 <TP_Adj_Info_Show+0x1bc>)
 80046a0:	9101      	str	r1, [sp, #4]
 80046a2:	2110      	movs	r1, #16
 80046a4:	9100      	str	r1, [sp, #0]
 80046a6:	21dc      	movs	r1, #220	; 0xdc
 80046a8:	2078      	movs	r0, #120	; 0x78
 80046aa:	f005 f939 	bl	8009920 <LCD_ShowString>
	LCD_ShowString(40, 240, lcddev.width, lcddev.height, 16, "fac is:");
 80046ae:	4b2d      	ldr	r3, [pc, #180]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 80046b0:	881a      	ldrh	r2, [r3, #0]
 80046b2:	4b2c      	ldr	r3, [pc, #176]	; (8004764 <TP_Adj_Info_Show+0x19c>)
 80046b4:	885b      	ldrh	r3, [r3, #2]
 80046b6:	4934      	ldr	r1, [pc, #208]	; (8004788 <TP_Adj_Info_Show+0x1c0>)
 80046b8:	9101      	str	r1, [sp, #4]
 80046ba:	2110      	movs	r1, #16
 80046bc:	9100      	str	r1, [sp, #0]
 80046be:	21f0      	movs	r1, #240	; 0xf0
 80046c0:	2028      	movs	r0, #40	; 0x28
 80046c2:	f005 f92d 	bl	8009920 <LCD_ShowString>
	LCD_ShowNum(40 + 24, 160, x0, 4, 16);	   //
 80046c6:	88fa      	ldrh	r2, [r7, #6]
 80046c8:	2310      	movs	r3, #16
 80046ca:	9300      	str	r3, [sp, #0]
 80046cc:	2304      	movs	r3, #4
 80046ce:	21a0      	movs	r1, #160	; 0xa0
 80046d0:	2040      	movs	r0, #64	; 0x40
 80046d2:	f005 f8b3 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 160, y0, 4, 16); //
 80046d6:	88ba      	ldrh	r2, [r7, #4]
 80046d8:	2310      	movs	r3, #16
 80046da:	9300      	str	r3, [sp, #0]
 80046dc:	2304      	movs	r3, #4
 80046de:	21a0      	movs	r1, #160	; 0xa0
 80046e0:	2090      	movs	r0, #144	; 0x90
 80046e2:	f005 f8ab 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 180, x1, 4, 16);	   //
 80046e6:	887a      	ldrh	r2, [r7, #2]
 80046e8:	2310      	movs	r3, #16
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	2304      	movs	r3, #4
 80046ee:	21b4      	movs	r1, #180	; 0xb4
 80046f0:	2040      	movs	r0, #64	; 0x40
 80046f2:	f005 f8a3 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 180, y1, 4, 16); //
 80046f6:	883a      	ldrh	r2, [r7, #0]
 80046f8:	2310      	movs	r3, #16
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	2304      	movs	r3, #4
 80046fe:	21b4      	movs	r1, #180	; 0xb4
 8004700:	2090      	movs	r0, #144	; 0x90
 8004702:	f005 f89b 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 200, x2, 4, 16);	   //
 8004706:	8b3a      	ldrh	r2, [r7, #24]
 8004708:	2310      	movs	r3, #16
 800470a:	9300      	str	r3, [sp, #0]
 800470c:	2304      	movs	r3, #4
 800470e:	21c8      	movs	r1, #200	; 0xc8
 8004710:	2040      	movs	r0, #64	; 0x40
 8004712:	f005 f893 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 200, y2, 4, 16); //
 8004716:	8bba      	ldrh	r2, [r7, #28]
 8004718:	2310      	movs	r3, #16
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	2304      	movs	r3, #4
 800471e:	21c8      	movs	r1, #200	; 0xc8
 8004720:	2090      	movs	r0, #144	; 0x90
 8004722:	f005 f88b 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24, 220, x3, 4, 16);	   //
 8004726:	8c3a      	ldrh	r2, [r7, #32]
 8004728:	2310      	movs	r3, #16
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	2304      	movs	r3, #4
 800472e:	21dc      	movs	r1, #220	; 0xdc
 8004730:	2040      	movs	r0, #64	; 0x40
 8004732:	f005 f883 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 24 + 80, 220, y3, 4, 16); //
 8004736:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004738:	2310      	movs	r3, #16
 800473a:	9300      	str	r3, [sp, #0]
 800473c:	2304      	movs	r3, #4
 800473e:	21dc      	movs	r1, #220	; 0xdc
 8004740:	2090      	movs	r0, #144	; 0x90
 8004742:	f005 f87b 	bl	800983c <LCD_ShowNum>
	LCD_ShowNum(40 + 56, 240, fac, 3, 16);	   //,95~105.
 8004746:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004748:	2310      	movs	r3, #16
 800474a:	9300      	str	r3, [sp, #0]
 800474c:	2303      	movs	r3, #3
 800474e:	21f0      	movs	r1, #240	; 0xf0
 8004750:	2060      	movs	r0, #96	; 0x60
 8004752:	f005 f873 	bl	800983c <LCD_ShowNum>
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	bd90      	pop	{r4, r7, pc}
 800475e:	bf00      	nop
 8004760:	20000820 	.word	0x20000820
 8004764:	20003ca8 	.word	0x20003ca8
 8004768:	08012c9c 	.word	0x08012c9c
 800476c:	08012ca0 	.word	0x08012ca0
 8004770:	08012ca4 	.word	0x08012ca4
 8004774:	08012ca8 	.word	0x08012ca8
 8004778:	08012cac 	.word	0x08012cac
 800477c:	08012cb0 	.word	0x08012cb0
 8004780:	08012cb4 	.word	0x08012cb4
 8004784:	08012cb8 	.word	0x08012cb8
 8004788:	08012cbc 	.word	0x08012cbc
 800478c:	00000000 	.word	0x00000000

08004790 <TP_Adjust>:

//
//
void TP_Adjust(void)
{
 8004790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004794:	b093      	sub	sp, #76	; 0x4c
 8004796:	af06      	add	r7, sp, #24
	u16 pos_temp[4][2]; //
	u8 cnt = 0;
 8004798:	2300      	movs	r3, #0
 800479a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	u16 d1, d2;
	u32 tem1, tem2;
	double fac;
	u16 outtime = 0;
 800479e:	2300      	movs	r3, #0
 80047a0:	85bb      	strh	r3, [r7, #44]	; 0x2c
	cnt = 0;
 80047a2:	2300      	movs	r3, #0
 80047a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	POINT_COLOR = BLUE;
 80047a8:	4bbd      	ldr	r3, [pc, #756]	; (8004aa0 <TP_Adjust+0x310>)
 80047aa:	221f      	movs	r2, #31
 80047ac:	801a      	strh	r2, [r3, #0]
	BACK_COLOR = WHITE;
 80047ae:	4bbd      	ldr	r3, [pc, #756]	; (8004aa4 <TP_Adjust+0x314>)
 80047b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80047b4:	801a      	strh	r2, [r3, #0]
	LCD_Clear(WHITE);  //
 80047b6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80047ba:	f004 fdf7 	bl	80093ac <LCD_Clear>
	POINT_COLOR = RED; //
 80047be:	4bb8      	ldr	r3, [pc, #736]	; (8004aa0 <TP_Adjust+0x310>)
 80047c0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80047c4:	801a      	strh	r2, [r3, #0]
	LCD_Clear(WHITE);  //
 80047c6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80047ca:	f004 fdef 	bl	80093ac <LCD_Clear>
	POINT_COLOR = BLACK;
 80047ce:	4bb4      	ldr	r3, [pc, #720]	; (8004aa0 <TP_Adjust+0x310>)
 80047d0:	2200      	movs	r2, #0
 80047d2:	801a      	strh	r2, [r3, #0]
	LCD_ShowString(40, 40, 160, 100, 16, (u8 *)TP_REMIND_MSG_TBL); //
 80047d4:	4bb4      	ldr	r3, [pc, #720]	; (8004aa8 <TP_Adjust+0x318>)
 80047d6:	9301      	str	r3, [sp, #4]
 80047d8:	2310      	movs	r3, #16
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	2364      	movs	r3, #100	; 0x64
 80047de:	22a0      	movs	r2, #160	; 0xa0
 80047e0:	2128      	movs	r1, #40	; 0x28
 80047e2:	2028      	movs	r0, #40	; 0x28
 80047e4:	f005 f89c 	bl	8009920 <LCD_ShowString>
	TP_Drow_Touch_Point(20, 20, RED);							   //1
 80047e8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80047ec:	2114      	movs	r1, #20
 80047ee:	2014      	movs	r0, #20
 80047f0:	f7ff fd4e 	bl	8004290 <TP_Drow_Touch_Point>
	tp_dev.sta = 0;												   //
 80047f4:	4bad      	ldr	r3, [pc, #692]	; (8004aac <TP_Adjust+0x31c>)
 80047f6:	2200      	movs	r2, #0
 80047f8:	f883 2020 	strb.w	r2, [r3, #32]
	tp_dev.xfac = 0;											   //xfac,!
 80047fc:	4bab      	ldr	r3, [pc, #684]	; (8004aac <TP_Adjust+0x31c>)
 80047fe:	f04f 0200 	mov.w	r2, #0
 8004802:	625a      	str	r2, [r3, #36]	; 0x24
	while (1)													   //10,
	{
		tp_dev.scan(1);							 //
 8004804:	4ba9      	ldr	r3, [pc, #676]	; (8004aac <TP_Adjust+0x31c>)
 8004806:	685b      	ldr	r3, [r3, #4]
 8004808:	2001      	movs	r0, #1
 800480a:	4798      	blx	r3
		if ((tp_dev.sta & 0xc0) == TP_CATH_PRES) //(.)
 800480c:	4ba7      	ldr	r3, [pc, #668]	; (8004aac <TP_Adjust+0x31c>)
 800480e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004812:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004816:	2b40      	cmp	r3, #64	; 0x40
 8004818:	f040 83b9 	bne.w	8004f8e <TP_Adjust+0x7fe>
		{
			outtime = 0;
 800481c:	2300      	movs	r3, #0
 800481e:	85bb      	strh	r3, [r7, #44]	; 0x2c
			tp_dev.sta &= ~(1 << 6); //.
 8004820:	4ba2      	ldr	r3, [pc, #648]	; (8004aac <TP_Adjust+0x31c>)
 8004822:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004826:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800482a:	b2da      	uxtb	r2, r3
 800482c:	4b9f      	ldr	r3, [pc, #636]	; (8004aac <TP_Adjust+0x31c>)
 800482e:	f883 2020 	strb.w	r2, [r3, #32]

			pos_temp[cnt][0] = tp_dev.x[0];
 8004832:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004836:	4a9d      	ldr	r2, [pc, #628]	; (8004aac <TP_Adjust+0x31c>)
 8004838:	8992      	ldrh	r2, [r2, #12]
 800483a:	009b      	lsls	r3, r3, #2
 800483c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004840:	440b      	add	r3, r1
 8004842:	f823 2c28 	strh.w	r2, [r3, #-40]
			pos_temp[cnt][1] = tp_dev.y[0];
 8004846:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800484a:	4a98      	ldr	r2, [pc, #608]	; (8004aac <TP_Adjust+0x31c>)
 800484c:	8ad2      	ldrh	r2, [r2, #22]
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8004854:	440b      	add	r3, r1
 8004856:	f823 2c26 	strh.w	r2, [r3, #-38]
			cnt++;
 800485a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800485e:	3301      	adds	r3, #1
 8004860:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			switch (cnt)
 8004864:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004868:	3b01      	subs	r3, #1
 800486a:	2b03      	cmp	r3, #3
 800486c:	f200 8390 	bhi.w	8004f90 <TP_Adjust+0x800>
 8004870:	a201      	add	r2, pc, #4	; (adr r2, 8004878 <TP_Adjust+0xe8>)
 8004872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004876:	bf00      	nop
 8004878:	08004889 	.word	0x08004889
 800487c:	080048ab 	.word	0x080048ab
 8004880:	080048d5 	.word	0x080048d5
 8004884:	08004905 	.word	0x08004905
			{
			case 1:
				TP_Drow_Touch_Point(20, 20, WHITE);				 //1
 8004888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800488c:	2114      	movs	r1, #20
 800488e:	2014      	movs	r0, #20
 8004890:	f7ff fcfe 	bl	8004290 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(lcddev.width - 20, 20, RED); //2
 8004894:	4b86      	ldr	r3, [pc, #536]	; (8004ab0 <TP_Adjust+0x320>)
 8004896:	881b      	ldrh	r3, [r3, #0]
 8004898:	3b14      	subs	r3, #20
 800489a:	b29b      	uxth	r3, r3
 800489c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80048a0:	2114      	movs	r1, #20
 80048a2:	4618      	mov	r0, r3
 80048a4:	f7ff fcf4 	bl	8004290 <TP_Drow_Touch_Point>
				break;
 80048a8:	e372      	b.n	8004f90 <TP_Adjust+0x800>
			case 2:
				TP_Drow_Touch_Point(lcddev.width - 20, 20, WHITE); //2
 80048aa:	4b81      	ldr	r3, [pc, #516]	; (8004ab0 <TP_Adjust+0x320>)
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	3b14      	subs	r3, #20
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048b6:	2114      	movs	r1, #20
 80048b8:	4618      	mov	r0, r3
 80048ba:	f7ff fce9 	bl	8004290 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(20, lcddev.height - 20, RED);  //3
 80048be:	4b7c      	ldr	r3, [pc, #496]	; (8004ab0 <TP_Adjust+0x320>)
 80048c0:	885b      	ldrh	r3, [r3, #2]
 80048c2:	3b14      	subs	r3, #20
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80048ca:	4619      	mov	r1, r3
 80048cc:	2014      	movs	r0, #20
 80048ce:	f7ff fcdf 	bl	8004290 <TP_Drow_Touch_Point>
				break;
 80048d2:	e35d      	b.n	8004f90 <TP_Adjust+0x800>
			case 3:
				TP_Drow_Touch_Point(20, lcddev.height - 20, WHITE);				 //3
 80048d4:	4b76      	ldr	r3, [pc, #472]	; (8004ab0 <TP_Adjust+0x320>)
 80048d6:	885b      	ldrh	r3, [r3, #2]
 80048d8:	3b14      	subs	r3, #20
 80048da:	b29b      	uxth	r3, r3
 80048dc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e0:	4619      	mov	r1, r3
 80048e2:	2014      	movs	r0, #20
 80048e4:	f7ff fcd4 	bl	8004290 <TP_Drow_Touch_Point>
				TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, RED); //4
 80048e8:	4b71      	ldr	r3, [pc, #452]	; (8004ab0 <TP_Adjust+0x320>)
 80048ea:	881b      	ldrh	r3, [r3, #0]
 80048ec:	3b14      	subs	r3, #20
 80048ee:	b298      	uxth	r0, r3
 80048f0:	4b6f      	ldr	r3, [pc, #444]	; (8004ab0 <TP_Adjust+0x320>)
 80048f2:	885b      	ldrh	r3, [r3, #2]
 80048f4:	3b14      	subs	r3, #20
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80048fc:	4619      	mov	r1, r3
 80048fe:	f7ff fcc7 	bl	8004290 <TP_Drow_Touch_Point>
				break;
 8004902:	e345      	b.n	8004f90 <TP_Adjust+0x800>
			case 4:											 //
															 //
				tem1 = abs(pos_temp[0][0] - pos_temp[1][0]); //x1-x2
 8004904:	893b      	ldrh	r3, [r7, #8]
 8004906:	461a      	mov	r2, r3
 8004908:	89bb      	ldrh	r3, [r7, #12]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	bfb8      	it	lt
 8004910:	425b      	neglt	r3, r3
 8004912:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[1][1]); //y1-y2
 8004914:	897b      	ldrh	r3, [r7, #10]
 8004916:	461a      	mov	r2, r3
 8004918:	89fb      	ldrh	r3, [r7, #14]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b00      	cmp	r3, #0
 800491e:	bfb8      	it	lt
 8004920:	425b      	neglt	r3, r3
 8004922:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	fb03 f303 	mul.w	r3, r3, r3
 800492a:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492e:	fb03 f303 	mul.w	r3, r3, r3
 8004932:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //1,2
 8004934:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	4413      	add	r3, r2
 800493a:	4618      	mov	r0, r3
 800493c:	f7fb fde2 	bl	8000504 <__aeabi_ui2d>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	ec43 2b10 	vmov	d0, r2, r3
 8004948:	f00e f864 	bl	8012a14 <sqrt>
 800494c:	ec53 2b10 	vmov	r2, r3, d0
 8004950:	4610      	mov	r0, r2
 8004952:	4619      	mov	r1, r3
 8004954:	f7fc f928 	bl	8000ba8 <__aeabi_d2uiz>
 8004958:	4603      	mov	r3, r0
 800495a:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[2][0] - pos_temp[3][0]); //x3-x4
 800495c:	8a3b      	ldrh	r3, [r7, #16]
 800495e:	461a      	mov	r2, r3
 8004960:	8abb      	ldrh	r3, [r7, #20]
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	2b00      	cmp	r3, #0
 8004966:	bfb8      	it	lt
 8004968:	425b      	neglt	r3, r3
 800496a:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[2][1] - pos_temp[3][1]); //y3-y4
 800496c:	8a7b      	ldrh	r3, [r7, #18]
 800496e:	461a      	mov	r2, r3
 8004970:	8afb      	ldrh	r3, [r7, #22]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	bfb8      	it	lt
 8004978:	425b      	neglt	r3, r3
 800497a:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 800497c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497e:	fb03 f303 	mul.w	r3, r3, r3
 8004982:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8004984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004986:	fb03 f303 	mul.w	r3, r3, r3
 800498a:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //3,4
 800498c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800498e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004990:	4413      	add	r3, r2
 8004992:	4618      	mov	r0, r3
 8004994:	f7fb fdb6 	bl	8000504 <__aeabi_ui2d>
 8004998:	4602      	mov	r2, r0
 800499a:	460b      	mov	r3, r1
 800499c:	ec43 2b10 	vmov	d0, r2, r3
 80049a0:	f00e f838 	bl	8012a14 <sqrt>
 80049a4:	ec53 2b10 	vmov	r2, r3, d0
 80049a8:	4610      	mov	r0, r2
 80049aa:	4619      	mov	r1, r3
 80049ac:	f7fc f8fc 	bl	8000ba8 <__aeabi_d2uiz>
 80049b0:	4603      	mov	r3, r0
 80049b2:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 80049b4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80049b6:	ee07 3a90 	vmov	s15, r3
 80049ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80049be:	8c3b      	ldrh	r3, [r7, #32]
 80049c0:	ee07 3a90 	vmov	s15, r3
 80049c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049c8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80049cc:	ee16 0a90 	vmov	r0, s13
 80049d0:	f7fb fdba 	bl	8000548 <__aeabi_f2d>
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05 || d1 == 0 || d2 == 0) //
 80049dc:	a32c      	add	r3, pc, #176	; (adr r3, 8004a90 <TP_Adjust+0x300>)
 80049de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80049e6:	f7fc f879 	bl	8000adc <__aeabi_dcmplt>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d10f      	bne.n	8004a10 <TP_Adjust+0x280>
 80049f0:	a329      	add	r3, pc, #164	; (adr r3, 8004a98 <TP_Adjust+0x308>)
 80049f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80049fa:	f7fc f88d 	bl	8000b18 <__aeabi_dcmpgt>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d105      	bne.n	8004a10 <TP_Adjust+0x280>
 8004a04:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d002      	beq.n	8004a10 <TP_Adjust+0x280>
 8004a0a:	8c3b      	ldrh	r3, [r7, #32]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d153      	bne.n	8004ab8 <TP_Adjust+0x328>
				{
					cnt = 0;
 8004a10:	2300      	movs	r3, #0
 8004a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //4
 8004a16:	4b26      	ldr	r3, [pc, #152]	; (8004ab0 <TP_Adjust+0x320>)
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	3b14      	subs	r3, #20
 8004a1c:	b298      	uxth	r0, r3
 8004a1e:	4b24      	ldr	r3, [pc, #144]	; (8004ab0 <TP_Adjust+0x320>)
 8004a20:	885b      	ldrh	r3, [r3, #2]
 8004a22:	3b14      	subs	r3, #20
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	f7ff fc30 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //1
 8004a30:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004a34:	2114      	movs	r1, #20
 8004a36:	2014      	movs	r0, #20
 8004a38:	f7ff fc2a 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //
 8004a3c:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8004a40:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 8004a44:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 8004a48:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 8004a4c:	8a3c      	ldrh	r4, [r7, #16]
 8004a4e:	8a7d      	ldrh	r5, [r7, #18]
 8004a50:	8abe      	ldrh	r6, [r7, #20]
 8004a52:	8afb      	ldrh	r3, [r7, #22]
 8004a54:	607b      	str	r3, [r7, #4]
 8004a56:	f04f 0200 	mov.w	r2, #0
 8004a5a:	4b16      	ldr	r3, [pc, #88]	; (8004ab4 <TP_Adjust+0x324>)
 8004a5c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004a60:	f7fb fdca 	bl	80005f8 <__aeabi_dmul>
 8004a64:	4602      	mov	r2, r0
 8004a66:	460b      	mov	r3, r1
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	f7fc f89c 	bl	8000ba8 <__aeabi_d2uiz>
 8004a70:	4603      	mov	r3, r0
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	9304      	str	r3, [sp, #16]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	9303      	str	r3, [sp, #12]
 8004a7a:	9602      	str	r6, [sp, #8]
 8004a7c:	9501      	str	r5, [sp, #4]
 8004a7e:	9400      	str	r4, [sp, #0]
 8004a80:	465b      	mov	r3, fp
 8004a82:	4652      	mov	r2, sl
 8004a84:	4649      	mov	r1, r9
 8004a86:	4640      	mov	r0, r8
 8004a88:	f7ff fd9e 	bl	80045c8 <TP_Adj_Info_Show>
					continue;
 8004a8c:	e28e      	b.n	8004fac <TP_Adjust+0x81c>
 8004a8e:	bf00      	nop
 8004a90:	66666666 	.word	0x66666666
 8004a94:	3fee6666 	.word	0x3fee6666
 8004a98:	cccccccd 	.word	0xcccccccd
 8004a9c:	3ff0cccc 	.word	0x3ff0cccc
 8004aa0:	20000820 	.word	0x20000820
 8004aa4:	200005de 	.word	0x200005de
 8004aa8:	08012c20 	.word	0x08012c20
 8004aac:	200005a8 	.word	0x200005a8
 8004ab0:	20003ca8 	.word	0x20003ca8
 8004ab4:	40590000 	.word	0x40590000
				}
				tem1 = abs(pos_temp[0][0] - pos_temp[2][0]); //x1-x3
 8004ab8:	893b      	ldrh	r3, [r7, #8]
 8004aba:	461a      	mov	r2, r3
 8004abc:	8a3b      	ldrh	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	bfb8      	it	lt
 8004ac4:	425b      	neglt	r3, r3
 8004ac6:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[2][1]); //y1-y3
 8004ac8:	897b      	ldrh	r3, [r7, #10]
 8004aca:	461a      	mov	r2, r3
 8004acc:	8a7b      	ldrh	r3, [r7, #18]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	bfb8      	it	lt
 8004ad4:	425b      	neglt	r3, r3
 8004ad6:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8004ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ada:	fb03 f303 	mul.w	r3, r3, r3
 8004ade:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8004ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae2:	fb03 f303 	mul.w	r3, r3, r3
 8004ae6:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //1,3
 8004ae8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	4413      	add	r3, r2
 8004aee:	4618      	mov	r0, r3
 8004af0:	f7fb fd08 	bl	8000504 <__aeabi_ui2d>
 8004af4:	4602      	mov	r2, r0
 8004af6:	460b      	mov	r3, r1
 8004af8:	ec43 2b10 	vmov	d0, r2, r3
 8004afc:	f00d ff8a 	bl	8012a14 <sqrt>
 8004b00:	ec53 2b10 	vmov	r2, r3, d0
 8004b04:	4610      	mov	r0, r2
 8004b06:	4619      	mov	r1, r3
 8004b08:	f7fc f84e 	bl	8000ba8 <__aeabi_d2uiz>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[1][0] - pos_temp[3][0]); //x2-x4
 8004b10:	89bb      	ldrh	r3, [r7, #12]
 8004b12:	461a      	mov	r2, r3
 8004b14:	8abb      	ldrh	r3, [r7, #20]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	bfb8      	it	lt
 8004b1c:	425b      	neglt	r3, r3
 8004b1e:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[1][1] - pos_temp[3][1]); //y2-y4
 8004b20:	89fb      	ldrh	r3, [r7, #14]
 8004b22:	461a      	mov	r2, r3
 8004b24:	8afb      	ldrh	r3, [r7, #22]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	bfb8      	it	lt
 8004b2c:	425b      	neglt	r3, r3
 8004b2e:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8004b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b32:	fb03 f303 	mul.w	r3, r3, r3
 8004b36:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8004b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b3a:	fb03 f303 	mul.w	r3, r3, r3
 8004b3e:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //2,4
 8004b40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b44:	4413      	add	r3, r2
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fb fcdc 	bl	8000504 <__aeabi_ui2d>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	460b      	mov	r3, r1
 8004b50:	ec43 2b10 	vmov	d0, r2, r3
 8004b54:	f00d ff5e 	bl	8012a14 <sqrt>
 8004b58:	ec53 2b10 	vmov	r2, r3, d0
 8004b5c:	4610      	mov	r0, r2
 8004b5e:	4619      	mov	r1, r3
 8004b60:	f7fc f822 	bl	8000ba8 <__aeabi_d2uiz>
 8004b64:	4603      	mov	r3, r0
 8004b66:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 8004b68:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004b6a:	ee07 3a90 	vmov	s15, r3
 8004b6e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004b72:	8c3b      	ldrh	r3, [r7, #32]
 8004b74:	ee07 3a90 	vmov	s15, r3
 8004b78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b7c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004b80:	ee16 0a90 	vmov	r0, s13
 8004b84:	f7fb fce0 	bl	8000548 <__aeabi_f2d>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05) //
 8004b90:	a389      	add	r3, pc, #548	; (adr r3, 8004db8 <TP_Adjust+0x628>)
 8004b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b96:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004b9a:	f7fb ff9f 	bl	8000adc <__aeabi_dcmplt>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d109      	bne.n	8004bb8 <TP_Adjust+0x428>
 8004ba4:	a386      	add	r3, pc, #536	; (adr r3, 8004dc0 <TP_Adjust+0x630>)
 8004ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004baa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004bae:	f7fb ffb3 	bl	8000b18 <__aeabi_dcmpgt>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d03e      	beq.n	8004c36 <TP_Adjust+0x4a6>
				{
					cnt = 0;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //4
 8004bbe:	4b82      	ldr	r3, [pc, #520]	; (8004dc8 <TP_Adjust+0x638>)
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	3b14      	subs	r3, #20
 8004bc4:	b298      	uxth	r0, r3
 8004bc6:	4b80      	ldr	r3, [pc, #512]	; (8004dc8 <TP_Adjust+0x638>)
 8004bc8:	885b      	ldrh	r3, [r3, #2]
 8004bca:	3b14      	subs	r3, #20
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	f7ff fb5c 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //1
 8004bd8:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004bdc:	2114      	movs	r1, #20
 8004bde:	2014      	movs	r0, #20
 8004be0:	f7ff fb56 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //
 8004be4:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8004be8:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 8004bec:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 8004bf0:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 8004bf4:	8a3c      	ldrh	r4, [r7, #16]
 8004bf6:	8a7d      	ldrh	r5, [r7, #18]
 8004bf8:	8abe      	ldrh	r6, [r7, #20]
 8004bfa:	8afb      	ldrh	r3, [r7, #22]
 8004bfc:	607b      	str	r3, [r7, #4]
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	4b72      	ldr	r3, [pc, #456]	; (8004dcc <TP_Adjust+0x63c>)
 8004c04:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004c08:	f7fb fcf6 	bl	80005f8 <__aeabi_dmul>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	460b      	mov	r3, r1
 8004c10:	4610      	mov	r0, r2
 8004c12:	4619      	mov	r1, r3
 8004c14:	f7fb ffc8 	bl	8000ba8 <__aeabi_d2uiz>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	9304      	str	r3, [sp, #16]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	9303      	str	r3, [sp, #12]
 8004c22:	9602      	str	r6, [sp, #8]
 8004c24:	9501      	str	r5, [sp, #4]
 8004c26:	9400      	str	r4, [sp, #0]
 8004c28:	465b      	mov	r3, fp
 8004c2a:	4652      	mov	r2, sl
 8004c2c:	4649      	mov	r1, r9
 8004c2e:	4640      	mov	r0, r8
 8004c30:	f7ff fcca 	bl	80045c8 <TP_Adj_Info_Show>
					continue;
 8004c34:	e1ba      	b.n	8004fac <TP_Adjust+0x81c>
				} //

				//
				tem1 = abs(pos_temp[1][0] - pos_temp[2][0]); //x1-x3
 8004c36:	89bb      	ldrh	r3, [r7, #12]
 8004c38:	461a      	mov	r2, r3
 8004c3a:	8a3b      	ldrh	r3, [r7, #16]
 8004c3c:	1ad3      	subs	r3, r2, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	bfb8      	it	lt
 8004c42:	425b      	neglt	r3, r3
 8004c44:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[1][1] - pos_temp[2][1]); //y1-y3
 8004c46:	89fb      	ldrh	r3, [r7, #14]
 8004c48:	461a      	mov	r2, r3
 8004c4a:	8a7b      	ldrh	r3, [r7, #18]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	bfb8      	it	lt
 8004c52:	425b      	neglt	r3, r3
 8004c54:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8004c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c58:	fb03 f303 	mul.w	r3, r3, r3
 8004c5c:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	fb03 f303 	mul.w	r3, r3, r3
 8004c64:	627b      	str	r3, [r7, #36]	; 0x24
				d1 = sqrt(tem1 + tem2); //1,4
 8004c66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6a:	4413      	add	r3, r2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f7fb fc49 	bl	8000504 <__aeabi_ui2d>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	ec43 2b10 	vmov	d0, r2, r3
 8004c7a:	f00d fecb 	bl	8012a14 <sqrt>
 8004c7e:	ec53 2b10 	vmov	r2, r3, d0
 8004c82:	4610      	mov	r0, r2
 8004c84:	4619      	mov	r1, r3
 8004c86:	f7fb ff8f 	bl	8000ba8 <__aeabi_d2uiz>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	847b      	strh	r3, [r7, #34]	; 0x22

				tem1 = abs(pos_temp[0][0] - pos_temp[3][0]); //x2-x4
 8004c8e:	893b      	ldrh	r3, [r7, #8]
 8004c90:	461a      	mov	r2, r3
 8004c92:	8abb      	ldrh	r3, [r7, #20]
 8004c94:	1ad3      	subs	r3, r2, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bfb8      	it	lt
 8004c9a:	425b      	neglt	r3, r3
 8004c9c:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 = abs(pos_temp[0][1] - pos_temp[3][1]); //y2-y4
 8004c9e:	897b      	ldrh	r3, [r7, #10]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	8afb      	ldrh	r3, [r7, #22]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	bfb8      	it	lt
 8004caa:	425b      	neglt	r3, r3
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
				tem1 *= tem1;
 8004cae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cb0:	fb03 f303 	mul.w	r3, r3, r3
 8004cb4:	62bb      	str	r3, [r7, #40]	; 0x28
				tem2 *= tem2;
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	fb03 f303 	mul.w	r3, r3, r3
 8004cbc:	627b      	str	r3, [r7, #36]	; 0x24
				d2 = sqrt(tem1 + tem2); //2,3
 8004cbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc2:	4413      	add	r3, r2
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fb fc1d 	bl	8000504 <__aeabi_ui2d>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	ec43 2b10 	vmov	d0, r2, r3
 8004cd2:	f00d fe9f 	bl	8012a14 <sqrt>
 8004cd6:	ec53 2b10 	vmov	r2, r3, d0
 8004cda:	4610      	mov	r0, r2
 8004cdc:	4619      	mov	r1, r3
 8004cde:	f7fb ff63 	bl	8000ba8 <__aeabi_d2uiz>
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	843b      	strh	r3, [r7, #32]
				fac = (float)d1 / d2;
 8004ce6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004ce8:	ee07 3a90 	vmov	s15, r3
 8004cec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004cf0:	8c3b      	ldrh	r3, [r7, #32]
 8004cf2:	ee07 3a90 	vmov	s15, r3
 8004cf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cfa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cfe:	ee16 0a90 	vmov	r0, s13
 8004d02:	f7fb fc21 	bl	8000548 <__aeabi_f2d>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	e9c7 2306 	strd	r2, r3, [r7, #24]
				if (fac < 0.95 || fac > 1.05) //
 8004d0e:	a32a      	add	r3, pc, #168	; (adr r3, 8004db8 <TP_Adjust+0x628>)
 8004d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d14:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004d18:	f7fb fee0 	bl	8000adc <__aeabi_dcmplt>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d109      	bne.n	8004d36 <TP_Adjust+0x5a6>
 8004d22:	a327      	add	r3, pc, #156	; (adr r3, 8004dc0 <TP_Adjust+0x630>)
 8004d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d28:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004d2c:	f7fb fef4 	bl	8000b18 <__aeabi_dcmpgt>
 8004d30:	4603      	mov	r3, r0
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d04c      	beq.n	8004dd0 <TP_Adjust+0x640>
				{
					cnt = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE);																							 //4
 8004d3c:	4b22      	ldr	r3, [pc, #136]	; (8004dc8 <TP_Adjust+0x638>)
 8004d3e:	881b      	ldrh	r3, [r3, #0]
 8004d40:	3b14      	subs	r3, #20
 8004d42:	b298      	uxth	r0, r3
 8004d44:	4b20      	ldr	r3, [pc, #128]	; (8004dc8 <TP_Adjust+0x638>)
 8004d46:	885b      	ldrh	r3, [r3, #2]
 8004d48:	3b14      	subs	r3, #20
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004d50:	4619      	mov	r1, r3
 8004d52:	f7ff fa9d 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);																															 //1
 8004d56:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004d5a:	2114      	movs	r1, #20
 8004d5c:	2014      	movs	r0, #20
 8004d5e:	f7ff fa97 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Adj_Info_Show(pos_temp[0][0], pos_temp[0][1], pos_temp[1][0], pos_temp[1][1], pos_temp[2][0], pos_temp[2][1], pos_temp[3][0], pos_temp[3][1], fac * 100); //
 8004d62:	f8b7 8008 	ldrh.w	r8, [r7, #8]
 8004d66:	f8b7 900a 	ldrh.w	r9, [r7, #10]
 8004d6a:	f8b7 a00c 	ldrh.w	sl, [r7, #12]
 8004d6e:	f8b7 b00e 	ldrh.w	fp, [r7, #14]
 8004d72:	8a3c      	ldrh	r4, [r7, #16]
 8004d74:	8a7d      	ldrh	r5, [r7, #18]
 8004d76:	8abe      	ldrh	r6, [r7, #20]
 8004d78:	8afb      	ldrh	r3, [r7, #22]
 8004d7a:	607b      	str	r3, [r7, #4]
 8004d7c:	f04f 0200 	mov.w	r2, #0
 8004d80:	4b12      	ldr	r3, [pc, #72]	; (8004dcc <TP_Adjust+0x63c>)
 8004d82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004d86:	f7fb fc37 	bl	80005f8 <__aeabi_dmul>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	4610      	mov	r0, r2
 8004d90:	4619      	mov	r1, r3
 8004d92:	f7fb ff09 	bl	8000ba8 <__aeabi_d2uiz>
 8004d96:	4603      	mov	r3, r0
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	9304      	str	r3, [sp, #16]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	9303      	str	r3, [sp, #12]
 8004da0:	9602      	str	r6, [sp, #8]
 8004da2:	9501      	str	r5, [sp, #4]
 8004da4:	9400      	str	r4, [sp, #0]
 8004da6:	465b      	mov	r3, fp
 8004da8:	4652      	mov	r2, sl
 8004daa:	4649      	mov	r1, r9
 8004dac:	4640      	mov	r0, r8
 8004dae:	f7ff fc0b 	bl	80045c8 <TP_Adj_Info_Show>
					continue;
 8004db2:	e0fb      	b.n	8004fac <TP_Adjust+0x81c>
 8004db4:	f3af 8000 	nop.w
 8004db8:	66666666 	.word	0x66666666
 8004dbc:	3fee6666 	.word	0x3fee6666
 8004dc0:	cccccccd 	.word	0xcccccccd
 8004dc4:	3ff0cccc 	.word	0x3ff0cccc
 8004dc8:	20003ca8 	.word	0x20003ca8
 8004dcc:	40590000 	.word	0x40590000
				} //
				//
				tp_dev.xfac = (float)(lcddev.width - 40) / (pos_temp[1][0] - pos_temp[0][0]);		//xfac
 8004dd0:	4b79      	ldr	r3, [pc, #484]	; (8004fb8 <TP_Adjust+0x828>)
 8004dd2:	881b      	ldrh	r3, [r3, #0]
 8004dd4:	3b28      	subs	r3, #40	; 0x28
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004dde:	89bb      	ldrh	r3, [r7, #12]
 8004de0:	461a      	mov	r2, r3
 8004de2:	893b      	ldrh	r3, [r7, #8]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	ee07 3a90 	vmov	s15, r3
 8004dea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004dee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004df2:	4b72      	ldr	r3, [pc, #456]	; (8004fbc <TP_Adjust+0x82c>)
 8004df4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
				tp_dev.xoff = (lcddev.width - tp_dev.xfac * (pos_temp[1][0] + pos_temp[0][0])) / 2; //xoff
 8004df8:	4b6f      	ldr	r3, [pc, #444]	; (8004fb8 <TP_Adjust+0x828>)
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	ee07 3a90 	vmov	s15, r3
 8004e00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e04:	4b6d      	ldr	r3, [pc, #436]	; (8004fbc <TP_Adjust+0x82c>)
 8004e06:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8004e0a:	89bb      	ldrh	r3, [r7, #12]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	893b      	ldrh	r3, [r7, #8]
 8004e10:	4413      	add	r3, r2
 8004e12:	ee07 3a90 	vmov	s15, r3
 8004e16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e1e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e22:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004e26:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e2a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e2e:	ee17 3a90 	vmov	r3, s15
 8004e32:	b21a      	sxth	r2, r3
 8004e34:	4b61      	ldr	r3, [pc, #388]	; (8004fbc <TP_Adjust+0x82c>)
 8004e36:	859a      	strh	r2, [r3, #44]	; 0x2c

				tp_dev.yfac = (float)(lcddev.height - 40) / (pos_temp[2][1] - pos_temp[0][1]);		 //yfac
 8004e38:	4b5f      	ldr	r3, [pc, #380]	; (8004fb8 <TP_Adjust+0x828>)
 8004e3a:	885b      	ldrh	r3, [r3, #2]
 8004e3c:	3b28      	subs	r3, #40	; 0x28
 8004e3e:	ee07 3a90 	vmov	s15, r3
 8004e42:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e46:	8a7b      	ldrh	r3, [r7, #18]
 8004e48:	461a      	mov	r2, r3
 8004e4a:	897b      	ldrh	r3, [r7, #10]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e56:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e5a:	4b58      	ldr	r3, [pc, #352]	; (8004fbc <TP_Adjust+0x82c>)
 8004e5c:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
				tp_dev.yoff = (lcddev.height - tp_dev.yfac * (pos_temp[2][1] + pos_temp[0][1])) / 2; //yoff
 8004e60:	4b55      	ldr	r3, [pc, #340]	; (8004fb8 <TP_Adjust+0x828>)
 8004e62:	885b      	ldrh	r3, [r3, #2]
 8004e64:	ee07 3a90 	vmov	s15, r3
 8004e68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e6c:	4b53      	ldr	r3, [pc, #332]	; (8004fbc <TP_Adjust+0x82c>)
 8004e6e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8004e72:	8a7b      	ldrh	r3, [r7, #18]
 8004e74:	461a      	mov	r2, r3
 8004e76:	897b      	ldrh	r3, [r7, #10]
 8004e78:	4413      	add	r3, r2
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004e8a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004e8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004e96:	ee17 3a90 	vmov	r3, s15
 8004e9a:	b21a      	sxth	r2, r3
 8004e9c:	4b47      	ldr	r3, [pc, #284]	; (8004fbc <TP_Adjust+0x82c>)
 8004e9e:	85da      	strh	r2, [r3, #46]	; 0x2e
				if (abs(tp_dev.xfac) > 2 || abs(tp_dev.yfac) > 2)									 //.
 8004ea0:	4b46      	ldr	r3, [pc, #280]	; (8004fbc <TP_Adjust+0x82c>)
 8004ea2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004ea6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004eaa:	ee17 3a90 	vmov	r3, s15
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	bfb8      	it	lt
 8004eb2:	425b      	neglt	r3, r3
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	dc0b      	bgt.n	8004ed0 <TP_Adjust+0x740>
 8004eb8:	4b40      	ldr	r3, [pc, #256]	; (8004fbc <TP_Adjust+0x82c>)
 8004eba:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004ebe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004ec2:	ee17 3a90 	vmov	r3, s15
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	bfb8      	it	lt
 8004eca:	425b      	neglt	r3, r3
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	dd40      	ble.n	8004f52 <TP_Adjust+0x7c2>
				{
					cnt = 0;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					TP_Drow_Touch_Point(lcddev.width - 20, lcddev.height - 20, WHITE); //4
 8004ed6:	4b38      	ldr	r3, [pc, #224]	; (8004fb8 <TP_Adjust+0x828>)
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	3b14      	subs	r3, #20
 8004edc:	b298      	uxth	r0, r3
 8004ede:	4b36      	ldr	r3, [pc, #216]	; (8004fb8 <TP_Adjust+0x828>)
 8004ee0:	885b      	ldrh	r3, [r3, #2]
 8004ee2:	3b14      	subs	r3, #20
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004eea:	4619      	mov	r1, r3
 8004eec:	f7ff f9d0 	bl	8004290 <TP_Drow_Touch_Point>
					TP_Drow_Touch_Point(20, 20, RED);								   //1
 8004ef0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8004ef4:	2114      	movs	r1, #20
 8004ef6:	2014      	movs	r0, #20
 8004ef8:	f7ff f9ca 	bl	8004290 <TP_Drow_Touch_Point>
					LCD_ShowString(40, 26, lcddev.width, lcddev.height, 16, "TP Need readjust!");
 8004efc:	4b2e      	ldr	r3, [pc, #184]	; (8004fb8 <TP_Adjust+0x828>)
 8004efe:	881a      	ldrh	r2, [r3, #0]
 8004f00:	4b2d      	ldr	r3, [pc, #180]	; (8004fb8 <TP_Adjust+0x828>)
 8004f02:	885b      	ldrh	r3, [r3, #2]
 8004f04:	492e      	ldr	r1, [pc, #184]	; (8004fc0 <TP_Adjust+0x830>)
 8004f06:	9101      	str	r1, [sp, #4]
 8004f08:	2110      	movs	r1, #16
 8004f0a:	9100      	str	r1, [sp, #0]
 8004f0c:	211a      	movs	r1, #26
 8004f0e:	2028      	movs	r0, #40	; 0x28
 8004f10:	f004 fd06 	bl	8009920 <LCD_ShowString>
					tp_dev.touchtype = !tp_dev.touchtype; //.
 8004f14:	4b29      	ldr	r3, [pc, #164]	; (8004fbc <TP_Adjust+0x82c>)
 8004f16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	bf0c      	ite	eq
 8004f1e:	2301      	moveq	r3, #1
 8004f20:	2300      	movne	r3, #0
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	461a      	mov	r2, r3
 8004f26:	4b25      	ldr	r3, [pc, #148]	; (8004fbc <TP_Adjust+0x82c>)
 8004f28:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
					if (tp_dev.touchtype)				  //X,Y
 8004f2c:	4b23      	ldr	r3, [pc, #140]	; (8004fbc <TP_Adjust+0x82c>)
 8004f2e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d006      	beq.n	8004f44 <TP_Adjust+0x7b4>
					{
						CMD_RDX = 0X90;
 8004f36:	4b23      	ldr	r3, [pc, #140]	; (8004fc4 <TP_Adjust+0x834>)
 8004f38:	2290      	movs	r2, #144	; 0x90
 8004f3a:	701a      	strb	r2, [r3, #0]
						CMD_RDY = 0XD0;
 8004f3c:	4b22      	ldr	r3, [pc, #136]	; (8004fc8 <TP_Adjust+0x838>)
 8004f3e:	22d0      	movs	r2, #208	; 0xd0
 8004f40:	701a      	strb	r2, [r3, #0]
					else //X,Y
					{
						CMD_RDX = 0XD0;
						CMD_RDY = 0X90;
					}
					continue;
 8004f42:	e033      	b.n	8004fac <TP_Adjust+0x81c>
						CMD_RDX = 0XD0;
 8004f44:	4b1f      	ldr	r3, [pc, #124]	; (8004fc4 <TP_Adjust+0x834>)
 8004f46:	22d0      	movs	r2, #208	; 0xd0
 8004f48:	701a      	strb	r2, [r3, #0]
						CMD_RDY = 0X90;
 8004f4a:	4b1f      	ldr	r3, [pc, #124]	; (8004fc8 <TP_Adjust+0x838>)
 8004f4c:	2290      	movs	r2, #144	; 0x90
 8004f4e:	701a      	strb	r2, [r3, #0]
					continue;
 8004f50:	e02c      	b.n	8004fac <TP_Adjust+0x81c>
				}
				POINT_COLOR = BLUE;
 8004f52:	4b1e      	ldr	r3, [pc, #120]	; (8004fcc <TP_Adjust+0x83c>)
 8004f54:	221f      	movs	r2, #31
 8004f56:	801a      	strh	r2, [r3, #0]
				LCD_Clear(WHITE);																	 //
 8004f58:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004f5c:	f004 fa26 	bl	80093ac <LCD_Clear>
				LCD_ShowString(35, 110, lcddev.width, lcddev.height, 16, "Touch Screen Adjust OK!"); //
 8004f60:	4b15      	ldr	r3, [pc, #84]	; (8004fb8 <TP_Adjust+0x828>)
 8004f62:	881a      	ldrh	r2, [r3, #0]
 8004f64:	4b14      	ldr	r3, [pc, #80]	; (8004fb8 <TP_Adjust+0x828>)
 8004f66:	885b      	ldrh	r3, [r3, #2]
 8004f68:	4919      	ldr	r1, [pc, #100]	; (8004fd0 <TP_Adjust+0x840>)
 8004f6a:	9101      	str	r1, [sp, #4]
 8004f6c:	2110      	movs	r1, #16
 8004f6e:	9100      	str	r1, [sp, #0]
 8004f70:	216e      	movs	r1, #110	; 0x6e
 8004f72:	2023      	movs	r0, #35	; 0x23
 8004f74:	f004 fcd4 	bl	8009920 <LCD_ShowString>
				//delay_ms(1000);
				HAL_Delay(1000);
 8004f78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004f7c:	f004 fd90 	bl	8009aa0 <HAL_Delay>
				TP_Save_Adjdata();
 8004f80:	f7ff fa6c 	bl	800445c <TP_Save_Adjdata>
				LCD_Clear(WHITE); //
 8004f84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004f88:	f004 fa10 	bl	80093ac <LCD_Clear>
 8004f8c:	e00f      	b.n	8004fae <TP_Adjust+0x81e>
				return;			  //
			}
		}
 8004f8e:	bf00      	nop
		//delay_ms(10);
		HAL_Delay(10);
 8004f90:	200a      	movs	r0, #10
 8004f92:	f004 fd85 	bl	8009aa0 <HAL_Delay>
		outtime++;
 8004f96:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004f98:	3301      	adds	r3, #1
 8004f9a:	85bb      	strh	r3, [r7, #44]	; 0x2c
		if (outtime > 1000)
 8004f9c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004f9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004fa2:	f67f ac2f 	bls.w	8004804 <TP_Adjust+0x74>
		{
			TP_Get_Adjdata();
 8004fa6:	f7ff faa7 	bl	80044f8 <TP_Get_Adjdata>
			break;
 8004faa:	e000      	b.n	8004fae <TP_Adjust+0x81e>
		tp_dev.scan(1);							 //
 8004fac:	e42a      	b.n	8004804 <TP_Adjust+0x74>
		}
	}
}
 8004fae:	3734      	adds	r7, #52	; 0x34
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20003ca8 	.word	0x20003ca8
 8004fbc:	200005a8 	.word	0x200005a8
 8004fc0:	08012cc4 	.word	0x08012cc4
 8004fc4:	200005dc 	.word	0x200005dc
 8004fc8:	200005dd 	.word	0x200005dd
 8004fcc:	20000820 	.word	0x20000820
 8004fd0:	08012cd8 	.word	0x08012cd8

08004fd4 <TP_Init>:
//
//:0,
//       1,
u8 TP_Init(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0

	// GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;	  //PF11
	// GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT; //
	// GPIO_Init(GPIOF, &GPIO_InitStructure);		  //

	TP_Read_XY(&tp_dev.x[0], &tp_dev.y[0]); //
 8004fd8:	490c      	ldr	r1, [pc, #48]	; (800500c <TP_Init+0x38>)
 8004fda:	480d      	ldr	r0, [pc, #52]	; (8005010 <TP_Init+0x3c>)
 8004fdc:	f7ff f8d4 	bl	8004188 <TP_Read_XY>
	AT24CXX_Init();							//24CXX
 8004fe0:	f7fe ff10 	bl	8003e04 <AT24CXX_Init>
	if (TP_Get_Adjdata())
 8004fe4:	f7ff fa88 	bl	80044f8 <TP_Get_Adjdata>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <TP_Init+0x1e>
		return 0; //
 8004fee:	2300      	movs	r3, #0
 8004ff0:	e00a      	b.n	8005008 <TP_Init+0x34>
	else		  //?
	{
		LCD_Clear(WHITE); //
 8004ff2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004ff6:	f004 f9d9 	bl	80093ac <LCD_Clear>
		TP_Adjust();	  //
 8004ffa:	f7ff fbc9 	bl	8004790 <TP_Adjust>
		TP_Save_Adjdata();
 8004ffe:	f7ff fa2d 	bl	800445c <TP_Save_Adjdata>
	}
	TP_Get_Adjdata();
 8005002:	f7ff fa79 	bl	80044f8 <TP_Get_Adjdata>
	// }
	return 1;
 8005006:	2301      	movs	r3, #1
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	200005be 	.word	0x200005be
 8005010:	200005b4 	.word	0x200005b4

08005014 <LCD_WR_REG>:
//
_lcd_dev lcddev;
//
//regval:
void LCD_WR_REG(__IO uint16_t regval)
{
 8005014:	b480      	push	{r7}
 8005016:	b083      	sub	sp, #12
 8005018:	af00      	add	r7, sp, #0
 800501a:	4603      	mov	r3, r0
 800501c:	80fb      	strh	r3, [r7, #6]
	regval=regval;		//-O2,
 800501e:	88fb      	ldrh	r3, [r7, #6]
 8005020:	b29b      	uxth	r3, r3
 8005022:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=regval;//
 8005024:	4b04      	ldr	r3, [pc, #16]	; (8005038 <LCD_WR_REG+0x24>)
 8005026:	88fa      	ldrh	r2, [r7, #6]
 8005028:	b292      	uxth	r2, r2
 800502a:	801a      	strh	r2, [r3, #0]
}
 800502c:	bf00      	nop
 800502e:	370c      	adds	r7, #12
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	6c00007e 	.word	0x6c00007e

0800503c <LCD_WR_DATA>:
//LCD
//data:
void LCD_WR_DATA(__IO uint16_t data)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	4603      	mov	r3, r0
 8005044:	80fb      	strh	r3, [r7, #6]
	data=data;			//-O2,
 8005046:	88fb      	ldrh	r3, [r7, #6]
 8005048:	b29b      	uxth	r3, r3
 800504a:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800504c:	4b04      	ldr	r3, [pc, #16]	; (8005060 <LCD_WR_DATA+0x24>)
 800504e:	88fa      	ldrh	r2, [r7, #6]
 8005050:	b292      	uxth	r2, r2
 8005052:	805a      	strh	r2, [r3, #2]
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr
 8005060:	6c00007e 	.word	0x6c00007e

08005064 <LCD_RD_DATA>:
//LCD
//:
uint16_t LCD_RD_DATA(void)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
	__IO uint16_t ram;			//
	ram=LCD->LCD_RAM;
 800506a:	4b06      	ldr	r3, [pc, #24]	; (8005084 <LCD_RD_DATA+0x20>)
 800506c:	885b      	ldrh	r3, [r3, #2]
 800506e:	b29b      	uxth	r3, r3
 8005070:	80fb      	strh	r3, [r7, #6]
	return ram;
 8005072:	88fb      	ldrh	r3, [r7, #6]
 8005074:	b29b      	uxth	r3, r3
}
 8005076:	4618      	mov	r0, r3
 8005078:	370c      	adds	r7, #12
 800507a:	46bd      	mov	sp, r7
 800507c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005080:	4770      	bx	lr
 8005082:	bf00      	nop
 8005084:	6c00007e 	.word	0x6c00007e

08005088 <LCD_WriteReg>:
//
//LCD_Reg:
//LCD_RegValue:
void LCD_WriteReg(uint16_t LCD_Reg,uint16_t LCD_RegValue)
{
 8005088:	b480      	push	{r7}
 800508a:	b083      	sub	sp, #12
 800508c:	af00      	add	r7, sp, #0
 800508e:	4603      	mov	r3, r0
 8005090:	460a      	mov	r2, r1
 8005092:	80fb      	strh	r3, [r7, #6]
 8005094:	4613      	mov	r3, r2
 8005096:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = LCD_Reg;		//
 8005098:	4a05      	ldr	r2, [pc, #20]	; (80050b0 <LCD_WriteReg+0x28>)
 800509a:	88fb      	ldrh	r3, [r7, #6]
 800509c:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = LCD_RegValue;//
 800509e:	4a04      	ldr	r2, [pc, #16]	; (80050b0 <LCD_WriteReg+0x28>)
 80050a0:	88bb      	ldrh	r3, [r7, #4]
 80050a2:	8053      	strh	r3, [r2, #2]
}
 80050a4:	bf00      	nop
 80050a6:	370c      	adds	r7, #12
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	6c00007e 	.word	0x6c00007e

080050b4 <LCD_ReadReg>:
//
//LCD_Reg:
//:
uint16_t LCD_ReadReg(uint16_t LCD_Reg)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b082      	sub	sp, #8
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	4603      	mov	r3, r0
 80050bc:	80fb      	strh	r3, [r7, #6]
	LCD_WR_REG(LCD_Reg);		//
 80050be:	88fb      	ldrh	r3, [r7, #6]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f7ff ffa7 	bl	8005014 <LCD_WR_REG>
	delay_us(5);
 80050c6:	2005      	movs	r0, #5
 80050c8:	f7fd f80c 	bl	80020e4 <delay_us>

	return LCD_RD_DATA();		//
 80050cc:	f7ff ffca 	bl	8005064 <LCD_RD_DATA>
 80050d0:	4603      	mov	r3, r0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	3708      	adds	r7, #8
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
	...

080050dc <LCD_WriteRAM_Prepare>:
//GRAM
void LCD_WriteRAM_Prepare(void)
{
 80050dc:	b480      	push	{r7}
 80050de:	af00      	add	r7, sp, #0
 	LCD->LCD_REG=lcddev.wramcmd;
 80050e0:	4b04      	ldr	r3, [pc, #16]	; (80050f4 <LCD_WriteRAM_Prepare+0x18>)
 80050e2:	4a05      	ldr	r2, [pc, #20]	; (80050f8 <LCD_WriteRAM_Prepare+0x1c>)
 80050e4:	8912      	ldrh	r2, [r2, #8]
 80050e6:	801a      	strh	r2, [r3, #0]
}
 80050e8:	bf00      	nop
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	6c00007e 	.word	0x6c00007e
 80050f8:	20003ca8 	.word	0x20003ca8

080050fc <LCD_SetCursor>:
}
//
//Xpos:
//Ypos:
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	4603      	mov	r3, r0
 8005104:	460a      	mov	r2, r1
 8005106:	80fb      	strh	r3, [r7, #6]
 8005108:	4613      	mov	r3, r2
 800510a:	80bb      	strh	r3, [r7, #4]
 	if(lcddev.id==0X9341||lcddev.id==0X5310)
 800510c:	4b92      	ldr	r3, [pc, #584]	; (8005358 <LCD_SetCursor+0x25c>)
 800510e:	889b      	ldrh	r3, [r3, #4]
 8005110:	f249 3241 	movw	r2, #37697	; 0x9341
 8005114:	4293      	cmp	r3, r2
 8005116:	d005      	beq.n	8005124 <LCD_SetCursor+0x28>
 8005118:	4b8f      	ldr	r3, [pc, #572]	; (8005358 <LCD_SetCursor+0x25c>)
 800511a:	889b      	ldrh	r3, [r3, #4]
 800511c:	f245 3210 	movw	r2, #21264	; 0x5310
 8005120:	4293      	cmp	r3, r2
 8005122:	d122      	bne.n	800516a <LCD_SetCursor+0x6e>
	{
		LCD_WR_REG(lcddev.setxcmd);
 8005124:	4b8c      	ldr	r3, [pc, #560]	; (8005358 <LCD_SetCursor+0x25c>)
 8005126:	895b      	ldrh	r3, [r3, #10]
 8005128:	4618      	mov	r0, r3
 800512a:	f7ff ff73 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800512e:	88fb      	ldrh	r3, [r7, #6]
 8005130:	0a1b      	lsrs	r3, r3, #8
 8005132:	b29b      	uxth	r3, r3
 8005134:	4618      	mov	r0, r3
 8005136:	f7ff ff81 	bl	800503c <LCD_WR_DATA>
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	b2db      	uxtb	r3, r3
 800513e:	b29b      	uxth	r3, r3
 8005140:	4618      	mov	r0, r3
 8005142:	f7ff ff7b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8005146:	4b84      	ldr	r3, [pc, #528]	; (8005358 <LCD_SetCursor+0x25c>)
 8005148:	899b      	ldrh	r3, [r3, #12]
 800514a:	4618      	mov	r0, r3
 800514c:	f7ff ff62 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8005150:	88bb      	ldrh	r3, [r7, #4]
 8005152:	0a1b      	lsrs	r3, r3, #8
 8005154:	b29b      	uxth	r3, r3
 8005156:	4618      	mov	r0, r3
 8005158:	f7ff ff70 	bl	800503c <LCD_WR_DATA>
 800515c:	88bb      	ldrh	r3, [r7, #4]
 800515e:	b2db      	uxtb	r3, r3
 8005160:	b29b      	uxth	r3, r3
 8005162:	4618      	mov	r0, r3
 8005164:	f7ff ff6a 	bl	800503c <LCD_WR_DATA>
	{
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//x,y
		LCD_WriteReg(lcddev.setxcmd, Xpos);
		LCD_WriteReg(lcddev.setycmd, Ypos);
	}
}
 8005168:	e0f1      	b.n	800534e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X6804)
 800516a:	4b7b      	ldr	r3, [pc, #492]	; (8005358 <LCD_SetCursor+0x25c>)
 800516c:	889b      	ldrh	r3, [r3, #4]
 800516e:	f646 0204 	movw	r2, #26628	; 0x6804
 8005172:	4293      	cmp	r3, r2
 8005174:	d12d      	bne.n	80051d2 <LCD_SetCursor+0xd6>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//
 8005176:	4b78      	ldr	r3, [pc, #480]	; (8005358 <LCD_SetCursor+0x25c>)
 8005178:	799b      	ldrb	r3, [r3, #6]
 800517a:	2b01      	cmp	r3, #1
 800517c:	d106      	bne.n	800518c <LCD_SetCursor+0x90>
 800517e:	4b76      	ldr	r3, [pc, #472]	; (8005358 <LCD_SetCursor+0x25c>)
 8005180:	881a      	ldrh	r2, [r3, #0]
 8005182:	88fb      	ldrh	r3, [r7, #6]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	b29b      	uxth	r3, r3
 8005188:	3b01      	subs	r3, #1
 800518a:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 800518c:	4b72      	ldr	r3, [pc, #456]	; (8005358 <LCD_SetCursor+0x25c>)
 800518e:	895b      	ldrh	r3, [r3, #10]
 8005190:	4618      	mov	r0, r3
 8005192:	f7ff ff3f 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 8005196:	88fb      	ldrh	r3, [r7, #6]
 8005198:	0a1b      	lsrs	r3, r3, #8
 800519a:	b29b      	uxth	r3, r3
 800519c:	4618      	mov	r0, r3
 800519e:	f7ff ff4d 	bl	800503c <LCD_WR_DATA>
 80051a2:	88fb      	ldrh	r3, [r7, #6]
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	4618      	mov	r0, r3
 80051aa:	f7ff ff47 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 80051ae:	4b6a      	ldr	r3, [pc, #424]	; (8005358 <LCD_SetCursor+0x25c>)
 80051b0:	899b      	ldrh	r3, [r3, #12]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f7ff ff2e 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 80051b8:	88bb      	ldrh	r3, [r7, #4]
 80051ba:	0a1b      	lsrs	r3, r3, #8
 80051bc:	b29b      	uxth	r3, r3
 80051be:	4618      	mov	r0, r3
 80051c0:	f7ff ff3c 	bl	800503c <LCD_WR_DATA>
 80051c4:	88bb      	ldrh	r3, [r7, #4]
 80051c6:	b2db      	uxtb	r3, r3
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7ff ff36 	bl	800503c <LCD_WR_DATA>
}
 80051d0:	e0bd      	b.n	800534e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X1963)
 80051d2:	4b61      	ldr	r3, [pc, #388]	; (8005358 <LCD_SetCursor+0x25c>)
 80051d4:	889b      	ldrh	r3, [r3, #4]
 80051d6:	f641 1263 	movw	r2, #6499	; 0x1963
 80051da:	4293      	cmp	r3, r2
 80051dc:	d167      	bne.n	80052ae <LCD_SetCursor+0x1b2>
		if(lcddev.dir==0)//x
 80051de:	4b5e      	ldr	r3, [pc, #376]	; (8005358 <LCD_SetCursor+0x25c>)
 80051e0:	799b      	ldrb	r3, [r3, #6]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d11e      	bne.n	8005224 <LCD_SetCursor+0x128>
			Xpos=lcddev.width-1-Xpos;
 80051e6:	4b5c      	ldr	r3, [pc, #368]	; (8005358 <LCD_SetCursor+0x25c>)
 80051e8:	881a      	ldrh	r2, [r3, #0]
 80051ea:	88fb      	ldrh	r3, [r7, #6]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	3b01      	subs	r3, #1
 80051f2:	80fb      	strh	r3, [r7, #6]
			LCD_WR_REG(lcddev.setxcmd);
 80051f4:	4b58      	ldr	r3, [pc, #352]	; (8005358 <LCD_SetCursor+0x25c>)
 80051f6:	895b      	ldrh	r3, [r3, #10]
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7ff ff0b 	bl	8005014 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 80051fe:	2000      	movs	r0, #0
 8005200:	f7ff ff1c 	bl	800503c <LCD_WR_DATA>
 8005204:	2000      	movs	r0, #0
 8005206:	f7ff ff19 	bl	800503c <LCD_WR_DATA>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800520a:	88fb      	ldrh	r3, [r7, #6]
 800520c:	0a1b      	lsrs	r3, r3, #8
 800520e:	b29b      	uxth	r3, r3
 8005210:	4618      	mov	r0, r3
 8005212:	f7ff ff13 	bl	800503c <LCD_WR_DATA>
 8005216:	88fb      	ldrh	r3, [r7, #6]
 8005218:	b2db      	uxtb	r3, r3
 800521a:	b29b      	uxth	r3, r3
 800521c:	4618      	mov	r0, r3
 800521e:	f7ff ff0d 	bl	800503c <LCD_WR_DATA>
 8005222:	e021      	b.n	8005268 <LCD_SetCursor+0x16c>
			LCD_WR_REG(lcddev.setxcmd);
 8005224:	4b4c      	ldr	r3, [pc, #304]	; (8005358 <LCD_SetCursor+0x25c>)
 8005226:	895b      	ldrh	r3, [r3, #10]
 8005228:	4618      	mov	r0, r3
 800522a:	f7ff fef3 	bl	8005014 <LCD_WR_REG>
			LCD_WR_DATA(Xpos>>8);LCD_WR_DATA(Xpos&0XFF);
 800522e:	88fb      	ldrh	r3, [r7, #6]
 8005230:	0a1b      	lsrs	r3, r3, #8
 8005232:	b29b      	uxth	r3, r3
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff ff01 	bl	800503c <LCD_WR_DATA>
 800523a:	88fb      	ldrh	r3, [r7, #6]
 800523c:	b2db      	uxtb	r3, r3
 800523e:	b29b      	uxth	r3, r3
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff fefb 	bl	800503c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 8005246:	4b44      	ldr	r3, [pc, #272]	; (8005358 <LCD_SetCursor+0x25c>)
 8005248:	881b      	ldrh	r3, [r3, #0]
 800524a:	3b01      	subs	r3, #1
 800524c:	121b      	asrs	r3, r3, #8
 800524e:	b29b      	uxth	r3, r3
 8005250:	4618      	mov	r0, r3
 8005252:	f7ff fef3 	bl	800503c <LCD_WR_DATA>
 8005256:	4b40      	ldr	r3, [pc, #256]	; (8005358 <LCD_SetCursor+0x25c>)
 8005258:	881b      	ldrh	r3, [r3, #0]
 800525a:	3b01      	subs	r3, #1
 800525c:	b29b      	uxth	r3, r3
 800525e:	b2db      	uxtb	r3, r3
 8005260:	b29b      	uxth	r3, r3
 8005262:	4618      	mov	r0, r3
 8005264:	f7ff feea 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8005268:	4b3b      	ldr	r3, [pc, #236]	; (8005358 <LCD_SetCursor+0x25c>)
 800526a:	899b      	ldrh	r3, [r3, #12]
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff fed1 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(Ypos>>8);LCD_WR_DATA(Ypos&0XFF);
 8005272:	88bb      	ldrh	r3, [r7, #4]
 8005274:	0a1b      	lsrs	r3, r3, #8
 8005276:	b29b      	uxth	r3, r3
 8005278:	4618      	mov	r0, r3
 800527a:	f7ff fedf 	bl	800503c <LCD_WR_DATA>
 800527e:	88bb      	ldrh	r3, [r7, #4]
 8005280:	b2db      	uxtb	r3, r3
 8005282:	b29b      	uxth	r3, r3
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff fed9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 800528a:	4b33      	ldr	r3, [pc, #204]	; (8005358 <LCD_SetCursor+0x25c>)
 800528c:	885b      	ldrh	r3, [r3, #2]
 800528e:	3b01      	subs	r3, #1
 8005290:	121b      	asrs	r3, r3, #8
 8005292:	b29b      	uxth	r3, r3
 8005294:	4618      	mov	r0, r3
 8005296:	f7ff fed1 	bl	800503c <LCD_WR_DATA>
 800529a:	4b2f      	ldr	r3, [pc, #188]	; (8005358 <LCD_SetCursor+0x25c>)
 800529c:	885b      	ldrh	r3, [r3, #2]
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff fec8 	bl	800503c <LCD_WR_DATA>
}
 80052ac:	e04f      	b.n	800534e <LCD_SetCursor+0x252>
	}else if(lcddev.id==0X5510)
 80052ae:	4b2a      	ldr	r3, [pc, #168]	; (8005358 <LCD_SetCursor+0x25c>)
 80052b0:	889b      	ldrh	r3, [r3, #4]
 80052b2:	f245 5210 	movw	r2, #21776	; 0x5510
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d130      	bne.n	800531c <LCD_SetCursor+0x220>
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(Xpos>>8);
 80052ba:	4b27      	ldr	r3, [pc, #156]	; (8005358 <LCD_SetCursor+0x25c>)
 80052bc:	895b      	ldrh	r3, [r3, #10]
 80052be:	4618      	mov	r0, r3
 80052c0:	f7ff fea8 	bl	8005014 <LCD_WR_REG>
 80052c4:	88fb      	ldrh	r3, [r7, #6]
 80052c6:	0a1b      	lsrs	r3, r3, #8
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7ff feb6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(Xpos&0XFF);
 80052d0:	4b21      	ldr	r3, [pc, #132]	; (8005358 <LCD_SetCursor+0x25c>)
 80052d2:	895b      	ldrh	r3, [r3, #10]
 80052d4:	3301      	adds	r3, #1
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	4618      	mov	r0, r3
 80052da:	f7ff fe9b 	bl	8005014 <LCD_WR_REG>
 80052de:	88fb      	ldrh	r3, [r7, #6]
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7ff fea9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(Ypos>>8);
 80052ea:	4b1b      	ldr	r3, [pc, #108]	; (8005358 <LCD_SetCursor+0x25c>)
 80052ec:	899b      	ldrh	r3, [r3, #12]
 80052ee:	4618      	mov	r0, r3
 80052f0:	f7ff fe90 	bl	8005014 <LCD_WR_REG>
 80052f4:	88bb      	ldrh	r3, [r7, #4]
 80052f6:	0a1b      	lsrs	r3, r3, #8
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	4618      	mov	r0, r3
 80052fc:	f7ff fe9e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(Ypos&0XFF);
 8005300:	4b15      	ldr	r3, [pc, #84]	; (8005358 <LCD_SetCursor+0x25c>)
 8005302:	899b      	ldrh	r3, [r3, #12]
 8005304:	3301      	adds	r3, #1
 8005306:	b29b      	uxth	r3, r3
 8005308:	4618      	mov	r0, r3
 800530a:	f7ff fe83 	bl	8005014 <LCD_WR_REG>
 800530e:	88bb      	ldrh	r3, [r7, #4]
 8005310:	b2db      	uxtb	r3, r3
 8005312:	b29b      	uxth	r3, r3
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff fe91 	bl	800503c <LCD_WR_DATA>
}
 800531a:	e018      	b.n	800534e <LCD_SetCursor+0x252>
		if(lcddev.dir==1)Xpos=lcddev.width-1-Xpos;//x,y
 800531c:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <LCD_SetCursor+0x25c>)
 800531e:	799b      	ldrb	r3, [r3, #6]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d106      	bne.n	8005332 <LCD_SetCursor+0x236>
 8005324:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <LCD_SetCursor+0x25c>)
 8005326:	881a      	ldrh	r2, [r3, #0]
 8005328:	88fb      	ldrh	r3, [r7, #6]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	b29b      	uxth	r3, r3
 800532e:	3b01      	subs	r3, #1
 8005330:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd, Xpos);
 8005332:	4b09      	ldr	r3, [pc, #36]	; (8005358 <LCD_SetCursor+0x25c>)
 8005334:	895b      	ldrh	r3, [r3, #10]
 8005336:	88fa      	ldrh	r2, [r7, #6]
 8005338:	4611      	mov	r1, r2
 800533a:	4618      	mov	r0, r3
 800533c:	f7ff fea4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd, Ypos);
 8005340:	4b05      	ldr	r3, [pc, #20]	; (8005358 <LCD_SetCursor+0x25c>)
 8005342:	899b      	ldrh	r3, [r3, #12]
 8005344:	88ba      	ldrh	r2, [r7, #4]
 8005346:	4611      	mov	r1, r2
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fe9d 	bl	8005088 <LCD_WriteReg>
}
 800534e:	bf00      	nop
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	20003ca8 	.word	0x20003ca8

0800535c <LCD_Scan_Dir>:
//:(9341/6804),
//,L2R_U2D,,.
//dir:0~7,8(lcd.h)
//9320/9325/9328/4531/4535/1505/b505/5408/9341/5310/5510/1963IC
void LCD_Scan_Dir(uint8_t dir)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	4603      	mov	r3, r0
 8005364:	71fb      	strb	r3, [r7, #7]
	uint16_t regval=0;
 8005366:	2300      	movs	r3, #0
 8005368:	81fb      	strh	r3, [r7, #14]
	uint16_t dirreg=0;
 800536a:	2300      	movs	r3, #0
 800536c:	81bb      	strh	r3, [r7, #12]
	uint16_t temp;
	if((lcddev.dir==1&&lcddev.id!=0X6804&&lcddev.id!=0X1963)||(lcddev.dir==0&&lcddev.id==0X1963))//680419631963
 800536e:	4b78      	ldr	r3, [pc, #480]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005370:	799b      	ldrb	r3, [r3, #6]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d10b      	bne.n	800538e <LCD_Scan_Dir+0x32>
 8005376:	4b76      	ldr	r3, [pc, #472]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005378:	889b      	ldrh	r3, [r3, #4]
 800537a:	f646 0204 	movw	r2, #26628	; 0x6804
 800537e:	4293      	cmp	r3, r2
 8005380:	d005      	beq.n	800538e <LCD_Scan_Dir+0x32>
 8005382:	4b73      	ldr	r3, [pc, #460]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005384:	889b      	ldrh	r3, [r3, #4]
 8005386:	f641 1263 	movw	r2, #6499	; 0x1963
 800538a:	4293      	cmp	r3, r2
 800538c:	d109      	bne.n	80053a2 <LCD_Scan_Dir+0x46>
 800538e:	4b70      	ldr	r3, [pc, #448]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005390:	799b      	ldrb	r3, [r3, #6]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d134      	bne.n	8005400 <LCD_Scan_Dir+0xa4>
 8005396:	4b6e      	ldr	r3, [pc, #440]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005398:	889b      	ldrh	r3, [r3, #4]
 800539a:	f641 1263 	movw	r2, #6499	; 0x1963
 800539e:	4293      	cmp	r3, r2
 80053a0:	d12e      	bne.n	8005400 <LCD_Scan_Dir+0xa4>
	{
		switch(dir)//
 80053a2:	79fb      	ldrb	r3, [r7, #7]
 80053a4:	2b07      	cmp	r3, #7
 80053a6:	d82c      	bhi.n	8005402 <LCD_Scan_Dir+0xa6>
 80053a8:	a201      	add	r2, pc, #4	; (adr r2, 80053b0 <LCD_Scan_Dir+0x54>)
 80053aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ae:	bf00      	nop
 80053b0:	080053d1 	.word	0x080053d1
 80053b4:	080053d7 	.word	0x080053d7
 80053b8:	080053dd 	.word	0x080053dd
 80053bc:	080053e3 	.word	0x080053e3
 80053c0:	080053e9 	.word	0x080053e9
 80053c4:	080053ef 	.word	0x080053ef
 80053c8:	080053f5 	.word	0x080053f5
 80053cc:	080053fb 	.word	0x080053fb
		{
			case 0:dir=6;break;
 80053d0:	2306      	movs	r3, #6
 80053d2:	71fb      	strb	r3, [r7, #7]
 80053d4:	e015      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 1:dir=7;break;
 80053d6:	2307      	movs	r3, #7
 80053d8:	71fb      	strb	r3, [r7, #7]
 80053da:	e012      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 2:dir=4;break;
 80053dc:	2304      	movs	r3, #4
 80053de:	71fb      	strb	r3, [r7, #7]
 80053e0:	e00f      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 3:dir=5;break;
 80053e2:	2305      	movs	r3, #5
 80053e4:	71fb      	strb	r3, [r7, #7]
 80053e6:	e00c      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 4:dir=1;break;
 80053e8:	2301      	movs	r3, #1
 80053ea:	71fb      	strb	r3, [r7, #7]
 80053ec:	e009      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 5:dir=0;break;
 80053ee:	2300      	movs	r3, #0
 80053f0:	71fb      	strb	r3, [r7, #7]
 80053f2:	e006      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 6:dir=3;break;
 80053f4:	2303      	movs	r3, #3
 80053f6:	71fb      	strb	r3, [r7, #7]
 80053f8:	e003      	b.n	8005402 <LCD_Scan_Dir+0xa6>
			case 7:dir=2;break;
 80053fa:	2302      	movs	r3, #2
 80053fc:	71fb      	strb	r3, [r7, #7]
 80053fe:	e000      	b.n	8005402 <LCD_Scan_Dir+0xa6>
		}
	}
 8005400:	bf00      	nop
	if(lcddev.id==0x9341||lcddev.id==0X6804||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//9341/6804/5310/5510/1963,
 8005402:	4b53      	ldr	r3, [pc, #332]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005404:	889b      	ldrh	r3, [r3, #4]
 8005406:	f249 3241 	movw	r2, #37697	; 0x9341
 800540a:	4293      	cmp	r3, r2
 800540c:	d018      	beq.n	8005440 <LCD_Scan_Dir+0xe4>
 800540e:	4b50      	ldr	r3, [pc, #320]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005410:	889b      	ldrh	r3, [r3, #4]
 8005412:	f646 0204 	movw	r2, #26628	; 0x6804
 8005416:	4293      	cmp	r3, r2
 8005418:	d012      	beq.n	8005440 <LCD_Scan_Dir+0xe4>
 800541a:	4b4d      	ldr	r3, [pc, #308]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 800541c:	889b      	ldrh	r3, [r3, #4]
 800541e:	f245 3210 	movw	r2, #21264	; 0x5310
 8005422:	4293      	cmp	r3, r2
 8005424:	d00c      	beq.n	8005440 <LCD_Scan_Dir+0xe4>
 8005426:	4b4a      	ldr	r3, [pc, #296]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005428:	889b      	ldrh	r3, [r3, #4]
 800542a:	f245 5210 	movw	r2, #21776	; 0x5510
 800542e:	4293      	cmp	r3, r2
 8005430:	d006      	beq.n	8005440 <LCD_Scan_Dir+0xe4>
 8005432:	4b47      	ldr	r3, [pc, #284]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005434:	889b      	ldrh	r3, [r3, #4]
 8005436:	f641 1263 	movw	r2, #6499	; 0x1963
 800543a:	4293      	cmp	r3, r2
 800543c:	f040 813c 	bne.w	80056b8 <LCD_Scan_Dir+0x35c>
	{
		switch(dir)
 8005440:	79fb      	ldrb	r3, [r7, #7]
 8005442:	2b07      	cmp	r3, #7
 8005444:	d835      	bhi.n	80054b2 <LCD_Scan_Dir+0x156>
 8005446:	a201      	add	r2, pc, #4	; (adr r2, 800544c <LCD_Scan_Dir+0xf0>)
 8005448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800544c:	080054b3 	.word	0x080054b3
 8005450:	0800546d 	.word	0x0800546d
 8005454:	08005477 	.word	0x08005477
 8005458:	08005481 	.word	0x08005481
 800545c:	0800548b 	.word	0x0800548b
 8005460:	08005495 	.word	0x08005495
 8005464:	0800549f 	.word	0x0800549f
 8005468:	080054a9 	.word	0x080054a9
		{
			case L2R_U2D://,
				regval|=(0<<7)|(0<<6)|(0<<5);
				break;
			case L2R_D2U://,
				regval|=(1<<7)|(0<<6)|(0<<5);
 800546c:	89fb      	ldrh	r3, [r7, #14]
 800546e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005472:	81fb      	strh	r3, [r7, #14]
				break;
 8005474:	e01d      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case R2L_U2D://,
				regval|=(0<<7)|(1<<6)|(0<<5);
 8005476:	89fb      	ldrh	r3, [r7, #14]
 8005478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800547c:	81fb      	strh	r3, [r7, #14]
				break;
 800547e:	e018      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case R2L_D2U://,
				regval|=(1<<7)|(1<<6)|(0<<5);
 8005480:	89fb      	ldrh	r3, [r7, #14]
 8005482:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005486:	81fb      	strh	r3, [r7, #14]
				break;
 8005488:	e013      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case U2D_L2R://,
				regval|=(0<<7)|(0<<6)|(1<<5);
 800548a:	89fb      	ldrh	r3, [r7, #14]
 800548c:	f043 0320 	orr.w	r3, r3, #32
 8005490:	81fb      	strh	r3, [r7, #14]
				break;
 8005492:	e00e      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case U2D_R2L://,
				regval|=(0<<7)|(1<<6)|(1<<5);
 8005494:	89fb      	ldrh	r3, [r7, #14]
 8005496:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800549a:	81fb      	strh	r3, [r7, #14]
				break;
 800549c:	e009      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case D2U_L2R://,
				regval|=(1<<7)|(0<<6)|(1<<5);
 800549e:	89fb      	ldrh	r3, [r7, #14]
 80054a0:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80054a4:	81fb      	strh	r3, [r7, #14]
				break;
 80054a6:	e004      	b.n	80054b2 <LCD_Scan_Dir+0x156>
			case D2U_R2L://,
				regval|=(1<<7)|(1<<6)|(1<<5);
 80054a8:	89fb      	ldrh	r3, [r7, #14]
 80054aa:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80054ae:	81fb      	strh	r3, [r7, #14]
				break;
 80054b0:	bf00      	nop
		}
		if(lcddev.id==0X5510)dirreg=0X3600;
 80054b2:	4b27      	ldr	r3, [pc, #156]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 80054b4:	889b      	ldrh	r3, [r3, #4]
 80054b6:	f245 5210 	movw	r2, #21776	; 0x5510
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d103      	bne.n	80054c6 <LCD_Scan_Dir+0x16a>
 80054be:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 80054c2:	81bb      	strh	r3, [r7, #12]
 80054c4:	e001      	b.n	80054ca <LCD_Scan_Dir+0x16e>
		else dirreg=0X36;
 80054c6:	2336      	movs	r3, #54	; 0x36
 80054c8:	81bb      	strh	r3, [r7, #12]
 		if((lcddev.id!=0X5310)&&(lcddev.id!=0X5510)&&(lcddev.id!=0X1963))regval|=0X08;//5310/5510/1963BGR
 80054ca:	4b21      	ldr	r3, [pc, #132]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 80054cc:	889b      	ldrh	r3, [r3, #4]
 80054ce:	f245 3210 	movw	r2, #21264	; 0x5310
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d00f      	beq.n	80054f6 <LCD_Scan_Dir+0x19a>
 80054d6:	4b1e      	ldr	r3, [pc, #120]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 80054d8:	889b      	ldrh	r3, [r3, #4]
 80054da:	f245 5210 	movw	r2, #21776	; 0x5510
 80054de:	4293      	cmp	r3, r2
 80054e0:	d009      	beq.n	80054f6 <LCD_Scan_Dir+0x19a>
 80054e2:	4b1b      	ldr	r3, [pc, #108]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 80054e4:	889b      	ldrh	r3, [r3, #4]
 80054e6:	f641 1263 	movw	r2, #6499	; 0x1963
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d003      	beq.n	80054f6 <LCD_Scan_Dir+0x19a>
 80054ee:	89fb      	ldrh	r3, [r7, #14]
 80054f0:	f043 0308 	orr.w	r3, r3, #8
 80054f4:	81fb      	strh	r3, [r7, #14]
		if(lcddev.id==0X6804)regval|=0x02;//6804BIT69341
 80054f6:	4b16      	ldr	r3, [pc, #88]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 80054f8:	889b      	ldrh	r3, [r3, #4]
 80054fa:	f646 0204 	movw	r2, #26628	; 0x6804
 80054fe:	4293      	cmp	r3, r2
 8005500:	d103      	bne.n	800550a <LCD_Scan_Dir+0x1ae>
 8005502:	89fb      	ldrh	r3, [r7, #14]
 8005504:	f043 0302 	orr.w	r3, r3, #2
 8005508:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 800550a:	89fa      	ldrh	r2, [r7, #14]
 800550c:	89bb      	ldrh	r3, [r7, #12]
 800550e:	4611      	mov	r1, r2
 8005510:	4618      	mov	r0, r3
 8005512:	f7ff fdb9 	bl	8005088 <LCD_WriteReg>
		if(lcddev.id!=0X1963)//1963
 8005516:	4b0e      	ldr	r3, [pc, #56]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005518:	889b      	ldrh	r3, [r3, #4]
 800551a:	f641 1263 	movw	r2, #6499	; 0x1963
 800551e:	4293      	cmp	r3, r2
 8005520:	d028      	beq.n	8005574 <LCD_Scan_Dir+0x218>
		{
			if(regval&0X20)
 8005522:	89fb      	ldrh	r3, [r7, #14]
 8005524:	f003 0320 	and.w	r3, r3, #32
 8005528:	2b00      	cmp	r3, #0
 800552a:	d013      	beq.n	8005554 <LCD_Scan_Dir+0x1f8>
			{
				if(lcddev.width<lcddev.height)//X,Y
 800552c:	4b08      	ldr	r3, [pc, #32]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 800552e:	881a      	ldrh	r2, [r3, #0]
 8005530:	4b07      	ldr	r3, [pc, #28]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005532:	885b      	ldrh	r3, [r3, #2]
 8005534:	429a      	cmp	r2, r3
 8005536:	d21d      	bcs.n	8005574 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 8005538:	4b05      	ldr	r3, [pc, #20]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 800553e:	4b04      	ldr	r3, [pc, #16]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005540:	885a      	ldrh	r2, [r3, #2]
 8005542:	4b03      	ldr	r3, [pc, #12]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005544:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 8005546:	4a02      	ldr	r2, [pc, #8]	; (8005550 <LCD_Scan_Dir+0x1f4>)
 8005548:	897b      	ldrh	r3, [r7, #10]
 800554a:	8053      	strh	r3, [r2, #2]
 800554c:	e012      	b.n	8005574 <LCD_Scan_Dir+0x218>
 800554e:	bf00      	nop
 8005550:	20003ca8 	.word	0x20003ca8
				}
			}else
			{
				if(lcddev.width>lcddev.height)//X,Y
 8005554:	4b7d      	ldr	r3, [pc, #500]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005556:	881a      	ldrh	r2, [r3, #0]
 8005558:	4b7c      	ldr	r3, [pc, #496]	; (800574c <LCD_Scan_Dir+0x3f0>)
 800555a:	885b      	ldrh	r3, [r3, #2]
 800555c:	429a      	cmp	r2, r3
 800555e:	d909      	bls.n	8005574 <LCD_Scan_Dir+0x218>
				{
					temp=lcddev.width;
 8005560:	4b7a      	ldr	r3, [pc, #488]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005562:	881b      	ldrh	r3, [r3, #0]
 8005564:	817b      	strh	r3, [r7, #10]
					lcddev.width=lcddev.height;
 8005566:	4b79      	ldr	r3, [pc, #484]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005568:	885a      	ldrh	r2, [r3, #2]
 800556a:	4b78      	ldr	r3, [pc, #480]	; (800574c <LCD_Scan_Dir+0x3f0>)
 800556c:	801a      	strh	r2, [r3, #0]
					lcddev.height=temp;
 800556e:	4a77      	ldr	r2, [pc, #476]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005570:	897b      	ldrh	r3, [r7, #10]
 8005572:	8053      	strh	r3, [r2, #2]
				}
			}
		}
		if(lcddev.id==0X5510)
 8005574:	4b75      	ldr	r3, [pc, #468]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005576:	889b      	ldrh	r3, [r3, #4]
 8005578:	f245 5210 	movw	r2, #21776	; 0x5510
 800557c:	4293      	cmp	r3, r2
 800557e:	d162      	bne.n	8005646 <LCD_Scan_Dir+0x2ea>
		{
			LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(0);
 8005580:	4b72      	ldr	r3, [pc, #456]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005582:	895b      	ldrh	r3, [r3, #10]
 8005584:	4618      	mov	r0, r3
 8005586:	f7ff fd45 	bl	8005014 <LCD_WR_REG>
 800558a:	2000      	movs	r0, #0
 800558c:	f7ff fd56 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(0);
 8005590:	4b6e      	ldr	r3, [pc, #440]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005592:	895b      	ldrh	r3, [r3, #10]
 8005594:	3301      	adds	r3, #1
 8005596:	b29b      	uxth	r3, r3
 8005598:	4618      	mov	r0, r3
 800559a:	f7ff fd3b 	bl	8005014 <LCD_WR_REG>
 800559e:	2000      	movs	r0, #0
 80055a0:	f7ff fd4c 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+2);LCD_WR_DATA((lcddev.width-1)>>8);
 80055a4:	4b69      	ldr	r3, [pc, #420]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055a6:	895b      	ldrh	r3, [r3, #10]
 80055a8:	3302      	adds	r3, #2
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	4618      	mov	r0, r3
 80055ae:	f7ff fd31 	bl	8005014 <LCD_WR_REG>
 80055b2:	4b66      	ldr	r3, [pc, #408]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055b4:	881b      	ldrh	r3, [r3, #0]
 80055b6:	3b01      	subs	r3, #1
 80055b8:	121b      	asrs	r3, r3, #8
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff fd3d 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setxcmd+3);LCD_WR_DATA((lcddev.width-1)&0XFF);
 80055c2:	4b62      	ldr	r3, [pc, #392]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055c4:	895b      	ldrh	r3, [r3, #10]
 80055c6:	3303      	adds	r3, #3
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7ff fd22 	bl	8005014 <LCD_WR_REG>
 80055d0:	4b5e      	ldr	r3, [pc, #376]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055d2:	881b      	ldrh	r3, [r3, #0]
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	b29b      	uxth	r3, r3
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff fd2d 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(0);
 80055e2:	4b5a      	ldr	r3, [pc, #360]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055e4:	899b      	ldrh	r3, [r3, #12]
 80055e6:	4618      	mov	r0, r3
 80055e8:	f7ff fd14 	bl	8005014 <LCD_WR_REG>
 80055ec:	2000      	movs	r0, #0
 80055ee:	f7ff fd25 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(0);
 80055f2:	4b56      	ldr	r3, [pc, #344]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80055f4:	899b      	ldrh	r3, [r3, #12]
 80055f6:	3301      	adds	r3, #1
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7ff fd0a 	bl	8005014 <LCD_WR_REG>
 8005600:	2000      	movs	r0, #0
 8005602:	f7ff fd1b 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+2);LCD_WR_DATA((lcddev.height-1)>>8);
 8005606:	4b51      	ldr	r3, [pc, #324]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005608:	899b      	ldrh	r3, [r3, #12]
 800560a:	3302      	adds	r3, #2
 800560c:	b29b      	uxth	r3, r3
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff fd00 	bl	8005014 <LCD_WR_REG>
 8005614:	4b4d      	ldr	r3, [pc, #308]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005616:	885b      	ldrh	r3, [r3, #2]
 8005618:	3b01      	subs	r3, #1
 800561a:	121b      	asrs	r3, r3, #8
 800561c:	b29b      	uxth	r3, r3
 800561e:	4618      	mov	r0, r3
 8005620:	f7ff fd0c 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd+3);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8005624:	4b49      	ldr	r3, [pc, #292]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005626:	899b      	ldrh	r3, [r3, #12]
 8005628:	3303      	adds	r3, #3
 800562a:	b29b      	uxth	r3, r3
 800562c:	4618      	mov	r0, r3
 800562e:	f7ff fcf1 	bl	8005014 <LCD_WR_REG>
 8005632:	4b46      	ldr	r3, [pc, #280]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005634:	885b      	ldrh	r3, [r3, #2]
 8005636:	3b01      	subs	r3, #1
 8005638:	b29b      	uxth	r3, r3
 800563a:	b2db      	uxtb	r3, r3
 800563c:	b29b      	uxth	r3, r3
 800563e:	4618      	mov	r0, r3
 8005640:	f7ff fcfc 	bl	800503c <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 8005644:	e07e      	b.n	8005744 <LCD_Scan_Dir+0x3e8>
		}else
		{
			LCD_WR_REG(lcddev.setxcmd);
 8005646:	4b41      	ldr	r3, [pc, #260]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005648:	895b      	ldrh	r3, [r3, #10]
 800564a:	4618      	mov	r0, r3
 800564c:	f7ff fce2 	bl	8005014 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 8005650:	2000      	movs	r0, #0
 8005652:	f7ff fcf3 	bl	800503c <LCD_WR_DATA>
 8005656:	2000      	movs	r0, #0
 8005658:	f7ff fcf0 	bl	800503c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.width-1)>>8);LCD_WR_DATA((lcddev.width-1)&0XFF);
 800565c:	4b3b      	ldr	r3, [pc, #236]	; (800574c <LCD_Scan_Dir+0x3f0>)
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	3b01      	subs	r3, #1
 8005662:	121b      	asrs	r3, r3, #8
 8005664:	b29b      	uxth	r3, r3
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff fce8 	bl	800503c <LCD_WR_DATA>
 800566c:	4b37      	ldr	r3, [pc, #220]	; (800574c <LCD_Scan_Dir+0x3f0>)
 800566e:	881b      	ldrh	r3, [r3, #0]
 8005670:	3b01      	subs	r3, #1
 8005672:	b29b      	uxth	r3, r3
 8005674:	b2db      	uxtb	r3, r3
 8005676:	b29b      	uxth	r3, r3
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff fcdf 	bl	800503c <LCD_WR_DATA>
			LCD_WR_REG(lcddev.setycmd);
 800567e:	4b33      	ldr	r3, [pc, #204]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005680:	899b      	ldrh	r3, [r3, #12]
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff fcc6 	bl	8005014 <LCD_WR_REG>
			LCD_WR_DATA(0);LCD_WR_DATA(0);
 8005688:	2000      	movs	r0, #0
 800568a:	f7ff fcd7 	bl	800503c <LCD_WR_DATA>
 800568e:	2000      	movs	r0, #0
 8005690:	f7ff fcd4 	bl	800503c <LCD_WR_DATA>
			LCD_WR_DATA((lcddev.height-1)>>8);LCD_WR_DATA((lcddev.height-1)&0XFF);
 8005694:	4b2d      	ldr	r3, [pc, #180]	; (800574c <LCD_Scan_Dir+0x3f0>)
 8005696:	885b      	ldrh	r3, [r3, #2]
 8005698:	3b01      	subs	r3, #1
 800569a:	121b      	asrs	r3, r3, #8
 800569c:	b29b      	uxth	r3, r3
 800569e:	4618      	mov	r0, r3
 80056a0:	f7ff fccc 	bl	800503c <LCD_WR_DATA>
 80056a4:	4b29      	ldr	r3, [pc, #164]	; (800574c <LCD_Scan_Dir+0x3f0>)
 80056a6:	885b      	ldrh	r3, [r3, #2]
 80056a8:	3b01      	subs	r3, #1
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	4618      	mov	r0, r3
 80056b2:	f7ff fcc3 	bl	800503c <LCD_WR_DATA>
		if(lcddev.id==0X5510)
 80056b6:	e045      	b.n	8005744 <LCD_Scan_Dir+0x3e8>
		}
  	}else
	{
		switch(dir)
 80056b8:	79fb      	ldrb	r3, [r7, #7]
 80056ba:	2b07      	cmp	r3, #7
 80056bc:	d835      	bhi.n	800572a <LCD_Scan_Dir+0x3ce>
 80056be:	a201      	add	r2, pc, #4	; (adr r2, 80056c4 <LCD_Scan_Dir+0x368>)
 80056c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c4:	080056e5 	.word	0x080056e5
 80056c8:	080056ef 	.word	0x080056ef
 80056cc:	080056f9 	.word	0x080056f9
 80056d0:	0800572b 	.word	0x0800572b
 80056d4:	08005703 	.word	0x08005703
 80056d8:	0800570d 	.word	0x0800570d
 80056dc:	08005717 	.word	0x08005717
 80056e0:	08005721 	.word	0x08005721
		{
			case L2R_U2D://,
				regval|=(1<<5)|(1<<4)|(0<<3);
 80056e4:	89fb      	ldrh	r3, [r7, #14]
 80056e6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80056ea:	81fb      	strh	r3, [r7, #14]
				break;
 80056ec:	e01d      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case L2R_D2U://,
				regval|=(0<<5)|(1<<4)|(0<<3);
 80056ee:	89fb      	ldrh	r3, [r7, #14]
 80056f0:	f043 0310 	orr.w	r3, r3, #16
 80056f4:	81fb      	strh	r3, [r7, #14]
				break;
 80056f6:	e018      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case R2L_U2D://,
				regval|=(1<<5)|(0<<4)|(0<<3);
 80056f8:	89fb      	ldrh	r3, [r7, #14]
 80056fa:	f043 0320 	orr.w	r3, r3, #32
 80056fe:	81fb      	strh	r3, [r7, #14]
				break;
 8005700:	e013      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case R2L_D2U://,
				regval|=(0<<5)|(0<<4)|(0<<3);
				break;
			case U2D_L2R://,
				regval|=(1<<5)|(1<<4)|(1<<3);
 8005702:	89fb      	ldrh	r3, [r7, #14]
 8005704:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005708:	81fb      	strh	r3, [r7, #14]
				break;
 800570a:	e00e      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case U2D_R2L://,
				regval|=(1<<5)|(0<<4)|(1<<3);
 800570c:	89fb      	ldrh	r3, [r7, #14]
 800570e:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8005712:	81fb      	strh	r3, [r7, #14]
				break;
 8005714:	e009      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case D2U_L2R://,
				regval|=(0<<5)|(1<<4)|(1<<3);
 8005716:	89fb      	ldrh	r3, [r7, #14]
 8005718:	f043 0318 	orr.w	r3, r3, #24
 800571c:	81fb      	strh	r3, [r7, #14]
				break;
 800571e:	e004      	b.n	800572a <LCD_Scan_Dir+0x3ce>
			case D2U_R2L://,
				regval|=(0<<5)|(0<<4)|(1<<3);
 8005720:	89fb      	ldrh	r3, [r7, #14]
 8005722:	f043 0308 	orr.w	r3, r3, #8
 8005726:	81fb      	strh	r3, [r7, #14]
				break;
 8005728:	bf00      	nop
		}
		dirreg=0X03;
 800572a:	2303      	movs	r3, #3
 800572c:	81bb      	strh	r3, [r7, #12]
		regval|=1<<12;
 800572e:	89fb      	ldrh	r3, [r7, #14]
 8005730:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005734:	81fb      	strh	r3, [r7, #14]
		LCD_WriteReg(dirreg,regval);
 8005736:	89fa      	ldrh	r2, [r7, #14]
 8005738:	89bb      	ldrh	r3, [r7, #12]
 800573a:	4611      	mov	r1, r2
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff fca3 	bl	8005088 <LCD_WriteReg>
	}
}
 8005742:	bf00      	nop
 8005744:	bf00      	nop
 8005746:	3710      	adds	r7, #16
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	20003ca8 	.word	0x20003ca8

08005750 <LCD_DrawPoint>:
//
//x,y:
//POINT_COLOR:
void LCD_DrawPoint(uint16_t x,uint16_t y)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	4603      	mov	r3, r0
 8005758:	460a      	mov	r2, r1
 800575a:	80fb      	strh	r3, [r7, #6]
 800575c:	4613      	mov	r3, r2
 800575e:	80bb      	strh	r3, [r7, #4]
	LCD_SetCursor(x,y);		//
 8005760:	88ba      	ldrh	r2, [r7, #4]
 8005762:	88fb      	ldrh	r3, [r7, #6]
 8005764:	4611      	mov	r1, r2
 8005766:	4618      	mov	r0, r3
 8005768:	f7ff fcc8 	bl	80050fc <LCD_SetCursor>
	LCD_WriteRAM_Prepare();	//GRAM
 800576c:	f7ff fcb6 	bl	80050dc <LCD_WriteRAM_Prepare>
	LCD->LCD_RAM=POINT_COLOR;
 8005770:	4b03      	ldr	r3, [pc, #12]	; (8005780 <LCD_DrawPoint+0x30>)
 8005772:	4a04      	ldr	r2, [pc, #16]	; (8005784 <LCD_DrawPoint+0x34>)
 8005774:	8812      	ldrh	r2, [r2, #0]
 8005776:	805a      	strh	r2, [r3, #2]
}
 8005778:	bf00      	nop
 800577a:	3708      	adds	r7, #8
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	6c00007e 	.word	0x6c00007e
 8005784:	20000820 	.word	0x20000820

08005788 <LCD_Fast_DrawPoint>:
//
//x,y:
//color:
void LCD_Fast_DrawPoint(uint16_t x,uint16_t y,uint16_t color)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	4603      	mov	r3, r0
 8005790:	80fb      	strh	r3, [r7, #6]
 8005792:	460b      	mov	r3, r1
 8005794:	80bb      	strh	r3, [r7, #4]
 8005796:	4613      	mov	r3, r2
 8005798:	807b      	strh	r3, [r7, #2]
	if(lcddev.id==0X9341||lcddev.id==0X5310)
 800579a:	4b85      	ldr	r3, [pc, #532]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800579c:	889b      	ldrh	r3, [r3, #4]
 800579e:	f249 3241 	movw	r2, #37697	; 0x9341
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d005      	beq.n	80057b2 <LCD_Fast_DrawPoint+0x2a>
 80057a6:	4b82      	ldr	r3, [pc, #520]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 80057a8:	889b      	ldrh	r3, [r3, #4]
 80057aa:	f245 3210 	movw	r2, #21264	; 0x5310
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d122      	bne.n	80057f8 <LCD_Fast_DrawPoint+0x70>
	{
		LCD_WR_REG(lcddev.setxcmd);
 80057b2:	4b7f      	ldr	r3, [pc, #508]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 80057b4:	895b      	ldrh	r3, [r3, #10]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7ff fc2c 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 80057bc:	88fb      	ldrh	r3, [r7, #6]
 80057be:	0a1b      	lsrs	r3, r3, #8
 80057c0:	b29b      	uxth	r3, r3
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff fc3a 	bl	800503c <LCD_WR_DATA>
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7ff fc34 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 80057d4:	4b76      	ldr	r3, [pc, #472]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 80057d6:	899b      	ldrh	r3, [r3, #12]
 80057d8:	4618      	mov	r0, r3
 80057da:	f7ff fc1b 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 80057de:	88bb      	ldrh	r3, [r7, #4]
 80057e0:	0a1b      	lsrs	r3, r3, #8
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7ff fc29 	bl	800503c <LCD_WR_DATA>
 80057ea:	88bb      	ldrh	r3, [r7, #4]
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff fc23 	bl	800503c <LCD_WR_DATA>
 80057f6:	e0cf      	b.n	8005998 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X5510)
 80057f8:	4b6d      	ldr	r3, [pc, #436]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 80057fa:	889b      	ldrh	r3, [r3, #4]
 80057fc:	f245 5210 	movw	r2, #21776	; 0x5510
 8005800:	4293      	cmp	r3, r2
 8005802:	d130      	bne.n	8005866 <LCD_Fast_DrawPoint+0xde>
	{
		LCD_WR_REG(lcddev.setxcmd);LCD_WR_DATA(x>>8);
 8005804:	4b6a      	ldr	r3, [pc, #424]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005806:	895b      	ldrh	r3, [r3, #10]
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff fc03 	bl	8005014 <LCD_WR_REG>
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	0a1b      	lsrs	r3, r3, #8
 8005812:	b29b      	uxth	r3, r3
 8005814:	4618      	mov	r0, r3
 8005816:	f7ff fc11 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setxcmd+1);LCD_WR_DATA(x&0XFF);
 800581a:	4b65      	ldr	r3, [pc, #404]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800581c:	895b      	ldrh	r3, [r3, #10]
 800581e:	3301      	adds	r3, #1
 8005820:	b29b      	uxth	r3, r3
 8005822:	4618      	mov	r0, r3
 8005824:	f7ff fbf6 	bl	8005014 <LCD_WR_REG>
 8005828:	88fb      	ldrh	r3, [r7, #6]
 800582a:	b2db      	uxtb	r3, r3
 800582c:	b29b      	uxth	r3, r3
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff fc04 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);LCD_WR_DATA(y>>8);
 8005834:	4b5e      	ldr	r3, [pc, #376]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005836:	899b      	ldrh	r3, [r3, #12]
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff fbeb 	bl	8005014 <LCD_WR_REG>
 800583e:	88bb      	ldrh	r3, [r7, #4]
 8005840:	0a1b      	lsrs	r3, r3, #8
 8005842:	b29b      	uxth	r3, r3
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff fbf9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd+1);LCD_WR_DATA(y&0XFF);
 800584a:	4b59      	ldr	r3, [pc, #356]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800584c:	899b      	ldrh	r3, [r3, #12]
 800584e:	3301      	adds	r3, #1
 8005850:	b29b      	uxth	r3, r3
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff fbde 	bl	8005014 <LCD_WR_REG>
 8005858:	88bb      	ldrh	r3, [r7, #4]
 800585a:	b2db      	uxtb	r3, r3
 800585c:	b29b      	uxth	r3, r3
 800585e:	4618      	mov	r0, r3
 8005860:	f7ff fbec 	bl	800503c <LCD_WR_DATA>
 8005864:	e098      	b.n	8005998 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X1963)
 8005866:	4b52      	ldr	r3, [pc, #328]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005868:	889b      	ldrh	r3, [r3, #4]
 800586a:	f641 1263 	movw	r2, #6499	; 0x1963
 800586e:	4293      	cmp	r3, r2
 8005870:	d145      	bne.n	80058fe <LCD_Fast_DrawPoint+0x176>
	{
		if(lcddev.dir==0)x=lcddev.width-1-x;
 8005872:	4b4f      	ldr	r3, [pc, #316]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005874:	799b      	ldrb	r3, [r3, #6]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d106      	bne.n	8005888 <LCD_Fast_DrawPoint+0x100>
 800587a:	4b4d      	ldr	r3, [pc, #308]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800587c:	881a      	ldrh	r2, [r3, #0]
 800587e:	88fb      	ldrh	r3, [r7, #6]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	b29b      	uxth	r3, r3
 8005884:	3b01      	subs	r3, #1
 8005886:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8005888:	4b49      	ldr	r3, [pc, #292]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800588a:	895b      	ldrh	r3, [r3, #10]
 800588c:	4618      	mov	r0, r3
 800588e:	f7ff fbc1 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 8005892:	88fb      	ldrh	r3, [r7, #6]
 8005894:	0a1b      	lsrs	r3, r3, #8
 8005896:	b29b      	uxth	r3, r3
 8005898:	4618      	mov	r0, r3
 800589a:	f7ff fbcf 	bl	800503c <LCD_WR_DATA>
 800589e:	88fb      	ldrh	r3, [r7, #6]
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7ff fbc9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 80058aa:	88fb      	ldrh	r3, [r7, #6]
 80058ac:	0a1b      	lsrs	r3, r3, #8
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7ff fbc3 	bl	800503c <LCD_WR_DATA>
 80058b6:	88fb      	ldrh	r3, [r7, #6]
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	4618      	mov	r0, r3
 80058be:	f7ff fbbd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 80058c2:	4b3b      	ldr	r3, [pc, #236]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 80058c4:	899b      	ldrh	r3, [r3, #12]
 80058c6:	4618      	mov	r0, r3
 80058c8:	f7ff fba4 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 80058cc:	88bb      	ldrh	r3, [r7, #4]
 80058ce:	0a1b      	lsrs	r3, r3, #8
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7ff fbb2 	bl	800503c <LCD_WR_DATA>
 80058d8:	88bb      	ldrh	r3, [r7, #4]
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	b29b      	uxth	r3, r3
 80058de:	4618      	mov	r0, r3
 80058e0:	f7ff fbac 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 80058e4:	88bb      	ldrh	r3, [r7, #4]
 80058e6:	0a1b      	lsrs	r3, r3, #8
 80058e8:	b29b      	uxth	r3, r3
 80058ea:	4618      	mov	r0, r3
 80058ec:	f7ff fba6 	bl	800503c <LCD_WR_DATA>
 80058f0:	88bb      	ldrh	r3, [r7, #4]
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff fba0 	bl	800503c <LCD_WR_DATA>
 80058fc:	e04c      	b.n	8005998 <LCD_Fast_DrawPoint+0x210>
	}else if(lcddev.id==0X6804)
 80058fe:	4b2c      	ldr	r3, [pc, #176]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005900:	889b      	ldrh	r3, [r3, #4]
 8005902:	f646 0204 	movw	r2, #26628	; 0x6804
 8005906:	4293      	cmp	r3, r2
 8005908:	d12d      	bne.n	8005966 <LCD_Fast_DrawPoint+0x1de>
	{
		if(lcddev.dir==1)x=lcddev.width-1-x;//
 800590a:	4b29      	ldr	r3, [pc, #164]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800590c:	799b      	ldrb	r3, [r3, #6]
 800590e:	2b01      	cmp	r3, #1
 8005910:	d106      	bne.n	8005920 <LCD_Fast_DrawPoint+0x198>
 8005912:	4b27      	ldr	r3, [pc, #156]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005914:	881a      	ldrh	r2, [r3, #0]
 8005916:	88fb      	ldrh	r3, [r7, #6]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	b29b      	uxth	r3, r3
 800591c:	3b01      	subs	r3, #1
 800591e:	80fb      	strh	r3, [r7, #6]
		LCD_WR_REG(lcddev.setxcmd);
 8005920:	4b23      	ldr	r3, [pc, #140]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005922:	895b      	ldrh	r3, [r3, #10]
 8005924:	4618      	mov	r0, r3
 8005926:	f7ff fb75 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(x>>8);LCD_WR_DATA(x&0XFF);
 800592a:	88fb      	ldrh	r3, [r7, #6]
 800592c:	0a1b      	lsrs	r3, r3, #8
 800592e:	b29b      	uxth	r3, r3
 8005930:	4618      	mov	r0, r3
 8005932:	f7ff fb83 	bl	800503c <LCD_WR_DATA>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	b2db      	uxtb	r3, r3
 800593a:	b29b      	uxth	r3, r3
 800593c:	4618      	mov	r0, r3
 800593e:	f7ff fb7d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(lcddev.setycmd);
 8005942:	4b1b      	ldr	r3, [pc, #108]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005944:	899b      	ldrh	r3, [r3, #12]
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff fb64 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(y>>8);LCD_WR_DATA(y&0XFF);
 800594c:	88bb      	ldrh	r3, [r7, #4]
 800594e:	0a1b      	lsrs	r3, r3, #8
 8005950:	b29b      	uxth	r3, r3
 8005952:	4618      	mov	r0, r3
 8005954:	f7ff fb72 	bl	800503c <LCD_WR_DATA>
 8005958:	88bb      	ldrh	r3, [r7, #4]
 800595a:	b2db      	uxtb	r3, r3
 800595c:	b29b      	uxth	r3, r3
 800595e:	4618      	mov	r0, r3
 8005960:	f7ff fb6c 	bl	800503c <LCD_WR_DATA>
 8005964:	e018      	b.n	8005998 <LCD_Fast_DrawPoint+0x210>
	}else
	{
 		if(lcddev.dir==1)x=lcddev.width-1-x;//x,y
 8005966:	4b12      	ldr	r3, [pc, #72]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005968:	799b      	ldrb	r3, [r3, #6]
 800596a:	2b01      	cmp	r3, #1
 800596c:	d106      	bne.n	800597c <LCD_Fast_DrawPoint+0x1f4>
 800596e:	4b10      	ldr	r3, [pc, #64]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 8005970:	881a      	ldrh	r2, [r3, #0]
 8005972:	88fb      	ldrh	r3, [r7, #6]
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	b29b      	uxth	r3, r3
 8005978:	3b01      	subs	r3, #1
 800597a:	80fb      	strh	r3, [r7, #6]
		LCD_WriteReg(lcddev.setxcmd,x);
 800597c:	4b0c      	ldr	r3, [pc, #48]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800597e:	895b      	ldrh	r3, [r3, #10]
 8005980:	88fa      	ldrh	r2, [r7, #6]
 8005982:	4611      	mov	r1, r2
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff fb7f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(lcddev.setycmd,y);
 800598a:	4b09      	ldr	r3, [pc, #36]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800598c:	899b      	ldrh	r3, [r3, #12]
 800598e:	88ba      	ldrh	r2, [r7, #4]
 8005990:	4611      	mov	r1, r2
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff fb78 	bl	8005088 <LCD_WriteReg>
	}
	LCD->LCD_REG=lcddev.wramcmd;
 8005998:	4b06      	ldr	r3, [pc, #24]	; (80059b4 <LCD_Fast_DrawPoint+0x22c>)
 800599a:	4a05      	ldr	r2, [pc, #20]	; (80059b0 <LCD_Fast_DrawPoint+0x228>)
 800599c:	8912      	ldrh	r2, [r2, #8]
 800599e:	801a      	strh	r2, [r3, #0]
	LCD->LCD_RAM=color;
 80059a0:	4a04      	ldr	r2, [pc, #16]	; (80059b4 <LCD_Fast_DrawPoint+0x22c>)
 80059a2:	887b      	ldrh	r3, [r7, #2]
 80059a4:	8053      	strh	r3, [r2, #2]
}
 80059a6:	bf00      	nop
 80059a8:	3708      	adds	r7, #8
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}
 80059ae:	bf00      	nop
 80059b0:	20003ca8 	.word	0x20003ca8
 80059b4:	6c00007e 	.word	0x6c00007e

080059b8 <LCD_SSD_BackLightSet>:
//SSD1963 
//pwm:,0~100..
void LCD_SSD_BackLightSet(uint8_t pwm)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b082      	sub	sp, #8
 80059bc:	af00      	add	r7, sp, #0
 80059be:	4603      	mov	r3, r0
 80059c0:	71fb      	strb	r3, [r7, #7]
	LCD_WR_REG(0xBE);	//PWM
 80059c2:	20be      	movs	r0, #190	; 0xbe
 80059c4:	f7ff fb26 	bl	8005014 <LCD_WR_REG>
	LCD_WR_DATA(0x05);	//1PWM
 80059c8:	2005      	movs	r0, #5
 80059ca:	f7ff fb37 	bl	800503c <LCD_WR_DATA>
	LCD_WR_DATA(pwm*2.55);//2PWM
 80059ce:	79fb      	ldrb	r3, [r7, #7]
 80059d0:	4618      	mov	r0, r3
 80059d2:	f7fa fda7 	bl	8000524 <__aeabi_i2d>
 80059d6:	a310      	add	r3, pc, #64	; (adr r3, 8005a18 <LCD_SSD_BackLightSet+0x60>)
 80059d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059dc:	f7fa fe0c 	bl	80005f8 <__aeabi_dmul>
 80059e0:	4602      	mov	r2, r0
 80059e2:	460b      	mov	r3, r1
 80059e4:	4610      	mov	r0, r2
 80059e6:	4619      	mov	r1, r3
 80059e8:	f7fb f8de 	bl	8000ba8 <__aeabi_d2uiz>
 80059ec:	4603      	mov	r3, r0
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7ff fb23 	bl	800503c <LCD_WR_DATA>
	LCD_WR_DATA(0x01);	//3C
 80059f6:	2001      	movs	r0, #1
 80059f8:	f7ff fb20 	bl	800503c <LCD_WR_DATA>
	LCD_WR_DATA(0xFF);	//4D
 80059fc:	20ff      	movs	r0, #255	; 0xff
 80059fe:	f7ff fb1d 	bl	800503c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//5E
 8005a02:	2000      	movs	r0, #0
 8005a04:	f7ff fb1a 	bl	800503c <LCD_WR_DATA>
	LCD_WR_DATA(0x00);	//6F
 8005a08:	2000      	movs	r0, #0
 8005a0a:	f7ff fb17 	bl	800503c <LCD_WR_DATA>
}
 8005a0e:	bf00      	nop
 8005a10:	3708      	adds	r7, #8
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	66666666 	.word	0x66666666
 8005a1c:	40046666 	.word	0x40046666

08005a20 <LCD_Display_Dir>:

//LCD
//dir:0,1,
void LCD_Display_Dir(uint8_t dir)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b082      	sub	sp, #8
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	4603      	mov	r3, r0
 8005a28:	71fb      	strb	r3, [r7, #7]
	if(dir==0)			//
 8005a2a:	79fb      	ldrb	r3, [r7, #7]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d177      	bne.n	8005b20 <LCD_Display_Dir+0x100>
	{
		lcddev.dir=0;	//
 8005a30:	4b80      	ldr	r3, [pc, #512]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	719a      	strb	r2, [r3, #6]
		lcddev.width=240;
 8005a36:	4b7f      	ldr	r3, [pc, #508]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a38:	22f0      	movs	r2, #240	; 0xf0
 8005a3a:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8005a3c:	4b7d      	ldr	r3, [pc, #500]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005a42:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X6804||lcddev.id==0X5310)
 8005a44:	4b7b      	ldr	r3, [pc, #492]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a46:	889b      	ldrh	r3, [r3, #4]
 8005a48:	f249 3241 	movw	r2, #37697	; 0x9341
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d00b      	beq.n	8005a68 <LCD_Display_Dir+0x48>
 8005a50:	4b78      	ldr	r3, [pc, #480]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a52:	889b      	ldrh	r3, [r3, #4]
 8005a54:	f646 0204 	movw	r2, #26628	; 0x6804
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d005      	beq.n	8005a68 <LCD_Display_Dir+0x48>
 8005a5c:	4b75      	ldr	r3, [pc, #468]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a5e:	889b      	ldrh	r3, [r3, #4]
 8005a60:	f245 3210 	movw	r2, #21264	; 0x5310
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d11e      	bne.n	8005aa6 <LCD_Display_Dir+0x86>
		{
			lcddev.wramcmd=0X2C;
 8005a68:	4b72      	ldr	r3, [pc, #456]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a6a:	222c      	movs	r2, #44	; 0x2c
 8005a6c:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 8005a6e:	4b71      	ldr	r3, [pc, #452]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a70:	222a      	movs	r2, #42	; 0x2a
 8005a72:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 8005a74:	4b6f      	ldr	r3, [pc, #444]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a76:	222b      	movs	r2, #43	; 0x2b
 8005a78:	819a      	strh	r2, [r3, #12]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8005a7a:	4b6e      	ldr	r3, [pc, #440]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a7c:	889b      	ldrh	r3, [r3, #4]
 8005a7e:	f646 0204 	movw	r2, #26628	; 0x6804
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d006      	beq.n	8005a94 <LCD_Display_Dir+0x74>
 8005a86:	4b6b      	ldr	r3, [pc, #428]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a88:	889b      	ldrh	r3, [r3, #4]
 8005a8a:	f245 3210 	movw	r2, #21264	; 0x5310
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	f040 80c7 	bne.w	8005c22 <LCD_Display_Dir+0x202>
			{
				lcddev.width=320;
 8005a94:	4b67      	ldr	r3, [pc, #412]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a96:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005a9a:	801a      	strh	r2, [r3, #0]
				lcddev.height=480;
 8005a9c:	4b65      	ldr	r3, [pc, #404]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005a9e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005aa2:	805a      	strh	r2, [r3, #2]
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8005aa4:	e0bd      	b.n	8005c22 <LCD_Display_Dir+0x202>
			}
		}else if(lcddev.id==0x5510)
 8005aa6:	4b63      	ldr	r3, [pc, #396]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005aa8:	889b      	ldrh	r3, [r3, #4]
 8005aaa:	f245 5210 	movw	r2, #21776	; 0x5510
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d114      	bne.n	8005adc <LCD_Display_Dir+0xbc>
		{
			lcddev.wramcmd=0X2C00;
 8005ab2:	4b60      	ldr	r3, [pc, #384]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005ab4:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005ab8:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 8005aba:	4b5e      	ldr	r3, [pc, #376]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005abc:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005ac0:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 8005ac2:	4b5c      	ldr	r3, [pc, #368]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005ac4:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005ac8:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;
 8005aca:	4b5a      	ldr	r3, [pc, #360]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005acc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005ad0:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;
 8005ad2:	4b58      	ldr	r3, [pc, #352]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005ad4:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005ad8:	805a      	strh	r2, [r3, #2]
 8005ada:	e0a3      	b.n	8005c24 <LCD_Display_Dir+0x204>
		}else if(lcddev.id==0X1963)
 8005adc:	4b55      	ldr	r3, [pc, #340]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005ade:	889b      	ldrh	r3, [r3, #4]
 8005ae0:	f641 1263 	movw	r2, #6499	; 0x1963
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d111      	bne.n	8005b0c <LCD_Display_Dir+0xec>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 8005ae8:	4b52      	ldr	r3, [pc, #328]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005aea:	222c      	movs	r2, #44	; 0x2c
 8005aec:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2B;	//X
 8005aee:	4b51      	ldr	r3, [pc, #324]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005af0:	222b      	movs	r2, #43	; 0x2b
 8005af2:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;	//Y
 8005af4:	4b4f      	ldr	r3, [pc, #316]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005af6:	222a      	movs	r2, #42	; 0x2a
 8005af8:	819a      	strh	r2, [r3, #12]
			lcddev.width=480;		//480
 8005afa:	4b4e      	ldr	r3, [pc, #312]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005afc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005b00:	801a      	strh	r2, [r3, #0]
			lcddev.height=800;		//800
 8005b02:	4b4c      	ldr	r3, [pc, #304]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b04:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005b08:	805a      	strh	r2, [r3, #2]
 8005b0a:	e08b      	b.n	8005c24 <LCD_Display_Dir+0x204>
		}else
		{
			lcddev.wramcmd=0X22;
 8005b0c:	4b49      	ldr	r3, [pc, #292]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b0e:	2222      	movs	r2, #34	; 0x22
 8005b10:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X20;
 8005b12:	4b48      	ldr	r3, [pc, #288]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b14:	2220      	movs	r2, #32
 8005b16:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X21;
 8005b18:	4b46      	ldr	r3, [pc, #280]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b1a:	2221      	movs	r2, #33	; 0x21
 8005b1c:	819a      	strh	r2, [r3, #12]
 8005b1e:	e081      	b.n	8005c24 <LCD_Display_Dir+0x204>
		}
	}else 				//
	{
		lcddev.dir=1;	//
 8005b20:	4b44      	ldr	r3, [pc, #272]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b22:	2201      	movs	r2, #1
 8005b24:	719a      	strb	r2, [r3, #6]
		lcddev.width=320;
 8005b26:	4b43      	ldr	r3, [pc, #268]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b28:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005b2c:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8005b2e:	4b41      	ldr	r3, [pc, #260]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b30:	22f0      	movs	r2, #240	; 0xf0
 8005b32:	805a      	strh	r2, [r3, #2]
		if(lcddev.id==0X9341||lcddev.id==0X5310)
 8005b34:	4b3f      	ldr	r3, [pc, #252]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b36:	889b      	ldrh	r3, [r3, #4]
 8005b38:	f249 3241 	movw	r2, #37697	; 0x9341
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d005      	beq.n	8005b4c <LCD_Display_Dir+0x12c>
 8005b40:	4b3c      	ldr	r3, [pc, #240]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b42:	889b      	ldrh	r3, [r3, #4]
 8005b44:	f245 3210 	movw	r2, #21264	; 0x5310
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d109      	bne.n	8005b60 <LCD_Display_Dir+0x140>
		{
			lcddev.wramcmd=0X2C;
 8005b4c:	4b39      	ldr	r3, [pc, #228]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b4e:	222c      	movs	r2, #44	; 0x2c
 8005b50:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A;
 8005b52:	4b38      	ldr	r3, [pc, #224]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b54:	222a      	movs	r2, #42	; 0x2a
 8005b56:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;
 8005b58:	4b36      	ldr	r3, [pc, #216]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b5a:	222b      	movs	r2, #43	; 0x2b
 8005b5c:	819a      	strh	r2, [r3, #12]
 8005b5e:	e04b      	b.n	8005bf8 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X6804)
 8005b60:	4b34      	ldr	r3, [pc, #208]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b62:	889b      	ldrh	r3, [r3, #4]
 8005b64:	f646 0204 	movw	r2, #26628	; 0x6804
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d109      	bne.n	8005b80 <LCD_Display_Dir+0x160>
		{
 			lcddev.wramcmd=0X2C;
 8005b6c:	4b31      	ldr	r3, [pc, #196]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b6e:	222c      	movs	r2, #44	; 0x2c
 8005b70:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2B;
 8005b72:	4b30      	ldr	r3, [pc, #192]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b74:	222b      	movs	r2, #43	; 0x2b
 8005b76:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2A;
 8005b78:	4b2e      	ldr	r3, [pc, #184]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b7a:	222a      	movs	r2, #42	; 0x2a
 8005b7c:	819a      	strh	r2, [r3, #12]
 8005b7e:	e03b      	b.n	8005bf8 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0x5510)
 8005b80:	4b2c      	ldr	r3, [pc, #176]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b82:	889b      	ldrh	r3, [r3, #4]
 8005b84:	f245 5210 	movw	r2, #21776	; 0x5510
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d114      	bne.n	8005bb6 <LCD_Display_Dir+0x196>
		{
			lcddev.wramcmd=0X2C00;
 8005b8c:	4b29      	ldr	r3, [pc, #164]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b8e:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005b92:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X2A00;
 8005b94:	4b27      	ldr	r3, [pc, #156]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b96:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005b9a:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B00;
 8005b9c:	4b25      	ldr	r3, [pc, #148]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005b9e:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005ba2:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;
 8005ba4:	4b23      	ldr	r3, [pc, #140]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005ba6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005baa:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;
 8005bac:	4b21      	ldr	r3, [pc, #132]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bae:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005bb2:	805a      	strh	r2, [r3, #2]
 8005bb4:	e020      	b.n	8005bf8 <LCD_Display_Dir+0x1d8>
		}else if(lcddev.id==0X1963)
 8005bb6:	4b1f      	ldr	r3, [pc, #124]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bb8:	889b      	ldrh	r3, [r3, #4]
 8005bba:	f641 1263 	movw	r2, #6499	; 0x1963
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d111      	bne.n	8005be6 <LCD_Display_Dir+0x1c6>
		{
			lcddev.wramcmd=0X2C;	//GRAM
 8005bc2:	4b1c      	ldr	r3, [pc, #112]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bc4:	222c      	movs	r2, #44	; 0x2c
 8005bc6:	811a      	strh	r2, [r3, #8]
			lcddev.setxcmd=0X2A;	//X
 8005bc8:	4b1a      	ldr	r3, [pc, #104]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bca:	222a      	movs	r2, #42	; 0x2a
 8005bcc:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X2B;	//Y
 8005bce:	4b19      	ldr	r3, [pc, #100]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bd0:	222b      	movs	r2, #43	; 0x2b
 8005bd2:	819a      	strh	r2, [r3, #12]
			lcddev.width=800;		//800
 8005bd4:	4b17      	ldr	r3, [pc, #92]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bd6:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005bda:	801a      	strh	r2, [r3, #0]
			lcddev.height=480;		//480
 8005bdc:	4b15      	ldr	r3, [pc, #84]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bde:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005be2:	805a      	strh	r2, [r3, #2]
 8005be4:	e008      	b.n	8005bf8 <LCD_Display_Dir+0x1d8>
		}else
		{
			lcddev.wramcmd=0X22;
 8005be6:	4b13      	ldr	r3, [pc, #76]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005be8:	2222      	movs	r2, #34	; 0x22
 8005bea:	811a      	strh	r2, [r3, #8]
	 		lcddev.setxcmd=0X21;
 8005bec:	4b11      	ldr	r3, [pc, #68]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bee:	2221      	movs	r2, #33	; 0x21
 8005bf0:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0X20;
 8005bf2:	4b10      	ldr	r3, [pc, #64]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	819a      	strh	r2, [r3, #12]
		}
		if(lcddev.id==0X6804||lcddev.id==0X5310)
 8005bf8:	4b0e      	ldr	r3, [pc, #56]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005bfa:	889b      	ldrh	r3, [r3, #4]
 8005bfc:	f646 0204 	movw	r2, #26628	; 0x6804
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d005      	beq.n	8005c10 <LCD_Display_Dir+0x1f0>
 8005c04:	4b0b      	ldr	r3, [pc, #44]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005c06:	889b      	ldrh	r3, [r3, #4]
 8005c08:	f245 3210 	movw	r2, #21264	; 0x5310
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d109      	bne.n	8005c24 <LCD_Display_Dir+0x204>
		{
			lcddev.width=480;
 8005c10:	4b08      	ldr	r3, [pc, #32]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005c12:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005c16:	801a      	strh	r2, [r3, #0]
			lcddev.height=320;
 8005c18:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <LCD_Display_Dir+0x214>)
 8005c1a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005c1e:	805a      	strh	r2, [r3, #2]
 8005c20:	e000      	b.n	8005c24 <LCD_Display_Dir+0x204>
			if(lcddev.id==0X6804||lcddev.id==0X5310)
 8005c22:	bf00      	nop
		}
	}
	LCD_Scan_Dir(DFT_SCAN_DIR);	//
 8005c24:	2000      	movs	r0, #0
 8005c26:	f7ff fb99 	bl	800535c <LCD_Scan_Dir>
}
 8005c2a:	bf00      	nop
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
 8005c32:	bf00      	nop
 8005c34:	20003ca8 	.word	0x20003ca8

08005c38 <LCD_Init>:
}
//lcd
//ILI93XX,ILI9320!!!
//!
void LCD_Init(void)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	af00      	add	r7, sp, #0

//  FSMC_NORSRAMInit(&FSMC_NORSRAMInitStructure);  //FSMC

//  FSMC_NORSRAMCmd(FSMC_Bank1_NORSRAM4, ENABLE);  // BANK1

 	HAL_Delay(50); // delay 50 ms
 8005c3c:	2032      	movs	r0, #50	; 0x32
 8005c3e:	f003 ff2f 	bl	8009aa0 <HAL_Delay>
 	LCD_WriteReg(0x0000,0x0001);
 8005c42:	2101      	movs	r1, #1
 8005c44:	2000      	movs	r0, #0
 8005c46:	f7ff fa1f 	bl	8005088 <LCD_WriteReg>
	HAL_Delay(50); // delay 50 ms
 8005c4a:	2032      	movs	r0, #50	; 0x32
 8005c4c:	f003 ff28 	bl	8009aa0 <HAL_Delay>
  	lcddev.id = LCD_ReadReg(0x0000);
 8005c50:	2000      	movs	r0, #0
 8005c52:	f7ff fa2f 	bl	80050b4 <LCD_ReadReg>
 8005c56:	4603      	mov	r3, r0
 8005c58:	461a      	mov	r2, r3
 8005c5a:	4b96      	ldr	r3, [pc, #600]	; (8005eb4 <LCD_Init+0x27c>)
 8005c5c:	809a      	strh	r2, [r3, #4]
   	if(lcddev.id<0XFF||lcddev.id==0XFFFF||lcddev.id==0X9300)//ID,lcddev.id==0X930093419300
 8005c5e:	4b95      	ldr	r3, [pc, #596]	; (8005eb4 <LCD_Init+0x27c>)
 8005c60:	889b      	ldrh	r3, [r3, #4]
 8005c62:	2bfe      	cmp	r3, #254	; 0xfe
 8005c64:	d90b      	bls.n	8005c7e <LCD_Init+0x46>
 8005c66:	4b93      	ldr	r3, [pc, #588]	; (8005eb4 <LCD_Init+0x27c>)
 8005c68:	889b      	ldrh	r3, [r3, #4]
 8005c6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d005      	beq.n	8005c7e <LCD_Init+0x46>
 8005c72:	4b90      	ldr	r3, [pc, #576]	; (8005eb4 <LCD_Init+0x27c>)
 8005c74:	889b      	ldrh	r3, [r3, #4]
 8005c76:	f5b3 4f13 	cmp.w	r3, #37632	; 0x9300
 8005c7a:	f040 80e9 	bne.w	8005e50 <LCD_Init+0x218>
	{
 		//9341 ID
		LCD_WR_REG(0XD3);
 8005c7e:	20d3      	movs	r0, #211	; 0xd3
 8005c80:	f7ff f9c8 	bl	8005014 <LCD_WR_REG>
		lcddev.id=LCD_RD_DATA();	//dummy read
 8005c84:	f7ff f9ee 	bl	8005064 <LCD_RD_DATA>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	4b89      	ldr	r3, [pc, #548]	; (8005eb4 <LCD_Init+0x27c>)
 8005c8e:	809a      	strh	r2, [r3, #4]
 		lcddev.id=LCD_RD_DATA();	//0X00
 8005c90:	f7ff f9e8 	bl	8005064 <LCD_RD_DATA>
 8005c94:	4603      	mov	r3, r0
 8005c96:	461a      	mov	r2, r3
 8005c98:	4b86      	ldr	r3, [pc, #536]	; (8005eb4 <LCD_Init+0x27c>)
 8005c9a:	809a      	strh	r2, [r3, #4]
  		lcddev.id=LCD_RD_DATA();   	//93
 8005c9c:	f7ff f9e2 	bl	8005064 <LCD_RD_DATA>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	4b83      	ldr	r3, [pc, #524]	; (8005eb4 <LCD_Init+0x27c>)
 8005ca6:	809a      	strh	r2, [r3, #4]
 		lcddev.id<<=8;
 8005ca8:	4b82      	ldr	r3, [pc, #520]	; (8005eb4 <LCD_Init+0x27c>)
 8005caa:	889b      	ldrh	r3, [r3, #4]
 8005cac:	021b      	lsls	r3, r3, #8
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	4b80      	ldr	r3, [pc, #512]	; (8005eb4 <LCD_Init+0x27c>)
 8005cb2:	809a      	strh	r2, [r3, #4]
		lcddev.id|=LCD_RD_DATA();  	//41
 8005cb4:	f7ff f9d6 	bl	8005064 <LCD_RD_DATA>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	461a      	mov	r2, r3
 8005cbc:	4b7d      	ldr	r3, [pc, #500]	; (8005eb4 <LCD_Init+0x27c>)
 8005cbe:	889b      	ldrh	r3, [r3, #4]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	4b7b      	ldr	r3, [pc, #492]	; (8005eb4 <LCD_Init+0x27c>)
 8005cc6:	809a      	strh	r2, [r3, #4]
 		if(lcddev.id!=0X9341)		//9341,6804
 8005cc8:	4b7a      	ldr	r3, [pc, #488]	; (8005eb4 <LCD_Init+0x27c>)
 8005cca:	889b      	ldrh	r3, [r3, #4]
 8005ccc:	f249 3241 	movw	r2, #37697	; 0x9341
 8005cd0:	4293      	cmp	r3, r2
 8005cd2:	f000 80bd 	beq.w	8005e50 <LCD_Init+0x218>
		{
 			LCD_WR_REG(0XBF);
 8005cd6:	20bf      	movs	r0, #191	; 0xbf
 8005cd8:	f7ff f99c 	bl	8005014 <LCD_WR_REG>
			lcddev.id=LCD_RD_DATA(); 	//dummy read
 8005cdc:	f7ff f9c2 	bl	8005064 <LCD_RD_DATA>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	461a      	mov	r2, r3
 8005ce4:	4b73      	ldr	r3, [pc, #460]	; (8005eb4 <LCD_Init+0x27c>)
 8005ce6:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA();   	//0X01
 8005ce8:	f7ff f9bc 	bl	8005064 <LCD_RD_DATA>
 8005cec:	4603      	mov	r3, r0
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4b70      	ldr	r3, [pc, #448]	; (8005eb4 <LCD_Init+0x27c>)
 8005cf2:	809a      	strh	r2, [r3, #4]
	 		lcddev.id=LCD_RD_DATA(); 	//0XD0
 8005cf4:	f7ff f9b6 	bl	8005064 <LCD_RD_DATA>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	4b6d      	ldr	r3, [pc, #436]	; (8005eb4 <LCD_Init+0x27c>)
 8005cfe:	809a      	strh	r2, [r3, #4]
	  		lcddev.id=LCD_RD_DATA();	//0X68
 8005d00:	f7ff f9b0 	bl	8005064 <LCD_RD_DATA>
 8005d04:	4603      	mov	r3, r0
 8005d06:	461a      	mov	r2, r3
 8005d08:	4b6a      	ldr	r3, [pc, #424]	; (8005eb4 <LCD_Init+0x27c>)
 8005d0a:	809a      	strh	r2, [r3, #4]
			lcddev.id<<=8;
 8005d0c:	4b69      	ldr	r3, [pc, #420]	; (8005eb4 <LCD_Init+0x27c>)
 8005d0e:	889b      	ldrh	r3, [r3, #4]
 8005d10:	021b      	lsls	r3, r3, #8
 8005d12:	b29a      	uxth	r2, r3
 8005d14:	4b67      	ldr	r3, [pc, #412]	; (8005eb4 <LCD_Init+0x27c>)
 8005d16:	809a      	strh	r2, [r3, #4]
	  		lcddev.id|=LCD_RD_DATA();	//0X04
 8005d18:	f7ff f9a4 	bl	8005064 <LCD_RD_DATA>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	461a      	mov	r2, r3
 8005d20:	4b64      	ldr	r3, [pc, #400]	; (8005eb4 <LCD_Init+0x27c>)
 8005d22:	889b      	ldrh	r3, [r3, #4]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	4b62      	ldr	r3, [pc, #392]	; (8005eb4 <LCD_Init+0x27c>)
 8005d2a:	809a      	strh	r2, [r3, #4]
			if(lcddev.id!=0X6804)		//6804,NT35310
 8005d2c:	4b61      	ldr	r3, [pc, #388]	; (8005eb4 <LCD_Init+0x27c>)
 8005d2e:	889b      	ldrh	r3, [r3, #4]
 8005d30:	f646 0204 	movw	r2, #26628	; 0x6804
 8005d34:	4293      	cmp	r3, r2
 8005d36:	f000 808b 	beq.w	8005e50 <LCD_Init+0x218>
			{
				LCD_WR_REG(0XD4);
 8005d3a:	20d4      	movs	r0, #212	; 0xd4
 8005d3c:	f7ff f96a 	bl	8005014 <LCD_WR_REG>
				lcddev.id=LCD_RD_DATA();//dummy read
 8005d40:	f7ff f990 	bl	8005064 <LCD_RD_DATA>
 8005d44:	4603      	mov	r3, r0
 8005d46:	461a      	mov	r2, r3
 8005d48:	4b5a      	ldr	r3, [pc, #360]	; (8005eb4 <LCD_Init+0x27c>)
 8005d4a:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//0X01
 8005d4c:	f7ff f98a 	bl	8005064 <LCD_RD_DATA>
 8005d50:	4603      	mov	r3, r0
 8005d52:	461a      	mov	r2, r3
 8005d54:	4b57      	ldr	r3, [pc, #348]	; (8005eb4 <LCD_Init+0x27c>)
 8005d56:	809a      	strh	r2, [r3, #4]
				lcddev.id=LCD_RD_DATA();//0X53
 8005d58:	f7ff f984 	bl	8005064 <LCD_RD_DATA>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	461a      	mov	r2, r3
 8005d60:	4b54      	ldr	r3, [pc, #336]	; (8005eb4 <LCD_Init+0x27c>)
 8005d62:	809a      	strh	r2, [r3, #4]
				lcddev.id<<=8;
 8005d64:	4b53      	ldr	r3, [pc, #332]	; (8005eb4 <LCD_Init+0x27c>)
 8005d66:	889b      	ldrh	r3, [r3, #4]
 8005d68:	021b      	lsls	r3, r3, #8
 8005d6a:	b29a      	uxth	r2, r3
 8005d6c:	4b51      	ldr	r3, [pc, #324]	; (8005eb4 <LCD_Init+0x27c>)
 8005d6e:	809a      	strh	r2, [r3, #4]
				lcddev.id|=LCD_RD_DATA();	//0X10
 8005d70:	f7ff f978 	bl	8005064 <LCD_RD_DATA>
 8005d74:	4603      	mov	r3, r0
 8005d76:	461a      	mov	r2, r3
 8005d78:	4b4e      	ldr	r3, [pc, #312]	; (8005eb4 <LCD_Init+0x27c>)
 8005d7a:	889b      	ldrh	r3, [r3, #4]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	b29a      	uxth	r2, r3
 8005d80:	4b4c      	ldr	r3, [pc, #304]	; (8005eb4 <LCD_Init+0x27c>)
 8005d82:	809a      	strh	r2, [r3, #4]
				if(lcddev.id!=0X5310)		//NT35310,NT35510
 8005d84:	4b4b      	ldr	r3, [pc, #300]	; (8005eb4 <LCD_Init+0x27c>)
 8005d86:	889b      	ldrh	r3, [r3, #4]
 8005d88:	f245 3210 	movw	r2, #21264	; 0x5310
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d05f      	beq.n	8005e50 <LCD_Init+0x218>
				{
					LCD_WR_REG(0XDA00);
 8005d90:	f44f 405a 	mov.w	r0, #55808	; 0xda00
 8005d94:	f7ff f93e 	bl	8005014 <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//0X00
 8005d98:	f7ff f964 	bl	8005064 <LCD_RD_DATA>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	461a      	mov	r2, r3
 8005da0:	4b44      	ldr	r3, [pc, #272]	; (8005eb4 <LCD_Init+0x27c>)
 8005da2:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDB00);
 8005da4:	f44f 405b 	mov.w	r0, #56064	; 0xdb00
 8005da8:	f7ff f934 	bl	8005014 <LCD_WR_REG>
					lcddev.id=LCD_RD_DATA();		//0X80
 8005dac:	f7ff f95a 	bl	8005064 <LCD_RD_DATA>
 8005db0:	4603      	mov	r3, r0
 8005db2:	461a      	mov	r2, r3
 8005db4:	4b3f      	ldr	r3, [pc, #252]	; (8005eb4 <LCD_Init+0x27c>)
 8005db6:	809a      	strh	r2, [r3, #4]
					lcddev.id<<=8;
 8005db8:	4b3e      	ldr	r3, [pc, #248]	; (8005eb4 <LCD_Init+0x27c>)
 8005dba:	889b      	ldrh	r3, [r3, #4]
 8005dbc:	021b      	lsls	r3, r3, #8
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	4b3c      	ldr	r3, [pc, #240]	; (8005eb4 <LCD_Init+0x27c>)
 8005dc2:	809a      	strh	r2, [r3, #4]
					LCD_WR_REG(0XDC00);
 8005dc4:	f44f 405c 	mov.w	r0, #56320	; 0xdc00
 8005dc8:	f7ff f924 	bl	8005014 <LCD_WR_REG>
					lcddev.id|=LCD_RD_DATA();		//0X00
 8005dcc:	f7ff f94a 	bl	8005064 <LCD_RD_DATA>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	4b37      	ldr	r3, [pc, #220]	; (8005eb4 <LCD_Init+0x27c>)
 8005dd6:	889b      	ldrh	r3, [r3, #4]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	b29a      	uxth	r2, r3
 8005ddc:	4b35      	ldr	r3, [pc, #212]	; (8005eb4 <LCD_Init+0x27c>)
 8005dde:	809a      	strh	r2, [r3, #4]
					if(lcddev.id==0x8000)lcddev.id=0x5510;//NT35510ID8000H,,5510
 8005de0:	4b34      	ldr	r3, [pc, #208]	; (8005eb4 <LCD_Init+0x27c>)
 8005de2:	889b      	ldrh	r3, [r3, #4]
 8005de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005de8:	d103      	bne.n	8005df2 <LCD_Init+0x1ba>
 8005dea:	4b32      	ldr	r3, [pc, #200]	; (8005eb4 <LCD_Init+0x27c>)
 8005dec:	f245 5210 	movw	r2, #21776	; 0x5510
 8005df0:	809a      	strh	r2, [r3, #4]
					if(lcddev.id!=0X5510)			//NT5510,SSD1963
 8005df2:	4b30      	ldr	r3, [pc, #192]	; (8005eb4 <LCD_Init+0x27c>)
 8005df4:	889b      	ldrh	r3, [r3, #4]
 8005df6:	f245 5210 	movw	r2, #21776	; 0x5510
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d028      	beq.n	8005e50 <LCD_Init+0x218>
					{
						LCD_WR_REG(0XA1);
 8005dfe:	20a1      	movs	r0, #161	; 0xa1
 8005e00:	f7ff f908 	bl	8005014 <LCD_WR_REG>
						lcddev.id=LCD_RD_DATA();
 8005e04:	f7ff f92e 	bl	8005064 <LCD_RD_DATA>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	4b29      	ldr	r3, [pc, #164]	; (8005eb4 <LCD_Init+0x27c>)
 8005e0e:	809a      	strh	r2, [r3, #4]
						lcddev.id=LCD_RD_DATA();	//0X57
 8005e10:	f7ff f928 	bl	8005064 <LCD_RD_DATA>
 8005e14:	4603      	mov	r3, r0
 8005e16:	461a      	mov	r2, r3
 8005e18:	4b26      	ldr	r3, [pc, #152]	; (8005eb4 <LCD_Init+0x27c>)
 8005e1a:	809a      	strh	r2, [r3, #4]
						lcddev.id<<=8;
 8005e1c:	4b25      	ldr	r3, [pc, #148]	; (8005eb4 <LCD_Init+0x27c>)
 8005e1e:	889b      	ldrh	r3, [r3, #4]
 8005e20:	021b      	lsls	r3, r3, #8
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	4b23      	ldr	r3, [pc, #140]	; (8005eb4 <LCD_Init+0x27c>)
 8005e26:	809a      	strh	r2, [r3, #4]
						lcddev.id|=LCD_RD_DATA();	//0X61
 8005e28:	f7ff f91c 	bl	8005064 <LCD_RD_DATA>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	461a      	mov	r2, r3
 8005e30:	4b20      	ldr	r3, [pc, #128]	; (8005eb4 <LCD_Init+0x27c>)
 8005e32:	889b      	ldrh	r3, [r3, #4]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	4b1e      	ldr	r3, [pc, #120]	; (8005eb4 <LCD_Init+0x27c>)
 8005e3a:	809a      	strh	r2, [r3, #4]
						if(lcddev.id==0X5761)lcddev.id=0X1963;//SSD1963ID5761H,,1963
 8005e3c:	4b1d      	ldr	r3, [pc, #116]	; (8005eb4 <LCD_Init+0x27c>)
 8005e3e:	889b      	ldrh	r3, [r3, #4]
 8005e40:	f245 7261 	movw	r2, #22369	; 0x5761
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d103      	bne.n	8005e50 <LCD_Init+0x218>
 8005e48:	4b1a      	ldr	r3, [pc, #104]	; (8005eb4 <LCD_Init+0x27c>)
 8005e4a:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e4e:	809a      	strh	r2, [r3, #4]
					}
				}
			}
 		}
	}
	if(lcddev.id==0X9341||lcddev.id==0X5310||lcddev.id==0X5510||lcddev.id==0X1963)//IC,WR
 8005e50:	4b18      	ldr	r3, [pc, #96]	; (8005eb4 <LCD_Init+0x27c>)
 8005e52:	889b      	ldrh	r3, [r3, #4]
 8005e54:	f249 3241 	movw	r2, #37697	; 0x9341
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d011      	beq.n	8005e80 <LCD_Init+0x248>
 8005e5c:	4b15      	ldr	r3, [pc, #84]	; (8005eb4 <LCD_Init+0x27c>)
 8005e5e:	889b      	ldrh	r3, [r3, #4]
 8005e60:	f245 3210 	movw	r2, #21264	; 0x5310
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d00b      	beq.n	8005e80 <LCD_Init+0x248>
 8005e68:	4b12      	ldr	r3, [pc, #72]	; (8005eb4 <LCD_Init+0x27c>)
 8005e6a:	889b      	ldrh	r3, [r3, #4]
 8005e6c:	f245 5210 	movw	r2, #21776	; 0x5510
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d005      	beq.n	8005e80 <LCD_Init+0x248>
 8005e74:	4b0f      	ldr	r3, [pc, #60]	; (8005eb4 <LCD_Init+0x27c>)
 8005e76:	889b      	ldrh	r3, [r3, #4]
 8005e78:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d11d      	bne.n	8005ebc <LCD_Init+0x284>
	{
		//
		FSMC_Bank1E->BWTR[6]&=~(0XF<<0);//(ADDSET)
 8005e80:	4b0d      	ldr	r3, [pc, #52]	; (8005eb8 <LCD_Init+0x280>)
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	4a0c      	ldr	r2, [pc, #48]	; (8005eb8 <LCD_Init+0x280>)
 8005e86:	f023 030f 	bic.w	r3, r3, #15
 8005e8a:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]&=~(0XF<<8);//
 8005e8c:	4b0a      	ldr	r3, [pc, #40]	; (8005eb8 <LCD_Init+0x280>)
 8005e8e:	699b      	ldr	r3, [r3, #24]
 8005e90:	4a09      	ldr	r2, [pc, #36]	; (8005eb8 <LCD_Init+0x280>)
 8005e92:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005e96:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=3<<0;		//(ADDSET)3HCLK =18ns
 8005e98:	4b07      	ldr	r3, [pc, #28]	; (8005eb8 <LCD_Init+0x280>)
 8005e9a:	699b      	ldr	r3, [r3, #24]
 8005e9c:	4a06      	ldr	r2, [pc, #24]	; (8005eb8 <LCD_Init+0x280>)
 8005e9e:	f043 0303 	orr.w	r3, r3, #3
 8005ea2:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=2<<8; 	//(DATAST)6ns*3HCLK=18ns
 8005ea4:	4b04      	ldr	r3, [pc, #16]	; (8005eb8 <LCD_Init+0x280>)
 8005ea6:	699b      	ldr	r3, [r3, #24]
 8005ea8:	4a03      	ldr	r2, [pc, #12]	; (8005eb8 <LCD_Init+0x280>)
 8005eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005eae:	6193      	str	r3, [r2, #24]
 8005eb0:	e028      	b.n	8005f04 <LCD_Init+0x2cc>
 8005eb2:	bf00      	nop
 8005eb4:	20003ca8 	.word	0x20003ca8
 8005eb8:	a0000104 	.word	0xa0000104
	}else if(lcddev.id==0X6804||lcddev.id==0XC505)	//6804/C505,
 8005ebc:	4ba0      	ldr	r3, [pc, #640]	; (8006140 <LCD_Init+0x508>)
 8005ebe:	889b      	ldrh	r3, [r3, #4]
 8005ec0:	f646 0204 	movw	r2, #26628	; 0x6804
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d005      	beq.n	8005ed4 <LCD_Init+0x29c>
 8005ec8:	4b9d      	ldr	r3, [pc, #628]	; (8006140 <LCD_Init+0x508>)
 8005eca:	889b      	ldrh	r3, [r3, #4]
 8005ecc:	f24c 5205 	movw	r2, #50437	; 0xc505
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d117      	bne.n	8005f04 <LCD_Init+0x2cc>
	{
		//
		FSMC_Bank1E->BWTR[6]&=~(0XF<<0);//(ADDSET)
 8005ed4:	4b9b      	ldr	r3, [pc, #620]	; (8006144 <LCD_Init+0x50c>)
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	4a9a      	ldr	r2, [pc, #616]	; (8006144 <LCD_Init+0x50c>)
 8005eda:	f023 030f 	bic.w	r3, r3, #15
 8005ede:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]&=~(0XF<<8);//
 8005ee0:	4b98      	ldr	r3, [pc, #608]	; (8006144 <LCD_Init+0x50c>)
 8005ee2:	699b      	ldr	r3, [r3, #24]
 8005ee4:	4a97      	ldr	r2, [pc, #604]	; (8006144 <LCD_Init+0x50c>)
 8005ee6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005eea:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=10<<0;	//(ADDSET)10HCLK =60ns
 8005eec:	4b95      	ldr	r3, [pc, #596]	; (8006144 <LCD_Init+0x50c>)
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	4a94      	ldr	r2, [pc, #592]	; (8006144 <LCD_Init+0x50c>)
 8005ef2:	f043 030a 	orr.w	r3, r3, #10
 8005ef6:	6193      	str	r3, [r2, #24]
		FSMC_Bank1E->BWTR[6]|=12<<8; 	//(DATAST)6ns*13HCLK=78ns
 8005ef8:	4b92      	ldr	r3, [pc, #584]	; (8006144 <LCD_Init+0x50c>)
 8005efa:	699b      	ldr	r3, [r3, #24]
 8005efc:	4a91      	ldr	r2, [pc, #580]	; (8006144 <LCD_Init+0x50c>)
 8005efe:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8005f02:	6193      	str	r3, [r2, #24]
	}
// 	printf(" LCD ID:%x\r\n",lcddev.id); //LCD ID
	if(lcddev.id==0X9341)	//9341
 8005f04:	4b8e      	ldr	r3, [pc, #568]	; (8006140 <LCD_Init+0x508>)
 8005f06:	889b      	ldrh	r3, [r3, #4]
 8005f08:	f249 3241 	movw	r2, #37697	; 0x9341
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	f040 811b 	bne.w	8006148 <LCD_Init+0x510>
	{
		LCD_WR_REG(0xCF);
 8005f12:	20cf      	movs	r0, #207	; 0xcf
 8005f14:	f7ff f87e 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8005f18:	2000      	movs	r0, #0
 8005f1a:	f7ff f88f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC1);
 8005f1e:	20c1      	movs	r0, #193	; 0xc1
 8005f20:	f7ff f88c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X30);
 8005f24:	2030      	movs	r0, #48	; 0x30
 8005f26:	f7ff f889 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xED);
 8005f2a:	20ed      	movs	r0, #237	; 0xed
 8005f2c:	f7ff f872 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x64);
 8005f30:	2064      	movs	r0, #100	; 0x64
 8005f32:	f7ff f883 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 8005f36:	2003      	movs	r0, #3
 8005f38:	f7ff f880 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X12);
 8005f3c:	2012      	movs	r0, #18
 8005f3e:	f7ff f87d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X81);
 8005f42:	2081      	movs	r0, #129	; 0x81
 8005f44:	f7ff f87a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xE8);
 8005f48:	20e8      	movs	r0, #232	; 0xe8
 8005f4a:	f7ff f863 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x85);
 8005f4e:	2085      	movs	r0, #133	; 0x85
 8005f50:	f7ff f874 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 8005f54:	2010      	movs	r0, #16
 8005f56:	f7ff f871 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8005f5a:	207a      	movs	r0, #122	; 0x7a
 8005f5c:	f7ff f86e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xCB);
 8005f60:	20cb      	movs	r0, #203	; 0xcb
 8005f62:	f7ff f857 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x39);
 8005f66:	2039      	movs	r0, #57	; 0x39
 8005f68:	f7ff f868 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 8005f6c:	202c      	movs	r0, #44	; 0x2c
 8005f6e:	f7ff f865 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8005f72:	2000      	movs	r0, #0
 8005f74:	f7ff f862 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8005f78:	2034      	movs	r0, #52	; 0x34
 8005f7a:	f7ff f85f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8005f7e:	2002      	movs	r0, #2
 8005f80:	f7ff f85c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xF7);
 8005f84:	20f7      	movs	r0, #247	; 0xf7
 8005f86:	f7ff f845 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 8005f8a:	2020      	movs	r0, #32
 8005f8c:	f7ff f856 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xEA);
 8005f90:	20ea      	movs	r0, #234	; 0xea
 8005f92:	f7ff f83f 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8005f96:	2000      	movs	r0, #0
 8005f98:	f7ff f850 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8005f9c:	2000      	movs	r0, #0
 8005f9e:	f7ff f84d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xC0);    //Power control
 8005fa2:	20c0      	movs	r0, #192	; 0xc0
 8005fa4:	f7ff f836 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x1B);   //VRH[5:0]
 8005fa8:	201b      	movs	r0, #27
 8005faa:	f7ff f847 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xC1);    //Power control
 8005fae:	20c1      	movs	r0, #193	; 0xc1
 8005fb0:	f7ff f830 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8005fb4:	2001      	movs	r0, #1
 8005fb6:	f7ff f841 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xC5);    //VCM control
 8005fba:	20c5      	movs	r0, #197	; 0xc5
 8005fbc:	f7ff f82a 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x30); 	 //3F
 8005fc0:	2030      	movs	r0, #48	; 0x30
 8005fc2:	f7ff f83b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x30); 	 //3C
 8005fc6:	2030      	movs	r0, #48	; 0x30
 8005fc8:	f7ff f838 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xC7);    //VCM control2
 8005fcc:	20c7      	movs	r0, #199	; 0xc7
 8005fce:	f7ff f821 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0XB7);
 8005fd2:	20b7      	movs	r0, #183	; 0xb7
 8005fd4:	f7ff f832 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x36);    // Memory Access Control
 8005fd8:	2036      	movs	r0, #54	; 0x36
 8005fda:	f7ff f81b 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 8005fde:	2048      	movs	r0, #72	; 0x48
 8005fe0:	f7ff f82c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x3A);
 8005fe4:	203a      	movs	r0, #58	; 0x3a
 8005fe6:	f7ff f815 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x55);
 8005fea:	2055      	movs	r0, #85	; 0x55
 8005fec:	f7ff f826 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xB1);
 8005ff0:	20b1      	movs	r0, #177	; 0xb1
 8005ff2:	f7ff f80f 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f7ff f820 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x1A);
 8005ffc:	201a      	movs	r0, #26
 8005ffe:	f7ff f81d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xB6);    // Display Function Control
 8006002:	20b6      	movs	r0, #182	; 0xb6
 8006004:	f7ff f806 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 8006008:	200a      	movs	r0, #10
 800600a:	f7ff f817 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 800600e:	20a2      	movs	r0, #162	; 0xa2
 8006010:	f7ff f814 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8006014:	20f2      	movs	r0, #242	; 0xf2
 8006016:	f7fe fffd 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800601a:	2000      	movs	r0, #0
 800601c:	f7ff f80e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x26);    //Gamma curve selected
 8006020:	2026      	movs	r0, #38	; 0x26
 8006022:	f7fe fff7 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8006026:	2001      	movs	r0, #1
 8006028:	f7ff f808 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xE0);    //Set Gamma
 800602c:	20e0      	movs	r0, #224	; 0xe0
 800602e:	f7fe fff1 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x0F);
 8006032:	200f      	movs	r0, #15
 8006034:	f7ff f802 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 8006038:	202a      	movs	r0, #42	; 0x2a
 800603a:	f7fe ffff 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x28);
 800603e:	2028      	movs	r0, #40	; 0x28
 8006040:	f7fe fffc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8006044:	2008      	movs	r0, #8
 8006046:	f7fe fff9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0E);
 800604a:	200e      	movs	r0, #14
 800604c:	f7fe fff6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x08);
 8006050:	2008      	movs	r0, #8
 8006052:	f7fe fff3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 8006056:	2054      	movs	r0, #84	; 0x54
 8006058:	f7fe fff0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0XA9);
 800605c:	20a9      	movs	r0, #169	; 0xa9
 800605e:	f7fe ffed 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8006062:	2043      	movs	r0, #67	; 0x43
 8006064:	f7fe ffea 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0A);
 8006068:	200a      	movs	r0, #10
 800606a:	f7fe ffe7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 800606e:	200f      	movs	r0, #15
 8006070:	f7fe ffe4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006074:	2000      	movs	r0, #0
 8006076:	f7fe ffe1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800607a:	2000      	movs	r0, #0
 800607c:	f7fe ffde 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006080:	2000      	movs	r0, #0
 8006082:	f7fe ffdb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006086:	2000      	movs	r0, #0
 8006088:	f7fe ffd8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0XE1);    //Set Gamma
 800608c:	20e1      	movs	r0, #225	; 0xe1
 800608e:	f7fe ffc1 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006092:	2000      	movs	r0, #0
 8006094:	f7fe ffd2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x15);
 8006098:	2015      	movs	r0, #21
 800609a:	f7fe ffcf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 800609e:	2017      	movs	r0, #23
 80060a0:	f7fe ffcc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x07);
 80060a4:	2007      	movs	r0, #7
 80060a6:	f7fe ffc9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 80060aa:	2011      	movs	r0, #17
 80060ac:	f7fe ffc6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x06);
 80060b0:	2006      	movs	r0, #6
 80060b2:	f7fe ffc3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2B);
 80060b6:	202b      	movs	r0, #43	; 0x2b
 80060b8:	f7fe ffc0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 80060bc:	2056      	movs	r0, #86	; 0x56
 80060be:	f7fe ffbd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80060c2:	203c      	movs	r0, #60	; 0x3c
 80060c4:	f7fe ffba 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 80060c8:	2005      	movs	r0, #5
 80060ca:	f7fe ffb7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 80060ce:	2010      	movs	r0, #16
 80060d0:	f7fe ffb4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 80060d4:	200f      	movs	r0, #15
 80060d6:	f7fe ffb1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 80060da:	203f      	movs	r0, #63	; 0x3f
 80060dc:	f7fe ffae 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 80060e0:	203f      	movs	r0, #63	; 0x3f
 80060e2:	f7fe ffab 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0F);
 80060e6:	200f      	movs	r0, #15
 80060e8:	f7fe ffa8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x2B);
 80060ec:	202b      	movs	r0, #43	; 0x2b
 80060ee:	f7fe ff91 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80060f2:	2000      	movs	r0, #0
 80060f4:	f7fe ffa2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80060f8:	2000      	movs	r0, #0
 80060fa:	f7fe ff9f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 80060fe:	2001      	movs	r0, #1
 8006100:	f7fe ff9c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3f);
 8006104:	203f      	movs	r0, #63	; 0x3f
 8006106:	f7fe ff99 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x2A);
 800610a:	202a      	movs	r0, #42	; 0x2a
 800610c:	f7fe ff82 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006110:	2000      	movs	r0, #0
 8006112:	f7fe ff93 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006116:	2000      	movs	r0, #0
 8006118:	f7fe ff90 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800611c:	2000      	movs	r0, #0
 800611e:	f7fe ff8d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xef);
 8006122:	20ef      	movs	r0, #239	; 0xef
 8006124:	f7fe ff8a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x11); //Exit Sleep
 8006128:	2011      	movs	r0, #17
 800612a:	f7fe ff73 	bl	8005014 <LCD_WR_REG>
		HAL_Delay(120);
 800612e:	2078      	movs	r0, #120	; 0x78
 8006130:	f003 fcb6 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0x29); //display on
 8006134:	2029      	movs	r0, #41	; 0x29
 8006136:	f7fe ff6d 	bl	8005014 <LCD_WR_REG>
 800613a:	f003 b924 	b.w	8009386 <LCD_Init+0x374e>
 800613e:	bf00      	nop
 8006140:	20003ca8 	.word	0x20003ca8
 8006144:	a0000104 	.word	0xa0000104
	}else if(lcddev.id==0x6804) //6804
 8006148:	4b58      	ldr	r3, [pc, #352]	; (80062ac <LCD_Init+0x674>)
 800614a:	889b      	ldrh	r3, [r3, #4]
 800614c:	f646 0204 	movw	r2, #26628	; 0x6804
 8006150:	4293      	cmp	r3, r2
 8006152:	f040 80ad 	bne.w	80062b0 <LCD_Init+0x678>
	{
		LCD_WR_REG(0X11);
 8006156:	2011      	movs	r0, #17
 8006158:	f7fe ff5c 	bl	8005014 <LCD_WR_REG>
		HAL_Delay(20);
 800615c:	2014      	movs	r0, #20
 800615e:	f003 fc9f 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0XD0);//VCI1  VCL  VGH  VGL DDVDH VREG1OUT power amplitude setting
 8006162:	20d0      	movs	r0, #208	; 0xd0
 8006164:	f7fe ff56 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X07);
 8006168:	2007      	movs	r0, #7
 800616a:	f7fe ff67 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X42);
 800616e:	2042      	movs	r0, #66	; 0x42
 8006170:	f7fe ff64 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X1D);
 8006174:	201d      	movs	r0, #29
 8006176:	f7fe ff61 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0XD1);//VCOMH VCOM_AC amplitude setting
 800617a:	20d1      	movs	r0, #209	; 0xd1
 800617c:	f7fe ff4a 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8006180:	2000      	movs	r0, #0
 8006182:	f7fe ff5b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X1a);
 8006186:	201a      	movs	r0, #26
 8006188:	f7fe ff58 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X09);
 800618c:	2009      	movs	r0, #9
 800618e:	f7fe ff55 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0XD2);//Operational Amplifier Circuit Constant Current Adjust , charge pump frequency setting
 8006192:	20d2      	movs	r0, #210	; 0xd2
 8006194:	f7fe ff3e 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 8006198:	2001      	movs	r0, #1
 800619a:	f7fe ff4f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X22);
 800619e:	2022      	movs	r0, #34	; 0x22
 80061a0:	f7fe ff4c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0XC0);//REV SM GS
 80061a4:	20c0      	movs	r0, #192	; 0xc0
 80061a6:	f7fe ff35 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X10);
 80061aa:	2010      	movs	r0, #16
 80061ac:	f7fe ff46 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X3B);
 80061b0:	203b      	movs	r0, #59	; 0x3b
 80061b2:	f7fe ff43 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 80061b6:	2000      	movs	r0, #0
 80061b8:	f7fe ff40 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X02);
 80061bc:	2002      	movs	r0, #2
 80061be:	f7fe ff3d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X11);
 80061c2:	2011      	movs	r0, #17
 80061c4:	f7fe ff3a 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0XC5);// Frame rate setting = 72HZ  when setting 0x03
 80061c8:	20c5      	movs	r0, #197	; 0xc5
 80061ca:	f7fe ff23 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X03);
 80061ce:	2003      	movs	r0, #3
 80061d0:	f7fe ff34 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0XC8);//Gamma setting
 80061d4:	20c8      	movs	r0, #200	; 0xc8
 80061d6:	f7fe ff1d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 80061da:	2000      	movs	r0, #0
 80061dc:	f7fe ff2e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 80061e0:	2025      	movs	r0, #37	; 0x25
 80061e2:	f7fe ff2b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X21);
 80061e6:	2021      	movs	r0, #33	; 0x21
 80061e8:	f7fe ff28 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X05);
 80061ec:	2005      	movs	r0, #5
 80061ee:	f7fe ff25 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 80061f2:	2000      	movs	r0, #0
 80061f4:	f7fe ff22 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X0a);
 80061f8:	200a      	movs	r0, #10
 80061fa:	f7fe ff1f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X65);
 80061fe:	2065      	movs	r0, #101	; 0x65
 8006200:	f7fe ff1c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X25);
 8006204:	2025      	movs	r0, #37	; 0x25
 8006206:	f7fe ff19 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X77);
 800620a:	2077      	movs	r0, #119	; 0x77
 800620c:	f7fe ff16 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X50);
 8006210:	2050      	movs	r0, #80	; 0x50
 8006212:	f7fe ff13 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X0f);
 8006216:	200f      	movs	r0, #15
 8006218:	f7fe ff10 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 800621c:	2000      	movs	r0, #0
 800621e:	f7fe ff0d 	bl	800503c <LCD_WR_DATA>

   		LCD_WR_REG(0XF8);
 8006222:	20f8      	movs	r0, #248	; 0xf8
 8006224:	f7fe fef6 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X01);
 8006228:	2001      	movs	r0, #1
 800622a:	f7fe ff07 	bl	800503c <LCD_WR_DATA>

 		LCD_WR_REG(0XFE);
 800622e:	20fe      	movs	r0, #254	; 0xfe
 8006230:	f7fe fef0 	bl	8005014 <LCD_WR_REG>
 		LCD_WR_DATA(0X00);
 8006234:	2000      	movs	r0, #0
 8006236:	f7fe ff01 	bl	800503c <LCD_WR_DATA>
 		LCD_WR_DATA(0X02);
 800623a:	2002      	movs	r0, #2
 800623c:	f7fe fefe 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0X20);//Exit invert mode
 8006240:	2020      	movs	r0, #32
 8006242:	f7fe fee7 	bl	8005014 <LCD_WR_REG>

		LCD_WR_REG(0X36);
 8006246:	2036      	movs	r0, #54	; 0x36
 8006248:	f7fe fee4 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X08);//a
 800624c:	2008      	movs	r0, #8
 800624e:	f7fe fef5 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0X3A);
 8006252:	203a      	movs	r0, #58	; 0x3a
 8006254:	f7fe fede 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X55);//16
 8006258:	2055      	movs	r0, #85	; 0x55
 800625a:	f7fe feef 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0X2B);
 800625e:	202b      	movs	r0, #43	; 0x2b
 8006260:	f7fe fed8 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8006264:	2000      	movs	r0, #0
 8006266:	f7fe fee9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 800626a:	2000      	movs	r0, #0
 800626c:	f7fe fee6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 8006270:	2001      	movs	r0, #1
 8006272:	f7fe fee3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X3F);
 8006276:	203f      	movs	r0, #63	; 0x3f
 8006278:	f7fe fee0 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0X2A);
 800627c:	202a      	movs	r0, #42	; 0x2a
 800627e:	f7fe fec9 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X00);
 8006282:	2000      	movs	r0, #0
 8006284:	f7fe feda 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X00);
 8006288:	2000      	movs	r0, #0
 800628a:	f7fe fed7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0X01);
 800628e:	2001      	movs	r0, #1
 8006290:	f7fe fed4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0XDF);
 8006294:	20df      	movs	r0, #223	; 0xdf
 8006296:	f7fe fed1 	bl	800503c <LCD_WR_DATA>
		HAL_Delay(120);
 800629a:	2078      	movs	r0, #120	; 0x78
 800629c:	f003 fc00 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0X29);
 80062a0:	2029      	movs	r0, #41	; 0x29
 80062a2:	f7fe feb7 	bl	8005014 <LCD_WR_REG>
 80062a6:	f003 b86e 	b.w	8009386 <LCD_Init+0x374e>
 80062aa:	bf00      	nop
 80062ac:	20003ca8 	.word	0x20003ca8
 	}else if(lcddev.id==0x5310)
 80062b0:	4b03      	ldr	r3, [pc, #12]	; (80062c0 <LCD_Init+0x688>)
 80062b2:	889b      	ldrh	r3, [r3, #4]
 80062b4:	f245 3210 	movw	r2, #21264	; 0x5310
 80062b8:	4293      	cmp	r3, r2
 80062ba:	f040 877c 	bne.w	80071b6 <LCD_Init+0x157e>
 80062be:	e001      	b.n	80062c4 <LCD_Init+0x68c>
 80062c0:	20003ca8 	.word	0x20003ca8
	{
		LCD_WR_REG(0xED);
 80062c4:	20ed      	movs	r0, #237	; 0xed
 80062c6:	f7fe fea5 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 80062ca:	2001      	movs	r0, #1
 80062cc:	f7fe feb6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);
 80062d0:	20fe      	movs	r0, #254	; 0xfe
 80062d2:	f7fe feb3 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xEE);
 80062d6:	20ee      	movs	r0, #238	; 0xee
 80062d8:	f7fe fe9c 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0xDE);
 80062dc:	20de      	movs	r0, #222	; 0xde
 80062de:	f7fe fead 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 80062e2:	2021      	movs	r0, #33	; 0x21
 80062e4:	f7fe feaa 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xF1);
 80062e8:	20f1      	movs	r0, #241	; 0xf1
 80062ea:	f7fe fe93 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 80062ee:	2001      	movs	r0, #1
 80062f0:	f7fe fea4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xDF);
 80062f4:	20df      	movs	r0, #223	; 0xdf
 80062f6:	f7fe fe8d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x10);
 80062fa:	2010      	movs	r0, #16
 80062fc:	f7fe fe9e 	bl	800503c <LCD_WR_DATA>

		//VCOMvoltage//
		LCD_WR_REG(0xC4);
 8006300:	20c4      	movs	r0, #196	; 0xc4
 8006302:	f7fe fe87 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x8F);	  //5f
 8006306:	208f      	movs	r0, #143	; 0x8f
 8006308:	f7fe fe98 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 800630c:	20c6      	movs	r0, #198	; 0xc6
 800630e:	f7fe fe81 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006312:	2000      	movs	r0, #0
 8006314:	f7fe fe92 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8006318:	20e2      	movs	r0, #226	; 0xe2
 800631a:	f7fe fe8f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 800631e:	20e2      	movs	r0, #226	; 0xe2
 8006320:	f7fe fe8c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE2);
 8006324:	20e2      	movs	r0, #226	; 0xe2
 8006326:	f7fe fe89 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xBF);
 800632a:	20bf      	movs	r0, #191	; 0xbf
 800632c:	f7fe fe72 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8006330:	20aa      	movs	r0, #170	; 0xaa
 8006332:	f7fe fe83 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB0);
 8006336:	20b0      	movs	r0, #176	; 0xb0
 8006338:	f7fe fe6c 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x0D);
 800633c:	200d      	movs	r0, #13
 800633e:	f7fe fe7d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006342:	2000      	movs	r0, #0
 8006344:	f7fe fe7a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0D);
 8006348:	200d      	movs	r0, #13
 800634a:	f7fe fe77 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800634e:	2000      	movs	r0, #0
 8006350:	f7fe fe74 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x11);
 8006354:	2011      	movs	r0, #17
 8006356:	f7fe fe71 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800635a:	2000      	movs	r0, #0
 800635c:	f7fe fe6e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x19);
 8006360:	2019      	movs	r0, #25
 8006362:	f7fe fe6b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006366:	2000      	movs	r0, #0
 8006368:	f7fe fe68 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 800636c:	2021      	movs	r0, #33	; 0x21
 800636e:	f7fe fe65 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006372:	2000      	movs	r0, #0
 8006374:	f7fe fe62 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2D);
 8006378:	202d      	movs	r0, #45	; 0x2d
 800637a:	f7fe fe5f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800637e:	2000      	movs	r0, #0
 8006380:	f7fe fe5c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3D);
 8006384:	203d      	movs	r0, #61	; 0x3d
 8006386:	f7fe fe59 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800638a:	2000      	movs	r0, #0
 800638c:	f7fe fe56 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 8006390:	205d      	movs	r0, #93	; 0x5d
 8006392:	f7fe fe53 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006396:	2000      	movs	r0, #0
 8006398:	f7fe fe50 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 800639c:	205d      	movs	r0, #93	; 0x5d
 800639e:	f7fe fe4d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063a2:	2000      	movs	r0, #0
 80063a4:	f7fe fe4a 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB1);
 80063a8:	20b1      	movs	r0, #177	; 0xb1
 80063aa:	f7fe fe33 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x80);
 80063ae:	2080      	movs	r0, #128	; 0x80
 80063b0:	f7fe fe44 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063b4:	2000      	movs	r0, #0
 80063b6:	f7fe fe41 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 80063ba:	208b      	movs	r0, #139	; 0x8b
 80063bc:	f7fe fe3e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063c0:	2000      	movs	r0, #0
 80063c2:	f7fe fe3b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80063c6:	2096      	movs	r0, #150	; 0x96
 80063c8:	f7fe fe38 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063cc:	2000      	movs	r0, #0
 80063ce:	f7fe fe35 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB2);
 80063d2:	20b2      	movs	r0, #178	; 0xb2
 80063d4:	f7fe fe1e 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80063d8:	2000      	movs	r0, #0
 80063da:	f7fe fe2f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063de:	2000      	movs	r0, #0
 80063e0:	f7fe fe2c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 80063e4:	2002      	movs	r0, #2
 80063e6:	f7fe fe29 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063ea:	2000      	movs	r0, #0
 80063ec:	f7fe fe26 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 80063f0:	2003      	movs	r0, #3
 80063f2:	f7fe fe23 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80063f6:	2000      	movs	r0, #0
 80063f8:	f7fe fe20 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB3);
 80063fc:	20b3      	movs	r0, #179	; 0xb3
 80063fe:	f7fe fe09 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006402:	2000      	movs	r0, #0
 8006404:	f7fe fe1a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006408:	2000      	movs	r0, #0
 800640a:	f7fe fe17 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800640e:	2000      	movs	r0, #0
 8006410:	f7fe fe14 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006414:	2000      	movs	r0, #0
 8006416:	f7fe fe11 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800641a:	2000      	movs	r0, #0
 800641c:	f7fe fe0e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006420:	2000      	movs	r0, #0
 8006422:	f7fe fe0b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006426:	2000      	movs	r0, #0
 8006428:	f7fe fe08 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800642c:	2000      	movs	r0, #0
 800642e:	f7fe fe05 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006432:	2000      	movs	r0, #0
 8006434:	f7fe fe02 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006438:	2000      	movs	r0, #0
 800643a:	f7fe fdff 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800643e:	2000      	movs	r0, #0
 8006440:	f7fe fdfc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006444:	2000      	movs	r0, #0
 8006446:	f7fe fdf9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800644a:	2000      	movs	r0, #0
 800644c:	f7fe fdf6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006450:	2000      	movs	r0, #0
 8006452:	f7fe fdf3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006456:	2000      	movs	r0, #0
 8006458:	f7fe fdf0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800645c:	2000      	movs	r0, #0
 800645e:	f7fe fded 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006462:	2000      	movs	r0, #0
 8006464:	f7fe fdea 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006468:	2000      	movs	r0, #0
 800646a:	f7fe fde7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800646e:	2000      	movs	r0, #0
 8006470:	f7fe fde4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006474:	2000      	movs	r0, #0
 8006476:	f7fe fde1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800647a:	2000      	movs	r0, #0
 800647c:	f7fe fdde 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006480:	2000      	movs	r0, #0
 8006482:	f7fe fddb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006486:	2000      	movs	r0, #0
 8006488:	f7fe fdd8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800648c:	2000      	movs	r0, #0
 800648e:	f7fe fdd5 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB4);
 8006492:	20b4      	movs	r0, #180	; 0xb4
 8006494:	f7fe fdbe 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x8B);
 8006498:	208b      	movs	r0, #139	; 0x8b
 800649a:	f7fe fdcf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800649e:	2000      	movs	r0, #0
 80064a0:	f7fe fdcc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x96);
 80064a4:	2096      	movs	r0, #150	; 0x96
 80064a6:	f7fe fdc9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064aa:	2000      	movs	r0, #0
 80064ac:	f7fe fdc6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA1);
 80064b0:	20a1      	movs	r0, #161	; 0xa1
 80064b2:	f7fe fdc3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064b6:	2000      	movs	r0, #0
 80064b8:	f7fe fdc0 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB5);
 80064bc:	20b5      	movs	r0, #181	; 0xb5
 80064be:	f7fe fda9 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x02);
 80064c2:	2002      	movs	r0, #2
 80064c4:	f7fe fdba 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064c8:	2000      	movs	r0, #0
 80064ca:	f7fe fdb7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x03);
 80064ce:	2003      	movs	r0, #3
 80064d0:	f7fe fdb4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064d4:	2000      	movs	r0, #0
 80064d6:	f7fe fdb1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 80064da:	2004      	movs	r0, #4
 80064dc:	f7fe fdae 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064e0:	2000      	movs	r0, #0
 80064e2:	f7fe fdab 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB6);
 80064e6:	20b6      	movs	r0, #182	; 0xb6
 80064e8:	f7fe fd94 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80064ec:	2000      	movs	r0, #0
 80064ee:	f7fe fda5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80064f2:	2000      	movs	r0, #0
 80064f4:	f7fe fda2 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB7);
 80064f8:	20b7      	movs	r0, #183	; 0xb7
 80064fa:	f7fe fd8b 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80064fe:	2000      	movs	r0, #0
 8006500:	f7fe fd9c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006504:	2000      	movs	r0, #0
 8006506:	f7fe fd99 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3F);
 800650a:	203f      	movs	r0, #63	; 0x3f
 800650c:	f7fe fd96 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006510:	2000      	movs	r0, #0
 8006512:	f7fe fd93 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x5E);
 8006516:	205e      	movs	r0, #94	; 0x5e
 8006518:	f7fe fd90 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800651c:	2000      	movs	r0, #0
 800651e:	f7fe fd8d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8006522:	2064      	movs	r0, #100	; 0x64
 8006524:	f7fe fd8a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006528:	2000      	movs	r0, #0
 800652a:	f7fe fd87 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x8C);
 800652e:	208c      	movs	r0, #140	; 0x8c
 8006530:	f7fe fd84 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006534:	2000      	movs	r0, #0
 8006536:	f7fe fd81 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xAC);
 800653a:	20ac      	movs	r0, #172	; 0xac
 800653c:	f7fe fd7e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006540:	2000      	movs	r0, #0
 8006542:	f7fe fd7b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8006546:	20dc      	movs	r0, #220	; 0xdc
 8006548:	f7fe fd78 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800654c:	2000      	movs	r0, #0
 800654e:	f7fe fd75 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x70);
 8006552:	2070      	movs	r0, #112	; 0x70
 8006554:	f7fe fd72 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006558:	2000      	movs	r0, #0
 800655a:	f7fe fd6f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x90);
 800655e:	2090      	movs	r0, #144	; 0x90
 8006560:	f7fe fd6c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006564:	2000      	movs	r0, #0
 8006566:	f7fe fd69 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xEB);
 800656a:	20eb      	movs	r0, #235	; 0xeb
 800656c:	f7fe fd66 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006570:	2000      	movs	r0, #0
 8006572:	f7fe fd63 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8006576:	20dc      	movs	r0, #220	; 0xdc
 8006578:	f7fe fd60 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800657c:	2000      	movs	r0, #0
 800657e:	f7fe fd5d 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB8);
 8006582:	20b8      	movs	r0, #184	; 0xb8
 8006584:	f7fe fd46 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006588:	2000      	movs	r0, #0
 800658a:	f7fe fd57 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800658e:	2000      	movs	r0, #0
 8006590:	f7fe fd54 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006594:	2000      	movs	r0, #0
 8006596:	f7fe fd51 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800659a:	2000      	movs	r0, #0
 800659c:	f7fe fd4e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065a0:	2000      	movs	r0, #0
 80065a2:	f7fe fd4b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065a6:	2000      	movs	r0, #0
 80065a8:	f7fe fd48 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065ac:	2000      	movs	r0, #0
 80065ae:	f7fe fd45 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065b2:	2000      	movs	r0, #0
 80065b4:	f7fe fd42 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xBA);
 80065b8:	20ba      	movs	r0, #186	; 0xba
 80065ba:	f7fe fd2b 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x24);
 80065be:	2024      	movs	r0, #36	; 0x24
 80065c0:	f7fe fd3c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065c4:	2000      	movs	r0, #0
 80065c6:	f7fe fd39 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065ca:	2000      	movs	r0, #0
 80065cc:	f7fe fd36 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065d0:	2000      	movs	r0, #0
 80065d2:	f7fe fd33 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC1);
 80065d6:	20c1      	movs	r0, #193	; 0xc1
 80065d8:	f7fe fd1c 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 80065dc:	2020      	movs	r0, #32
 80065de:	f7fe fd2d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065e2:	2000      	movs	r0, #0
 80065e4:	f7fe fd2a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x54);
 80065e8:	2054      	movs	r0, #84	; 0x54
 80065ea:	f7fe fd27 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065ee:	2000      	movs	r0, #0
 80065f0:	f7fe fd24 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 80065f4:	20ff      	movs	r0, #255	; 0xff
 80065f6:	f7fe fd21 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80065fa:	2000      	movs	r0, #0
 80065fc:	f7fe fd1e 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC2);
 8006600:	20c2      	movs	r0, #194	; 0xc2
 8006602:	f7fe fd07 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x0A);
 8006606:	200a      	movs	r0, #10
 8006608:	f7fe fd18 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800660c:	2000      	movs	r0, #0
 800660e:	f7fe fd15 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);
 8006612:	2004      	movs	r0, #4
 8006614:	f7fe fd12 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006618:	2000      	movs	r0, #0
 800661a:	f7fe fd0f 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC3);
 800661e:	20c3      	movs	r0, #195	; 0xc3
 8006620:	f7fe fcf8 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x3C);
 8006624:	203c      	movs	r0, #60	; 0x3c
 8006626:	f7fe fd09 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800662a:	2000      	movs	r0, #0
 800662c:	f7fe fd06 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3A);
 8006630:	203a      	movs	r0, #58	; 0x3a
 8006632:	f7fe fd03 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006636:	2000      	movs	r0, #0
 8006638:	f7fe fd00 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x39);
 800663c:	2039      	movs	r0, #57	; 0x39
 800663e:	f7fe fcfd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006642:	2000      	movs	r0, #0
 8006644:	f7fe fcfa 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x37);
 8006648:	2037      	movs	r0, #55	; 0x37
 800664a:	f7fe fcf7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800664e:	2000      	movs	r0, #0
 8006650:	f7fe fcf4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8006654:	203c      	movs	r0, #60	; 0x3c
 8006656:	f7fe fcf1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800665a:	2000      	movs	r0, #0
 800665c:	f7fe fcee 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 8006660:	2036      	movs	r0, #54	; 0x36
 8006662:	f7fe fceb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006666:	2000      	movs	r0, #0
 8006668:	f7fe fce8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 800666c:	2032      	movs	r0, #50	; 0x32
 800666e:	f7fe fce5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006672:	2000      	movs	r0, #0
 8006674:	f7fe fce2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 8006678:	202f      	movs	r0, #47	; 0x2f
 800667a:	f7fe fcdf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800667e:	2000      	movs	r0, #0
 8006680:	f7fe fcdc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 8006684:	202c      	movs	r0, #44	; 0x2c
 8006686:	f7fe fcd9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800668a:	2000      	movs	r0, #0
 800668c:	f7fe fcd6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8006690:	2029      	movs	r0, #41	; 0x29
 8006692:	f7fe fcd3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006696:	2000      	movs	r0, #0
 8006698:	f7fe fcd0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 800669c:	2026      	movs	r0, #38	; 0x26
 800669e:	f7fe fccd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066a2:	2000      	movs	r0, #0
 80066a4:	f7fe fcca 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80066a8:	2024      	movs	r0, #36	; 0x24
 80066aa:	f7fe fcc7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066ae:	2000      	movs	r0, #0
 80066b0:	f7fe fcc4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 80066b4:	2024      	movs	r0, #36	; 0x24
 80066b6:	f7fe fcc1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066ba:	2000      	movs	r0, #0
 80066bc:	f7fe fcbe 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 80066c0:	2023      	movs	r0, #35	; 0x23
 80066c2:	f7fe fcbb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066c6:	2000      	movs	r0, #0
 80066c8:	f7fe fcb8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 80066cc:	203c      	movs	r0, #60	; 0x3c
 80066ce:	f7fe fcb5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066d2:	2000      	movs	r0, #0
 80066d4:	f7fe fcb2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 80066d8:	2036      	movs	r0, #54	; 0x36
 80066da:	f7fe fcaf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066de:	2000      	movs	r0, #0
 80066e0:	f7fe fcac 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x32);
 80066e4:	2032      	movs	r0, #50	; 0x32
 80066e6:	f7fe fca9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066ea:	2000      	movs	r0, #0
 80066ec:	f7fe fca6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2F);
 80066f0:	202f      	movs	r0, #47	; 0x2f
 80066f2:	f7fe fca3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80066f6:	2000      	movs	r0, #0
 80066f8:	f7fe fca0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2C);
 80066fc:	202c      	movs	r0, #44	; 0x2c
 80066fe:	f7fe fc9d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006702:	2000      	movs	r0, #0
 8006704:	f7fe fc9a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8006708:	2029      	movs	r0, #41	; 0x29
 800670a:	f7fe fc97 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800670e:	2000      	movs	r0, #0
 8006710:	f7fe fc94 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x26);
 8006714:	2026      	movs	r0, #38	; 0x26
 8006716:	f7fe fc91 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800671a:	2000      	movs	r0, #0
 800671c:	f7fe fc8e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 8006720:	2024      	movs	r0, #36	; 0x24
 8006722:	f7fe fc8b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006726:	2000      	movs	r0, #0
 8006728:	f7fe fc88 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x24);
 800672c:	2024      	movs	r0, #36	; 0x24
 800672e:	f7fe fc85 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006732:	2000      	movs	r0, #0
 8006734:	f7fe fc82 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 8006738:	2023      	movs	r0, #35	; 0x23
 800673a:	f7fe fc7f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800673e:	2000      	movs	r0, #0
 8006740:	f7fe fc7c 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC4);
 8006744:	20c4      	movs	r0, #196	; 0xc4
 8006746:	f7fe fc65 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x62);
 800674a:	2062      	movs	r0, #98	; 0x62
 800674c:	f7fe fc76 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006750:	2000      	movs	r0, #0
 8006752:	f7fe fc73 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x05);
 8006756:	2005      	movs	r0, #5
 8006758:	f7fe fc70 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800675c:	2000      	movs	r0, #0
 800675e:	f7fe fc6d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8006762:	2084      	movs	r0, #132	; 0x84
 8006764:	f7fe fc6a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006768:	2000      	movs	r0, #0
 800676a:	f7fe fc67 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF0);
 800676e:	20f0      	movs	r0, #240	; 0xf0
 8006770:	f7fe fc64 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006774:	2000      	movs	r0, #0
 8006776:	f7fe fc61 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 800677a:	2018      	movs	r0, #24
 800677c:	f7fe fc5e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006780:	2000      	movs	r0, #0
 8006782:	f7fe fc5b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA4);
 8006786:	20a4      	movs	r0, #164	; 0xa4
 8006788:	f7fe fc58 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800678c:	2000      	movs	r0, #0
 800678e:	f7fe fc55 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x18);
 8006792:	2018      	movs	r0, #24
 8006794:	f7fe fc52 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006798:	2000      	movs	r0, #0
 800679a:	f7fe fc4f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 800679e:	2050      	movs	r0, #80	; 0x50
 80067a0:	f7fe fc4c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067a4:	2000      	movs	r0, #0
 80067a6:	f7fe fc49 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0C);
 80067aa:	200c      	movs	r0, #12
 80067ac:	f7fe fc46 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067b0:	2000      	movs	r0, #0
 80067b2:	f7fe fc43 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 80067b6:	2017      	movs	r0, #23
 80067b8:	f7fe fc40 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067bc:	2000      	movs	r0, #0
 80067be:	f7fe fc3d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x95);
 80067c2:	2095      	movs	r0, #149	; 0x95
 80067c4:	f7fe fc3a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067c8:	2000      	movs	r0, #0
 80067ca:	f7fe fc37 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80067ce:	20f3      	movs	r0, #243	; 0xf3
 80067d0:	f7fe fc34 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067d4:	2000      	movs	r0, #0
 80067d6:	f7fe fc31 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE6);
 80067da:	20e6      	movs	r0, #230	; 0xe6
 80067dc:	f7fe fc2e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067e0:	2000      	movs	r0, #0
 80067e2:	f7fe fc2b 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC5);
 80067e6:	20c5      	movs	r0, #197	; 0xc5
 80067e8:	f7fe fc14 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 80067ec:	2032      	movs	r0, #50	; 0x32
 80067ee:	f7fe fc25 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067f2:	2000      	movs	r0, #0
 80067f4:	f7fe fc22 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 80067f8:	2044      	movs	r0, #68	; 0x44
 80067fa:	f7fe fc1f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80067fe:	2000      	movs	r0, #0
 8006800:	f7fe fc1c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x65);
 8006804:	2065      	movs	r0, #101	; 0x65
 8006806:	f7fe fc19 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800680a:	2000      	movs	r0, #0
 800680c:	f7fe fc16 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8006810:	2076      	movs	r0, #118	; 0x76
 8006812:	f7fe fc13 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006816:	2000      	movs	r0, #0
 8006818:	f7fe fc10 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 800681c:	2088      	movs	r0, #136	; 0x88
 800681e:	f7fe fc0d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006822:	2000      	movs	r0, #0
 8006824:	f7fe fc0a 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC6);
 8006828:	20c6      	movs	r0, #198	; 0xc6
 800682a:	f7fe fbf3 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x20);
 800682e:	2020      	movs	r0, #32
 8006830:	f7fe fc04 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006834:	2000      	movs	r0, #0
 8006836:	f7fe fc01 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x17);
 800683a:	2017      	movs	r0, #23
 800683c:	f7fe fbfe 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006840:	2000      	movs	r0, #0
 8006842:	f7fe fbfb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 8006846:	2001      	movs	r0, #1
 8006848:	f7fe fbf8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800684c:	2000      	movs	r0, #0
 800684e:	f7fe fbf5 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC7);
 8006852:	20c7      	movs	r0, #199	; 0xc7
 8006854:	f7fe fbde 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006858:	2000      	movs	r0, #0
 800685a:	f7fe fbef 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800685e:	2000      	movs	r0, #0
 8006860:	f7fe fbec 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006864:	2000      	movs	r0, #0
 8006866:	f7fe fbe9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800686a:	2000      	movs	r0, #0
 800686c:	f7fe fbe6 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC8);
 8006870:	20c8      	movs	r0, #200	; 0xc8
 8006872:	f7fe fbcf 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006876:	2000      	movs	r0, #0
 8006878:	f7fe fbe0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800687c:	2000      	movs	r0, #0
 800687e:	f7fe fbdd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006882:	2000      	movs	r0, #0
 8006884:	f7fe fbda 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006888:	2000      	movs	r0, #0
 800688a:	f7fe fbd7 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xC9);
 800688e:	20c9      	movs	r0, #201	; 0xc9
 8006890:	f7fe fbc0 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006894:	2000      	movs	r0, #0
 8006896:	f7fe fbd1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800689a:	2000      	movs	r0, #0
 800689c:	f7fe fbce 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068a0:	2000      	movs	r0, #0
 80068a2:	f7fe fbcb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068a6:	2000      	movs	r0, #0
 80068a8:	f7fe fbc8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068ac:	2000      	movs	r0, #0
 80068ae:	f7fe fbc5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068b2:	2000      	movs	r0, #0
 80068b4:	f7fe fbc2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068b8:	2000      	movs	r0, #0
 80068ba:	f7fe fbbf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068be:	2000      	movs	r0, #0
 80068c0:	f7fe fbbc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068c4:	2000      	movs	r0, #0
 80068c6:	f7fe fbb9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068ca:	2000      	movs	r0, #0
 80068cc:	f7fe fbb6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068d0:	2000      	movs	r0, #0
 80068d2:	f7fe fbb3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068d6:	2000      	movs	r0, #0
 80068d8:	f7fe fbb0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068dc:	2000      	movs	r0, #0
 80068de:	f7fe fbad 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068e2:	2000      	movs	r0, #0
 80068e4:	f7fe fbaa 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068e8:	2000      	movs	r0, #0
 80068ea:	f7fe fba7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80068ee:	2000      	movs	r0, #0
 80068f0:	f7fe fba4 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE0);
 80068f4:	20e0      	movs	r0, #224	; 0xe0
 80068f6:	f7fe fb8d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 80068fa:	2016      	movs	r0, #22
 80068fc:	f7fe fb9e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006900:	2000      	movs	r0, #0
 8006902:	f7fe fb9b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 8006906:	201c      	movs	r0, #28
 8006908:	f7fe fb98 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800690c:	2000      	movs	r0, #0
 800690e:	f7fe fb95 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x21);
 8006912:	2021      	movs	r0, #33	; 0x21
 8006914:	f7fe fb92 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006918:	2000      	movs	r0, #0
 800691a:	f7fe fb8f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 800691e:	2036      	movs	r0, #54	; 0x36
 8006920:	f7fe fb8c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006924:	2000      	movs	r0, #0
 8006926:	f7fe fb89 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x46);
 800692a:	2046      	movs	r0, #70	; 0x46
 800692c:	f7fe fb86 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006930:	2000      	movs	r0, #0
 8006932:	f7fe fb83 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 8006936:	2052      	movs	r0, #82	; 0x52
 8006938:	f7fe fb80 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800693c:	2000      	movs	r0, #0
 800693e:	f7fe fb7d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8006942:	2064      	movs	r0, #100	; 0x64
 8006944:	f7fe fb7a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006948:	2000      	movs	r0, #0
 800694a:	f7fe fb77 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 800694e:	207a      	movs	r0, #122	; 0x7a
 8006950:	f7fe fb74 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006954:	2000      	movs	r0, #0
 8006956:	f7fe fb71 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 800695a:	208b      	movs	r0, #139	; 0x8b
 800695c:	f7fe fb6e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006960:	2000      	movs	r0, #0
 8006962:	f7fe fb6b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006966:	2099      	movs	r0, #153	; 0x99
 8006968:	f7fe fb68 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800696c:	2000      	movs	r0, #0
 800696e:	f7fe fb65 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 8006972:	20a8      	movs	r0, #168	; 0xa8
 8006974:	f7fe fb62 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006978:	2000      	movs	r0, #0
 800697a:	f7fe fb5f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 800697e:	20b9      	movs	r0, #185	; 0xb9
 8006980:	f7fe fb5c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006984:	2000      	movs	r0, #0
 8006986:	f7fe fb59 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 800698a:	20c4      	movs	r0, #196	; 0xc4
 800698c:	f7fe fb56 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006990:	2000      	movs	r0, #0
 8006992:	f7fe fb53 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 8006996:	20ca      	movs	r0, #202	; 0xca
 8006998:	f7fe fb50 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800699c:	2000      	movs	r0, #0
 800699e:	f7fe fb4d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 80069a2:	20d2      	movs	r0, #210	; 0xd2
 80069a4:	f7fe fb4a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069a8:	2000      	movs	r0, #0
 80069aa:	f7fe fb47 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD9);
 80069ae:	20d9      	movs	r0, #217	; 0xd9
 80069b0:	f7fe fb44 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069b4:	2000      	movs	r0, #0
 80069b6:	f7fe fb41 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 80069ba:	20e0      	movs	r0, #224	; 0xe0
 80069bc:	f7fe fb3e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069c0:	2000      	movs	r0, #0
 80069c2:	f7fe fb3b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 80069c6:	20f3      	movs	r0, #243	; 0xf3
 80069c8:	f7fe fb38 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069cc:	2000      	movs	r0, #0
 80069ce:	f7fe fb35 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE1);
 80069d2:	20e1      	movs	r0, #225	; 0xe1
 80069d4:	f7fe fb1e 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x16);
 80069d8:	2016      	movs	r0, #22
 80069da:	f7fe fb2f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069de:	2000      	movs	r0, #0
 80069e0:	f7fe fb2c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 80069e4:	201c      	movs	r0, #28
 80069e6:	f7fe fb29 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069ea:	2000      	movs	r0, #0
 80069ec:	f7fe fb26 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x22);
 80069f0:	2022      	movs	r0, #34	; 0x22
 80069f2:	f7fe fb23 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80069f6:	2000      	movs	r0, #0
 80069f8:	f7fe fb20 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x36);
 80069fc:	2036      	movs	r0, #54	; 0x36
 80069fe:	f7fe fb1d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a02:	2000      	movs	r0, #0
 8006a04:	f7fe fb1a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8006a08:	2045      	movs	r0, #69	; 0x45
 8006a0a:	f7fe fb17 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a0e:	2000      	movs	r0, #0
 8006a10:	f7fe fb14 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x52);
 8006a14:	2052      	movs	r0, #82	; 0x52
 8006a16:	f7fe fb11 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	f7fe fb0e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x64);
 8006a20:	2064      	movs	r0, #100	; 0x64
 8006a22:	f7fe fb0b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a26:	2000      	movs	r0, #0
 8006a28:	f7fe fb08 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x7A);
 8006a2c:	207a      	movs	r0, #122	; 0x7a
 8006a2e:	f7fe fb05 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a32:	2000      	movs	r0, #0
 8006a34:	f7fe fb02 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x8B);
 8006a38:	208b      	movs	r0, #139	; 0x8b
 8006a3a:	f7fe faff 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a3e:	2000      	movs	r0, #0
 8006a40:	f7fe fafc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006a44:	2099      	movs	r0, #153	; 0x99
 8006a46:	f7fe faf9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	f7fe faf6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA8);
 8006a50:	20a8      	movs	r0, #168	; 0xa8
 8006a52:	f7fe faf3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a56:	2000      	movs	r0, #0
 8006a58:	f7fe faf0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB9);
 8006a5c:	20b9      	movs	r0, #185	; 0xb9
 8006a5e:	f7fe faed 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a62:	2000      	movs	r0, #0
 8006a64:	f7fe faea 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8006a68:	20c4      	movs	r0, #196	; 0xc4
 8006a6a:	f7fe fae7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a6e:	2000      	movs	r0, #0
 8006a70:	f7fe fae4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xCA);
 8006a74:	20ca      	movs	r0, #202	; 0xca
 8006a76:	f7fe fae1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	f7fe fade 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD2);
 8006a80:	20d2      	movs	r0, #210	; 0xd2
 8006a82:	f7fe fadb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a86:	2000      	movs	r0, #0
 8006a88:	f7fe fad8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD8);
 8006a8c:	20d8      	movs	r0, #216	; 0xd8
 8006a8e:	f7fe fad5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a92:	2000      	movs	r0, #0
 8006a94:	f7fe fad2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xE0);
 8006a98:	20e0      	movs	r0, #224	; 0xe0
 8006a9a:	f7fe facf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006a9e:	2000      	movs	r0, #0
 8006aa0:	f7fe facc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8006aa4:	20f3      	movs	r0, #243	; 0xf3
 8006aa6:	f7fe fac9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006aaa:	2000      	movs	r0, #0
 8006aac:	f7fe fac6 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE2);
 8006ab0:	20e2      	movs	r0, #226	; 0xe2
 8006ab2:	f7fe faaf 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 8006ab6:	2005      	movs	r0, #5
 8006ab8:	f7fe fac0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006abc:	2000      	movs	r0, #0
 8006abe:	f7fe fabd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x0B);
 8006ac2:	200b      	movs	r0, #11
 8006ac4:	f7fe faba 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ac8:	2000      	movs	r0, #0
 8006aca:	f7fe fab7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x1B);
 8006ace:	201b      	movs	r0, #27
 8006ad0:	f7fe fab4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ad4:	2000      	movs	r0, #0
 8006ad6:	f7fe fab1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8006ada:	2034      	movs	r0, #52	; 0x34
 8006adc:	f7fe faae 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ae0:	2000      	movs	r0, #0
 8006ae2:	f7fe faab 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8006ae6:	2044      	movs	r0, #68	; 0x44
 8006ae8:	f7fe faa8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006aec:	2000      	movs	r0, #0
 8006aee:	f7fe faa5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x4F);
 8006af2:	204f      	movs	r0, #79	; 0x4f
 8006af4:	f7fe faa2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006af8:	2000      	movs	r0, #0
 8006afa:	f7fe fa9f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x61);
 8006afe:	2061      	movs	r0, #97	; 0x61
 8006b00:	f7fe fa9c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b04:	2000      	movs	r0, #0
 8006b06:	f7fe fa99 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x79);
 8006b0a:	2079      	movs	r0, #121	; 0x79
 8006b0c:	f7fe fa96 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b10:	2000      	movs	r0, #0
 8006b12:	f7fe fa93 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8006b16:	2088      	movs	r0, #136	; 0x88
 8006b18:	f7fe fa90 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b1c:	2000      	movs	r0, #0
 8006b1e:	f7fe fa8d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 8006b22:	2097      	movs	r0, #151	; 0x97
 8006b24:	f7fe fa8a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b28:	2000      	movs	r0, #0
 8006b2a:	f7fe fa87 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8006b2e:	20a6      	movs	r0, #166	; 0xa6
 8006b30:	f7fe fa84 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b34:	2000      	movs	r0, #0
 8006b36:	f7fe fa81 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8006b3a:	20b7      	movs	r0, #183	; 0xb7
 8006b3c:	f7fe fa7e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b40:	2000      	movs	r0, #0
 8006b42:	f7fe fa7b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 8006b46:	20c2      	movs	r0, #194	; 0xc2
 8006b48:	f7fe fa78 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b4c:	2000      	movs	r0, #0
 8006b4e:	f7fe fa75 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 8006b52:	20c7      	movs	r0, #199	; 0xc7
 8006b54:	f7fe fa72 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b58:	2000      	movs	r0, #0
 8006b5a:	f7fe fa6f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8006b5e:	20d1      	movs	r0, #209	; 0xd1
 8006b60:	f7fe fa6c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b64:	2000      	movs	r0, #0
 8006b66:	f7fe fa69 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD6);
 8006b6a:	20d6      	movs	r0, #214	; 0xd6
 8006b6c:	f7fe fa66 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b70:	2000      	movs	r0, #0
 8006b72:	f7fe fa63 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8006b76:	20dd      	movs	r0, #221	; 0xdd
 8006b78:	f7fe fa60 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	f7fe fa5d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8006b82:	20f3      	movs	r0, #243	; 0xf3
 8006b84:	f7fe fa5a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b88:	2000      	movs	r0, #0
 8006b8a:	f7fe fa57 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xE3);
 8006b8e:	20e3      	movs	r0, #227	; 0xe3
 8006b90:	f7fe fa40 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x05);
 8006b94:	2005      	movs	r0, #5
 8006b96:	f7fe fa51 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	f7fe fa4e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA);
 8006ba0:	200a      	movs	r0, #10
 8006ba2:	f7fe fa4b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	f7fe fa48 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x1C);
 8006bac:	201c      	movs	r0, #28
 8006bae:	f7fe fa45 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bb2:	2000      	movs	r0, #0
 8006bb4:	f7fe fa42 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 8006bb8:	2033      	movs	r0, #51	; 0x33
 8006bba:	f7fe fa3f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	f7fe fa3c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8006bc4:	2044      	movs	r0, #68	; 0x44
 8006bc6:	f7fe fa39 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bca:	2000      	movs	r0, #0
 8006bcc:	f7fe fa36 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 8006bd0:	2050      	movs	r0, #80	; 0x50
 8006bd2:	f7fe fa33 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bd6:	2000      	movs	r0, #0
 8006bd8:	f7fe fa30 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x62);
 8006bdc:	2062      	movs	r0, #98	; 0x62
 8006bde:	f7fe fa2d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006be2:	2000      	movs	r0, #0
 8006be4:	f7fe fa2a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x78);
 8006be8:	2078      	movs	r0, #120	; 0x78
 8006bea:	f7fe fa27 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bee:	2000      	movs	r0, #0
 8006bf0:	f7fe fa24 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8006bf4:	2088      	movs	r0, #136	; 0x88
 8006bf6:	f7fe fa21 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	f7fe fa1e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x97);
 8006c00:	2097      	movs	r0, #151	; 0x97
 8006c02:	f7fe fa1b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c06:	2000      	movs	r0, #0
 8006c08:	f7fe fa18 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA6);
 8006c0c:	20a6      	movs	r0, #166	; 0xa6
 8006c0e:	f7fe fa15 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c12:	2000      	movs	r0, #0
 8006c14:	f7fe fa12 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB7);
 8006c18:	20b7      	movs	r0, #183	; 0xb7
 8006c1a:	f7fe fa0f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c1e:	2000      	movs	r0, #0
 8006c20:	f7fe fa0c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC2);
 8006c24:	20c2      	movs	r0, #194	; 0xc2
 8006c26:	f7fe fa09 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c2a:	2000      	movs	r0, #0
 8006c2c:	f7fe fa06 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC7);
 8006c30:	20c7      	movs	r0, #199	; 0xc7
 8006c32:	f7fe fa03 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c36:	2000      	movs	r0, #0
 8006c38:	f7fe fa00 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD1);
 8006c3c:	20d1      	movs	r0, #209	; 0xd1
 8006c3e:	f7fe f9fd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c42:	2000      	movs	r0, #0
 8006c44:	f7fe f9fa 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD5);
 8006c48:	20d5      	movs	r0, #213	; 0xd5
 8006c4a:	f7fe f9f7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c4e:	2000      	movs	r0, #0
 8006c50:	f7fe f9f4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8006c54:	20dd      	movs	r0, #221	; 0xdd
 8006c56:	f7fe f9f1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c5a:	2000      	movs	r0, #0
 8006c5c:	f7fe f9ee 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8006c60:	20f3      	movs	r0, #243	; 0xf3
 8006c62:	f7fe f9eb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c66:	2000      	movs	r0, #0
 8006c68:	f7fe f9e8 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE4);
 8006c6c:	20e4      	movs	r0, #228	; 0xe4
 8006c6e:	f7fe f9d1 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);
 8006c72:	2001      	movs	r0, #1
 8006c74:	f7fe f9e2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c78:	2000      	movs	r0, #0
 8006c7a:	f7fe f9df 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);
 8006c7e:	2001      	movs	r0, #1
 8006c80:	f7fe f9dc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c84:	2000      	movs	r0, #0
 8006c86:	f7fe f9d9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8006c8a:	2002      	movs	r0, #2
 8006c8c:	f7fe f9d6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c90:	2000      	movs	r0, #0
 8006c92:	f7fe f9d3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x2A);
 8006c96:	202a      	movs	r0, #42	; 0x2a
 8006c98:	f7fe f9d0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	f7fe f9cd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8006ca2:	203c      	movs	r0, #60	; 0x3c
 8006ca4:	f7fe f9ca 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ca8:	2000      	movs	r0, #0
 8006caa:	f7fe f9c7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 8006cae:	204b      	movs	r0, #75	; 0x4b
 8006cb0:	f7fe f9c4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006cb4:	2000      	movs	r0, #0
 8006cb6:	f7fe f9c1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 8006cba:	205d      	movs	r0, #93	; 0x5d
 8006cbc:	f7fe f9be 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	f7fe f9bb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 8006cc6:	2074      	movs	r0, #116	; 0x74
 8006cc8:	f7fe f9b8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ccc:	2000      	movs	r0, #0
 8006cce:	f7fe f9b5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8006cd2:	2084      	movs	r0, #132	; 0x84
 8006cd4:	f7fe f9b2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006cd8:	2000      	movs	r0, #0
 8006cda:	f7fe f9af 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 8006cde:	2093      	movs	r0, #147	; 0x93
 8006ce0:	f7fe f9ac 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ce4:	2000      	movs	r0, #0
 8006ce6:	f7fe f9a9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 8006cea:	20a2      	movs	r0, #162	; 0xa2
 8006cec:	f7fe f9a6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	f7fe f9a3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8006cf6:	20b3      	movs	r0, #179	; 0xb3
 8006cf8:	f7fe f9a0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006cfc:	2000      	movs	r0, #0
 8006cfe:	f7fe f99d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8006d02:	20be      	movs	r0, #190	; 0xbe
 8006d04:	f7fe f99a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d08:	2000      	movs	r0, #0
 8006d0a:	f7fe f997 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8006d0e:	20c4      	movs	r0, #196	; 0xc4
 8006d10:	f7fe f994 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d14:	2000      	movs	r0, #0
 8006d16:	f7fe f991 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 8006d1a:	20cd      	movs	r0, #205	; 0xcd
 8006d1c:	f7fe f98e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d20:	2000      	movs	r0, #0
 8006d22:	f7fe f98b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8006d26:	20d3      	movs	r0, #211	; 0xd3
 8006d28:	f7fe f988 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	f7fe f985 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDD);
 8006d32:	20dd      	movs	r0, #221	; 0xdd
 8006d34:	f7fe f982 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d38:	2000      	movs	r0, #0
 8006d3a:	f7fe f97f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8006d3e:	20f3      	movs	r0, #243	; 0xf3
 8006d40:	f7fe f97c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d44:	2000      	movs	r0, #0
 8006d46:	f7fe f979 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xE5);
 8006d4a:	20e5      	movs	r0, #229	; 0xe5
 8006d4c:	f7fe f962 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006d50:	2000      	movs	r0, #0
 8006d52:	f7fe f973 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d56:	2000      	movs	r0, #0
 8006d58:	f7fe f970 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	f7fe f96d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d62:	2000      	movs	r0, #0
 8006d64:	f7fe f96a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);
 8006d68:	2002      	movs	r0, #2
 8006d6a:	f7fe f967 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d6e:	2000      	movs	r0, #0
 8006d70:	f7fe f964 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8006d74:	2029      	movs	r0, #41	; 0x29
 8006d76:	f7fe f961 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	f7fe f95e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x3C);
 8006d80:	203c      	movs	r0, #60	; 0x3c
 8006d82:	f7fe f95b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d86:	2000      	movs	r0, #0
 8006d88:	f7fe f958 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x4B);
 8006d8c:	204b      	movs	r0, #75	; 0x4b
 8006d8e:	f7fe f955 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d92:	2000      	movs	r0, #0
 8006d94:	f7fe f952 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x5D);
 8006d98:	205d      	movs	r0, #93	; 0x5d
 8006d9a:	f7fe f94f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006d9e:	2000      	movs	r0, #0
 8006da0:	f7fe f94c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x74);
 8006da4:	2074      	movs	r0, #116	; 0x74
 8006da6:	f7fe f949 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006daa:	2000      	movs	r0, #0
 8006dac:	f7fe f946 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x84);
 8006db0:	2084      	movs	r0, #132	; 0x84
 8006db2:	f7fe f943 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006db6:	2000      	movs	r0, #0
 8006db8:	f7fe f940 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x93);
 8006dbc:	2093      	movs	r0, #147	; 0x93
 8006dbe:	f7fe f93d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006dc2:	2000      	movs	r0, #0
 8006dc4:	f7fe f93a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xA2);
 8006dc8:	20a2      	movs	r0, #162	; 0xa2
 8006dca:	f7fe f937 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006dce:	2000      	movs	r0, #0
 8006dd0:	f7fe f934 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xB3);
 8006dd4:	20b3      	movs	r0, #179	; 0xb3
 8006dd6:	f7fe f931 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006dda:	2000      	movs	r0, #0
 8006ddc:	f7fe f92e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xBE);
 8006de0:	20be      	movs	r0, #190	; 0xbe
 8006de2:	f7fe f92b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006de6:	2000      	movs	r0, #0
 8006de8:	f7fe f928 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xC4);
 8006dec:	20c4      	movs	r0, #196	; 0xc4
 8006dee:	f7fe f925 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006df2:	2000      	movs	r0, #0
 8006df4:	f7fe f922 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xCD);
 8006df8:	20cd      	movs	r0, #205	; 0xcd
 8006dfa:	f7fe f91f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006dfe:	2000      	movs	r0, #0
 8006e00:	f7fe f91c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xD3);
 8006e04:	20d3      	movs	r0, #211	; 0xd3
 8006e06:	f7fe f919 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e0a:	2000      	movs	r0, #0
 8006e0c:	f7fe f916 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xDC);
 8006e10:	20dc      	movs	r0, #220	; 0xdc
 8006e12:	f7fe f913 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e16:	2000      	movs	r0, #0
 8006e18:	f7fe f910 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xF3);
 8006e1c:	20f3      	movs	r0, #243	; 0xf3
 8006e1e:	f7fe f90d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e22:	2000      	movs	r0, #0
 8006e24:	f7fe f90a 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE6);
 8006e28:	20e6      	movs	r0, #230	; 0xe6
 8006e2a:	f7fe f8f3 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x11);
 8006e2e:	2011      	movs	r0, #17
 8006e30:	f7fe f904 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e34:	2000      	movs	r0, #0
 8006e36:	f7fe f901 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x34);
 8006e3a:	2034      	movs	r0, #52	; 0x34
 8006e3c:	f7fe f8fe 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e40:	2000      	movs	r0, #0
 8006e42:	f7fe f8fb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8006e46:	2056      	movs	r0, #86	; 0x56
 8006e48:	f7fe f8f8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e4c:	2000      	movs	r0, #0
 8006e4e:	f7fe f8f5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8006e52:	2076      	movs	r0, #118	; 0x76
 8006e54:	f7fe f8f2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e58:	2000      	movs	r0, #0
 8006e5a:	f7fe f8ef 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8006e5e:	2077      	movs	r0, #119	; 0x77
 8006e60:	f7fe f8ec 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e64:	2000      	movs	r0, #0
 8006e66:	f7fe f8e9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8006e6a:	2066      	movs	r0, #102	; 0x66
 8006e6c:	f7fe f8e6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e70:	2000      	movs	r0, #0
 8006e72:	f7fe f8e3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8006e76:	2088      	movs	r0, #136	; 0x88
 8006e78:	f7fe f8e0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	f7fe f8dd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006e82:	2099      	movs	r0, #153	; 0x99
 8006e84:	f7fe f8da 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e88:	2000      	movs	r0, #0
 8006e8a:	f7fe f8d7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8006e8e:	20bb      	movs	r0, #187	; 0xbb
 8006e90:	f7fe f8d4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006e94:	2000      	movs	r0, #0
 8006e96:	f7fe f8d1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006e9a:	2099      	movs	r0, #153	; 0x99
 8006e9c:	f7fe f8ce 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ea0:	2000      	movs	r0, #0
 8006ea2:	f7fe f8cb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8006ea6:	2066      	movs	r0, #102	; 0x66
 8006ea8:	f7fe f8c8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006eac:	2000      	movs	r0, #0
 8006eae:	f7fe f8c5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8006eb2:	2055      	movs	r0, #85	; 0x55
 8006eb4:	f7fe f8c2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006eb8:	2000      	movs	r0, #0
 8006eba:	f7fe f8bf 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8006ebe:	2055      	movs	r0, #85	; 0x55
 8006ec0:	f7fe f8bc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f7fe f8b9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8006eca:	2045      	movs	r0, #69	; 0x45
 8006ecc:	f7fe f8b6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	f7fe f8b3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x43);
 8006ed6:	2043      	movs	r0, #67	; 0x43
 8006ed8:	f7fe f8b0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006edc:	2000      	movs	r0, #0
 8006ede:	f7fe f8ad 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8006ee2:	2044      	movs	r0, #68	; 0x44
 8006ee4:	f7fe f8aa 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ee8:	2000      	movs	r0, #0
 8006eea:	f7fe f8a7 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE7);
 8006eee:	20e7      	movs	r0, #231	; 0xe7
 8006ef0:	f7fe f890 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x32);
 8006ef4:	2032      	movs	r0, #50	; 0x32
 8006ef6:	f7fe f8a1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006efa:	2000      	movs	r0, #0
 8006efc:	f7fe f89e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 8006f00:	2055      	movs	r0, #85	; 0x55
 8006f02:	f7fe f89b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f06:	2000      	movs	r0, #0
 8006f08:	f7fe f898 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x76);
 8006f0c:	2076      	movs	r0, #118	; 0x76
 8006f0e:	f7fe f895 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f12:	2000      	movs	r0, #0
 8006f14:	f7fe f892 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8006f18:	2066      	movs	r0, #102	; 0x66
 8006f1a:	f7fe f88f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f1e:	2000      	movs	r0, #0
 8006f20:	f7fe f88c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8006f24:	2067      	movs	r0, #103	; 0x67
 8006f26:	f7fe f889 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	f7fe f886 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x67);
 8006f30:	2067      	movs	r0, #103	; 0x67
 8006f32:	f7fe f883 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f36:	2000      	movs	r0, #0
 8006f38:	f7fe f880 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 8006f3c:	2087      	movs	r0, #135	; 0x87
 8006f3e:	f7fe f87d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f42:	2000      	movs	r0, #0
 8006f44:	f7fe f87a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006f48:	2099      	movs	r0, #153	; 0x99
 8006f4a:	f7fe f877 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f4e:	2000      	movs	r0, #0
 8006f50:	f7fe f874 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 8006f54:	20bb      	movs	r0, #187	; 0xbb
 8006f56:	f7fe f871 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	f7fe f86e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006f60:	2099      	movs	r0, #153	; 0x99
 8006f62:	f7fe f86b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f66:	2000      	movs	r0, #0
 8006f68:	f7fe f868 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8006f6c:	2077      	movs	r0, #119	; 0x77
 8006f6e:	f7fe f865 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f72:	2000      	movs	r0, #0
 8006f74:	f7fe f862 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8006f78:	2044      	movs	r0, #68	; 0x44
 8006f7a:	f7fe f85f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f7e:	2000      	movs	r0, #0
 8006f80:	f7fe f85c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x56);
 8006f84:	2056      	movs	r0, #86	; 0x56
 8006f86:	f7fe f859 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	f7fe f856 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x23);
 8006f90:	2023      	movs	r0, #35	; 0x23
 8006f92:	f7fe f853 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006f96:	2000      	movs	r0, #0
 8006f98:	f7fe f850 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x33);
 8006f9c:	2033      	movs	r0, #51	; 0x33
 8006f9e:	f7fe f84d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fa2:	2000      	movs	r0, #0
 8006fa4:	f7fe f84a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x45);
 8006fa8:	2045      	movs	r0, #69	; 0x45
 8006faa:	f7fe f847 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fae:	2000      	movs	r0, #0
 8006fb0:	f7fe f844 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE8);
 8006fb4:	20e8      	movs	r0, #232	; 0xe8
 8006fb6:	f7fe f82d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8006fba:	2000      	movs	r0, #0
 8006fbc:	f7fe f83e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	f7fe f83b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8006fc6:	2099      	movs	r0, #153	; 0x99
 8006fc8:	f7fe f838 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fcc:	2000      	movs	r0, #0
 8006fce:	f7fe f835 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x87);
 8006fd2:	2087      	movs	r0, #135	; 0x87
 8006fd4:	f7fe f832 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fd8:	2000      	movs	r0, #0
 8006fda:	f7fe f82f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8006fde:	2088      	movs	r0, #136	; 0x88
 8006fe0:	f7fe f82c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006fe4:	2000      	movs	r0, #0
 8006fe6:	f7fe f829 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x77);
 8006fea:	2077      	movs	r0, #119	; 0x77
 8006fec:	f7fe f826 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ff0:	2000      	movs	r0, #0
 8006ff2:	f7fe f823 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8006ff6:	2066      	movs	r0, #102	; 0x66
 8006ff8:	f7fe f820 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	f7fe f81d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x88);
 8007002:	2088      	movs	r0, #136	; 0x88
 8007004:	f7fe f81a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007008:	2000      	movs	r0, #0
 800700a:	f7fe f817 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xAA);
 800700e:	20aa      	movs	r0, #170	; 0xaa
 8007010:	f7fe f814 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007014:	2000      	movs	r0, #0
 8007016:	f7fe f811 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xBB);
 800701a:	20bb      	movs	r0, #187	; 0xbb
 800701c:	f7fe f80e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007020:	2000      	movs	r0, #0
 8007022:	f7fe f80b 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x99);
 8007026:	2099      	movs	r0, #153	; 0x99
 8007028:	f7fe f808 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800702c:	2000      	movs	r0, #0
 800702e:	f7fe f805 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x66);
 8007032:	2066      	movs	r0, #102	; 0x66
 8007034:	f7fe f802 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007038:	2000      	movs	r0, #0
 800703a:	f7fd ffff 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800703e:	2055      	movs	r0, #85	; 0x55
 8007040:	f7fd fffc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007044:	2000      	movs	r0, #0
 8007046:	f7fd fff9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800704a:	2055      	movs	r0, #85	; 0x55
 800704c:	f7fd fff6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007050:	2000      	movs	r0, #0
 8007052:	f7fd fff3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8007056:	2044      	movs	r0, #68	; 0x44
 8007058:	f7fd fff0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800705c:	2000      	movs	r0, #0
 800705e:	f7fd ffed 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x44);
 8007062:	2044      	movs	r0, #68	; 0x44
 8007064:	f7fd ffea 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007068:	2000      	movs	r0, #0
 800706a:	f7fd ffe7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x55);
 800706e:	2055      	movs	r0, #85	; 0x55
 8007070:	f7fd ffe4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007074:	2000      	movs	r0, #0
 8007076:	f7fd ffe1 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xE9);
 800707a:	20e9      	movs	r0, #233	; 0xe9
 800707c:	f7fd ffca 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 8007080:	20aa      	movs	r0, #170	; 0xaa
 8007082:	f7fd ffdb 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007086:	2000      	movs	r0, #0
 8007088:	f7fd ffd8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800708c:	2000      	movs	r0, #0
 800708e:	f7fd ffd5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007092:	2000      	movs	r0, #0
 8007094:	f7fd ffd2 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0x00);
 8007098:	2000      	movs	r0, #0
 800709a:	f7fd ffbb 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0xAA);
 800709e:	20aa      	movs	r0, #170	; 0xaa
 80070a0:	f7fd ffcc 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xCF);
 80070a4:	20cf      	movs	r0, #207	; 0xcf
 80070a6:	f7fd ffb5 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 80070aa:	2000      	movs	r0, #0
 80070ac:	f7fd ffc6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070b0:	2000      	movs	r0, #0
 80070b2:	f7fd ffc3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070b6:	2000      	movs	r0, #0
 80070b8:	f7fd ffc0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070bc:	2000      	movs	r0, #0
 80070be:	f7fd ffbd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070c2:	2000      	movs	r0, #0
 80070c4:	f7fd ffba 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070c8:	2000      	movs	r0, #0
 80070ca:	f7fd ffb7 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070ce:	2000      	movs	r0, #0
 80070d0:	f7fd ffb4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070d4:	2000      	movs	r0, #0
 80070d6:	f7fd ffb1 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070da:	2000      	movs	r0, #0
 80070dc:	f7fd ffae 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070e0:	2000      	movs	r0, #0
 80070e2:	f7fd ffab 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070e6:	2000      	movs	r0, #0
 80070e8:	f7fd ffa8 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070ec:	2000      	movs	r0, #0
 80070ee:	f7fd ffa5 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070f2:	2000      	movs	r0, #0
 80070f4:	f7fd ffa2 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070f8:	2000      	movs	r0, #0
 80070fa:	f7fd ff9f 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80070fe:	2000      	movs	r0, #0
 8007100:	f7fd ff9c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007104:	2000      	movs	r0, #0
 8007106:	f7fd ff99 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800710a:	2000      	movs	r0, #0
 800710c:	f7fd ff96 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xF0);
 8007110:	20f0      	movs	r0, #240	; 0xf0
 8007112:	f7fd ff7f 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8007116:	2000      	movs	r0, #0
 8007118:	f7fd ff90 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x50);
 800711c:	2050      	movs	r0, #80	; 0x50
 800711e:	f7fd ff8d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007122:	2000      	movs	r0, #0
 8007124:	f7fd ff8a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007128:	2000      	movs	r0, #0
 800712a:	f7fd ff87 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800712e:	2000      	movs	r0, #0
 8007130:	f7fd ff84 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xF3);
 8007134:	20f3      	movs	r0, #243	; 0xf3
 8007136:	f7fd ff6d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 800713a:	2000      	movs	r0, #0
 800713c:	f7fd ff7e 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xF9);
 8007140:	20f9      	movs	r0, #249	; 0xf9
 8007142:	f7fd ff67 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x06);
 8007146:	2006      	movs	r0, #6
 8007148:	f7fd ff78 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x10);
 800714c:	2010      	movs	r0, #16
 800714e:	f7fd ff75 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x29);
 8007152:	2029      	movs	r0, #41	; 0x29
 8007154:	f7fd ff72 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8007158:	2000      	movs	r0, #0
 800715a:	f7fd ff6f 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0x3A);
 800715e:	203a      	movs	r0, #58	; 0x3a
 8007160:	f7fd ff58 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x55);	//66
 8007164:	2055      	movs	r0, #85	; 0x55
 8007166:	f7fd ff69 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0x11);
 800716a:	2011      	movs	r0, #17
 800716c:	f7fd ff52 	bl	8005014 <LCD_WR_REG>
		HAL_Delay(100);
 8007170:	2064      	movs	r0, #100	; 0x64
 8007172:	f002 fc95 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0x29);
 8007176:	2029      	movs	r0, #41	; 0x29
 8007178:	f7fd ff4c 	bl	8005014 <LCD_WR_REG>
		LCD_WR_REG(0x35);
 800717c:	2035      	movs	r0, #53	; 0x35
 800717e:	f7fd ff49 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);
 8007182:	2000      	movs	r0, #0
 8007184:	f7fd ff5a 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0x51);
 8007188:	2051      	movs	r0, #81	; 0x51
 800718a:	f7fd ff43 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0xFF);
 800718e:	20ff      	movs	r0, #255	; 0xff
 8007190:	f7fd ff54 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x53);
 8007194:	2053      	movs	r0, #83	; 0x53
 8007196:	f7fd ff3d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x2C);
 800719a:	202c      	movs	r0, #44	; 0x2c
 800719c:	f7fd ff4e 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x55);
 80071a0:	2055      	movs	r0, #85	; 0x55
 80071a2:	f7fd ff37 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x82);
 80071a6:	2082      	movs	r0, #130	; 0x82
 80071a8:	f7fd ff48 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 80071ac:	202c      	movs	r0, #44	; 0x2c
 80071ae:	f7fd ff31 	bl	8005014 <LCD_WR_REG>
 80071b2:	f002 b8e8 	b.w	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0x5510)
 80071b6:	4b04      	ldr	r3, [pc, #16]	; (80071c8 <LCD_Init+0x1590>)
 80071b8:	889b      	ldrh	r3, [r3, #4]
 80071ba:	f245 5210 	movw	r2, #21776	; 0x5510
 80071be:	4293      	cmp	r3, r2
 80071c0:	f040 8782 	bne.w	80080c8 <LCD_Init+0x2490>
 80071c4:	e002      	b.n	80071cc <LCD_Init+0x1594>
 80071c6:	bf00      	nop
 80071c8:	20003ca8 	.word	0x20003ca8
	{
		LCD_WriteReg(0xF000,0x55);
 80071cc:	2155      	movs	r1, #85	; 0x55
 80071ce:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 80071d2:	f7fd ff59 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 80071d6:	21aa      	movs	r1, #170	; 0xaa
 80071d8:	f24f 0001 	movw	r0, #61441	; 0xf001
 80071dc:	f7fd ff54 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 80071e0:	2152      	movs	r1, #82	; 0x52
 80071e2:	f24f 0002 	movw	r0, #61442	; 0xf002
 80071e6:	f7fd ff4f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 80071ea:	2108      	movs	r1, #8
 80071ec:	f24f 0003 	movw	r0, #61443	; 0xf003
 80071f0:	f7fd ff4a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x01);
 80071f4:	2101      	movs	r1, #1
 80071f6:	f24f 0004 	movw	r0, #61444	; 0xf004
 80071fa:	f7fd ff45 	bl	8005088 <LCD_WriteReg>
		//AVDD Set AVDD 5.2V
		LCD_WriteReg(0xB000,0x0D);
 80071fe:	210d      	movs	r1, #13
 8007200:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 8007204:	f7fd ff40 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB001,0x0D);
 8007208:	210d      	movs	r1, #13
 800720a:	f24b 0001 	movw	r0, #45057	; 0xb001
 800720e:	f7fd ff3b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB002,0x0D);
 8007212:	210d      	movs	r1, #13
 8007214:	f24b 0002 	movw	r0, #45058	; 0xb002
 8007218:	f7fd ff36 	bl	8005088 <LCD_WriteReg>
		//AVDD ratio
		LCD_WriteReg(0xB600,0x34);
 800721c:	2134      	movs	r1, #52	; 0x34
 800721e:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8007222:	f7fd ff31 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB601,0x34);
 8007226:	2134      	movs	r1, #52	; 0x34
 8007228:	f24b 6001 	movw	r0, #46593	; 0xb601
 800722c:	f7fd ff2c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB602,0x34);
 8007230:	2134      	movs	r1, #52	; 0x34
 8007232:	f24b 6002 	movw	r0, #46594	; 0xb602
 8007236:	f7fd ff27 	bl	8005088 <LCD_WriteReg>
		//AVEE -5.2V
		LCD_WriteReg(0xB100,0x0D);
 800723a:	210d      	movs	r1, #13
 800723c:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8007240:	f7fd ff22 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB101,0x0D);
 8007244:	210d      	movs	r1, #13
 8007246:	f24b 1001 	movw	r0, #45313	; 0xb101
 800724a:	f7fd ff1d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB102,0x0D);
 800724e:	210d      	movs	r1, #13
 8007250:	f24b 1002 	movw	r0, #45314	; 0xb102
 8007254:	f7fd ff18 	bl	8005088 <LCD_WriteReg>
		//AVEE ratio
		LCD_WriteReg(0xB700,0x34);
 8007258:	2134      	movs	r1, #52	; 0x34
 800725a:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 800725e:	f7fd ff13 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x34);
 8007262:	2134      	movs	r1, #52	; 0x34
 8007264:	f24b 7001 	movw	r0, #46849	; 0xb701
 8007268:	f7fd ff0e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB702,0x34);
 800726c:	2134      	movs	r1, #52	; 0x34
 800726e:	f24b 7002 	movw	r0, #46850	; 0xb702
 8007272:	f7fd ff09 	bl	8005088 <LCD_WriteReg>
		//VCL -2.5V
		LCD_WriteReg(0xB200,0x00);
 8007276:	2100      	movs	r1, #0
 8007278:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 800727c:	f7fd ff04 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB201,0x00);
 8007280:	2100      	movs	r1, #0
 8007282:	f24b 2001 	movw	r0, #45569	; 0xb201
 8007286:	f7fd feff 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB202,0x00);
 800728a:	2100      	movs	r1, #0
 800728c:	f24b 2002 	movw	r0, #45570	; 0xb202
 8007290:	f7fd fefa 	bl	8005088 <LCD_WriteReg>
		//VCL ratio
		LCD_WriteReg(0xB800,0x24);
 8007294:	2124      	movs	r1, #36	; 0x24
 8007296:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 800729a:	f7fd fef5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x24);
 800729e:	2124      	movs	r1, #36	; 0x24
 80072a0:	f64b 0001 	movw	r0, #47105	; 0xb801
 80072a4:	f7fd fef0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x24);
 80072a8:	2124      	movs	r1, #36	; 0x24
 80072aa:	f64b 0002 	movw	r0, #47106	; 0xb802
 80072ae:	f7fd feeb 	bl	8005088 <LCD_WriteReg>
		//VGH 15V (Free pump)
		LCD_WriteReg(0xBF00,0x01);
 80072b2:	2101      	movs	r1, #1
 80072b4:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 80072b8:	f7fd fee6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB300,0x0F);
 80072bc:	210f      	movs	r1, #15
 80072be:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 80072c2:	f7fd fee1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB301,0x0F);
 80072c6:	210f      	movs	r1, #15
 80072c8:	f24b 3001 	movw	r0, #45825	; 0xb301
 80072cc:	f7fd fedc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB302,0x0F);
 80072d0:	210f      	movs	r1, #15
 80072d2:	f24b 3002 	movw	r0, #45826	; 0xb302
 80072d6:	f7fd fed7 	bl	8005088 <LCD_WriteReg>
		//VGH ratio
		LCD_WriteReg(0xB900,0x34);
 80072da:	2134      	movs	r1, #52	; 0x34
 80072dc:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 80072e0:	f7fd fed2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB901,0x34);
 80072e4:	2134      	movs	r1, #52	; 0x34
 80072e6:	f64b 1001 	movw	r0, #47361	; 0xb901
 80072ea:	f7fd fecd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB902,0x34);
 80072ee:	2134      	movs	r1, #52	; 0x34
 80072f0:	f64b 1002 	movw	r0, #47362	; 0xb902
 80072f4:	f7fd fec8 	bl	8005088 <LCD_WriteReg>
		//VGL_REG -10V
		LCD_WriteReg(0xB500,0x08);
 80072f8:	2108      	movs	r1, #8
 80072fa:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 80072fe:	f7fd fec3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB501,0x08);
 8007302:	2108      	movs	r1, #8
 8007304:	f24b 5001 	movw	r0, #46337	; 0xb501
 8007308:	f7fd febe 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB502,0x08);
 800730c:	2108      	movs	r1, #8
 800730e:	f24b 5002 	movw	r0, #46338	; 0xb502
 8007312:	f7fd feb9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xC200,0x03);
 8007316:	2103      	movs	r1, #3
 8007318:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 800731c:	f7fd feb4 	bl	8005088 <LCD_WriteReg>
		//VGLX ratio
		LCD_WriteReg(0xBA00,0x24);
 8007320:	2124      	movs	r1, #36	; 0x24
 8007322:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 8007326:	f7fd feaf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBA01,0x24);
 800732a:	2124      	movs	r1, #36	; 0x24
 800732c:	f64b 2001 	movw	r0, #47617	; 0xba01
 8007330:	f7fd feaa 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBA02,0x24);
 8007334:	2124      	movs	r1, #36	; 0x24
 8007336:	f64b 2002 	movw	r0, #47618	; 0xba02
 800733a:	f7fd fea5 	bl	8005088 <LCD_WriteReg>
		//VGMP/VGSP 4.5V/0V
		LCD_WriteReg(0xBC00,0x00);
 800733e:	2100      	movs	r1, #0
 8007340:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8007344:	f7fd fea0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x78);
 8007348:	2178      	movs	r1, #120	; 0x78
 800734a:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800734e:	f7fd fe9b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 8007352:	2100      	movs	r1, #0
 8007354:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8007358:	f7fd fe96 	bl	8005088 <LCD_WriteReg>
		//VGMN/VGSN -4.5V/0V
		LCD_WriteReg(0xBD00,0x00);
 800735c:	2100      	movs	r1, #0
 800735e:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 8007362:	f7fd fe91 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBD01,0x78);
 8007366:	2178      	movs	r1, #120	; 0x78
 8007368:	f64b 5001 	movw	r0, #48385	; 0xbd01
 800736c:	f7fd fe8c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBD02,0x00);
 8007370:	2100      	movs	r1, #0
 8007372:	f64b 5002 	movw	r0, #48386	; 0xbd02
 8007376:	f7fd fe87 	bl	8005088 <LCD_WriteReg>
		//VCOM
		LCD_WriteReg(0xBE00,0x00);
 800737a:	2100      	movs	r1, #0
 800737c:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 8007380:	f7fd fe82 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBE01,0x64);
 8007384:	2164      	movs	r1, #100	; 0x64
 8007386:	f64b 6001 	movw	r0, #48641	; 0xbe01
 800738a:	f7fd fe7d 	bl	8005088 <LCD_WriteReg>
		//Gamma Setting
		LCD_WriteReg(0xD100,0x00);
 800738e:	2100      	movs	r1, #0
 8007390:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 8007394:	f7fd fe78 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD101,0x33);
 8007398:	2133      	movs	r1, #51	; 0x33
 800739a:	f24d 1001 	movw	r0, #53505	; 0xd101
 800739e:	f7fd fe73 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD102,0x00);
 80073a2:	2100      	movs	r1, #0
 80073a4:	f24d 1002 	movw	r0, #53506	; 0xd102
 80073a8:	f7fd fe6e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD103,0x34);
 80073ac:	2134      	movs	r1, #52	; 0x34
 80073ae:	f24d 1003 	movw	r0, #53507	; 0xd103
 80073b2:	f7fd fe69 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD104,0x00);
 80073b6:	2100      	movs	r1, #0
 80073b8:	f24d 1004 	movw	r0, #53508	; 0xd104
 80073bc:	f7fd fe64 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD105,0x3A);
 80073c0:	213a      	movs	r1, #58	; 0x3a
 80073c2:	f24d 1005 	movw	r0, #53509	; 0xd105
 80073c6:	f7fd fe5f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD106,0x00);
 80073ca:	2100      	movs	r1, #0
 80073cc:	f24d 1006 	movw	r0, #53510	; 0xd106
 80073d0:	f7fd fe5a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD107,0x4A);
 80073d4:	214a      	movs	r1, #74	; 0x4a
 80073d6:	f24d 1007 	movw	r0, #53511	; 0xd107
 80073da:	f7fd fe55 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD108,0x00);
 80073de:	2100      	movs	r1, #0
 80073e0:	f24d 1008 	movw	r0, #53512	; 0xd108
 80073e4:	f7fd fe50 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD109,0x5C);
 80073e8:	215c      	movs	r1, #92	; 0x5c
 80073ea:	f24d 1009 	movw	r0, #53513	; 0xd109
 80073ee:	f7fd fe4b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10A,0x00);
 80073f2:	2100      	movs	r1, #0
 80073f4:	f24d 100a 	movw	r0, #53514	; 0xd10a
 80073f8:	f7fd fe46 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10B,0x81);
 80073fc:	2181      	movs	r1, #129	; 0x81
 80073fe:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8007402:	f7fd fe41 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10C,0x00);
 8007406:	2100      	movs	r1, #0
 8007408:	f24d 100c 	movw	r0, #53516	; 0xd10c
 800740c:	f7fd fe3c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10D,0xA6);
 8007410:	21a6      	movs	r1, #166	; 0xa6
 8007412:	f24d 100d 	movw	r0, #53517	; 0xd10d
 8007416:	f7fd fe37 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10E,0x00);
 800741a:	2100      	movs	r1, #0
 800741c:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8007420:	f7fd fe32 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD10F,0xE5);
 8007424:	21e5      	movs	r1, #229	; 0xe5
 8007426:	f24d 100f 	movw	r0, #53519	; 0xd10f
 800742a:	f7fd fe2d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD110,0x01);
 800742e:	2101      	movs	r1, #1
 8007430:	f24d 1010 	movw	r0, #53520	; 0xd110
 8007434:	f7fd fe28 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD111,0x13);
 8007438:	2113      	movs	r1, #19
 800743a:	f24d 1011 	movw	r0, #53521	; 0xd111
 800743e:	f7fd fe23 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD112,0x01);
 8007442:	2101      	movs	r1, #1
 8007444:	f24d 1012 	movw	r0, #53522	; 0xd112
 8007448:	f7fd fe1e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD113,0x54);
 800744c:	2154      	movs	r1, #84	; 0x54
 800744e:	f24d 1013 	movw	r0, #53523	; 0xd113
 8007452:	f7fd fe19 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD114,0x01);
 8007456:	2101      	movs	r1, #1
 8007458:	f24d 1014 	movw	r0, #53524	; 0xd114
 800745c:	f7fd fe14 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD115,0x82);
 8007460:	2182      	movs	r1, #130	; 0x82
 8007462:	f24d 1015 	movw	r0, #53525	; 0xd115
 8007466:	f7fd fe0f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD116,0x01);
 800746a:	2101      	movs	r1, #1
 800746c:	f24d 1016 	movw	r0, #53526	; 0xd116
 8007470:	f7fd fe0a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD117,0xCA);
 8007474:	21ca      	movs	r1, #202	; 0xca
 8007476:	f24d 1017 	movw	r0, #53527	; 0xd117
 800747a:	f7fd fe05 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD118,0x02);
 800747e:	2102      	movs	r1, #2
 8007480:	f24d 1018 	movw	r0, #53528	; 0xd118
 8007484:	f7fd fe00 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD119,0x00);
 8007488:	2100      	movs	r1, #0
 800748a:	f24d 1019 	movw	r0, #53529	; 0xd119
 800748e:	f7fd fdfb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11A,0x02);
 8007492:	2102      	movs	r1, #2
 8007494:	f24d 101a 	movw	r0, #53530	; 0xd11a
 8007498:	f7fd fdf6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11B,0x01);
 800749c:	2101      	movs	r1, #1
 800749e:	f24d 101b 	movw	r0, #53531	; 0xd11b
 80074a2:	f7fd fdf1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11C,0x02);
 80074a6:	2102      	movs	r1, #2
 80074a8:	f24d 101c 	movw	r0, #53532	; 0xd11c
 80074ac:	f7fd fdec 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11D,0x34);
 80074b0:	2134      	movs	r1, #52	; 0x34
 80074b2:	f24d 101d 	movw	r0, #53533	; 0xd11d
 80074b6:	f7fd fde7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11E,0x02);
 80074ba:	2102      	movs	r1, #2
 80074bc:	f24d 101e 	movw	r0, #53534	; 0xd11e
 80074c0:	f7fd fde2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD11F,0x67);
 80074c4:	2167      	movs	r1, #103	; 0x67
 80074c6:	f24d 101f 	movw	r0, #53535	; 0xd11f
 80074ca:	f7fd fddd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD120,0x02);
 80074ce:	2102      	movs	r1, #2
 80074d0:	f24d 1020 	movw	r0, #53536	; 0xd120
 80074d4:	f7fd fdd8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD121,0x84);
 80074d8:	2184      	movs	r1, #132	; 0x84
 80074da:	f24d 1021 	movw	r0, #53537	; 0xd121
 80074de:	f7fd fdd3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD122,0x02);
 80074e2:	2102      	movs	r1, #2
 80074e4:	f24d 1022 	movw	r0, #53538	; 0xd122
 80074e8:	f7fd fdce 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD123,0xA4);
 80074ec:	21a4      	movs	r1, #164	; 0xa4
 80074ee:	f24d 1023 	movw	r0, #53539	; 0xd123
 80074f2:	f7fd fdc9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD124,0x02);
 80074f6:	2102      	movs	r1, #2
 80074f8:	f24d 1024 	movw	r0, #53540	; 0xd124
 80074fc:	f7fd fdc4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD125,0xB7);
 8007500:	21b7      	movs	r1, #183	; 0xb7
 8007502:	f24d 1025 	movw	r0, #53541	; 0xd125
 8007506:	f7fd fdbf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD126,0x02);
 800750a:	2102      	movs	r1, #2
 800750c:	f24d 1026 	movw	r0, #53542	; 0xd126
 8007510:	f7fd fdba 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD127,0xCF);
 8007514:	21cf      	movs	r1, #207	; 0xcf
 8007516:	f24d 1027 	movw	r0, #53543	; 0xd127
 800751a:	f7fd fdb5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD128,0x02);
 800751e:	2102      	movs	r1, #2
 8007520:	f24d 1028 	movw	r0, #53544	; 0xd128
 8007524:	f7fd fdb0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD129,0xDE);
 8007528:	21de      	movs	r1, #222	; 0xde
 800752a:	f24d 1029 	movw	r0, #53545	; 0xd129
 800752e:	f7fd fdab 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12A,0x02);
 8007532:	2102      	movs	r1, #2
 8007534:	f24d 102a 	movw	r0, #53546	; 0xd12a
 8007538:	f7fd fda6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12B,0xF2);
 800753c:	21f2      	movs	r1, #242	; 0xf2
 800753e:	f24d 102b 	movw	r0, #53547	; 0xd12b
 8007542:	f7fd fda1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12C,0x02);
 8007546:	2102      	movs	r1, #2
 8007548:	f24d 102c 	movw	r0, #53548	; 0xd12c
 800754c:	f7fd fd9c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12D,0xFE);
 8007550:	21fe      	movs	r1, #254	; 0xfe
 8007552:	f24d 102d 	movw	r0, #53549	; 0xd12d
 8007556:	f7fd fd97 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12E,0x03);
 800755a:	2103      	movs	r1, #3
 800755c:	f24d 102e 	movw	r0, #53550	; 0xd12e
 8007560:	f7fd fd92 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD12F,0x10);
 8007564:	2110      	movs	r1, #16
 8007566:	f24d 102f 	movw	r0, #53551	; 0xd12f
 800756a:	f7fd fd8d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD130,0x03);
 800756e:	2103      	movs	r1, #3
 8007570:	f24d 1030 	movw	r0, #53552	; 0xd130
 8007574:	f7fd fd88 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD131,0x33);
 8007578:	2133      	movs	r1, #51	; 0x33
 800757a:	f24d 1031 	movw	r0, #53553	; 0xd131
 800757e:	f7fd fd83 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD132,0x03);
 8007582:	2103      	movs	r1, #3
 8007584:	f24d 1032 	movw	r0, #53554	; 0xd132
 8007588:	f7fd fd7e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD133,0x6D);
 800758c:	216d      	movs	r1, #109	; 0x6d
 800758e:	f24d 1033 	movw	r0, #53555	; 0xd133
 8007592:	f7fd fd79 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD200,0x00);
 8007596:	2100      	movs	r1, #0
 8007598:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 800759c:	f7fd fd74 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD201,0x33);
 80075a0:	2133      	movs	r1, #51	; 0x33
 80075a2:	f24d 2001 	movw	r0, #53761	; 0xd201
 80075a6:	f7fd fd6f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD202,0x00);
 80075aa:	2100      	movs	r1, #0
 80075ac:	f24d 2002 	movw	r0, #53762	; 0xd202
 80075b0:	f7fd fd6a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD203,0x34);
 80075b4:	2134      	movs	r1, #52	; 0x34
 80075b6:	f24d 2003 	movw	r0, #53763	; 0xd203
 80075ba:	f7fd fd65 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD204,0x00);
 80075be:	2100      	movs	r1, #0
 80075c0:	f24d 2004 	movw	r0, #53764	; 0xd204
 80075c4:	f7fd fd60 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD205,0x3A);
 80075c8:	213a      	movs	r1, #58	; 0x3a
 80075ca:	f24d 2005 	movw	r0, #53765	; 0xd205
 80075ce:	f7fd fd5b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD206,0x00);
 80075d2:	2100      	movs	r1, #0
 80075d4:	f24d 2006 	movw	r0, #53766	; 0xd206
 80075d8:	f7fd fd56 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD207,0x4A);
 80075dc:	214a      	movs	r1, #74	; 0x4a
 80075de:	f24d 2007 	movw	r0, #53767	; 0xd207
 80075e2:	f7fd fd51 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD208,0x00);
 80075e6:	2100      	movs	r1, #0
 80075e8:	f24d 2008 	movw	r0, #53768	; 0xd208
 80075ec:	f7fd fd4c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD209,0x5C);
 80075f0:	215c      	movs	r1, #92	; 0x5c
 80075f2:	f24d 2009 	movw	r0, #53769	; 0xd209
 80075f6:	f7fd fd47 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD20A,0x00);
 80075fa:	2100      	movs	r1, #0
 80075fc:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8007600:	f7fd fd42 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0xD20B,0x81);
 8007604:	2181      	movs	r1, #129	; 0x81
 8007606:	f24d 200b 	movw	r0, #53771	; 0xd20b
 800760a:	f7fd fd3d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD20C,0x00);
 800760e:	2100      	movs	r1, #0
 8007610:	f24d 200c 	movw	r0, #53772	; 0xd20c
 8007614:	f7fd fd38 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD20D,0xA6);
 8007618:	21a6      	movs	r1, #166	; 0xa6
 800761a:	f24d 200d 	movw	r0, #53773	; 0xd20d
 800761e:	f7fd fd33 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD20E,0x00);
 8007622:	2100      	movs	r1, #0
 8007624:	f24d 200e 	movw	r0, #53774	; 0xd20e
 8007628:	f7fd fd2e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD20F,0xE5);
 800762c:	21e5      	movs	r1, #229	; 0xe5
 800762e:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8007632:	f7fd fd29 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD210,0x01);
 8007636:	2101      	movs	r1, #1
 8007638:	f24d 2010 	movw	r0, #53776	; 0xd210
 800763c:	f7fd fd24 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD211,0x13);
 8007640:	2113      	movs	r1, #19
 8007642:	f24d 2011 	movw	r0, #53777	; 0xd211
 8007646:	f7fd fd1f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD212,0x01);
 800764a:	2101      	movs	r1, #1
 800764c:	f24d 2012 	movw	r0, #53778	; 0xd212
 8007650:	f7fd fd1a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD213,0x54);
 8007654:	2154      	movs	r1, #84	; 0x54
 8007656:	f24d 2013 	movw	r0, #53779	; 0xd213
 800765a:	f7fd fd15 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD214,0x01);
 800765e:	2101      	movs	r1, #1
 8007660:	f24d 2014 	movw	r0, #53780	; 0xd214
 8007664:	f7fd fd10 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD215,0x82);
 8007668:	2182      	movs	r1, #130	; 0x82
 800766a:	f24d 2015 	movw	r0, #53781	; 0xd215
 800766e:	f7fd fd0b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD216,0x01);
 8007672:	2101      	movs	r1, #1
 8007674:	f24d 2016 	movw	r0, #53782	; 0xd216
 8007678:	f7fd fd06 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD217,0xCA);
 800767c:	21ca      	movs	r1, #202	; 0xca
 800767e:	f24d 2017 	movw	r0, #53783	; 0xd217
 8007682:	f7fd fd01 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD218,0x02);
 8007686:	2102      	movs	r1, #2
 8007688:	f24d 2018 	movw	r0, #53784	; 0xd218
 800768c:	f7fd fcfc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD219,0x00);
 8007690:	2100      	movs	r1, #0
 8007692:	f24d 2019 	movw	r0, #53785	; 0xd219
 8007696:	f7fd fcf7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21A,0x02);
 800769a:	2102      	movs	r1, #2
 800769c:	f24d 201a 	movw	r0, #53786	; 0xd21a
 80076a0:	f7fd fcf2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21B,0x01);
 80076a4:	2101      	movs	r1, #1
 80076a6:	f24d 201b 	movw	r0, #53787	; 0xd21b
 80076aa:	f7fd fced 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21C,0x02);
 80076ae:	2102      	movs	r1, #2
 80076b0:	f24d 201c 	movw	r0, #53788	; 0xd21c
 80076b4:	f7fd fce8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21D,0x34);
 80076b8:	2134      	movs	r1, #52	; 0x34
 80076ba:	f24d 201d 	movw	r0, #53789	; 0xd21d
 80076be:	f7fd fce3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21E,0x02);
 80076c2:	2102      	movs	r1, #2
 80076c4:	f24d 201e 	movw	r0, #53790	; 0xd21e
 80076c8:	f7fd fcde 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD21F,0x67);
 80076cc:	2167      	movs	r1, #103	; 0x67
 80076ce:	f24d 201f 	movw	r0, #53791	; 0xd21f
 80076d2:	f7fd fcd9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD220,0x02);
 80076d6:	2102      	movs	r1, #2
 80076d8:	f24d 2020 	movw	r0, #53792	; 0xd220
 80076dc:	f7fd fcd4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD221,0x84);
 80076e0:	2184      	movs	r1, #132	; 0x84
 80076e2:	f24d 2021 	movw	r0, #53793	; 0xd221
 80076e6:	f7fd fccf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD222,0x02);
 80076ea:	2102      	movs	r1, #2
 80076ec:	f24d 2022 	movw	r0, #53794	; 0xd222
 80076f0:	f7fd fcca 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD223,0xA4);
 80076f4:	21a4      	movs	r1, #164	; 0xa4
 80076f6:	f24d 2023 	movw	r0, #53795	; 0xd223
 80076fa:	f7fd fcc5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD224,0x02);
 80076fe:	2102      	movs	r1, #2
 8007700:	f24d 2024 	movw	r0, #53796	; 0xd224
 8007704:	f7fd fcc0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD225,0xB7);
 8007708:	21b7      	movs	r1, #183	; 0xb7
 800770a:	f24d 2025 	movw	r0, #53797	; 0xd225
 800770e:	f7fd fcbb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD226,0x02);
 8007712:	2102      	movs	r1, #2
 8007714:	f24d 2026 	movw	r0, #53798	; 0xd226
 8007718:	f7fd fcb6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD227,0xCF);
 800771c:	21cf      	movs	r1, #207	; 0xcf
 800771e:	f24d 2027 	movw	r0, #53799	; 0xd227
 8007722:	f7fd fcb1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD228,0x02);
 8007726:	2102      	movs	r1, #2
 8007728:	f24d 2028 	movw	r0, #53800	; 0xd228
 800772c:	f7fd fcac 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD229,0xDE);
 8007730:	21de      	movs	r1, #222	; 0xde
 8007732:	f24d 2029 	movw	r0, #53801	; 0xd229
 8007736:	f7fd fca7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22A,0x02);
 800773a:	2102      	movs	r1, #2
 800773c:	f24d 202a 	movw	r0, #53802	; 0xd22a
 8007740:	f7fd fca2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22B,0xF2);
 8007744:	21f2      	movs	r1, #242	; 0xf2
 8007746:	f24d 202b 	movw	r0, #53803	; 0xd22b
 800774a:	f7fd fc9d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22C,0x02);
 800774e:	2102      	movs	r1, #2
 8007750:	f24d 202c 	movw	r0, #53804	; 0xd22c
 8007754:	f7fd fc98 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22D,0xFE);
 8007758:	21fe      	movs	r1, #254	; 0xfe
 800775a:	f24d 202d 	movw	r0, #53805	; 0xd22d
 800775e:	f7fd fc93 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22E,0x03);
 8007762:	2103      	movs	r1, #3
 8007764:	f24d 202e 	movw	r0, #53806	; 0xd22e
 8007768:	f7fd fc8e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD22F,0x10);
 800776c:	2110      	movs	r1, #16
 800776e:	f24d 202f 	movw	r0, #53807	; 0xd22f
 8007772:	f7fd fc89 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD230,0x03);
 8007776:	2103      	movs	r1, #3
 8007778:	f24d 2030 	movw	r0, #53808	; 0xd230
 800777c:	f7fd fc84 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD231,0x33);
 8007780:	2133      	movs	r1, #51	; 0x33
 8007782:	f24d 2031 	movw	r0, #53809	; 0xd231
 8007786:	f7fd fc7f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD232,0x03);
 800778a:	2103      	movs	r1, #3
 800778c:	f24d 2032 	movw	r0, #53810	; 0xd232
 8007790:	f7fd fc7a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD233,0x6D);
 8007794:	216d      	movs	r1, #109	; 0x6d
 8007796:	f24d 2033 	movw	r0, #53811	; 0xd233
 800779a:	f7fd fc75 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD300,0x00);
 800779e:	2100      	movs	r1, #0
 80077a0:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 80077a4:	f7fd fc70 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD301,0x33);
 80077a8:	2133      	movs	r1, #51	; 0x33
 80077aa:	f24d 3001 	movw	r0, #54017	; 0xd301
 80077ae:	f7fd fc6b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD302,0x00);
 80077b2:	2100      	movs	r1, #0
 80077b4:	f24d 3002 	movw	r0, #54018	; 0xd302
 80077b8:	f7fd fc66 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD303,0x34);
 80077bc:	2134      	movs	r1, #52	; 0x34
 80077be:	f24d 3003 	movw	r0, #54019	; 0xd303
 80077c2:	f7fd fc61 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD304,0x00);
 80077c6:	2100      	movs	r1, #0
 80077c8:	f24d 3004 	movw	r0, #54020	; 0xd304
 80077cc:	f7fd fc5c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD305,0x3A);
 80077d0:	213a      	movs	r1, #58	; 0x3a
 80077d2:	f24d 3005 	movw	r0, #54021	; 0xd305
 80077d6:	f7fd fc57 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD306,0x00);
 80077da:	2100      	movs	r1, #0
 80077dc:	f24d 3006 	movw	r0, #54022	; 0xd306
 80077e0:	f7fd fc52 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD307,0x4A);
 80077e4:	214a      	movs	r1, #74	; 0x4a
 80077e6:	f24d 3007 	movw	r0, #54023	; 0xd307
 80077ea:	f7fd fc4d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD308,0x00);
 80077ee:	2100      	movs	r1, #0
 80077f0:	f24d 3008 	movw	r0, #54024	; 0xd308
 80077f4:	f7fd fc48 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD309,0x5C);
 80077f8:	215c      	movs	r1, #92	; 0x5c
 80077fa:	f24d 3009 	movw	r0, #54025	; 0xd309
 80077fe:	f7fd fc43 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD30A,0x00);
 8007802:	2100      	movs	r1, #0
 8007804:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8007808:	f7fd fc3e 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0xD30B,0x81);
 800780c:	2181      	movs	r1, #129	; 0x81
 800780e:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8007812:	f7fd fc39 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD30C,0x00);
 8007816:	2100      	movs	r1, #0
 8007818:	f24d 300c 	movw	r0, #54028	; 0xd30c
 800781c:	f7fd fc34 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD30D,0xA6);
 8007820:	21a6      	movs	r1, #166	; 0xa6
 8007822:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8007826:	f7fd fc2f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD30E,0x00);
 800782a:	2100      	movs	r1, #0
 800782c:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8007830:	f7fd fc2a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD30F,0xE5);
 8007834:	21e5      	movs	r1, #229	; 0xe5
 8007836:	f24d 300f 	movw	r0, #54031	; 0xd30f
 800783a:	f7fd fc25 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD310,0x01);
 800783e:	2101      	movs	r1, #1
 8007840:	f24d 3010 	movw	r0, #54032	; 0xd310
 8007844:	f7fd fc20 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD311,0x13);
 8007848:	2113      	movs	r1, #19
 800784a:	f24d 3011 	movw	r0, #54033	; 0xd311
 800784e:	f7fd fc1b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD312,0x01);
 8007852:	2101      	movs	r1, #1
 8007854:	f24d 3012 	movw	r0, #54034	; 0xd312
 8007858:	f7fd fc16 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD313,0x54);
 800785c:	2154      	movs	r1, #84	; 0x54
 800785e:	f24d 3013 	movw	r0, #54035	; 0xd313
 8007862:	f7fd fc11 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD314,0x01);
 8007866:	2101      	movs	r1, #1
 8007868:	f24d 3014 	movw	r0, #54036	; 0xd314
 800786c:	f7fd fc0c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD315,0x82);
 8007870:	2182      	movs	r1, #130	; 0x82
 8007872:	f24d 3015 	movw	r0, #54037	; 0xd315
 8007876:	f7fd fc07 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD316,0x01);
 800787a:	2101      	movs	r1, #1
 800787c:	f24d 3016 	movw	r0, #54038	; 0xd316
 8007880:	f7fd fc02 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD317,0xCA);
 8007884:	21ca      	movs	r1, #202	; 0xca
 8007886:	f24d 3017 	movw	r0, #54039	; 0xd317
 800788a:	f7fd fbfd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD318,0x02);
 800788e:	2102      	movs	r1, #2
 8007890:	f24d 3018 	movw	r0, #54040	; 0xd318
 8007894:	f7fd fbf8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD319,0x00);
 8007898:	2100      	movs	r1, #0
 800789a:	f24d 3019 	movw	r0, #54041	; 0xd319
 800789e:	f7fd fbf3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31A,0x02);
 80078a2:	2102      	movs	r1, #2
 80078a4:	f24d 301a 	movw	r0, #54042	; 0xd31a
 80078a8:	f7fd fbee 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31B,0x01);
 80078ac:	2101      	movs	r1, #1
 80078ae:	f24d 301b 	movw	r0, #54043	; 0xd31b
 80078b2:	f7fd fbe9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31C,0x02);
 80078b6:	2102      	movs	r1, #2
 80078b8:	f24d 301c 	movw	r0, #54044	; 0xd31c
 80078bc:	f7fd fbe4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31D,0x34);
 80078c0:	2134      	movs	r1, #52	; 0x34
 80078c2:	f24d 301d 	movw	r0, #54045	; 0xd31d
 80078c6:	f7fd fbdf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31E,0x02);
 80078ca:	2102      	movs	r1, #2
 80078cc:	f24d 301e 	movw	r0, #54046	; 0xd31e
 80078d0:	f7fd fbda 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD31F,0x67);
 80078d4:	2167      	movs	r1, #103	; 0x67
 80078d6:	f24d 301f 	movw	r0, #54047	; 0xd31f
 80078da:	f7fd fbd5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD320,0x02);
 80078de:	2102      	movs	r1, #2
 80078e0:	f24d 3020 	movw	r0, #54048	; 0xd320
 80078e4:	f7fd fbd0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD321,0x84);
 80078e8:	2184      	movs	r1, #132	; 0x84
 80078ea:	f24d 3021 	movw	r0, #54049	; 0xd321
 80078ee:	f7fd fbcb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD322,0x02);
 80078f2:	2102      	movs	r1, #2
 80078f4:	f24d 3022 	movw	r0, #54050	; 0xd322
 80078f8:	f7fd fbc6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD323,0xA4);
 80078fc:	21a4      	movs	r1, #164	; 0xa4
 80078fe:	f24d 3023 	movw	r0, #54051	; 0xd323
 8007902:	f7fd fbc1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD324,0x02);
 8007906:	2102      	movs	r1, #2
 8007908:	f24d 3024 	movw	r0, #54052	; 0xd324
 800790c:	f7fd fbbc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD325,0xB7);
 8007910:	21b7      	movs	r1, #183	; 0xb7
 8007912:	f24d 3025 	movw	r0, #54053	; 0xd325
 8007916:	f7fd fbb7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD326,0x02);
 800791a:	2102      	movs	r1, #2
 800791c:	f24d 3026 	movw	r0, #54054	; 0xd326
 8007920:	f7fd fbb2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD327,0xCF);
 8007924:	21cf      	movs	r1, #207	; 0xcf
 8007926:	f24d 3027 	movw	r0, #54055	; 0xd327
 800792a:	f7fd fbad 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD328,0x02);
 800792e:	2102      	movs	r1, #2
 8007930:	f24d 3028 	movw	r0, #54056	; 0xd328
 8007934:	f7fd fba8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD329,0xDE);
 8007938:	21de      	movs	r1, #222	; 0xde
 800793a:	f24d 3029 	movw	r0, #54057	; 0xd329
 800793e:	f7fd fba3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32A,0x02);
 8007942:	2102      	movs	r1, #2
 8007944:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8007948:	f7fd fb9e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32B,0xF2);
 800794c:	21f2      	movs	r1, #242	; 0xf2
 800794e:	f24d 302b 	movw	r0, #54059	; 0xd32b
 8007952:	f7fd fb99 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32C,0x02);
 8007956:	2102      	movs	r1, #2
 8007958:	f24d 302c 	movw	r0, #54060	; 0xd32c
 800795c:	f7fd fb94 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32D,0xFE);
 8007960:	21fe      	movs	r1, #254	; 0xfe
 8007962:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8007966:	f7fd fb8f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32E,0x03);
 800796a:	2103      	movs	r1, #3
 800796c:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8007970:	f7fd fb8a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD32F,0x10);
 8007974:	2110      	movs	r1, #16
 8007976:	f24d 302f 	movw	r0, #54063	; 0xd32f
 800797a:	f7fd fb85 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD330,0x03);
 800797e:	2103      	movs	r1, #3
 8007980:	f24d 3030 	movw	r0, #54064	; 0xd330
 8007984:	f7fd fb80 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD331,0x33);
 8007988:	2133      	movs	r1, #51	; 0x33
 800798a:	f24d 3031 	movw	r0, #54065	; 0xd331
 800798e:	f7fd fb7b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD332,0x03);
 8007992:	2103      	movs	r1, #3
 8007994:	f24d 3032 	movw	r0, #54066	; 0xd332
 8007998:	f7fd fb76 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD333,0x6D);
 800799c:	216d      	movs	r1, #109	; 0x6d
 800799e:	f24d 3033 	movw	r0, #54067	; 0xd333
 80079a2:	f7fd fb71 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD400,0x00);
 80079a6:	2100      	movs	r1, #0
 80079a8:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 80079ac:	f7fd fb6c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD401,0x33);
 80079b0:	2133      	movs	r1, #51	; 0x33
 80079b2:	f24d 4001 	movw	r0, #54273	; 0xd401
 80079b6:	f7fd fb67 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD402,0x00);
 80079ba:	2100      	movs	r1, #0
 80079bc:	f24d 4002 	movw	r0, #54274	; 0xd402
 80079c0:	f7fd fb62 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD403,0x34);
 80079c4:	2134      	movs	r1, #52	; 0x34
 80079c6:	f24d 4003 	movw	r0, #54275	; 0xd403
 80079ca:	f7fd fb5d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD404,0x00);
 80079ce:	2100      	movs	r1, #0
 80079d0:	f24d 4004 	movw	r0, #54276	; 0xd404
 80079d4:	f7fd fb58 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD405,0x3A);
 80079d8:	213a      	movs	r1, #58	; 0x3a
 80079da:	f24d 4005 	movw	r0, #54277	; 0xd405
 80079de:	f7fd fb53 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD406,0x00);
 80079e2:	2100      	movs	r1, #0
 80079e4:	f24d 4006 	movw	r0, #54278	; 0xd406
 80079e8:	f7fd fb4e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD407,0x4A);
 80079ec:	214a      	movs	r1, #74	; 0x4a
 80079ee:	f24d 4007 	movw	r0, #54279	; 0xd407
 80079f2:	f7fd fb49 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD408,0x00);
 80079f6:	2100      	movs	r1, #0
 80079f8:	f24d 4008 	movw	r0, #54280	; 0xd408
 80079fc:	f7fd fb44 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD409,0x5C);
 8007a00:	215c      	movs	r1, #92	; 0x5c
 8007a02:	f24d 4009 	movw	r0, #54281	; 0xd409
 8007a06:	f7fd fb3f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD40A,0x00);
 8007a0a:	2100      	movs	r1, #0
 8007a0c:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8007a10:	f7fd fb3a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD40B,0x81);
 8007a14:	2181      	movs	r1, #129	; 0x81
 8007a16:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8007a1a:	f7fd fb35 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0xD40C,0x00);
 8007a1e:	2100      	movs	r1, #0
 8007a20:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8007a24:	f7fd fb30 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD40D,0xA6);
 8007a28:	21a6      	movs	r1, #166	; 0xa6
 8007a2a:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8007a2e:	f7fd fb2b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD40E,0x00);
 8007a32:	2100      	movs	r1, #0
 8007a34:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8007a38:	f7fd fb26 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD40F,0xE5);
 8007a3c:	21e5      	movs	r1, #229	; 0xe5
 8007a3e:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8007a42:	f7fd fb21 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD410,0x01);
 8007a46:	2101      	movs	r1, #1
 8007a48:	f24d 4010 	movw	r0, #54288	; 0xd410
 8007a4c:	f7fd fb1c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD411,0x13);
 8007a50:	2113      	movs	r1, #19
 8007a52:	f24d 4011 	movw	r0, #54289	; 0xd411
 8007a56:	f7fd fb17 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD412,0x01);
 8007a5a:	2101      	movs	r1, #1
 8007a5c:	f24d 4012 	movw	r0, #54290	; 0xd412
 8007a60:	f7fd fb12 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD413,0x54);
 8007a64:	2154      	movs	r1, #84	; 0x54
 8007a66:	f24d 4013 	movw	r0, #54291	; 0xd413
 8007a6a:	f7fd fb0d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD414,0x01);
 8007a6e:	2101      	movs	r1, #1
 8007a70:	f24d 4014 	movw	r0, #54292	; 0xd414
 8007a74:	f7fd fb08 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD415,0x82);
 8007a78:	2182      	movs	r1, #130	; 0x82
 8007a7a:	f24d 4015 	movw	r0, #54293	; 0xd415
 8007a7e:	f7fd fb03 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD416,0x01);
 8007a82:	2101      	movs	r1, #1
 8007a84:	f24d 4016 	movw	r0, #54294	; 0xd416
 8007a88:	f7fd fafe 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD417,0xCA);
 8007a8c:	21ca      	movs	r1, #202	; 0xca
 8007a8e:	f24d 4017 	movw	r0, #54295	; 0xd417
 8007a92:	f7fd faf9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD418,0x02);
 8007a96:	2102      	movs	r1, #2
 8007a98:	f24d 4018 	movw	r0, #54296	; 0xd418
 8007a9c:	f7fd faf4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD419,0x00);
 8007aa0:	2100      	movs	r1, #0
 8007aa2:	f24d 4019 	movw	r0, #54297	; 0xd419
 8007aa6:	f7fd faef 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41A,0x02);
 8007aaa:	2102      	movs	r1, #2
 8007aac:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8007ab0:	f7fd faea 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41B,0x01);
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	f24d 401b 	movw	r0, #54299	; 0xd41b
 8007aba:	f7fd fae5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41C,0x02);
 8007abe:	2102      	movs	r1, #2
 8007ac0:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8007ac4:	f7fd fae0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41D,0x34);
 8007ac8:	2134      	movs	r1, #52	; 0x34
 8007aca:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8007ace:	f7fd fadb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41E,0x02);
 8007ad2:	2102      	movs	r1, #2
 8007ad4:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8007ad8:	f7fd fad6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD41F,0x67);
 8007adc:	2167      	movs	r1, #103	; 0x67
 8007ade:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8007ae2:	f7fd fad1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD420,0x02);
 8007ae6:	2102      	movs	r1, #2
 8007ae8:	f24d 4020 	movw	r0, #54304	; 0xd420
 8007aec:	f7fd facc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD421,0x84);
 8007af0:	2184      	movs	r1, #132	; 0x84
 8007af2:	f24d 4021 	movw	r0, #54305	; 0xd421
 8007af6:	f7fd fac7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD422,0x02);
 8007afa:	2102      	movs	r1, #2
 8007afc:	f24d 4022 	movw	r0, #54306	; 0xd422
 8007b00:	f7fd fac2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD423,0xA4);
 8007b04:	21a4      	movs	r1, #164	; 0xa4
 8007b06:	f24d 4023 	movw	r0, #54307	; 0xd423
 8007b0a:	f7fd fabd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD424,0x02);
 8007b0e:	2102      	movs	r1, #2
 8007b10:	f24d 4024 	movw	r0, #54308	; 0xd424
 8007b14:	f7fd fab8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD425,0xB7);
 8007b18:	21b7      	movs	r1, #183	; 0xb7
 8007b1a:	f24d 4025 	movw	r0, #54309	; 0xd425
 8007b1e:	f7fd fab3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD426,0x02);
 8007b22:	2102      	movs	r1, #2
 8007b24:	f24d 4026 	movw	r0, #54310	; 0xd426
 8007b28:	f7fd faae 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD427,0xCF);
 8007b2c:	21cf      	movs	r1, #207	; 0xcf
 8007b2e:	f24d 4027 	movw	r0, #54311	; 0xd427
 8007b32:	f7fd faa9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD428,0x02);
 8007b36:	2102      	movs	r1, #2
 8007b38:	f24d 4028 	movw	r0, #54312	; 0xd428
 8007b3c:	f7fd faa4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD429,0xDE);
 8007b40:	21de      	movs	r1, #222	; 0xde
 8007b42:	f24d 4029 	movw	r0, #54313	; 0xd429
 8007b46:	f7fd fa9f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42A,0x02);
 8007b4a:	2102      	movs	r1, #2
 8007b4c:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8007b50:	f7fd fa9a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42B,0xF2);
 8007b54:	21f2      	movs	r1, #242	; 0xf2
 8007b56:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8007b5a:	f7fd fa95 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42C,0x02);
 8007b5e:	2102      	movs	r1, #2
 8007b60:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8007b64:	f7fd fa90 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42D,0xFE);
 8007b68:	21fe      	movs	r1, #254	; 0xfe
 8007b6a:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8007b6e:	f7fd fa8b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42E,0x03);
 8007b72:	2103      	movs	r1, #3
 8007b74:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8007b78:	f7fd fa86 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD42F,0x10);
 8007b7c:	2110      	movs	r1, #16
 8007b7e:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8007b82:	f7fd fa81 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD430,0x03);
 8007b86:	2103      	movs	r1, #3
 8007b88:	f24d 4030 	movw	r0, #54320	; 0xd430
 8007b8c:	f7fd fa7c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD431,0x33);
 8007b90:	2133      	movs	r1, #51	; 0x33
 8007b92:	f24d 4031 	movw	r0, #54321	; 0xd431
 8007b96:	f7fd fa77 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD432,0x03);
 8007b9a:	2103      	movs	r1, #3
 8007b9c:	f24d 4032 	movw	r0, #54322	; 0xd432
 8007ba0:	f7fd fa72 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD433,0x6D);
 8007ba4:	216d      	movs	r1, #109	; 0x6d
 8007ba6:	f24d 4033 	movw	r0, #54323	; 0xd433
 8007baa:	f7fd fa6d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD500,0x00);
 8007bae:	2100      	movs	r1, #0
 8007bb0:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8007bb4:	f7fd fa68 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD501,0x33);
 8007bb8:	2133      	movs	r1, #51	; 0x33
 8007bba:	f24d 5001 	movw	r0, #54529	; 0xd501
 8007bbe:	f7fd fa63 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD502,0x00);
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	f24d 5002 	movw	r0, #54530	; 0xd502
 8007bc8:	f7fd fa5e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD503,0x34);
 8007bcc:	2134      	movs	r1, #52	; 0x34
 8007bce:	f24d 5003 	movw	r0, #54531	; 0xd503
 8007bd2:	f7fd fa59 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD504,0x00);
 8007bd6:	2100      	movs	r1, #0
 8007bd8:	f24d 5004 	movw	r0, #54532	; 0xd504
 8007bdc:	f7fd fa54 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD505,0x3A);
 8007be0:	213a      	movs	r1, #58	; 0x3a
 8007be2:	f24d 5005 	movw	r0, #54533	; 0xd505
 8007be6:	f7fd fa4f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD506,0x00);
 8007bea:	2100      	movs	r1, #0
 8007bec:	f24d 5006 	movw	r0, #54534	; 0xd506
 8007bf0:	f7fd fa4a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD507,0x4A);
 8007bf4:	214a      	movs	r1, #74	; 0x4a
 8007bf6:	f24d 5007 	movw	r0, #54535	; 0xd507
 8007bfa:	f7fd fa45 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD508,0x00);
 8007bfe:	2100      	movs	r1, #0
 8007c00:	f24d 5008 	movw	r0, #54536	; 0xd508
 8007c04:	f7fd fa40 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD509,0x5C);
 8007c08:	215c      	movs	r1, #92	; 0x5c
 8007c0a:	f24d 5009 	movw	r0, #54537	; 0xd509
 8007c0e:	f7fd fa3b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD50A,0x00);
 8007c12:	2100      	movs	r1, #0
 8007c14:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8007c18:	f7fd fa36 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD50B,0x81);
 8007c1c:	2181      	movs	r1, #129	; 0x81
 8007c1e:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8007c22:	f7fd fa31 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0xD50C,0x00);
 8007c26:	2100      	movs	r1, #0
 8007c28:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8007c2c:	f7fd fa2c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD50D,0xA6);
 8007c30:	21a6      	movs	r1, #166	; 0xa6
 8007c32:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8007c36:	f7fd fa27 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD50E,0x00);
 8007c3a:	2100      	movs	r1, #0
 8007c3c:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8007c40:	f7fd fa22 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD50F,0xE5);
 8007c44:	21e5      	movs	r1, #229	; 0xe5
 8007c46:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8007c4a:	f7fd fa1d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD510,0x01);
 8007c4e:	2101      	movs	r1, #1
 8007c50:	f24d 5010 	movw	r0, #54544	; 0xd510
 8007c54:	f7fd fa18 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD511,0x13);
 8007c58:	2113      	movs	r1, #19
 8007c5a:	f24d 5011 	movw	r0, #54545	; 0xd511
 8007c5e:	f7fd fa13 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD512,0x01);
 8007c62:	2101      	movs	r1, #1
 8007c64:	f24d 5012 	movw	r0, #54546	; 0xd512
 8007c68:	f7fd fa0e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD513,0x54);
 8007c6c:	2154      	movs	r1, #84	; 0x54
 8007c6e:	f24d 5013 	movw	r0, #54547	; 0xd513
 8007c72:	f7fd fa09 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD514,0x01);
 8007c76:	2101      	movs	r1, #1
 8007c78:	f24d 5014 	movw	r0, #54548	; 0xd514
 8007c7c:	f7fd fa04 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD515,0x82);
 8007c80:	2182      	movs	r1, #130	; 0x82
 8007c82:	f24d 5015 	movw	r0, #54549	; 0xd515
 8007c86:	f7fd f9ff 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD516,0x01);
 8007c8a:	2101      	movs	r1, #1
 8007c8c:	f24d 5016 	movw	r0, #54550	; 0xd516
 8007c90:	f7fd f9fa 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD517,0xCA);
 8007c94:	21ca      	movs	r1, #202	; 0xca
 8007c96:	f24d 5017 	movw	r0, #54551	; 0xd517
 8007c9a:	f7fd f9f5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD518,0x02);
 8007c9e:	2102      	movs	r1, #2
 8007ca0:	f24d 5018 	movw	r0, #54552	; 0xd518
 8007ca4:	f7fd f9f0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD519,0x00);
 8007ca8:	2100      	movs	r1, #0
 8007caa:	f24d 5019 	movw	r0, #54553	; 0xd519
 8007cae:	f7fd f9eb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51A,0x02);
 8007cb2:	2102      	movs	r1, #2
 8007cb4:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8007cb8:	f7fd f9e6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51B,0x01);
 8007cbc:	2101      	movs	r1, #1
 8007cbe:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8007cc2:	f7fd f9e1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51C,0x02);
 8007cc6:	2102      	movs	r1, #2
 8007cc8:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8007ccc:	f7fd f9dc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51D,0x34);
 8007cd0:	2134      	movs	r1, #52	; 0x34
 8007cd2:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8007cd6:	f7fd f9d7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51E,0x02);
 8007cda:	2102      	movs	r1, #2
 8007cdc:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8007ce0:	f7fd f9d2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD51F,0x67);
 8007ce4:	2167      	movs	r1, #103	; 0x67
 8007ce6:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8007cea:	f7fd f9cd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD520,0x02);
 8007cee:	2102      	movs	r1, #2
 8007cf0:	f24d 5020 	movw	r0, #54560	; 0xd520
 8007cf4:	f7fd f9c8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD521,0x84);
 8007cf8:	2184      	movs	r1, #132	; 0x84
 8007cfa:	f24d 5021 	movw	r0, #54561	; 0xd521
 8007cfe:	f7fd f9c3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD522,0x02);
 8007d02:	2102      	movs	r1, #2
 8007d04:	f24d 5022 	movw	r0, #54562	; 0xd522
 8007d08:	f7fd f9be 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD523,0xA4);
 8007d0c:	21a4      	movs	r1, #164	; 0xa4
 8007d0e:	f24d 5023 	movw	r0, #54563	; 0xd523
 8007d12:	f7fd f9b9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD524,0x02);
 8007d16:	2102      	movs	r1, #2
 8007d18:	f24d 5024 	movw	r0, #54564	; 0xd524
 8007d1c:	f7fd f9b4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD525,0xB7);
 8007d20:	21b7      	movs	r1, #183	; 0xb7
 8007d22:	f24d 5025 	movw	r0, #54565	; 0xd525
 8007d26:	f7fd f9af 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD526,0x02);
 8007d2a:	2102      	movs	r1, #2
 8007d2c:	f24d 5026 	movw	r0, #54566	; 0xd526
 8007d30:	f7fd f9aa 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD527,0xCF);
 8007d34:	21cf      	movs	r1, #207	; 0xcf
 8007d36:	f24d 5027 	movw	r0, #54567	; 0xd527
 8007d3a:	f7fd f9a5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD528,0x02);
 8007d3e:	2102      	movs	r1, #2
 8007d40:	f24d 5028 	movw	r0, #54568	; 0xd528
 8007d44:	f7fd f9a0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD529,0xDE);
 8007d48:	21de      	movs	r1, #222	; 0xde
 8007d4a:	f24d 5029 	movw	r0, #54569	; 0xd529
 8007d4e:	f7fd f99b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52A,0x02);
 8007d52:	2102      	movs	r1, #2
 8007d54:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8007d58:	f7fd f996 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52B,0xF2);
 8007d5c:	21f2      	movs	r1, #242	; 0xf2
 8007d5e:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8007d62:	f7fd f991 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52C,0x02);
 8007d66:	2102      	movs	r1, #2
 8007d68:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8007d6c:	f7fd f98c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52D,0xFE);
 8007d70:	21fe      	movs	r1, #254	; 0xfe
 8007d72:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8007d76:	f7fd f987 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52E,0x03);
 8007d7a:	2103      	movs	r1, #3
 8007d7c:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8007d80:	f7fd f982 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD52F,0x10);
 8007d84:	2110      	movs	r1, #16
 8007d86:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8007d8a:	f7fd f97d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD530,0x03);
 8007d8e:	2103      	movs	r1, #3
 8007d90:	f24d 5030 	movw	r0, #54576	; 0xd530
 8007d94:	f7fd f978 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD531,0x33);
 8007d98:	2133      	movs	r1, #51	; 0x33
 8007d9a:	f24d 5031 	movw	r0, #54577	; 0xd531
 8007d9e:	f7fd f973 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD532,0x03);
 8007da2:	2103      	movs	r1, #3
 8007da4:	f24d 5032 	movw	r0, #54578	; 0xd532
 8007da8:	f7fd f96e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD533,0x6D);
 8007dac:	216d      	movs	r1, #109	; 0x6d
 8007dae:	f24d 5033 	movw	r0, #54579	; 0xd533
 8007db2:	f7fd f969 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD600,0x00);
 8007db6:	2100      	movs	r1, #0
 8007db8:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8007dbc:	f7fd f964 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD601,0x33);
 8007dc0:	2133      	movs	r1, #51	; 0x33
 8007dc2:	f24d 6001 	movw	r0, #54785	; 0xd601
 8007dc6:	f7fd f95f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD602,0x00);
 8007dca:	2100      	movs	r1, #0
 8007dcc:	f24d 6002 	movw	r0, #54786	; 0xd602
 8007dd0:	f7fd f95a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD603,0x34);
 8007dd4:	2134      	movs	r1, #52	; 0x34
 8007dd6:	f24d 6003 	movw	r0, #54787	; 0xd603
 8007dda:	f7fd f955 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD604,0x00);
 8007dde:	2100      	movs	r1, #0
 8007de0:	f24d 6004 	movw	r0, #54788	; 0xd604
 8007de4:	f7fd f950 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD605,0x3A);
 8007de8:	213a      	movs	r1, #58	; 0x3a
 8007dea:	f24d 6005 	movw	r0, #54789	; 0xd605
 8007dee:	f7fd f94b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD606,0x00);
 8007df2:	2100      	movs	r1, #0
 8007df4:	f24d 6006 	movw	r0, #54790	; 0xd606
 8007df8:	f7fd f946 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD607,0x4A);
 8007dfc:	214a      	movs	r1, #74	; 0x4a
 8007dfe:	f24d 6007 	movw	r0, #54791	; 0xd607
 8007e02:	f7fd f941 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD608,0x00);
 8007e06:	2100      	movs	r1, #0
 8007e08:	f24d 6008 	movw	r0, #54792	; 0xd608
 8007e0c:	f7fd f93c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD609,0x5C);
 8007e10:	215c      	movs	r1, #92	; 0x5c
 8007e12:	f24d 6009 	movw	r0, #54793	; 0xd609
 8007e16:	f7fd f937 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD60A,0x00);
 8007e1a:	2100      	movs	r1, #0
 8007e1c:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8007e20:	f7fd f932 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD60B,0x81);
 8007e24:	2181      	movs	r1, #129	; 0x81
 8007e26:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8007e2a:	f7fd f92d 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0xD60C,0x00);
 8007e2e:	2100      	movs	r1, #0
 8007e30:	f24d 600c 	movw	r0, #54796	; 0xd60c
 8007e34:	f7fd f928 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD60D,0xA6);
 8007e38:	21a6      	movs	r1, #166	; 0xa6
 8007e3a:	f24d 600d 	movw	r0, #54797	; 0xd60d
 8007e3e:	f7fd f923 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD60E,0x00);
 8007e42:	2100      	movs	r1, #0
 8007e44:	f24d 600e 	movw	r0, #54798	; 0xd60e
 8007e48:	f7fd f91e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD60F,0xE5);
 8007e4c:	21e5      	movs	r1, #229	; 0xe5
 8007e4e:	f24d 600f 	movw	r0, #54799	; 0xd60f
 8007e52:	f7fd f919 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD610,0x01);
 8007e56:	2101      	movs	r1, #1
 8007e58:	f24d 6010 	movw	r0, #54800	; 0xd610
 8007e5c:	f7fd f914 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD611,0x13);
 8007e60:	2113      	movs	r1, #19
 8007e62:	f24d 6011 	movw	r0, #54801	; 0xd611
 8007e66:	f7fd f90f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD612,0x01);
 8007e6a:	2101      	movs	r1, #1
 8007e6c:	f24d 6012 	movw	r0, #54802	; 0xd612
 8007e70:	f7fd f90a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD613,0x54);
 8007e74:	2154      	movs	r1, #84	; 0x54
 8007e76:	f24d 6013 	movw	r0, #54803	; 0xd613
 8007e7a:	f7fd f905 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD614,0x01);
 8007e7e:	2101      	movs	r1, #1
 8007e80:	f24d 6014 	movw	r0, #54804	; 0xd614
 8007e84:	f7fd f900 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD615,0x82);
 8007e88:	2182      	movs	r1, #130	; 0x82
 8007e8a:	f24d 6015 	movw	r0, #54805	; 0xd615
 8007e8e:	f7fd f8fb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD616,0x01);
 8007e92:	2101      	movs	r1, #1
 8007e94:	f24d 6016 	movw	r0, #54806	; 0xd616
 8007e98:	f7fd f8f6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD617,0xCA);
 8007e9c:	21ca      	movs	r1, #202	; 0xca
 8007e9e:	f24d 6017 	movw	r0, #54807	; 0xd617
 8007ea2:	f7fd f8f1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD618,0x02);
 8007ea6:	2102      	movs	r1, #2
 8007ea8:	f24d 6018 	movw	r0, #54808	; 0xd618
 8007eac:	f7fd f8ec 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD619,0x00);
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	f24d 6019 	movw	r0, #54809	; 0xd619
 8007eb6:	f7fd f8e7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61A,0x02);
 8007eba:	2102      	movs	r1, #2
 8007ebc:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8007ec0:	f7fd f8e2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61B,0x01);
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	f24d 601b 	movw	r0, #54811	; 0xd61b
 8007eca:	f7fd f8dd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61C,0x02);
 8007ece:	2102      	movs	r1, #2
 8007ed0:	f24d 601c 	movw	r0, #54812	; 0xd61c
 8007ed4:	f7fd f8d8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61D,0x34);
 8007ed8:	2134      	movs	r1, #52	; 0x34
 8007eda:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8007ede:	f7fd f8d3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61E,0x02);
 8007ee2:	2102      	movs	r1, #2
 8007ee4:	f24d 601e 	movw	r0, #54814	; 0xd61e
 8007ee8:	f7fd f8ce 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD61F,0x67);
 8007eec:	2167      	movs	r1, #103	; 0x67
 8007eee:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8007ef2:	f7fd f8c9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD620,0x02);
 8007ef6:	2102      	movs	r1, #2
 8007ef8:	f24d 6020 	movw	r0, #54816	; 0xd620
 8007efc:	f7fd f8c4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD621,0x84);
 8007f00:	2184      	movs	r1, #132	; 0x84
 8007f02:	f24d 6021 	movw	r0, #54817	; 0xd621
 8007f06:	f7fd f8bf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD622,0x02);
 8007f0a:	2102      	movs	r1, #2
 8007f0c:	f24d 6022 	movw	r0, #54818	; 0xd622
 8007f10:	f7fd f8ba 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD623,0xA4);
 8007f14:	21a4      	movs	r1, #164	; 0xa4
 8007f16:	f24d 6023 	movw	r0, #54819	; 0xd623
 8007f1a:	f7fd f8b5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD624,0x02);
 8007f1e:	2102      	movs	r1, #2
 8007f20:	f24d 6024 	movw	r0, #54820	; 0xd624
 8007f24:	f7fd f8b0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD625,0xB7);
 8007f28:	21b7      	movs	r1, #183	; 0xb7
 8007f2a:	f24d 6025 	movw	r0, #54821	; 0xd625
 8007f2e:	f7fd f8ab 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD626,0x02);
 8007f32:	2102      	movs	r1, #2
 8007f34:	f24d 6026 	movw	r0, #54822	; 0xd626
 8007f38:	f7fd f8a6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD627,0xCF);
 8007f3c:	21cf      	movs	r1, #207	; 0xcf
 8007f3e:	f24d 6027 	movw	r0, #54823	; 0xd627
 8007f42:	f7fd f8a1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD628,0x02);
 8007f46:	2102      	movs	r1, #2
 8007f48:	f24d 6028 	movw	r0, #54824	; 0xd628
 8007f4c:	f7fd f89c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD629,0xDE);
 8007f50:	21de      	movs	r1, #222	; 0xde
 8007f52:	f24d 6029 	movw	r0, #54825	; 0xd629
 8007f56:	f7fd f897 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62A,0x02);
 8007f5a:	2102      	movs	r1, #2
 8007f5c:	f24d 602a 	movw	r0, #54826	; 0xd62a
 8007f60:	f7fd f892 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62B,0xF2);
 8007f64:	21f2      	movs	r1, #242	; 0xf2
 8007f66:	f24d 602b 	movw	r0, #54827	; 0xd62b
 8007f6a:	f7fd f88d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62C,0x02);
 8007f6e:	2102      	movs	r1, #2
 8007f70:	f24d 602c 	movw	r0, #54828	; 0xd62c
 8007f74:	f7fd f888 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62D,0xFE);
 8007f78:	21fe      	movs	r1, #254	; 0xfe
 8007f7a:	f24d 602d 	movw	r0, #54829	; 0xd62d
 8007f7e:	f7fd f883 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62E,0x03);
 8007f82:	2103      	movs	r1, #3
 8007f84:	f24d 602e 	movw	r0, #54830	; 0xd62e
 8007f88:	f7fd f87e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD62F,0x10);
 8007f8c:	2110      	movs	r1, #16
 8007f8e:	f24d 602f 	movw	r0, #54831	; 0xd62f
 8007f92:	f7fd f879 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD630,0x03);
 8007f96:	2103      	movs	r1, #3
 8007f98:	f24d 6030 	movw	r0, #54832	; 0xd630
 8007f9c:	f7fd f874 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD631,0x33);
 8007fa0:	2133      	movs	r1, #51	; 0x33
 8007fa2:	f24d 6031 	movw	r0, #54833	; 0xd631
 8007fa6:	f7fd f86f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD632,0x03);
 8007faa:	2103      	movs	r1, #3
 8007fac:	f24d 6032 	movw	r0, #54834	; 0xd632
 8007fb0:	f7fd f86a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xD633,0x6D);
 8007fb4:	216d      	movs	r1, #109	; 0x6d
 8007fb6:	f24d 6033 	movw	r0, #54835	; 0xd633
 8007fba:	f7fd f865 	bl	8005088 <LCD_WriteReg>
		//LV2 Page 0 enable
		LCD_WriteReg(0xF000,0x55);
 8007fbe:	2155      	movs	r1, #85	; 0x55
 8007fc0:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8007fc4:	f7fd f860 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF001,0xAA);
 8007fc8:	21aa      	movs	r1, #170	; 0xaa
 8007fca:	f24f 0001 	movw	r0, #61441	; 0xf001
 8007fce:	f7fd f85b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF002,0x52);
 8007fd2:	2152      	movs	r1, #82	; 0x52
 8007fd4:	f24f 0002 	movw	r0, #61442	; 0xf002
 8007fd8:	f7fd f856 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF003,0x08);
 8007fdc:	2108      	movs	r1, #8
 8007fde:	f24f 0003 	movw	r0, #61443	; 0xf003
 8007fe2:	f7fd f851 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xF004,0x00);
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	f24f 0004 	movw	r0, #61444	; 0xf004
 8007fec:	f7fd f84c 	bl	8005088 <LCD_WriteReg>
		//Display control
		LCD_WriteReg(0xB100, 0xCC);
 8007ff0:	21cc      	movs	r1, #204	; 0xcc
 8007ff2:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 8007ff6:	f7fd f847 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB101, 0x00);
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	f24b 1001 	movw	r0, #45313	; 0xb101
 8008000:	f7fd f842 	bl	8005088 <LCD_WriteReg>
		//Source hold time
		LCD_WriteReg(0xB600,0x05);
 8008004:	2105      	movs	r1, #5
 8008006:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 800800a:	f7fd f83d 	bl	8005088 <LCD_WriteReg>
		//Gate EQ control
		LCD_WriteReg(0xB700,0x70);
 800800e:	2170      	movs	r1, #112	; 0x70
 8008010:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 8008014:	f7fd f838 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB701,0x70);
 8008018:	2170      	movs	r1, #112	; 0x70
 800801a:	f24b 7001 	movw	r0, #46849	; 0xb701
 800801e:	f7fd f833 	bl	8005088 <LCD_WriteReg>
		//Source EQ control (Mode 2)
		LCD_WriteReg(0xB800,0x01);
 8008022:	2101      	movs	r1, #1
 8008024:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8008028:	f7fd f82e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB801,0x03);
 800802c:	2103      	movs	r1, #3
 800802e:	f64b 0001 	movw	r0, #47105	; 0xb801
 8008032:	f7fd f829 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB802,0x03);
 8008036:	2103      	movs	r1, #3
 8008038:	f64b 0002 	movw	r0, #47106	; 0xb802
 800803c:	f7fd f824 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xB803,0x03);
 8008040:	2103      	movs	r1, #3
 8008042:	f64b 0003 	movw	r0, #47107	; 0xb803
 8008046:	f7fd f81f 	bl	8005088 <LCD_WriteReg>
		//Inversion mode (2-dot)
		LCD_WriteReg(0xBC00,0x02);
 800804a:	2102      	movs	r1, #2
 800804c:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 8008050:	f7fd f81a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBC01,0x00);
 8008054:	2100      	movs	r1, #0
 8008056:	f64b 4001 	movw	r0, #48129	; 0xbc01
 800805a:	f7fd f815 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xBC02,0x00);
 800805e:	2100      	movs	r1, #0
 8008060:	f64b 4002 	movw	r0, #48130	; 0xbc02
 8008064:	f7fd f810 	bl	8005088 <LCD_WriteReg>
		//Timing control 4H w/ 4-delay
		LCD_WriteReg(0xC900,0xD0);
 8008068:	21d0      	movs	r1, #208	; 0xd0
 800806a:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 800806e:	f7fd f80b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xC901,0x02);
 8008072:	2102      	movs	r1, #2
 8008074:	f64c 1001 	movw	r0, #51457	; 0xc901
 8008078:	f7fd f806 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xC902,0x50);
 800807c:	2150      	movs	r1, #80	; 0x50
 800807e:	f64c 1002 	movw	r0, #51458	; 0xc902
 8008082:	f7fd f801 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xC903,0x50);
 8008086:	2150      	movs	r1, #80	; 0x50
 8008088:	f64c 1003 	movw	r0, #51459	; 0xc903
 800808c:	f7fc fffc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xC904,0x50);
 8008090:	2150      	movs	r1, #80	; 0x50
 8008092:	f64c 1004 	movw	r0, #51460	; 0xc904
 8008096:	f7fc fff7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x3500,0x00);
 800809a:	2100      	movs	r1, #0
 800809c:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 80080a0:	f7fc fff2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x3A00,0x55);  //16-bit/pixel
 80080a4:	2155      	movs	r1, #85	; 0x55
 80080a6:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 80080aa:	f7fc ffed 	bl	8005088 <LCD_WriteReg>
		LCD_WR_REG(0x1100);
 80080ae:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 80080b2:	f7fc ffaf 	bl	8005014 <LCD_WR_REG>
		delay_us(120);
 80080b6:	2078      	movs	r0, #120	; 0x78
 80080b8:	f7fa f814 	bl	80020e4 <delay_us>
		LCD_WR_REG(0x2900);
 80080bc:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 80080c0:	f7fc ffa8 	bl	8005014 <LCD_WR_REG>
 80080c4:	f001 b95f 	b.w	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0x9325)//9325
 80080c8:	4bec      	ldr	r3, [pc, #944]	; (800847c <LCD_Init+0x2844>)
 80080ca:	889b      	ldrh	r3, [r3, #4]
 80080cc:	f249 3225 	movw	r2, #37669	; 0x9325
 80080d0:	4293      	cmp	r3, r2
 80080d2:	f040 80d7 	bne.w	8008284 <LCD_Init+0x264c>
	{
		LCD_WriteReg(0x00E5,0x78F0);
 80080d6:	f647 01f0 	movw	r1, #30960	; 0x78f0
 80080da:	20e5      	movs	r0, #229	; 0xe5
 80080dc:	f7fc ffd4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0001,0x0100);
 80080e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80080e4:	2001      	movs	r0, #1
 80080e6:	f7fc ffcf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 80080ea:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80080ee:	2002      	movs	r0, #2
 80080f0:	f7fc ffca 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0003,0x1030);
 80080f4:	f241 0130 	movw	r1, #4144	; 0x1030
 80080f8:	2003      	movs	r0, #3
 80080fa:	f7fc ffc5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0004,0x0000);
 80080fe:	2100      	movs	r1, #0
 8008100:	2004      	movs	r0, #4
 8008102:	f7fc ffc1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8008106:	f240 2102 	movw	r1, #514	; 0x202
 800810a:	2008      	movs	r0, #8
 800810c:	f7fc ffbc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0009,0x0000);
 8008110:	2100      	movs	r1, #0
 8008112:	2009      	movs	r0, #9
 8008114:	f7fc ffb8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000A,0x0000);
 8008118:	2100      	movs	r1, #0
 800811a:	200a      	movs	r0, #10
 800811c:	f7fc ffb4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000C,0x0000);
 8008120:	2100      	movs	r1, #0
 8008122:	200c      	movs	r0, #12
 8008124:	f7fc ffb0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000D,0x0000);
 8008128:	2100      	movs	r1, #0
 800812a:	200d      	movs	r0, #13
 800812c:	f7fc ffac 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000F,0x0000);
 8008130:	2100      	movs	r1, #0
 8008132:	200f      	movs	r0, #15
 8008134:	f7fc ffa8 	bl	8005088 <LCD_WriteReg>
		//power on sequence VGHVGL
		LCD_WriteReg(0x0010,0x0000);
 8008138:	2100      	movs	r1, #0
 800813a:	2010      	movs	r0, #16
 800813c:	f7fc ffa4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8008140:	2107      	movs	r1, #7
 8008142:	2011      	movs	r0, #17
 8008144:	f7fc ffa0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8008148:	2100      	movs	r1, #0
 800814a:	2012      	movs	r0, #18
 800814c:	f7fc ff9c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 8008150:	2100      	movs	r1, #0
 8008152:	2013      	movs	r0, #19
 8008154:	f7fc ff98 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0000);
 8008158:	2100      	movs	r1, #0
 800815a:	2007      	movs	r0, #7
 800815c:	f7fc ff94 	bl	8005088 <LCD_WriteReg>
		//vgh
		LCD_WriteReg(0x0010,0x1690);
 8008160:	f241 6190 	movw	r1, #5776	; 0x1690
 8008164:	2010      	movs	r0, #16
 8008166:	f7fc ff8f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0227);
 800816a:	f240 2127 	movw	r1, #551	; 0x227
 800816e:	2011      	movs	r0, #17
 8008170:	f7fc ff8a 	bl	8005088 <LCD_WriteReg>
		//delayms(100);
		//vregiout
		LCD_WriteReg(0x0012,0x009D); //0x001b
 8008174:	219d      	movs	r1, #157	; 0x9d
 8008176:	2012      	movs	r0, #18
 8008178:	f7fc ff86 	bl	8005088 <LCD_WriteReg>
		//delayms(100);
		//vom amplitude
		LCD_WriteReg(0x0013,0x1900);
 800817c:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8008180:	2013      	movs	r0, #19
 8008182:	f7fc ff81 	bl	8005088 <LCD_WriteReg>
		//delayms(100);
		//vom H
		LCD_WriteReg(0x0029,0x0025);
 8008186:	2125      	movs	r1, #37	; 0x25
 8008188:	2029      	movs	r0, #41	; 0x29
 800818a:	f7fc ff7d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x002B,0x000D);
 800818e:	210d      	movs	r1, #13
 8008190:	202b      	movs	r0, #43	; 0x2b
 8008192:	f7fc ff79 	bl	8005088 <LCD_WriteReg>
		//gamma
		LCD_WriteReg(0x0030,0x0007);
 8008196:	2107      	movs	r1, #7
 8008198:	2030      	movs	r0, #48	; 0x30
 800819a:	f7fc ff75 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0303);
 800819e:	f240 3103 	movw	r1, #771	; 0x303
 80081a2:	2031      	movs	r0, #49	; 0x31
 80081a4:	f7fc ff70 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0003);// 0006
 80081a8:	2103      	movs	r1, #3
 80081aa:	2032      	movs	r0, #50	; 0x32
 80081ac:	f7fc ff6c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0206);
 80081b0:	f240 2106 	movw	r1, #518	; 0x206
 80081b4:	2035      	movs	r0, #53	; 0x35
 80081b6:	f7fc ff67 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x0008);
 80081ba:	2108      	movs	r1, #8
 80081bc:	2036      	movs	r0, #54	; 0x36
 80081be:	f7fc ff63 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0406);
 80081c2:	f240 4106 	movw	r1, #1030	; 0x406
 80081c6:	2037      	movs	r0, #55	; 0x37
 80081c8:	f7fc ff5e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0304);//0200
 80081cc:	f44f 7141 	mov.w	r1, #772	; 0x304
 80081d0:	2038      	movs	r0, #56	; 0x38
 80081d2:	f7fc ff59 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0007);
 80081d6:	2107      	movs	r1, #7
 80081d8:	2039      	movs	r0, #57	; 0x39
 80081da:	f7fc ff55 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x003C,0x0602);// 0504
 80081de:	f240 6102 	movw	r1, #1538	; 0x602
 80081e2:	203c      	movs	r0, #60	; 0x3c
 80081e4:	f7fc ff50 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x003D,0x0008);
 80081e8:	2108      	movs	r1, #8
 80081ea:	203d      	movs	r0, #61	; 0x3d
 80081ec:	f7fc ff4c 	bl	8005088 <LCD_WriteReg>
		//ram
		LCD_WriteReg(0x0050,0x0000);
 80081f0:	2100      	movs	r1, #0
 80081f2:	2050      	movs	r0, #80	; 0x50
 80081f4:	f7fc ff48 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00EF);
 80081f8:	21ef      	movs	r1, #239	; 0xef
 80081fa:	2051      	movs	r0, #81	; 0x51
 80081fc:	f7fc ff44 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 8008200:	2100      	movs	r1, #0
 8008202:	2052      	movs	r0, #82	; 0x52
 8008204:	f7fc ff40 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013F);
 8008208:	f240 113f 	movw	r1, #319	; 0x13f
 800820c:	2053      	movs	r0, #83	; 0x53
 800820e:	f7fc ff3b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0xA700);
 8008212:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8008216:	2060      	movs	r0, #96	; 0x60
 8008218:	f7fc ff36 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 800821c:	2101      	movs	r1, #1
 800821e:	2061      	movs	r0, #97	; 0x61
 8008220:	f7fc ff32 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x006A,0x0000);
 8008224:	2100      	movs	r1, #0
 8008226:	206a      	movs	r0, #106	; 0x6a
 8008228:	f7fc ff2e 	bl	8005088 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0080,0x0000);
 800822c:	2100      	movs	r1, #0
 800822e:	2080      	movs	r0, #128	; 0x80
 8008230:	f7fc ff2a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0081,0x0000);
 8008234:	2100      	movs	r1, #0
 8008236:	2081      	movs	r0, #129	; 0x81
 8008238:	f7fc ff26 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0082,0x0000);
 800823c:	2100      	movs	r1, #0
 800823e:	2082      	movs	r0, #130	; 0x82
 8008240:	f7fc ff22 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0083,0x0000);
 8008244:	2100      	movs	r1, #0
 8008246:	2083      	movs	r0, #131	; 0x83
 8008248:	f7fc ff1e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0084,0x0000);
 800824c:	2100      	movs	r1, #0
 800824e:	2084      	movs	r0, #132	; 0x84
 8008250:	f7fc ff1a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0085,0x0000);
 8008254:	2100      	movs	r1, #0
 8008256:	2085      	movs	r0, #133	; 0x85
 8008258:	f7fc ff16 	bl	8005088 <LCD_WriteReg>
		//
		LCD_WriteReg(0x0090,0x0010);
 800825c:	2110      	movs	r1, #16
 800825e:	2090      	movs	r0, #144	; 0x90
 8008260:	f7fc ff12 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8008264:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008268:	2092      	movs	r0, #146	; 0x92
 800826a:	f7fc ff0d 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x0007,0x0133);
 800826e:	f240 1133 	movw	r1, #307	; 0x133
 8008272:	2007      	movs	r0, #7
 8008274:	f7fc ff08 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x0022);//
 8008278:	2122      	movs	r1, #34	; 0x22
 800827a:	2000      	movs	r0, #0
 800827c:	f7fc ff04 	bl	8005088 <LCD_WriteReg>
 8008280:	f001 b881 	b.w	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0x9328)//ILI9328   OK
 8008284:	4b7d      	ldr	r3, [pc, #500]	; (800847c <LCD_Init+0x2844>)
 8008286:	889b      	ldrh	r3, [r3, #4]
 8008288:	f249 3228 	movw	r2, #37672	; 0x9328
 800828c:	4293      	cmp	r3, r2
 800828e:	f040 80f7 	bne.w	8008480 <LCD_Init+0x2848>
	{
  		LCD_WriteReg(0x00EC,0x108F);// internal timeing
 8008292:	f241 018f 	movw	r1, #4239	; 0x108f
 8008296:	20ec      	movs	r0, #236	; 0xec
 8008298:	f7fc fef6 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0x00EF,0x1234);// ADD
 800829c:	f241 2134 	movw	r1, #4660	; 0x1234
 80082a0:	20ef      	movs	r0, #239	; 0xef
 80082a2:	f7fc fef1 	bl	8005088 <LCD_WriteReg>
		//LCD_WriteReg(0x00e7,0x0010);
        //LCD_WriteReg(0x0000,0x0001);//
        LCD_WriteReg(0x0001,0x0100);
 80082a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80082aa:	2001      	movs	r0, #1
 80082ac:	f7fc feec 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);//
 80082b0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80082b4:	2002      	movs	r0, #2
 80082b6:	f7fc fee7 	bl	8005088 <LCD_WriteReg>
		// 1  1   0    D->U	L->R
		// 0  0   1	   R->L U->D
		// 1  0   1    U->D	R->L
		// 0  1   1    L->R U->D .
		// 1  1   1	   U->D	L->R
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(0<<3) );//65K
 80082ba:	f241 0130 	movw	r1, #4144	; 0x1030
 80082be:	2003      	movs	r0, #3
 80082c0:	f7fc fee2 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 80082c4:	2100      	movs	r1, #0
 80082c6:	2004      	movs	r0, #4
 80082c8:	f7fc fede 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x0202);
 80082cc:	f240 2102 	movw	r1, #514	; 0x202
 80082d0:	2008      	movs	r0, #8
 80082d2:	f7fc fed9 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0009,0x0000);
 80082d6:	2100      	movs	r1, #0
 80082d8:	2009      	movs	r0, #9
 80082da:	f7fc fed5 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000a,0x0000);//display setting
 80082de:	2100      	movs	r1, #0
 80082e0:	200a      	movs	r0, #10
 80082e2:	f7fc fed1 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000c,0x0001);//display setting
 80082e6:	2101      	movs	r1, #1
 80082e8:	200c      	movs	r0, #12
 80082ea:	f7fc fecd 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000d,0x0000);//0f3c
 80082ee:	2100      	movs	r1, #0
 80082f0:	200d      	movs	r0, #13
 80082f2:	f7fc fec9 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000f,0x0000);
 80082f6:	2100      	movs	r1, #0
 80082f8:	200f      	movs	r0, #15
 80082fa:	f7fc fec5 	bl	8005088 <LCD_WriteReg>
		//
        LCD_WriteReg(0x0010,0x0000);
 80082fe:	2100      	movs	r1, #0
 8008300:	2010      	movs	r0, #16
 8008302:	f7fc fec1 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0007);
 8008306:	2107      	movs	r1, #7
 8008308:	2011      	movs	r0, #17
 800830a:	f7fc febd 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x0000);
 800830e:	2100      	movs	r1, #0
 8008310:	2012      	movs	r0, #18
 8008312:	f7fc feb9 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0000);
 8008316:	2100      	movs	r1, #0
 8008318:	2013      	movs	r0, #19
 800831a:	f7fc feb5 	bl	8005088 <LCD_WriteReg>
     	LCD_WriteReg(0x0007,0x0001);
 800831e:	2101      	movs	r1, #1
 8008320:	2007      	movs	r0, #7
 8008322:	f7fc feb1 	bl	8005088 <LCD_WriteReg>
       	HAL_Delay(50);
 8008326:	2032      	movs	r0, #50	; 0x32
 8008328:	f001 fbba 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0010,0x1490);
 800832c:	f241 4190 	movw	r1, #5264	; 0x1490
 8008330:	2010      	movs	r0, #16
 8008332:	f7fc fea9 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0227);
 8008336:	f240 2127 	movw	r1, #551	; 0x227
 800833a:	2011      	movs	r0, #17
 800833c:	f7fc fea4 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 8008340:	2032      	movs	r0, #50	; 0x32
 8008342:	f001 fbad 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0012,0x008A);
 8008346:	218a      	movs	r1, #138	; 0x8a
 8008348:	2012      	movs	r0, #18
 800834a:	f7fc fe9d 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 800834e:	2032      	movs	r0, #50	; 0x32
 8008350:	f001 fba6 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0013,0x1a00);
 8008354:	f44f 51d0 	mov.w	r1, #6656	; 0x1a00
 8008358:	2013      	movs	r0, #19
 800835a:	f7fc fe95 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x0006);
 800835e:	2106      	movs	r1, #6
 8008360:	2029      	movs	r0, #41	; 0x29
 8008362:	f7fc fe91 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x002b,0x000d);
 8008366:	210d      	movs	r1, #13
 8008368:	202b      	movs	r0, #43	; 0x2b
 800836a:	f7fc fe8d 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 800836e:	2032      	movs	r0, #50	; 0x32
 8008370:	f001 fb96 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0020,0x0000);
 8008374:	2100      	movs	r1, #0
 8008376:	2020      	movs	r0, #32
 8008378:	f7fc fe86 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 800837c:	2100      	movs	r1, #0
 800837e:	2021      	movs	r0, #33	; 0x21
 8008380:	f7fc fe82 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50);
 8008384:	2032      	movs	r0, #50	; 0x32
 8008386:	f001 fb8b 	bl	8009aa0 <HAL_Delay>
		//
        LCD_WriteReg(0x0030,0x0000);
 800838a:	2100      	movs	r1, #0
 800838c:	2030      	movs	r0, #48	; 0x30
 800838e:	f7fc fe7b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0604);
 8008392:	f240 6104 	movw	r1, #1540	; 0x604
 8008396:	2031      	movs	r0, #49	; 0x31
 8008398:	f7fc fe76 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0305);
 800839c:	f240 3105 	movw	r1, #773	; 0x305
 80083a0:	2032      	movs	r0, #50	; 0x32
 80083a2:	f7fc fe71 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0000);
 80083a6:	2100      	movs	r1, #0
 80083a8:	2035      	movs	r0, #53	; 0x35
 80083aa:	f7fc fe6d 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x0C09);
 80083ae:	f640 4109 	movw	r1, #3081	; 0xc09
 80083b2:	2036      	movs	r0, #54	; 0x36
 80083b4:	f7fc fe68 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0204);
 80083b8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80083bc:	2037      	movs	r0, #55	; 0x37
 80083be:	f7fc fe63 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0301);
 80083c2:	f240 3101 	movw	r1, #769	; 0x301
 80083c6:	2038      	movs	r0, #56	; 0x38
 80083c8:	f7fc fe5e 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0707);
 80083cc:	f240 7107 	movw	r1, #1799	; 0x707
 80083d0:	2039      	movs	r0, #57	; 0x39
 80083d2:	f7fc fe59 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003c,0x0000);
 80083d6:	2100      	movs	r1, #0
 80083d8:	203c      	movs	r0, #60	; 0x3c
 80083da:	f7fc fe55 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003d,0x0a0a);
 80083de:	f640 210a 	movw	r1, #2570	; 0xa0a
 80083e2:	203d      	movs	r0, #61	; 0x3d
 80083e4:	f7fc fe50 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 80083e8:	2032      	movs	r0, #50	; 0x32
 80083ea:	f001 fb59 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0050,0x0000); //GRAM
 80083ee:	2100      	movs	r1, #0
 80083f0:	2050      	movs	r0, #80	; 0x50
 80083f2:	f7fc fe49 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00ef); //GRAM
 80083f6:	21ef      	movs	r1, #239	; 0xef
 80083f8:	2051      	movs	r0, #81	; 0x51
 80083fa:	f7fc fe45 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000); //GRAM
 80083fe:	2100      	movs	r1, #0
 8008400:	2052      	movs	r0, #82	; 0x52
 8008402:	f7fc fe41 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013f); //GRAM
 8008406:	f240 113f 	movw	r1, #319	; 0x13f
 800840a:	2053      	movs	r0, #83	; 0x53
 800840c:	f7fc fe3c 	bl	8005088 <LCD_WriteReg>

         LCD_WriteReg(0x0060,0xa700);
 8008410:	f44f 4127 	mov.w	r1, #42752	; 0xa700
 8008414:	2060      	movs	r0, #96	; 0x60
 8008416:	f7fc fe37 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 800841a:	2101      	movs	r1, #1
 800841c:	2061      	movs	r0, #97	; 0x61
 800841e:	f7fc fe33 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x006a,0x0000);
 8008422:	2100      	movs	r1, #0
 8008424:	206a      	movs	r0, #106	; 0x6a
 8008426:	f7fc fe2f 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 800842a:	2100      	movs	r1, #0
 800842c:	2080      	movs	r0, #128	; 0x80
 800842e:	f7fc fe2b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0081,0x0000);
 8008432:	2100      	movs	r1, #0
 8008434:	2081      	movs	r0, #129	; 0x81
 8008436:	f7fc fe27 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 800843a:	2100      	movs	r1, #0
 800843c:	2082      	movs	r0, #130	; 0x82
 800843e:	f7fc fe23 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 8008442:	2100      	movs	r1, #0
 8008444:	2083      	movs	r0, #131	; 0x83
 8008446:	f7fc fe1f 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 800844a:	2100      	movs	r1, #0
 800844c:	2084      	movs	r0, #132	; 0x84
 800844e:	f7fc fe1b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 8008452:	2100      	movs	r1, #0
 8008454:	2085      	movs	r0, #133	; 0x85
 8008456:	f7fc fe17 	bl	8005088 <LCD_WriteReg>

        LCD_WriteReg(0x0090,0x0010);
 800845a:	2110      	movs	r1, #16
 800845c:	2090      	movs	r0, #144	; 0x90
 800845e:	f7fc fe13 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0600);
 8008462:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008466:	2092      	movs	r0, #146	; 0x92
 8008468:	f7fc fe0e 	bl	8005088 <LCD_WriteReg>
        //
        LCD_WriteReg(0x0007,0x0133);
 800846c:	f240 1133 	movw	r1, #307	; 0x133
 8008470:	2007      	movs	r0, #7
 8008472:	f7fc fe09 	bl	8005088 <LCD_WriteReg>
 8008476:	f000 bf86 	b.w	8009386 <LCD_Init+0x374e>
 800847a:	bf00      	nop
 800847c:	20003ca8 	.word	0x20003ca8
	}else if(lcddev.id==0x9320)//OK.
 8008480:	4bce      	ldr	r3, [pc, #824]	; (80087bc <LCD_Init+0x2b84>)
 8008482:	889b      	ldrh	r3, [r3, #4]
 8008484:	f249 3220 	movw	r2, #37664	; 0x9320
 8008488:	4293      	cmp	r3, r2
 800848a:	f040 80ad 	bne.w	80085e8 <LCD_Init+0x29b0>
	{
		LCD_WriteReg(0x00,0x0000);
 800848e:	2100      	movs	r1, #0
 8008490:	2000      	movs	r0, #0
 8008492:	f7fc fdf9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x01,0x0100);	//Driver Output Contral.
 8008496:	f44f 7180 	mov.w	r1, #256	; 0x100
 800849a:	2001      	movs	r0, #1
 800849c:	f7fc fdf4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);	//LCD Driver Waveform Contral.
 80084a0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80084a4:	2002      	movs	r0, #2
 80084a6:	f7fc fdef 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode Set.
 80084aa:	f241 0130 	movw	r1, #4144	; 0x1030
 80084ae:	2003      	movs	r0, #3
 80084b0:	f7fc fdea 	bl	8005088 <LCD_WriteReg>
		//LCD_WriteReg(0x03,0x1018);	//Entry Mode Set.

		LCD_WriteReg(0x04,0x0000);	//Scalling Contral.
 80084b4:	2100      	movs	r1, #0
 80084b6:	2004      	movs	r0, #4
 80084b8:	f7fc fde6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0202);	//Display Contral 2.(0x0207)
 80084bc:	f240 2102 	movw	r1, #514	; 0x202
 80084c0:	2008      	movs	r0, #8
 80084c2:	f7fc fde1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000);	//Display Contral 3.(0x0000)
 80084c6:	2100      	movs	r1, #0
 80084c8:	2009      	movs	r0, #9
 80084ca:	f7fc fddd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0a,0x0000);	//Frame Cycle Contal.(0x0000)
 80084ce:	2100      	movs	r1, #0
 80084d0:	200a      	movs	r0, #10
 80084d2:	f7fc fdd9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0c,(1<<0));	//Extern Display Interface Contral 1.(0x0000)
 80084d6:	2101      	movs	r1, #1
 80084d8:	200c      	movs	r0, #12
 80084da:	f7fc fdd5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0d,0x0000);	//Frame Maker Position.
 80084de:	2100      	movs	r1, #0
 80084e0:	200d      	movs	r0, #13
 80084e2:	f7fc fdd1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0f,0x0000);	//Extern Display Interface Contral 2.
 80084e6:	2100      	movs	r1, #0
 80084e8:	200f      	movs	r0, #15
 80084ea:	f7fc fdcd 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50);
 80084ee:	2032      	movs	r0, #50	; 0x32
 80084f0:	f001 fad6 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x07,0x0101);	//Display Contral.
 80084f4:	f240 1101 	movw	r1, #257	; 0x101
 80084f8:	2007      	movs	r0, #7
 80084fa:	f7fc fdc5 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50);
 80084fe:	2032      	movs	r0, #50	; 0x32
 8008500:	f001 face 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x10,(1<<12)|(0<<8)|(1<<7)|(1<<6)|(0<<4));	//Power Control 1.(0x16b0)
 8008504:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 8008508:	2010      	movs	r0, #16
 800850a:	f7fc fdbd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0007);								//Power Control 2.(0x0001)
 800850e:	2107      	movs	r1, #7
 8008510:	2011      	movs	r0, #17
 8008512:	f7fc fdb9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x12,(1<<8)|(1<<4)|(0<<0));				//Power Control 3.(0x0138)
 8008516:	f44f 7188 	mov.w	r1, #272	; 0x110
 800851a:	2012      	movs	r0, #18
 800851c:	f7fc fdb4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0b00);								//Power Control 4.
 8008520:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 8008524:	2013      	movs	r0, #19
 8008526:	f7fc fdaf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0000);								//Power Control 7.
 800852a:	2100      	movs	r1, #0
 800852c:	2029      	movs	r0, #41	; 0x29
 800852e:	f7fc fdab 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x2b,(1<<14)|(1<<4));
 8008532:	f244 0110 	movw	r1, #16400	; 0x4010
 8008536:	202b      	movs	r0, #43	; 0x2b
 8008538:	f7fc fda6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x50,0);	//Set X Star
 800853c:	2100      	movs	r1, #0
 800853e:	2050      	movs	r0, #80	; 0x50
 8008540:	f7fc fda2 	bl	8005088 <LCD_WriteReg>
		//GRAMSet X End.
		LCD_WriteReg(0x51,239);	//Set Y Star
 8008544:	21ef      	movs	r1, #239	; 0xef
 8008546:	2051      	movs	r0, #81	; 0x51
 8008548:	f7fc fd9e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x52,0);	//Set Y End.t.
 800854c:	2100      	movs	r1, #0
 800854e:	2052      	movs	r0, #82	; 0x52
 8008550:	f7fc fd9a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x53,319);	//
 8008554:	f240 113f 	movw	r1, #319	; 0x13f
 8008558:	2053      	movs	r0, #83	; 0x53
 800855a:	f7fc fd95 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x60,0x2700);	//Driver Output Control.
 800855e:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008562:	2060      	movs	r0, #96	; 0x60
 8008564:	f7fc fd90 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x61,0x0001);	//Driver Output Control.
 8008568:	2101      	movs	r1, #1
 800856a:	2061      	movs	r0, #97	; 0x61
 800856c:	f7fc fd8c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x6a,0x0000);	//Vertical Srcoll Control.
 8008570:	2100      	movs	r1, #0
 8008572:	206a      	movs	r0, #106	; 0x6a
 8008574:	f7fc fd88 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x80,0x0000);	//Display Position? Partial Display 1.
 8008578:	2100      	movs	r1, #0
 800857a:	2080      	movs	r0, #128	; 0x80
 800857c:	f7fc fd84 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000);	//RAM Address Start? Partial Display 1.
 8008580:	2100      	movs	r1, #0
 8008582:	2081      	movs	r0, #129	; 0x81
 8008584:	f7fc fd80 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000);	//RAM Address End-Partial Display 1.
 8008588:	2100      	movs	r1, #0
 800858a:	2082      	movs	r0, #130	; 0x82
 800858c:	f7fc fd7c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000);	//Displsy Position? Partial Display 2.
 8008590:	2100      	movs	r1, #0
 8008592:	2083      	movs	r0, #131	; 0x83
 8008594:	f7fc fd78 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000);	//RAM Address Start? Partial Display 2.
 8008598:	2100      	movs	r1, #0
 800859a:	2084      	movs	r0, #132	; 0x84
 800859c:	f7fc fd74 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000);	//RAM Address End? Partial Display 2.
 80085a0:	2100      	movs	r1, #0
 80085a2:	2085      	movs	r0, #133	; 0x85
 80085a4:	f7fc fd70 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x90,(0<<7)|(16<<0));	//Frame Cycle Contral.(0x0013)
 80085a8:	2110      	movs	r1, #16
 80085aa:	2090      	movs	r0, #144	; 0x90
 80085ac:	f7fc fd6c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);	//Panel Interface Contral 2.(0x0000)
 80085b0:	2100      	movs	r1, #0
 80085b2:	2092      	movs	r0, #146	; 0x92
 80085b4:	f7fc fd68 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0001);	//Panel Interface Contral 3.
 80085b8:	2101      	movs	r1, #1
 80085ba:	2093      	movs	r0, #147	; 0x93
 80085bc:	f7fc fd64 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);	//Frame Cycle Contral.(0x0110)
 80085c0:	f44f 7188 	mov.w	r1, #272	; 0x110
 80085c4:	2095      	movs	r0, #149	; 0x95
 80085c6:	f7fc fd5f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x97,(0<<8));	//
 80085ca:	2100      	movs	r1, #0
 80085cc:	2097      	movs	r0, #151	; 0x97
 80085ce:	f7fc fd5b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x98,0x0000);	//Frame Cycle Contral.
 80085d2:	2100      	movs	r1, #0
 80085d4:	2098      	movs	r0, #152	; 0x98
 80085d6:	f7fc fd57 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);	//(0x0173)
 80085da:	f240 1173 	movw	r1, #371	; 0x173
 80085de:	2007      	movs	r0, #7
 80085e0:	f7fc fd52 	bl	8005088 <LCD_WriteReg>
 80085e4:	f000 becf 	b.w	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0X9331)//OK |/|/|
 80085e8:	4b74      	ldr	r3, [pc, #464]	; (80087bc <LCD_Init+0x2b84>)
 80085ea:	889b      	ldrh	r3, [r3, #4]
 80085ec:	f249 3231 	movw	r2, #37681	; 0x9331
 80085f0:	4293      	cmp	r3, r2
 80085f2:	f040 80e5 	bne.w	80087c0 <LCD_Init+0x2b88>
	{
		LCD_WriteReg(0x00E7, 0x1014);
 80085f6:	f241 0114 	movw	r1, #4116	; 0x1014
 80085fa:	20e7      	movs	r0, #231	; 0xe7
 80085fc:	f7fc fd44 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0001, 0x0100); // set SS and SM bit
 8008600:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008604:	2001      	movs	r0, #1
 8008606:	f7fc fd3f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200); // set 1 line inversion
 800860a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800860e:	2002      	movs	r0, #2
 8008610:	f7fc fd3a 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0003,(1<<12)|(3<<4)|(1<<3));//65K
 8008614:	f241 0138 	movw	r1, #4152	; 0x1038
 8008618:	2003      	movs	r0, #3
 800861a:	f7fc fd35 	bl	8005088 <LCD_WriteReg>
		//LCD_WriteReg(0x0003, 0x1030); // set GRAM write direction and BGR=1.
		LCD_WriteReg(0x0008, 0x0202); // set the back porch and front porch
 800861e:	f240 2102 	movw	r1, #514	; 0x202
 8008622:	2008      	movs	r0, #8
 8008624:	f7fc fd30 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0009, 0x0000); // set non-display area refresh cycle ISC[3:0]
 8008628:	2100      	movs	r1, #0
 800862a:	2009      	movs	r0, #9
 800862c:	f7fc fd2c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000A, 0x0000); // FMARK function
 8008630:	2100      	movs	r1, #0
 8008632:	200a      	movs	r0, #10
 8008634:	f7fc fd28 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000); // RGB interface setting
 8008638:	2100      	movs	r1, #0
 800863a:	200c      	movs	r0, #12
 800863c:	f7fc fd24 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000D, 0x0000); // Frame marker Position
 8008640:	2100      	movs	r1, #0
 8008642:	200d      	movs	r0, #13
 8008644:	f7fc fd20 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000); // RGB interface polarity
 8008648:	2100      	movs	r1, #0
 800864a:	200f      	movs	r0, #15
 800864c:	f7fc fd1c 	bl	8005088 <LCD_WriteReg>
		//*************Power On sequence ****************//
		LCD_WriteReg(0x0010, 0x0000); // SAP, BT[3:0], AP, DSTB, SLP, STB
 8008650:	2100      	movs	r1, #0
 8008652:	2010      	movs	r0, #16
 8008654:	f7fc fd18 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0007); // DC1[2:0], DC0[2:0], VC[2:0]
 8008658:	2107      	movs	r1, #7
 800865a:	2011      	movs	r0, #17
 800865c:	f7fc fd14 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x0000); // VREG1OUT voltage
 8008660:	2100      	movs	r1, #0
 8008662:	2012      	movs	r0, #18
 8008664:	f7fc fd10 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0000); // VDV[4:0] for VCOM amplitude
 8008668:	2100      	movs	r1, #0
 800866a:	2013      	movs	r0, #19
 800866c:	f7fc fd0c 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(200); // Dis-charge capacitor power voltage
 8008670:	20c8      	movs	r0, #200	; 0xc8
 8008672:	f001 fa15 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0010, 0x1690); // SAP, BT[3:0], AP, DSTB, SLP, STB
 8008676:	f241 6190 	movw	r1, #5776	; 0x1690
 800867a:	2010      	movs	r0, #16
 800867c:	f7fc fd04 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011, 0x0227); // DC1[2:0], DC0[2:0], VC[2:0]
 8008680:	f240 2127 	movw	r1, #551	; 0x227
 8008684:	2011      	movs	r0, #17
 8008686:	f7fc fcff 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 800868a:	2032      	movs	r0, #50	; 0x32
 800868c:	f001 fa08 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0012, 0x000C); // Internal reference voltage= Vci;
 8008690:	210c      	movs	r1, #12
 8008692:	2012      	movs	r0, #18
 8008694:	f7fc fcf8 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 8008698:	2032      	movs	r0, #50	; 0x32
 800869a:	f001 fa01 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0013, 0x0800); // Set VDV[4:0] for VCOM amplitude
 800869e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80086a2:	2013      	movs	r0, #19
 80086a4:	f7fc fcf0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0029, 0x0011); // Set VCM[5:0] for VCOMH
 80086a8:	2111      	movs	r1, #17
 80086aa:	2029      	movs	r0, #41	; 0x29
 80086ac:	f7fc fcec 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x002B, 0x000B); // Set Frame Rate
 80086b0:	210b      	movs	r1, #11
 80086b2:	202b      	movs	r0, #43	; 0x2b
 80086b4:	f7fc fce8 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50); // Delay 50ms
 80086b8:	2032      	movs	r0, #50	; 0x32
 80086ba:	f001 f9f1 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0020, 0x0000); // GRAM horizontal Address
 80086be:	2100      	movs	r1, #0
 80086c0:	2020      	movs	r0, #32
 80086c2:	f7fc fce1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x013f); // GRAM Vertical Address
 80086c6:	f240 113f 	movw	r1, #319	; 0x13f
 80086ca:	2021      	movs	r0, #33	; 0x21
 80086cc:	f7fc fcdc 	bl	8005088 <LCD_WriteReg>
		// ----------- Adjust the Gamma Curve ----------//
		LCD_WriteReg(0x0030, 0x0000);
 80086d0:	2100      	movs	r1, #0
 80086d2:	2030      	movs	r0, #48	; 0x30
 80086d4:	f7fc fcd8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0031, 0x0106);
 80086d8:	f44f 7183 	mov.w	r1, #262	; 0x106
 80086dc:	2031      	movs	r0, #49	; 0x31
 80086de:	f7fc fcd3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0032, 0x0000);
 80086e2:	2100      	movs	r1, #0
 80086e4:	2032      	movs	r0, #50	; 0x32
 80086e6:	f7fc fccf 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0035, 0x0204);
 80086ea:	f44f 7101 	mov.w	r1, #516	; 0x204
 80086ee:	2035      	movs	r0, #53	; 0x35
 80086f0:	f7fc fcca 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0036, 0x160A);
 80086f4:	f241 610a 	movw	r1, #5642	; 0x160a
 80086f8:	2036      	movs	r0, #54	; 0x36
 80086fa:	f7fc fcc5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0037, 0x0707);
 80086fe:	f240 7107 	movw	r1, #1799	; 0x707
 8008702:	2037      	movs	r0, #55	; 0x37
 8008704:	f7fc fcc0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0038, 0x0106);
 8008708:	f44f 7183 	mov.w	r1, #262	; 0x106
 800870c:	2038      	movs	r0, #56	; 0x38
 800870e:	f7fc fcbb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0039, 0x0707);
 8008712:	f240 7107 	movw	r1, #1799	; 0x707
 8008716:	2039      	movs	r0, #57	; 0x39
 8008718:	f7fc fcb6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x003C, 0x0402);
 800871c:	f240 4102 	movw	r1, #1026	; 0x402
 8008720:	203c      	movs	r0, #60	; 0x3c
 8008722:	f7fc fcb1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x003D, 0x0C0F);
 8008726:	f640 410f 	movw	r1, #3087	; 0xc0f
 800872a:	203d      	movs	r0, #61	; 0x3d
 800872c:	f7fc fcac 	bl	8005088 <LCD_WriteReg>
		//------------------ Set GRAM area ---------------//
		LCD_WriteReg(0x0050, 0x0000); // Horizontal GRAM Start Address
 8008730:	2100      	movs	r1, #0
 8008732:	2050      	movs	r0, #80	; 0x50
 8008734:	f7fc fca8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0x00EF); // Horizontal GRAM End Address
 8008738:	21ef      	movs	r1, #239	; 0xef
 800873a:	2051      	movs	r0, #81	; 0x51
 800873c:	f7fc fca4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000); // Vertical GRAM Start Address
 8008740:	2100      	movs	r1, #0
 8008742:	2052      	movs	r0, #82	; 0x52
 8008744:	f7fc fca0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F); // Vertical GRAM Start Address
 8008748:	f240 113f 	movw	r1, #319	; 0x13f
 800874c:	2053      	movs	r0, #83	; 0x53
 800874e:	f7fc fc9b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0060, 0x2700); // Gate Scan Line
 8008752:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008756:	2060      	movs	r0, #96	; 0x60
 8008758:	f7fc fc96 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0001); // NDL,VLE, REV
 800875c:	2101      	movs	r1, #1
 800875e:	2061      	movs	r0, #97	; 0x61
 8008760:	f7fc fc92 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000); // set scrolling line
 8008764:	2100      	movs	r1, #0
 8008766:	206a      	movs	r0, #106	; 0x6a
 8008768:	f7fc fc8e 	bl	8005088 <LCD_WriteReg>
		//-------------- Partial Display Control ---------//
		LCD_WriteReg(0x0080, 0x0000);
 800876c:	2100      	movs	r1, #0
 800876e:	2080      	movs	r0, #128	; 0x80
 8008770:	f7fc fc8a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0081, 0x0000);
 8008774:	2100      	movs	r1, #0
 8008776:	2081      	movs	r0, #129	; 0x81
 8008778:	f7fc fc86 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0082, 0x0000);
 800877c:	2100      	movs	r1, #0
 800877e:	2082      	movs	r0, #130	; 0x82
 8008780:	f7fc fc82 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0083, 0x0000);
 8008784:	2100      	movs	r1, #0
 8008786:	2083      	movs	r0, #131	; 0x83
 8008788:	f7fc fc7e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0084, 0x0000);
 800878c:	2100      	movs	r1, #0
 800878e:	2084      	movs	r0, #132	; 0x84
 8008790:	f7fc fc7a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0085, 0x0000);
 8008794:	2100      	movs	r1, #0
 8008796:	2085      	movs	r0, #133	; 0x85
 8008798:	f7fc fc76 	bl	8005088 <LCD_WriteReg>
		//-------------- Panel Control -------------------//
		LCD_WriteReg(0x0090, 0x0010);
 800879c:	2110      	movs	r1, #16
 800879e:	2090      	movs	r0, #144	; 0x90
 80087a0:	f7fc fc72 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0092, 0x0600);
 80087a4:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80087a8:	2092      	movs	r0, #146	; 0x92
 80087aa:	f7fc fc6d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0133); // 262K color and display ON
 80087ae:	f240 1133 	movw	r1, #307	; 0x133
 80087b2:	2007      	movs	r0, #7
 80087b4:	f7fc fc68 	bl	8005088 <LCD_WriteReg>
 80087b8:	f000 bde5 	b.w	8009386 <LCD_Init+0x374e>
 80087bc:	20003ca8 	.word	0x20003ca8
	}else if(lcddev.id==0x5408)
 80087c0:	4be2      	ldr	r3, [pc, #904]	; (8008b4c <LCD_Init+0x2f14>)
 80087c2:	889b      	ldrh	r3, [r3, #4]
 80087c4:	f245 4208 	movw	r2, #21512	; 0x5408
 80087c8:	4293      	cmp	r3, r2
 80087ca:	f040 80a3 	bne.w	8008914 <LCD_Init+0x2cdc>
	{
		LCD_WriteReg(0x01,0x0100);
 80087ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80087d2:	2001      	movs	r0, #1
 80087d4:	f7fc fc58 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x02,0x0700);//LCD Driving Waveform Contral
 80087d8:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80087dc:	2002      	movs	r0, #2
 80087de:	f7fc fc53 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x03,0x1030);//Entry Mode
 80087e2:	f241 0130 	movw	r1, #4144	; 0x1030
 80087e6:	2003      	movs	r0, #3
 80087e8:	f7fc fc4e 	bl	8005088 <LCD_WriteReg>
		//
		//Normal Mode(Window Mode disable)
		//RGB
		//1628
		LCD_WriteReg(0x04,0x0000); //Scalling Control register
 80087ec:	2100      	movs	r1, #0
 80087ee:	2004      	movs	r0, #4
 80087f0:	f7fc fc4a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x08,0x0207); //Display Control 2
 80087f4:	f240 2107 	movw	r1, #519	; 0x207
 80087f8:	2008      	movs	r0, #8
 80087fa:	f7fc fc45 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x09,0x0000); //Display Control 3
 80087fe:	2100      	movs	r1, #0
 8008800:	2009      	movs	r0, #9
 8008802:	f7fc fc41 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0A,0x0000); //Frame Cycle Control
 8008806:	2100      	movs	r1, #0
 8008808:	200a      	movs	r0, #10
 800880a:	f7fc fc3d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0C,0x0000); //External Display Interface Control 1
 800880e:	2100      	movs	r1, #0
 8008810:	200c      	movs	r0, #12
 8008812:	f7fc fc39 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0D,0x0000); //Frame Maker Position
 8008816:	2100      	movs	r1, #0
 8008818:	200d      	movs	r0, #13
 800881a:	f7fc fc35 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0F,0x0000); //External Display Interface Control 2
 800881e:	2100      	movs	r1, #0
 8008820:	200f      	movs	r0, #15
 8008822:	f7fc fc31 	bl	8005088 <LCD_WriteReg>
 		HAL_Delay(20);
 8008826:	2014      	movs	r0, #20
 8008828:	f001 f93a 	bl	8009aa0 <HAL_Delay>
		//TFT 14
		LCD_WriteReg(0x10,0x16B0); //0x14B0 //Power Control 1
 800882c:	f241 61b0 	movw	r1, #5808	; 0x16b0
 8008830:	2010      	movs	r0, #16
 8008832:	f7fc fc29 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x11,0x0001); //0x0007 //Power Control 2
 8008836:	2101      	movs	r1, #1
 8008838:	2011      	movs	r0, #17
 800883a:	f7fc fc25 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x17,0x0001); //0x0000 //Power Control 3
 800883e:	2101      	movs	r1, #1
 8008840:	2017      	movs	r0, #23
 8008842:	f7fc fc21 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x12,0x0138); //0x013B //Power Control 4
 8008846:	f44f 719c 	mov.w	r1, #312	; 0x138
 800884a:	2012      	movs	r0, #18
 800884c:	f7fc fc1c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x13,0x0800); //0x0800 //Power Control 5
 8008850:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008854:	2013      	movs	r0, #19
 8008856:	f7fc fc17 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x29,0x0009); //NVM read data 2
 800885a:	2109      	movs	r1, #9
 800885c:	2029      	movs	r0, #41	; 0x29
 800885e:	f7fc fc13 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x2a,0x0009); //NVM read data 3
 8008862:	2109      	movs	r1, #9
 8008864:	202a      	movs	r0, #42	; 0x2a
 8008866:	f7fc fc0f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0xa4,0x0000);
 800886a:	2100      	movs	r1, #0
 800886c:	20a4      	movs	r0, #164	; 0xa4
 800886e:	f7fc fc0b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x50,0x0000); //X
 8008872:	2100      	movs	r1, #0
 8008874:	2050      	movs	r0, #80	; 0x50
 8008876:	f7fc fc07 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x51,0x00EF); //X
 800887a:	21ef      	movs	r1, #239	; 0xef
 800887c:	2051      	movs	r0, #81	; 0x51
 800887e:	f7fc fc03 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x52,0x0000); //Y
 8008882:	2100      	movs	r1, #0
 8008884:	2052      	movs	r0, #82	; 0x52
 8008886:	f7fc fbff 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x53,0x013F); //Y
 800888a:	f240 113f 	movw	r1, #319	; 0x13f
 800888e:	2053      	movs	r0, #83	; 0x53
 8008890:	f7fc fbfa 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x60,0x2700); //Driver Output Control
 8008894:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008898:	2060      	movs	r0, #96	; 0x60
 800889a:	f7fc fbf5 	bl	8005088 <LCD_WriteReg>
		//
		LCD_WriteReg(0x61,0x0001); //Driver Output Control
 800889e:	2101      	movs	r1, #1
 80088a0:	2061      	movs	r0, #97	; 0x61
 80088a2:	f7fc fbf1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x6A,0x0000); //Vertical Scroll Control
 80088a6:	2100      	movs	r1, #0
 80088a8:	206a      	movs	r0, #106	; 0x6a
 80088aa:	f7fc fbed 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x80,0x0000); //Display Position  Partial Display 1
 80088ae:	2100      	movs	r1, #0
 80088b0:	2080      	movs	r0, #128	; 0x80
 80088b2:	f7fc fbe9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x81,0x0000); //RAM Address Start  Partial Display 1
 80088b6:	2100      	movs	r1, #0
 80088b8:	2081      	movs	r0, #129	; 0x81
 80088ba:	f7fc fbe5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x82,0x0000); //RAM address End - Partial Display 1
 80088be:	2100      	movs	r1, #0
 80088c0:	2082      	movs	r0, #130	; 0x82
 80088c2:	f7fc fbe1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x83,0x0000); //Display Position  Partial Display 2
 80088c6:	2100      	movs	r1, #0
 80088c8:	2083      	movs	r0, #131	; 0x83
 80088ca:	f7fc fbdd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x84,0x0000); //RAM Address Start  Partial Display 2
 80088ce:	2100      	movs	r1, #0
 80088d0:	2084      	movs	r0, #132	; 0x84
 80088d2:	f7fc fbd9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x85,0x0000); //RAM address End  Partail Display2
 80088d6:	2100      	movs	r1, #0
 80088d8:	2085      	movs	r0, #133	; 0x85
 80088da:	f7fc fbd5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x90,0x0013); //Frame Cycle Control
 80088de:	2113      	movs	r1, #19
 80088e0:	2090      	movs	r0, #144	; 0x90
 80088e2:	f7fc fbd1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x92,0x0000);  //Panel Interface Control 2
 80088e6:	2100      	movs	r1, #0
 80088e8:	2092      	movs	r0, #146	; 0x92
 80088ea:	f7fc fbcd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x93,0x0003); //Panel Interface control 3
 80088ee:	2103      	movs	r1, #3
 80088f0:	2093      	movs	r0, #147	; 0x93
 80088f2:	f7fc fbc9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x95,0x0110);  //Frame Cycle Control
 80088f6:	f44f 7188 	mov.w	r1, #272	; 0x110
 80088fa:	2095      	movs	r0, #149	; 0x95
 80088fc:	f7fc fbc4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x07,0x0173);
 8008900:	f240 1173 	movw	r1, #371	; 0x173
 8008904:	2007      	movs	r0, #7
 8008906:	f7fc fbbf 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(50);
 800890a:	2032      	movs	r0, #50	; 0x32
 800890c:	f001 f8c8 	bl	8009aa0 <HAL_Delay>
 8008910:	f000 bd39 	b.w	8009386 <LCD_Init+0x374e>
	}
	else if(lcddev.id==0x1505)//OK
 8008914:	4b8d      	ldr	r3, [pc, #564]	; (8008b4c <LCD_Init+0x2f14>)
 8008916:	889b      	ldrh	r3, [r3, #4]
 8008918:	f241 5205 	movw	r2, #5381	; 0x1505
 800891c:	4293      	cmp	r3, r2
 800891e:	f040 8117 	bne.w	8008b50 <LCD_Init+0x2f18>
	{
		// second release on 3/5  ,luminance is acceptable,water wave appear during camera preview
        LCD_WriteReg(0x0007,0x0000);
 8008922:	2100      	movs	r1, #0
 8008924:	2007      	movs	r0, #7
 8008926:	f7fc fbaf 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 800892a:	2032      	movs	r0, #50	; 0x32
 800892c:	f001 f8b8 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0012,0x011C);//0x011A   why need to set several times?
 8008930:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8008934:	2012      	movs	r0, #18
 8008936:	f7fc fba7 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x00A4,0x0001);//NVM
 800893a:	2101      	movs	r1, #1
 800893c:	20a4      	movs	r0, #164	; 0xa4
 800893e:	f7fc fba3 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0008,0x000F);
 8008942:	210f      	movs	r1, #15
 8008944:	2008      	movs	r0, #8
 8008946:	f7fc fb9f 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000A,0x0008);
 800894a:	2108      	movs	r1, #8
 800894c:	200a      	movs	r0, #10
 800894e:	f7fc fb9b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000D,0x0008);
 8008952:	2108      	movs	r1, #8
 8008954:	200d      	movs	r0, #13
 8008956:	f7fc fb97 	bl	8005088 <LCD_WriteReg>
  		//
        LCD_WriteReg(0x0030,0x0707);
 800895a:	f240 7107 	movw	r1, #1799	; 0x707
 800895e:	2030      	movs	r0, #48	; 0x30
 8008960:	f7fc fb92 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0031,0x0007); //0x0707
 8008964:	2107      	movs	r1, #7
 8008966:	2031      	movs	r0, #49	; 0x31
 8008968:	f7fc fb8e 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0032,0x0603);
 800896c:	f240 6103 	movw	r1, #1539	; 0x603
 8008970:	2032      	movs	r0, #50	; 0x32
 8008972:	f7fc fb89 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0033,0x0700);
 8008976:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 800897a:	2033      	movs	r0, #51	; 0x33
 800897c:	f7fc fb84 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0034,0x0202);
 8008980:	f240 2102 	movw	r1, #514	; 0x202
 8008984:	2034      	movs	r0, #52	; 0x34
 8008986:	f7fc fb7f 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0035,0x0002); //?0x0606
 800898a:	2102      	movs	r1, #2
 800898c:	2035      	movs	r0, #53	; 0x35
 800898e:	f7fc fb7b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0036,0x1F0F);
 8008992:	f641 710f 	movw	r1, #7951	; 0x1f0f
 8008996:	2036      	movs	r0, #54	; 0x36
 8008998:	f7fc fb76 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0037,0x0707); //0x0f0f  0x0105
 800899c:	f240 7107 	movw	r1, #1799	; 0x707
 80089a0:	2037      	movs	r0, #55	; 0x37
 80089a2:	f7fc fb71 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0038,0x0000);
 80089a6:	2100      	movs	r1, #0
 80089a8:	2038      	movs	r0, #56	; 0x38
 80089aa:	f7fc fb6d 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0039,0x0000);
 80089ae:	2100      	movs	r1, #0
 80089b0:	2039      	movs	r0, #57	; 0x39
 80089b2:	f7fc fb69 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003A,0x0707);
 80089b6:	f240 7107 	movw	r1, #1799	; 0x707
 80089ba:	203a      	movs	r0, #58	; 0x3a
 80089bc:	f7fc fb64 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003B,0x0000); //0x0303
 80089c0:	2100      	movs	r1, #0
 80089c2:	203b      	movs	r0, #59	; 0x3b
 80089c4:	f7fc fb60 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003C,0x0007); //?0x0707
 80089c8:	2107      	movs	r1, #7
 80089ca:	203c      	movs	r0, #60	; 0x3c
 80089cc:	f7fc fb5c 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x003D,0x0000); //0x1313//0x1f08
 80089d0:	2100      	movs	r1, #0
 80089d2:	203d      	movs	r0, #61	; 0x3d
 80089d4:	f7fc fb58 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 80089d8:	2032      	movs	r0, #50	; 0x32
 80089da:	f001 f861 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0007,0x0001);
 80089de:	2101      	movs	r1, #1
 80089e0:	2007      	movs	r0, #7
 80089e2:	f7fc fb51 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0017,0x0001);//
 80089e6:	2101      	movs	r1, #1
 80089e8:	2017      	movs	r0, #23
 80089ea:	f7fc fb4d 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(50);
 80089ee:	2032      	movs	r0, #50	; 0x32
 80089f0:	f001 f856 	bl	8009aa0 <HAL_Delay>
  		//
        LCD_WriteReg(0x0010,0x17A0);
 80089f4:	f44f 51bd 	mov.w	r1, #6048	; 0x17a0
 80089f8:	2010      	movs	r0, #16
 80089fa:	f7fc fb45 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0011,0x0217);//reference voltage VC[2:0]   Vciout = 1.00*Vcivl
 80089fe:	f240 2117 	movw	r1, #535	; 0x217
 8008a02:	2011      	movs	r0, #17
 8008a04:	f7fc fb40 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x011E);//0x011c  //Vreg1out = Vcilvl*1.80   is it the same as Vgama1out ?
 8008a08:	f44f 718f 	mov.w	r1, #286	; 0x11e
 8008a0c:	2012      	movs	r0, #18
 8008a0e:	f7fc fb3b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0013,0x0F00);//VDV[4:0]-->VCOM Amplitude VcomL = VcomH - Vcom Ampl
 8008a12:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8008a16:	2013      	movs	r0, #19
 8008a18:	f7fc fb36 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x002A,0x0000);
 8008a1c:	2100      	movs	r1, #0
 8008a1e:	202a      	movs	r0, #42	; 0x2a
 8008a20:	f7fc fb32 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0029,0x000A);//0x0001F  Vcomh = VCM1[4:0]*Vreg1out    gate source voltage??
 8008a24:	210a      	movs	r1, #10
 8008a26:	2029      	movs	r0, #41	; 0x29
 8008a28:	f7fc fb2e 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0012,0x013E);// 0x013C  power supply on
 8008a2c:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8008a30:	2012      	movs	r0, #18
 8008a32:	f7fc fb29 	bl	8005088 <LCD_WriteReg>
        //Coordinates Control//
        LCD_WriteReg(0x0050,0x0000);//0x0e00
 8008a36:	2100      	movs	r1, #0
 8008a38:	2050      	movs	r0, #80	; 0x50
 8008a3a:	f7fc fb25 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0051,0x00EF);
 8008a3e:	21ef      	movs	r1, #239	; 0xef
 8008a40:	2051      	movs	r0, #81	; 0x51
 8008a42:	f7fc fb21 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0052,0x0000);
 8008a46:	2100      	movs	r1, #0
 8008a48:	2052      	movs	r0, #82	; 0x52
 8008a4a:	f7fc fb1d 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0053,0x013F);
 8008a4e:	f240 113f 	movw	r1, #319	; 0x13f
 8008a52:	2053      	movs	r0, #83	; 0x53
 8008a54:	f7fc fb18 	bl	8005088 <LCD_WriteReg>
    	//Pannel Image Control//
        LCD_WriteReg(0x0060,0x2700);
 8008a58:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008a5c:	2060      	movs	r0, #96	; 0x60
 8008a5e:	f7fc fb13 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0061,0x0001);
 8008a62:	2101      	movs	r1, #1
 8008a64:	2061      	movs	r0, #97	; 0x61
 8008a66:	f7fc fb0f 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x006A,0x0000);
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	206a      	movs	r0, #106	; 0x6a
 8008a6e:	f7fc fb0b 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0080,0x0000);
 8008a72:	2100      	movs	r1, #0
 8008a74:	2080      	movs	r0, #128	; 0x80
 8008a76:	f7fc fb07 	bl	8005088 <LCD_WriteReg>
    	//Partial Image Control//
        LCD_WriteReg(0x0081,0x0000);
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	2081      	movs	r0, #129	; 0x81
 8008a7e:	f7fc fb03 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0082,0x0000);
 8008a82:	2100      	movs	r1, #0
 8008a84:	2082      	movs	r0, #130	; 0x82
 8008a86:	f7fc faff 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0083,0x0000);
 8008a8a:	2100      	movs	r1, #0
 8008a8c:	2083      	movs	r0, #131	; 0x83
 8008a8e:	f7fc fafb 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0084,0x0000);
 8008a92:	2100      	movs	r1, #0
 8008a94:	2084      	movs	r0, #132	; 0x84
 8008a96:	f7fc faf7 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0085,0x0000);
 8008a9a:	2100      	movs	r1, #0
 8008a9c:	2085      	movs	r0, #133	; 0x85
 8008a9e:	f7fc faf3 	bl	8005088 <LCD_WriteReg>
  		//Panel Interface Control//
        LCD_WriteReg(0x0090,0x0013);//0x0010 frenqucy
 8008aa2:	2113      	movs	r1, #19
 8008aa4:	2090      	movs	r0, #144	; 0x90
 8008aa6:	f7fc faef 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0092,0x0300);
 8008aaa:	f44f 7140 	mov.w	r1, #768	; 0x300
 8008aae:	2092      	movs	r0, #146	; 0x92
 8008ab0:	f7fc faea 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0093,0x0005);
 8008ab4:	2105      	movs	r1, #5
 8008ab6:	2093      	movs	r0, #147	; 0x93
 8008ab8:	f7fc fae6 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0095,0x0000);
 8008abc:	2100      	movs	r1, #0
 8008abe:	2095      	movs	r0, #149	; 0x95
 8008ac0:	f7fc fae2 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0097,0x0000);
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	2097      	movs	r0, #151	; 0x97
 8008ac8:	f7fc fade 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0098,0x0000);
 8008acc:	2100      	movs	r1, #0
 8008ace:	2098      	movs	r0, #152	; 0x98
 8008ad0:	f7fc fada 	bl	8005088 <LCD_WriteReg>

        LCD_WriteReg(0x0001,0x0100);
 8008ad4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008ad8:	2001      	movs	r0, #1
 8008ada:	f7fc fad5 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0002,0x0700);
 8008ade:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8008ae2:	2002      	movs	r0, #2
 8008ae4:	f7fc fad0 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);// ->  ->
 8008ae8:	f241 0138 	movw	r1, #4152	; 0x1038
 8008aec:	2003      	movs	r0, #3
 8008aee:	f7fc facb 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0004,0x0000);
 8008af2:	2100      	movs	r1, #0
 8008af4:	2004      	movs	r0, #4
 8008af6:	f7fc fac7 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000C,0x0000);
 8008afa:	2100      	movs	r1, #0
 8008afc:	200c      	movs	r0, #12
 8008afe:	f7fc fac3 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x000F,0x0000);
 8008b02:	2100      	movs	r1, #0
 8008b04:	200f      	movs	r0, #15
 8008b06:	f7fc fabf 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0020,0x0000);
 8008b0a:	2100      	movs	r1, #0
 8008b0c:	2020      	movs	r0, #32
 8008b0e:	f7fc fabb 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0021,0x0000);
 8008b12:	2100      	movs	r1, #0
 8008b14:	2021      	movs	r0, #33	; 0x21
 8008b16:	f7fc fab7 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0007,0x0021);
 8008b1a:	2121      	movs	r1, #33	; 0x21
 8008b1c:	2007      	movs	r0, #7
 8008b1e:	f7fc fab3 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(20);
 8008b22:	2014      	movs	r0, #20
 8008b24:	f000 ffbc 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0007,0x0061);
 8008b28:	2161      	movs	r1, #97	; 0x61
 8008b2a:	2007      	movs	r0, #7
 8008b2c:	f7fc faac 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(20);
 8008b30:	2014      	movs	r0, #20
 8008b32:	f000 ffb5 	bl	8009aa0 <HAL_Delay>
        LCD_WriteReg(0x0007,0x0173);
 8008b36:	f240 1173 	movw	r1, #371	; 0x173
 8008b3a:	2007      	movs	r0, #7
 8008b3c:	f7fc faa4 	bl	8005088 <LCD_WriteReg>
        HAL_Delay(20);
 8008b40:	2014      	movs	r0, #20
 8008b42:	f000 ffad 	bl	8009aa0 <HAL_Delay>
 8008b46:	f000 bc1e 	b.w	8009386 <LCD_Init+0x374e>
 8008b4a:	bf00      	nop
 8008b4c:	20003ca8 	.word	0x20003ca8
	}else if(lcddev.id==0xB505)
 8008b50:	4bef      	ldr	r3, [pc, #956]	; (8008f10 <LCD_Init+0x32d8>)
 8008b52:	889b      	ldrh	r3, [r3, #4]
 8008b54:	f24b 5205 	movw	r2, #46341	; 0xb505
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	f040 8102 	bne.w	8008d62 <LCD_Init+0x312a>
	{
		LCD_WriteReg(0x0000,0x0000);
 8008b5e:	2100      	movs	r1, #0
 8008b60:	2000      	movs	r0, #0
 8008b62:	f7fc fa91 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008b66:	2100      	movs	r1, #0
 8008b68:	2000      	movs	r0, #0
 8008b6a:	f7fc fa8d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008b6e:	2100      	movs	r1, #0
 8008b70:	2000      	movs	r0, #0
 8008b72:	f7fc fa89 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008b76:	2100      	movs	r1, #0
 8008b78:	2000      	movs	r0, #0
 8008b7a:	f7fc fa85 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x00a4,0x0001);
 8008b7e:	2101      	movs	r1, #1
 8008b80:	20a4      	movs	r0, #164	; 0xa4
 8008b82:	f7fc fa81 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008b86:	2014      	movs	r0, #20
 8008b88:	f000 ff8a 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 8008b8c:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008b90:	2060      	movs	r0, #96	; 0x60
 8008b92:	f7fc fa79 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8008b96:	f240 2102 	movw	r1, #514	; 0x202
 8008b9a:	2008      	movs	r0, #8
 8008b9c:	f7fc fa74 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0214);
 8008ba0:	f44f 7105 	mov.w	r1, #532	; 0x214
 8008ba4:	2030      	movs	r0, #48	; 0x30
 8008ba6:	f7fc fa6f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x3715);
 8008baa:	f243 7115 	movw	r1, #14101	; 0x3715
 8008bae:	2031      	movs	r0, #49	; 0x31
 8008bb0:	f7fc fa6a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0604);
 8008bb4:	f240 6104 	movw	r1, #1540	; 0x604
 8008bb8:	2032      	movs	r0, #50	; 0x32
 8008bba:	f7fc fa65 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0e16);
 8008bbe:	f640 6116 	movw	r1, #3606	; 0xe16
 8008bc2:	2033      	movs	r0, #51	; 0x33
 8008bc4:	f7fc fa60 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x2211);
 8008bc8:	f242 2111 	movw	r1, #8721	; 0x2211
 8008bcc:	2034      	movs	r0, #52	; 0x34
 8008bce:	f7fc fa5b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x1500);
 8008bd2:	f44f 51a8 	mov.w	r1, #5376	; 0x1500
 8008bd6:	2035      	movs	r0, #53	; 0x35
 8008bd8:	f7fc fa56 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x8507);
 8008bdc:	f248 5107 	movw	r1, #34055	; 0x8507
 8008be0:	2036      	movs	r0, #54	; 0x36
 8008be2:	f7fc fa51 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x1407);
 8008be6:	f241 4107 	movw	r1, #5127	; 0x1407
 8008bea:	2037      	movs	r0, #55	; 0x37
 8008bec:	f7fc fa4c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x1403);
 8008bf0:	f241 4103 	movw	r1, #5123	; 0x1403
 8008bf4:	2038      	movs	r0, #56	; 0x38
 8008bf6:	f7fc fa47 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0020);
 8008bfa:	2120      	movs	r1, #32
 8008bfc:	2039      	movs	r0, #57	; 0x39
 8008bfe:	f7fc fa43 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x0090,0x001a);
 8008c02:	211a      	movs	r1, #26
 8008c04:	2090      	movs	r0, #144	; 0x90
 8008c06:	f7fc fa3f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0010,0x0000);
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	2010      	movs	r0, #16
 8008c0e:	f7fc fa3b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0007);
 8008c12:	2107      	movs	r1, #7
 8008c14:	2011      	movs	r0, #17
 8008c16:	f7fc fa37 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0012,0x0000);
 8008c1a:	2100      	movs	r1, #0
 8008c1c:	2012      	movs	r0, #18
 8008c1e:	f7fc fa33 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0013,0x0000);
 8008c22:	2100      	movs	r1, #0
 8008c24:	2013      	movs	r0, #19
 8008c26:	f7fc fa2f 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008c2a:	2014      	movs	r0, #20
 8008c2c:	f000 ff38 	bl	8009aa0 <HAL_Delay>

		LCD_WriteReg(0x0010,0x0730);
 8008c30:	f44f 61e6 	mov.w	r1, #1840	; 0x730
 8008c34:	2010      	movs	r0, #16
 8008c36:	f7fc fa27 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0137);
 8008c3a:	f240 1137 	movw	r1, #311	; 0x137
 8008c3e:	2011      	movs	r0, #17
 8008c40:	f7fc fa22 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008c44:	2014      	movs	r0, #20
 8008c46:	f000 ff2b 	bl	8009aa0 <HAL_Delay>

		LCD_WriteReg(0x0012,0x01b8);
 8008c4a:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8008c4e:	2012      	movs	r0, #18
 8008c50:	f7fc fa1a 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008c54:	2014      	movs	r0, #20
 8008c56:	f000 ff23 	bl	8009aa0 <HAL_Delay>

		LCD_WriteReg(0x0013,0x0f00);
 8008c5a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8008c5e:	2013      	movs	r0, #19
 8008c60:	f7fc fa12 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x002a,0x0080);
 8008c64:	2180      	movs	r1, #128	; 0x80
 8008c66:	202a      	movs	r0, #42	; 0x2a
 8008c68:	f7fc fa0e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0029,0x0048);
 8008c6c:	2148      	movs	r1, #72	; 0x48
 8008c6e:	2029      	movs	r0, #41	; 0x29
 8008c70:	f7fc fa0a 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008c74:	2014      	movs	r0, #20
 8008c76:	f000 ff13 	bl	8009aa0 <HAL_Delay>

		LCD_WriteReg(0x0001,0x0100);
 8008c7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008c7e:	2001      	movs	r0, #1
 8008c80:	f7fc fa02 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0002,0x0700);
 8008c84:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8008c88:	2002      	movs	r0, #2
 8008c8a:	f7fc f9fd 	bl	8005088 <LCD_WriteReg>
        LCD_WriteReg(0x0003,0x1038);// ->  ->
 8008c8e:	f241 0138 	movw	r1, #4152	; 0x1038
 8008c92:	2003      	movs	r0, #3
 8008c94:	f7fc f9f8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0202);
 8008c98:	f240 2102 	movw	r1, #514	; 0x202
 8008c9c:	2008      	movs	r0, #8
 8008c9e:	f7fc f9f3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000a,0x0000);
 8008ca2:	2100      	movs	r1, #0
 8008ca4:	200a      	movs	r0, #10
 8008ca6:	f7fc f9ef 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000c,0x0000);
 8008caa:	2100      	movs	r1, #0
 8008cac:	200c      	movs	r0, #12
 8008cae:	f7fc f9eb 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000d,0x0000);
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	200d      	movs	r0, #13
 8008cb6:	f7fc f9e7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000e,0x0030);
 8008cba:	2130      	movs	r1, #48	; 0x30
 8008cbc:	200e      	movs	r0, #14
 8008cbe:	f7fc f9e3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0050,0x0000);
 8008cc2:	2100      	movs	r1, #0
 8008cc4:	2050      	movs	r0, #80	; 0x50
 8008cc6:	f7fc f9df 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0051,0x00ef);
 8008cca:	21ef      	movs	r1, #239	; 0xef
 8008ccc:	2051      	movs	r0, #81	; 0x51
 8008cce:	f7fc f9db 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0052,0x0000);
 8008cd2:	2100      	movs	r1, #0
 8008cd4:	2052      	movs	r0, #82	; 0x52
 8008cd6:	f7fc f9d7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0053,0x013f);
 8008cda:	f240 113f 	movw	r1, #319	; 0x13f
 8008cde:	2053      	movs	r0, #83	; 0x53
 8008ce0:	f7fc f9d2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0060,0x2700);
 8008ce4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008ce8:	2060      	movs	r0, #96	; 0x60
 8008cea:	f7fc f9cd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0061,0x0001);
 8008cee:	2101      	movs	r1, #1
 8008cf0:	2061      	movs	r0, #97	; 0x61
 8008cf2:	f7fc f9c9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x006a,0x0000);
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	206a      	movs	r0, #106	; 0x6a
 8008cfa:	f7fc f9c5 	bl	8005088 <LCD_WriteReg>
		//LCD_WriteReg(0x0080,0x0000);
		//LCD_WriteReg(0x0081,0x0000);
		LCD_WriteReg(0x0090,0X0011);
 8008cfe:	2111      	movs	r1, #17
 8008d00:	2090      	movs	r0, #144	; 0x90
 8008d02:	f7fc f9c1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0600);
 8008d06:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008d0a:	2092      	movs	r0, #146	; 0x92
 8008d0c:	f7fc f9bc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0093,0x0402);
 8008d10:	f240 4102 	movw	r1, #1026	; 0x402
 8008d14:	2093      	movs	r0, #147	; 0x93
 8008d16:	f7fc f9b7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0094,0x0002);
 8008d1a:	2102      	movs	r1, #2
 8008d1c:	2094      	movs	r0, #148	; 0x94
 8008d1e:	f7fc f9b3 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008d22:	2014      	movs	r0, #20
 8008d24:	f000 febc 	bl	8009aa0 <HAL_Delay>

		LCD_WriteReg(0x0007,0x0001);
 8008d28:	2101      	movs	r1, #1
 8008d2a:	2007      	movs	r0, #7
 8008d2c:	f7fc f9ac 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008d30:	2014      	movs	r0, #20
 8008d32:	f000 feb5 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0007,0x0061);
 8008d36:	2161      	movs	r1, #97	; 0x61
 8008d38:	2007      	movs	r0, #7
 8008d3a:	f7fc f9a5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0007,0x0173);
 8008d3e:	f240 1173 	movw	r1, #371	; 0x173
 8008d42:	2007      	movs	r0, #7
 8008d44:	f7fc f9a0 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x0020,0x0000);
 8008d48:	2100      	movs	r1, #0
 8008d4a:	2020      	movs	r0, #32
 8008d4c:	f7fc f99c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0021,0x0000);
 8008d50:	2100      	movs	r1, #0
 8008d52:	2021      	movs	r0, #33	; 0x21
 8008d54:	f7fc f998 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x00,0x22);
 8008d58:	2122      	movs	r1, #34	; 0x22
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f7fc f994 	bl	8005088 <LCD_WriteReg>
 8008d60:	e311      	b.n	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0xC505)
 8008d62:	4b6b      	ldr	r3, [pc, #428]	; (8008f10 <LCD_Init+0x32d8>)
 8008d64:	889b      	ldrh	r3, [r3, #4]
 8008d66:	f24c 5205 	movw	r2, #50437	; 0xc505
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	f040 80d2 	bne.w	8008f14 <LCD_Init+0x32dc>
	{
		LCD_WriteReg(0x0000,0x0000);
 8008d70:	2100      	movs	r1, #0
 8008d72:	2000      	movs	r0, #0
 8008d74:	f7fc f988 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008d78:	2100      	movs	r1, #0
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	f7fc f984 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008d80:	2014      	movs	r0, #20
 8008d82:	f000 fe8d 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0000,0x0000);
 8008d86:	2100      	movs	r1, #0
 8008d88:	2000      	movs	r0, #0
 8008d8a:	f7fc f97d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008d8e:	2100      	movs	r1, #0
 8008d90:	2000      	movs	r0, #0
 8008d92:	f7fc f979 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008d96:	2100      	movs	r1, #0
 8008d98:	2000      	movs	r0, #0
 8008d9a:	f7fc f975 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0000,0x0000);
 8008d9e:	2100      	movs	r1, #0
 8008da0:	2000      	movs	r0, #0
 8008da2:	f7fc f971 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0x00a4,0x0001);
 8008da6:	2101      	movs	r1, #1
 8008da8:	20a4      	movs	r0, #164	; 0xa4
 8008daa:	f7fc f96d 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008dae:	2014      	movs	r0, #20
 8008db0:	f000 fe76 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0060,0x2700);
 8008db4:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 8008db8:	2060      	movs	r0, #96	; 0x60
 8008dba:	f7fc f965 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0008,0x0806);
 8008dbe:	f640 0106 	movw	r1, #2054	; 0x806
 8008dc2:	2008      	movs	r0, #8
 8008dc4:	f7fc f960 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x0030,0x0703);//gamma setting
 8008dc8:	f240 7103 	movw	r1, #1795	; 0x703
 8008dcc:	2030      	movs	r0, #48	; 0x30
 8008dce:	f7fc f95b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0031,0x0001);
 8008dd2:	2101      	movs	r1, #1
 8008dd4:	2031      	movs	r0, #49	; 0x31
 8008dd6:	f7fc f957 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0032,0x0004);
 8008dda:	2104      	movs	r1, #4
 8008ddc:	2032      	movs	r0, #50	; 0x32
 8008dde:	f7fc f953 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0033,0x0102);
 8008de2:	f44f 7181 	mov.w	r1, #258	; 0x102
 8008de6:	2033      	movs	r0, #51	; 0x33
 8008de8:	f7fc f94e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0034,0x0300);
 8008dec:	f44f 7140 	mov.w	r1, #768	; 0x300
 8008df0:	2034      	movs	r0, #52	; 0x34
 8008df2:	f7fc f949 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0035,0x0103);
 8008df6:	f240 1103 	movw	r1, #259	; 0x103
 8008dfa:	2035      	movs	r0, #53	; 0x35
 8008dfc:	f7fc f944 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0036,0x001F);
 8008e00:	211f      	movs	r1, #31
 8008e02:	2036      	movs	r0, #54	; 0x36
 8008e04:	f7fc f940 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0037,0x0703);
 8008e08:	f240 7103 	movw	r1, #1795	; 0x703
 8008e0c:	2037      	movs	r0, #55	; 0x37
 8008e0e:	f7fc f93b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0038,0x0001);
 8008e12:	2101      	movs	r1, #1
 8008e14:	2038      	movs	r0, #56	; 0x38
 8008e16:	f7fc f937 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0039,0x0004);
 8008e1a:	2104      	movs	r1, #4
 8008e1c:	2039      	movs	r0, #57	; 0x39
 8008e1e:	f7fc f933 	bl	8005088 <LCD_WriteReg>



		LCD_WriteReg(0x0090, 0x0015);	//80Hz
 8008e22:	2115      	movs	r1, #21
 8008e24:	2090      	movs	r0, #144	; 0x90
 8008e26:	f7fc f92f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0010, 0X0410);	//BT,AP
 8008e2a:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8008e2e:	2010      	movs	r0, #16
 8008e30:	f7fc f92a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0011,0x0247);	//DC1,DC0,VC
 8008e34:	f240 2147 	movw	r1, #583	; 0x247
 8008e38:	2011      	movs	r0, #17
 8008e3a:	f7fc f925 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0012, 0x01BC);
 8008e3e:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 8008e42:	2012      	movs	r0, #18
 8008e44:	f7fc f920 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0013, 0x0e00);
 8008e48:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8008e4c:	2013      	movs	r0, #19
 8008e4e:	f7fc f91b 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(120);
 8008e52:	2078      	movs	r0, #120	; 0x78
 8008e54:	f000 fe24 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0001, 0x0100);
 8008e58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008e5c:	2001      	movs	r0, #1
 8008e5e:	f7fc f913 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0002, 0x0200);
 8008e62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008e66:	2002      	movs	r0, #2
 8008e68:	f7fc f90e 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0003, 0x1030);
 8008e6c:	f241 0130 	movw	r1, #4144	; 0x1030
 8008e70:	2003      	movs	r0, #3
 8008e72:	f7fc f909 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x000A, 0x0008);
 8008e76:	2108      	movs	r1, #8
 8008e78:	200a      	movs	r0, #10
 8008e7a:	f7fc f905 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000C, 0x0000);
 8008e7e:	2100      	movs	r1, #0
 8008e80:	200c      	movs	r0, #12
 8008e82:	f7fc f901 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0x000E, 0x0020);
 8008e86:	2120      	movs	r1, #32
 8008e88:	200e      	movs	r0, #14
 8008e8a:	f7fc f8fd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x000F, 0x0000);
 8008e8e:	2100      	movs	r1, #0
 8008e90:	200f      	movs	r0, #15
 8008e92:	f7fc f8f9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0020, 0x0000);	//H Start
 8008e96:	2100      	movs	r1, #0
 8008e98:	2020      	movs	r0, #32
 8008e9a:	f7fc f8f5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0021, 0x0000);	//V Start
 8008e9e:	2100      	movs	r1, #0
 8008ea0:	2021      	movs	r0, #33	; 0x21
 8008ea2:	f7fc f8f1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x002A,0x003D);	//vcom2
 8008ea6:	213d      	movs	r1, #61	; 0x3d
 8008ea8:	202a      	movs	r0, #42	; 0x2a
 8008eaa:	f7fc f8ed 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(20);
 8008eae:	2014      	movs	r0, #20
 8008eb0:	f000 fdf6 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0x0029, 0x002d);
 8008eb4:	212d      	movs	r1, #45	; 0x2d
 8008eb6:	2029      	movs	r0, #41	; 0x29
 8008eb8:	f7fc f8e6 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0050, 0x0000);
 8008ebc:	2100      	movs	r1, #0
 8008ebe:	2050      	movs	r0, #80	; 0x50
 8008ec0:	f7fc f8e2 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0051, 0xD0EF);
 8008ec4:	f24d 01ef 	movw	r1, #53487	; 0xd0ef
 8008ec8:	2051      	movs	r0, #81	; 0x51
 8008eca:	f7fc f8dd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0052, 0x0000);
 8008ece:	2100      	movs	r1, #0
 8008ed0:	2052      	movs	r0, #82	; 0x52
 8008ed2:	f7fc f8d9 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0053, 0x013F);
 8008ed6:	f240 113f 	movw	r1, #319	; 0x13f
 8008eda:	2053      	movs	r0, #83	; 0x53
 8008edc:	f7fc f8d4 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0061, 0x0000);
 8008ee0:	2100      	movs	r1, #0
 8008ee2:	2061      	movs	r0, #97	; 0x61
 8008ee4:	f7fc f8d0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x006A, 0x0000);
 8008ee8:	2100      	movs	r1, #0
 8008eea:	206a      	movs	r0, #106	; 0x6a
 8008eec:	f7fc f8cc 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0092,0x0300);
 8008ef0:	f44f 7140 	mov.w	r1, #768	; 0x300
 8008ef4:	2092      	movs	r0, #146	; 0x92
 8008ef6:	f7fc f8c7 	bl	8005088 <LCD_WriteReg>

 		LCD_WriteReg(0x0093, 0x0005);
 8008efa:	2105      	movs	r1, #5
 8008efc:	2093      	movs	r0, #147	; 0x93
 8008efe:	f7fc f8c3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0x0007, 0x0100);
 8008f02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008f06:	2007      	movs	r0, #7
 8008f08:	f7fc f8be 	bl	8005088 <LCD_WriteReg>
 8008f0c:	e23b      	b.n	8009386 <LCD_Init+0x374e>
 8008f0e:	bf00      	nop
 8008f10:	20003ca8 	.word	0x20003ca8
	}else if(lcddev.id==0x4531)//OK |/|/|
 8008f14:	4bbb      	ldr	r3, [pc, #748]	; (8009204 <LCD_Init+0x35cc>)
 8008f16:	889b      	ldrh	r3, [r3, #4]
 8008f18:	f244 5231 	movw	r2, #17713	; 0x4531
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	f040 80ba 	bne.w	8009096 <LCD_Init+0x345e>
	{
		LCD_WriteReg(0X00,0X0001);
 8008f22:	2101      	movs	r1, #1
 8008f24:	2000      	movs	r0, #0
 8008f26:	f7fc f8af 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(10);
 8008f2a:	200a      	movs	r0, #10
 8008f2c:	f000 fdb8 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X10,0X1628);
 8008f30:	f241 6128 	movw	r1, #5672	; 0x1628
 8008f34:	2010      	movs	r0, #16
 8008f36:	f7fc f8a7 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X000e);//0x0006
 8008f3a:	210e      	movs	r1, #14
 8008f3c:	2012      	movs	r0, #18
 8008f3e:	f7fc f8a3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X0A39);
 8008f42:	f640 2139 	movw	r1, #2617	; 0xa39
 8008f46:	2013      	movs	r0, #19
 8008f48:	f7fc f89e 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(10);
 8008f4c:	200a      	movs	r0, #10
 8008f4e:	f000 fda7 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X11,0X0040);
 8008f52:	2140      	movs	r1, #64	; 0x40
 8008f54:	2011      	movs	r0, #17
 8008f56:	f7fc f897 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X15,0X0050);
 8008f5a:	2150      	movs	r1, #80	; 0x50
 8008f5c:	2015      	movs	r0, #21
 8008f5e:	f7fc f893 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(10);
 8008f62:	200a      	movs	r0, #10
 8008f64:	f000 fd9c 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X12,0X001e);//16
 8008f68:	211e      	movs	r1, #30
 8008f6a:	2012      	movs	r0, #18
 8008f6c:	f7fc f88c 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(10);
 8008f70:	200a      	movs	r0, #10
 8008f72:	f000 fd95 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X10,0X1620);
 8008f76:	f44f 51b1 	mov.w	r1, #5664	; 0x1620
 8008f7a:	2010      	movs	r0, #16
 8008f7c:	f7fc f884 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X13,0X2A39);
 8008f80:	f642 2139 	movw	r1, #10809	; 0x2a39
 8008f84:	2013      	movs	r0, #19
 8008f86:	f7fc f87f 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(10);
 8008f8a:	200a      	movs	r0, #10
 8008f8c:	f000 fd88 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X01,0X0100);
 8008f90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008f94:	2001      	movs	r0, #1
 8008f96:	f7fc f877 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 8008f9a:	f44f 7140 	mov.w	r1, #768	; 0x300
 8008f9e:	2002      	movs	r0, #2
 8008fa0:	f7fc f872 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1038);//
 8008fa4:	f241 0138 	movw	r1, #4152	; 0x1038
 8008fa8:	2003      	movs	r0, #3
 8008faa:	f7fc f86d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0202);
 8008fae:	f240 2102 	movw	r1, #514	; 0x202
 8008fb2:	2008      	movs	r0, #8
 8008fb4:	f7fc f868 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 8008fb8:	2108      	movs	r1, #8
 8008fba:	200a      	movs	r0, #10
 8008fbc:	f7fc f864 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X30,0X0000);
 8008fc0:	2100      	movs	r1, #0
 8008fc2:	2030      	movs	r0, #48	; 0x30
 8008fc4:	f7fc f860 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 8008fc8:	f240 4102 	movw	r1, #1026	; 0x402
 8008fcc:	2031      	movs	r0, #49	; 0x31
 8008fce:	f7fc f85b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0106);
 8008fd2:	f44f 7183 	mov.w	r1, #262	; 0x106
 8008fd6:	2032      	movs	r0, #50	; 0x32
 8008fd8:	f7fc f856 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0503);
 8008fdc:	f240 5103 	movw	r1, #1283	; 0x503
 8008fe0:	2033      	movs	r0, #51	; 0x33
 8008fe2:	f7fc f851 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0104);
 8008fe6:	f44f 7182 	mov.w	r1, #260	; 0x104
 8008fea:	2034      	movs	r0, #52	; 0x34
 8008fec:	f7fc f84c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0301);
 8008ff0:	f240 3101 	movw	r1, #769	; 0x301
 8008ff4:	2035      	movs	r0, #53	; 0x35
 8008ff6:	f7fc f847 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 8008ffa:	f240 7107 	movw	r1, #1799	; 0x707
 8008ffe:	2036      	movs	r0, #54	; 0x36
 8009000:	f7fc f842 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8009004:	f240 3105 	movw	r1, #773	; 0x305
 8009008:	2037      	movs	r0, #55	; 0x37
 800900a:	f7fc f83d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0208);
 800900e:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009012:	2038      	movs	r0, #56	; 0x38
 8009014:	f7fc f838 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0F0B);
 8009018:	f640 710b 	movw	r1, #3851	; 0xf0b
 800901c:	2039      	movs	r0, #57	; 0x39
 800901e:	f7fc f833 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X41,0X0002);
 8009022:	2102      	movs	r1, #2
 8009024:	2041      	movs	r0, #65	; 0x41
 8009026:	f7fc f82f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X60,0X2700);
 800902a:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800902e:	2060      	movs	r0, #96	; 0x60
 8009030:	f7fc f82a 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 8009034:	2101      	movs	r1, #1
 8009036:	2061      	movs	r0, #97	; 0x61
 8009038:	f7fc f826 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X0210);
 800903c:	f44f 7104 	mov.w	r1, #528	; 0x210
 8009040:	2090      	movs	r0, #144	; 0x90
 8009042:	f7fc f821 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X010A);
 8009046:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800904a:	2092      	movs	r0, #146	; 0x92
 800904c:	f7fc f81c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0004);
 8009050:	2104      	movs	r1, #4
 8009052:	2093      	movs	r0, #147	; 0x93
 8009054:	f7fc f818 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0100);
 8009058:	f44f 7180 	mov.w	r1, #256	; 0x100
 800905c:	20a0      	movs	r0, #160	; 0xa0
 800905e:	f7fc f813 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 8009062:	2101      	movs	r1, #1
 8009064:	2007      	movs	r0, #7
 8009066:	f7fc f80f 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 800906a:	2121      	movs	r1, #33	; 0x21
 800906c:	2007      	movs	r0, #7
 800906e:	f7fc f80b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 8009072:	2123      	movs	r1, #35	; 0x23
 8009074:	2007      	movs	r0, #7
 8009076:	f7fc f807 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 800907a:	2133      	movs	r1, #51	; 0x33
 800907c:	2007      	movs	r0, #7
 800907e:	f7fc f803 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 8009082:	f240 1133 	movw	r1, #307	; 0x133
 8009086:	2007      	movs	r0, #7
 8009088:	f7fb fffe 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0XA0,0X0000);
 800908c:	2100      	movs	r1, #0
 800908e:	20a0      	movs	r0, #160	; 0xa0
 8009090:	f7fb fffa 	bl	8005088 <LCD_WriteReg>
 8009094:	e177      	b.n	8009386 <LCD_Init+0x374e>
	}else if(lcddev.id==0x4535)
 8009096:	4b5b      	ldr	r3, [pc, #364]	; (8009204 <LCD_Init+0x35cc>)
 8009098:	889b      	ldrh	r3, [r3, #4]
 800909a:	f244 5235 	movw	r2, #17717	; 0x4535
 800909e:	4293      	cmp	r3, r2
 80090a0:	f040 80b2 	bne.w	8009208 <LCD_Init+0x35d0>
	{
		LCD_WriteReg(0X15,0X0030);
 80090a4:	2130      	movs	r1, #48	; 0x30
 80090a6:	2015      	movs	r0, #21
 80090a8:	f7fb ffee 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X9A,0X0010);
 80090ac:	2110      	movs	r1, #16
 80090ae:	209a      	movs	r0, #154	; 0x9a
 80090b0:	f7fb ffea 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0X11,0X0020);
 80090b4:	2120      	movs	r1, #32
 80090b6:	2011      	movs	r0, #17
 80090b8:	f7fb ffe6 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0X10,0X3428);
 80090bc:	f243 4128 	movw	r1, #13352	; 0x3428
 80090c0:	2010      	movs	r0, #16
 80090c2:	f7fb ffe1 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X12,0X0002);//16
 80090c6:	2102      	movs	r1, #2
 80090c8:	2012      	movs	r0, #18
 80090ca:	f7fb ffdd 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X1038);
 80090ce:	f241 0138 	movw	r1, #4152	; 0x1038
 80090d2:	2013      	movs	r0, #19
 80090d4:	f7fb ffd8 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(40);
 80090d8:	2028      	movs	r0, #40	; 0x28
 80090da:	f000 fce1 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X12,0X0012);//16
 80090de:	2112      	movs	r1, #18
 80090e0:	2012      	movs	r0, #18
 80090e2:	f7fb ffd1 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(40);
 80090e6:	2028      	movs	r0, #40	; 0x28
 80090e8:	f000 fcda 	bl	8009aa0 <HAL_Delay>
  		LCD_WriteReg(0X10,0X3420);
 80090ec:	f243 4120 	movw	r1, #13344	; 0x3420
 80090f0:	2010      	movs	r0, #16
 80090f2:	f7fb ffc9 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0X13,0X3038);
 80090f6:	f243 0138 	movw	r1, #12344	; 0x3038
 80090fa:	2013      	movs	r0, #19
 80090fc:	f7fb ffc4 	bl	8005088 <LCD_WriteReg>
		HAL_Delay(70);
 8009100:	2046      	movs	r0, #70	; 0x46
 8009102:	f000 fccd 	bl	8009aa0 <HAL_Delay>
		LCD_WriteReg(0X30,0X0000);
 8009106:	2100      	movs	r1, #0
 8009108:	2030      	movs	r0, #48	; 0x30
 800910a:	f7fb ffbd 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X31,0X0402);
 800910e:	f240 4102 	movw	r1, #1026	; 0x402
 8009112:	2031      	movs	r0, #49	; 0x31
 8009114:	f7fb ffb8 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X32,0X0307);
 8009118:	f240 3107 	movw	r1, #775	; 0x307
 800911c:	2032      	movs	r0, #50	; 0x32
 800911e:	f7fb ffb3 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X33,0X0304);
 8009122:	f44f 7141 	mov.w	r1, #772	; 0x304
 8009126:	2033      	movs	r0, #51	; 0x33
 8009128:	f7fb ffae 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X34,0X0004);
 800912c:	2104      	movs	r1, #4
 800912e:	2034      	movs	r0, #52	; 0x34
 8009130:	f7fb ffaa 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X35,0X0401);
 8009134:	f240 4101 	movw	r1, #1025	; 0x401
 8009138:	2035      	movs	r0, #53	; 0x35
 800913a:	f7fb ffa5 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X36,0X0707);
 800913e:	f240 7107 	movw	r1, #1799	; 0x707
 8009142:	2036      	movs	r0, #54	; 0x36
 8009144:	f7fb ffa0 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X37,0X0305);
 8009148:	f240 3105 	movw	r1, #773	; 0x305
 800914c:	2037      	movs	r0, #55	; 0x37
 800914e:	f7fb ff9b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X38,0X0610);
 8009152:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8009156:	2038      	movs	r0, #56	; 0x38
 8009158:	f7fb ff96 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X39,0X0610);
 800915c:	f44f 61c2 	mov.w	r1, #1552	; 0x610
 8009160:	2039      	movs	r0, #57	; 0x39
 8009162:	f7fb ff91 	bl	8005088 <LCD_WriteReg>

		LCD_WriteReg(0X01,0X0100);
 8009166:	f44f 7180 	mov.w	r1, #256	; 0x100
 800916a:	2001      	movs	r0, #1
 800916c:	f7fb ff8c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X02,0X0300);
 8009170:	f44f 7140 	mov.w	r1, #768	; 0x300
 8009174:	2002      	movs	r0, #2
 8009176:	f7fb ff87 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X03,0X1030);//
 800917a:	f241 0130 	movw	r1, #4144	; 0x1030
 800917e:	2003      	movs	r0, #3
 8009180:	f7fb ff82 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X08,0X0808);
 8009184:	f640 0108 	movw	r1, #2056	; 0x808
 8009188:	2008      	movs	r0, #8
 800918a:	f7fb ff7d 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X0A,0X0008);
 800918e:	2108      	movs	r1, #8
 8009190:	200a      	movs	r0, #10
 8009192:	f7fb ff79 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0X60,0X2700);
 8009196:	f44f 511c 	mov.w	r1, #9984	; 0x2700
 800919a:	2060      	movs	r0, #96	; 0x60
 800919c:	f7fb ff74 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X61,0X0001);
 80091a0:	2101      	movs	r1, #1
 80091a2:	2061      	movs	r0, #97	; 0x61
 80091a4:	f7fb ff70 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X90,0X013E);
 80091a8:	f44f 719f 	mov.w	r1, #318	; 0x13e
 80091ac:	2090      	movs	r0, #144	; 0x90
 80091ae:	f7fb ff6b 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X92,0X0100);
 80091b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80091b6:	2092      	movs	r0, #146	; 0x92
 80091b8:	f7fb ff66 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X93,0X0100);
 80091bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80091c0:	2093      	movs	r0, #147	; 0x93
 80091c2:	f7fb ff61 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0XA0,0X3000);
 80091c6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80091ca:	20a0      	movs	r0, #160	; 0xa0
 80091cc:	f7fb ff5c 	bl	8005088 <LCD_WriteReg>
 		LCD_WriteReg(0XA3,0X0010);
 80091d0:	2110      	movs	r1, #16
 80091d2:	20a3      	movs	r0, #163	; 0xa3
 80091d4:	f7fb ff58 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0001);
 80091d8:	2101      	movs	r1, #1
 80091da:	2007      	movs	r0, #7
 80091dc:	f7fb ff54 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0021);
 80091e0:	2121      	movs	r1, #33	; 0x21
 80091e2:	2007      	movs	r0, #7
 80091e4:	f7fb ff50 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0023);
 80091e8:	2123      	movs	r1, #35	; 0x23
 80091ea:	2007      	movs	r0, #7
 80091ec:	f7fb ff4c 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0033);
 80091f0:	2133      	movs	r1, #51	; 0x33
 80091f2:	2007      	movs	r0, #7
 80091f4:	f7fb ff48 	bl	8005088 <LCD_WriteReg>
		LCD_WriteReg(0X07,0X0133);
 80091f8:	f240 1133 	movw	r1, #307	; 0x133
 80091fc:	2007      	movs	r0, #7
 80091fe:	f7fb ff43 	bl	8005088 <LCD_WriteReg>
 8009202:	e0c0      	b.n	8009386 <LCD_Init+0x374e>
 8009204:	20003ca8 	.word	0x20003ca8
	}else if(lcddev.id==0X1963)
 8009208:	4b66      	ldr	r3, [pc, #408]	; (80093a4 <LCD_Init+0x376c>)
 800920a:	889b      	ldrh	r3, [r3, #4]
 800920c:	f641 1263 	movw	r2, #6499	; 0x1963
 8009210:	4293      	cmp	r3, r2
 8009212:	f040 80b8 	bne.w	8009386 <LCD_Init+0x374e>
	{
		LCD_WR_REG(0xE2);		//Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz
 8009216:	20e2      	movs	r0, #226	; 0xe2
 8009218:	f7fb fefc 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x1D);		//1
 800921c:	201d      	movs	r0, #29
 800921e:	f7fb ff0d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x02);		//2 Divider M = 2, PLL = 300/(M+1) = 100MHz
 8009222:	2002      	movs	r0, #2
 8009224:	f7fb ff0a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x04);		//3 Validate M and N values
 8009228:	2004      	movs	r0, #4
 800922a:	f7fb ff07 	bl	800503c <LCD_WR_DATA>
		delay_us(100);
 800922e:	2064      	movs	r0, #100	; 0x64
 8009230:	f7f8 ff58 	bl	80020e4 <delay_us>
		LCD_WR_REG(0xE0);		// Start PLL command
 8009234:	20e0      	movs	r0, #224	; 0xe0
 8009236:	f7fb feed 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x01);		// enable PLL
 800923a:	2001      	movs	r0, #1
 800923c:	f7fb fefe 	bl	800503c <LCD_WR_DATA>
		HAL_Delay(10);
 8009240:	200a      	movs	r0, #10
 8009242:	f000 fc2d 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0xE0);		// Start PLL command again
 8009246:	20e0      	movs	r0, #224	; 0xe0
 8009248:	f7fb fee4 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x03);		// now, use PLL output as system clock
 800924c:	2003      	movs	r0, #3
 800924e:	f7fb fef5 	bl	800503c <LCD_WR_DATA>
		HAL_Delay(12);
 8009252:	200c      	movs	r0, #12
 8009254:	f000 fc24 	bl	8009aa0 <HAL_Delay>
		LCD_WR_REG(0x01);		//
 8009258:	2001      	movs	r0, #1
 800925a:	f7fb fedb 	bl	8005014 <LCD_WR_REG>
		HAL_Delay(10);
 800925e:	200a      	movs	r0, #10
 8009260:	f000 fc1e 	bl	8009aa0 <HAL_Delay>

		LCD_WR_REG(0xE6);		//,33Mhz
 8009264:	20e6      	movs	r0, #230	; 0xe6
 8009266:	f7fb fed5 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x2F);
 800926a:	202f      	movs	r0, #47	; 0x2f
 800926c:	f7fb fee6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 8009270:	20ff      	movs	r0, #255	; 0xff
 8009272:	f7fb fee3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xFF);
 8009276:	20ff      	movs	r0, #255	; 0xff
 8009278:	f7fb fee0 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB0);		//LCD
 800927c:	20b0      	movs	r0, #176	; 0xb0
 800927e:	f7fb fec9 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x20);		//24
 8009282:	2020      	movs	r0, #32
 8009284:	f7fb feda 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//TFT 
 8009288:	2000      	movs	r0, #0
 800928a:	f7fb fed7 	bl	800503c <LCD_WR_DATA>

		LCD_WR_DATA((SSD_HOR_RESOLUTION-1)>>8);//LCD
 800928e:	2003      	movs	r0, #3
 8009290:	f7fb fed4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_RESOLUTION-1);
 8009294:	f240 301f 	movw	r0, #799	; 0x31f
 8009298:	f7fb fed0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA((SSD_VER_RESOLUTION-1)>>8);//LCD
 800929c:	2001      	movs	r0, #1
 800929e:	f7fb fecd 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_RESOLUTION-1);
 80092a2:	f240 10df 	movw	r0, #479	; 0x1df
 80092a6:	f7fb fec9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);		//RGB
 80092aa:	2000      	movs	r0, #0
 80092ac:	f7fb fec6 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB4);		//Set horizontal period
 80092b0:	20b4      	movs	r0, #180	; 0xb4
 80092b2:	f7fb feaf 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA((SSD_HT-1)>>8);
 80092b6:	2004      	movs	r0, #4
 80092b8:	f7fb fec0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HT-1);
 80092bc:	f240 401f 	movw	r0, #1055	; 0x41f
 80092c0:	f7fb febc 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS>>8);
 80092c4:	2000      	movs	r0, #0
 80092c6:	f7fb feb9 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HPS);
 80092ca:	202e      	movs	r0, #46	; 0x2e
 80092cc:	f7fb feb6 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_HOR_PULSE_WIDTH-1);
 80092d0:	2000      	movs	r0, #0
 80092d2:	f7fb feb3 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80092d6:	2000      	movs	r0, #0
 80092d8:	f7fb feb0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80092dc:	2000      	movs	r0, #0
 80092de:	f7fb fead 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 80092e2:	2000      	movs	r0, #0
 80092e4:	f7fb feaa 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xB6);		//Set vertical period
 80092e8:	20b6      	movs	r0, #182	; 0xb6
 80092ea:	f7fb fe93 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA((SSD_VT-1)>>8);
 80092ee:	2002      	movs	r0, #2
 80092f0:	f7fb fea4 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VT-1);
 80092f4:	f44f 7003 	mov.w	r0, #524	; 0x20c
 80092f8:	f7fb fea0 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS>>8);
 80092fc:	2000      	movs	r0, #0
 80092fe:	f7fb fe9d 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VPS);
 8009302:	2017      	movs	r0, #23
 8009304:	f7fb fe9a 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(SSD_VER_FRONT_PORCH-1);
 8009308:	2015      	movs	r0, #21
 800930a:	f7fb fe97 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 800930e:	2000      	movs	r0, #0
 8009310:	f7fb fe94 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);
 8009314:	2000      	movs	r0, #0
 8009316:	f7fb fe91 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xF0);	//SSD1963CPU16bit
 800931a:	20f0      	movs	r0, #240	; 0xf0
 800931c:	f7fb fe7a 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//16-bit(565 format) data for 16bpp
 8009320:	2003      	movs	r0, #3
 8009322:	f7fb fe8b 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0x29);	//
 8009326:	2029      	movs	r0, #41	; 0x29
 8009328:	f7fb fe74 	bl	8005014 <LCD_WR_REG>
		//PWM  
		LCD_WR_REG(0xD0);	//DBC
 800932c:	20d0      	movs	r0, #208	; 0xd0
 800932e:	f7fb fe71 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x00);	//disable
 8009332:	2000      	movs	r0, #0
 8009334:	f7fb fe82 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xBE);	//PWM
 8009338:	20be      	movs	r0, #190	; 0xbe
 800933a:	f7fb fe6b 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x05);	//1PWM
 800933e:	2005      	movs	r0, #5
 8009340:	f7fb fe7c 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0xFE);	//2PWM
 8009344:	20fe      	movs	r0, #254	; 0xfe
 8009346:	f7fb fe79 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//3C
 800934a:	2001      	movs	r0, #1
 800934c:	f7fb fe76 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//4D
 8009350:	2000      	movs	r0, #0
 8009352:	f7fb fe73 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//5E
 8009356:	2000      	movs	r0, #0
 8009358:	f7fb fe70 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x00);	//6F
 800935c:	2000      	movs	r0, #0
 800935e:	f7fb fe6d 	bl	800503c <LCD_WR_DATA>

		LCD_WR_REG(0xB8);	//GPIO
 8009362:	20b8      	movs	r0, #184	; 0xb8
 8009364:	f7fb fe56 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0x03);	//2IO
 8009368:	2003      	movs	r0, #3
 800936a:	f7fb fe67 	bl	800503c <LCD_WR_DATA>
		LCD_WR_DATA(0x01);	//GPIOIO
 800936e:	2001      	movs	r0, #1
 8009370:	f7fb fe64 	bl	800503c <LCD_WR_DATA>
		LCD_WR_REG(0xBA);
 8009374:	20ba      	movs	r0, #186	; 0xba
 8009376:	f7fb fe4d 	bl	8005014 <LCD_WR_REG>
		LCD_WR_DATA(0X01);	//GPIO[1:0]=01,LCD
 800937a:	2001      	movs	r0, #1
 800937c:	f7fb fe5e 	bl	800503c <LCD_WR_DATA>

		LCD_SSD_BackLightSet(100);//
 8009380:	2064      	movs	r0, #100	; 0x64
 8009382:	f7fc fb19 	bl	80059b8 <LCD_SSD_BackLightSet>
	}
	LCD_Display_Dir(1);		//
 8009386:	2001      	movs	r0, #1
 8009388:	f7fc fb4a 	bl	8005a20 <LCD_Display_Dir>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);				//
 800938c:	2201      	movs	r2, #1
 800938e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009392:	4805      	ldr	r0, [pc, #20]	; (80093a8 <LCD_Init+0x3770>)
 8009394:	f001 fa58 	bl	800a848 <HAL_GPIO_WritePin>
	LCD_Clear(WHITE);
 8009398:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800939c:	f000 f806 	bl	80093ac <LCD_Clear>
}
 80093a0:	bf00      	nop
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	20003ca8 	.word	0x20003ca8
 80093a8:	40020400 	.word	0x40020400

080093ac <LCD_Clear>:
//
//color:
void LCD_Clear(uint16_t color)
{
 80093ac:	b580      	push	{r7, lr}
 80093ae:	b084      	sub	sp, #16
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	4603      	mov	r3, r0
 80093b4:	80fb      	strh	r3, [r7, #6]
	uint32_t index=0;
 80093b6:	2300      	movs	r3, #0
 80093b8:	60fb      	str	r3, [r7, #12]
	uint32_t totalpoint=lcddev.width;
 80093ba:	4b21      	ldr	r3, [pc, #132]	; (8009440 <LCD_Clear+0x94>)
 80093bc:	881b      	ldrh	r3, [r3, #0]
 80093be:	60bb      	str	r3, [r7, #8]
	totalpoint*=lcddev.height; 			//
 80093c0:	4b1f      	ldr	r3, [pc, #124]	; (8009440 <LCD_Clear+0x94>)
 80093c2:	885b      	ldrh	r3, [r3, #2]
 80093c4:	461a      	mov	r2, r3
 80093c6:	68bb      	ldr	r3, [r7, #8]
 80093c8:	fb02 f303 	mul.w	r3, r2, r3
 80093cc:	60bb      	str	r3, [r7, #8]
	if((lcddev.id==0X6804)&&(lcddev.dir==1))//6804
 80093ce:	4b1c      	ldr	r3, [pc, #112]	; (8009440 <LCD_Clear+0x94>)
 80093d0:	889b      	ldrh	r3, [r3, #4]
 80093d2:	f646 0204 	movw	r2, #26628	; 0x6804
 80093d6:	4293      	cmp	r3, r2
 80093d8:	d11a      	bne.n	8009410 <LCD_Clear+0x64>
 80093da:	4b19      	ldr	r3, [pc, #100]	; (8009440 <LCD_Clear+0x94>)
 80093dc:	799b      	ldrb	r3, [r3, #6]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d116      	bne.n	8009410 <LCD_Clear+0x64>
	{
 		lcddev.dir=0;
 80093e2:	4b17      	ldr	r3, [pc, #92]	; (8009440 <LCD_Clear+0x94>)
 80093e4:	2200      	movs	r2, #0
 80093e6:	719a      	strb	r2, [r3, #6]
 		lcddev.setxcmd=0X2A;
 80093e8:	4b15      	ldr	r3, [pc, #84]	; (8009440 <LCD_Clear+0x94>)
 80093ea:	222a      	movs	r2, #42	; 0x2a
 80093ec:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2B;
 80093ee:	4b14      	ldr	r3, [pc, #80]	; (8009440 <LCD_Clear+0x94>)
 80093f0:	222b      	movs	r2, #43	; 0x2b
 80093f2:	819a      	strh	r2, [r3, #12]
		LCD_SetCursor(0x00,0x0000);		//
 80093f4:	2100      	movs	r1, #0
 80093f6:	2000      	movs	r0, #0
 80093f8:	f7fb fe80 	bl	80050fc <LCD_SetCursor>
 		lcddev.dir=1;
 80093fc:	4b10      	ldr	r3, [pc, #64]	; (8009440 <LCD_Clear+0x94>)
 80093fe:	2201      	movs	r2, #1
 8009400:	719a      	strb	r2, [r3, #6]
  		lcddev.setxcmd=0X2B;
 8009402:	4b0f      	ldr	r3, [pc, #60]	; (8009440 <LCD_Clear+0x94>)
 8009404:	222b      	movs	r2, #43	; 0x2b
 8009406:	815a      	strh	r2, [r3, #10]
		lcddev.setycmd=0X2A;
 8009408:	4b0d      	ldr	r3, [pc, #52]	; (8009440 <LCD_Clear+0x94>)
 800940a:	222a      	movs	r2, #42	; 0x2a
 800940c:	819a      	strh	r2, [r3, #12]
 800940e:	e003      	b.n	8009418 <LCD_Clear+0x6c>
 	}else LCD_SetCursor(0x00,0x0000);	//
 8009410:	2100      	movs	r1, #0
 8009412:	2000      	movs	r0, #0
 8009414:	f7fb fe72 	bl	80050fc <LCD_SetCursor>
	LCD_WriteRAM_Prepare();     		//GRAM
 8009418:	f7fb fe60 	bl	80050dc <LCD_WriteRAM_Prepare>
	for(index=0;index<totalpoint;index++)
 800941c:	2300      	movs	r3, #0
 800941e:	60fb      	str	r3, [r7, #12]
 8009420:	e005      	b.n	800942e <LCD_Clear+0x82>
	{
		LCD->LCD_RAM=color;
 8009422:	4a08      	ldr	r2, [pc, #32]	; (8009444 <LCD_Clear+0x98>)
 8009424:	88fb      	ldrh	r3, [r7, #6]
 8009426:	8053      	strh	r3, [r2, #2]
	for(index=0;index<totalpoint;index++)
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	3301      	adds	r3, #1
 800942c:	60fb      	str	r3, [r7, #12]
 800942e:	68fa      	ldr	r2, [r7, #12]
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	429a      	cmp	r2, r3
 8009434:	d3f5      	bcc.n	8009422 <LCD_Clear+0x76>
	}
}
 8009436:	bf00      	nop
 8009438:	bf00      	nop
 800943a:	3710      	adds	r7, #16
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	20003ca8 	.word	0x20003ca8
 8009444:	6c00007e 	.word	0x6c00007e

08009448 <LCD_DrawLine>:
}
//
//x1,y1:
//x2,y2:
void LCD_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 8009448:	b590      	push	{r4, r7, lr}
 800944a:	b08d      	sub	sp, #52	; 0x34
 800944c:	af00      	add	r7, sp, #0
 800944e:	4604      	mov	r4, r0
 8009450:	4608      	mov	r0, r1
 8009452:	4611      	mov	r1, r2
 8009454:	461a      	mov	r2, r3
 8009456:	4623      	mov	r3, r4
 8009458:	80fb      	strh	r3, [r7, #6]
 800945a:	4603      	mov	r3, r0
 800945c:	80bb      	strh	r3, [r7, #4]
 800945e:	460b      	mov	r3, r1
 8009460:	807b      	strh	r3, [r7, #2]
 8009462:	4613      	mov	r3, r2
 8009464:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8009466:	2300      	movs	r3, #0
 8009468:	62bb      	str	r3, [r7, #40]	; 0x28
 800946a:	2300      	movs	r3, #0
 800946c:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1; //
 800946e:	887a      	ldrh	r2, [r7, #2]
 8009470:	88fb      	ldrh	r3, [r7, #6]
 8009472:	1ad3      	subs	r3, r2, r3
 8009474:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8009476:	883a      	ldrh	r2, [r7, #0]
 8009478:	88bb      	ldrh	r3, [r7, #4]
 800947a:	1ad3      	subs	r3, r2, r3
 800947c:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 800947e:	88fb      	ldrh	r3, [r7, #6]
 8009480:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8009482:	88bb      	ldrh	r3, [r7, #4]
 8009484:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1; //
 8009486:	6a3b      	ldr	r3, [r7, #32]
 8009488:	2b00      	cmp	r3, #0
 800948a:	dd02      	ble.n	8009492 <LCD_DrawLine+0x4a>
 800948c:	2301      	movs	r3, #1
 800948e:	617b      	str	r3, [r7, #20]
 8009490:	e00b      	b.n	80094aa <LCD_DrawLine+0x62>
	else if(delta_x==0)incx=0;//
 8009492:	6a3b      	ldr	r3, [r7, #32]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d102      	bne.n	800949e <LCD_DrawLine+0x56>
 8009498:	2300      	movs	r3, #0
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	e005      	b.n	80094aa <LCD_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 800949e:	f04f 33ff 	mov.w	r3, #4294967295
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	6a3b      	ldr	r3, [r7, #32]
 80094a6:	425b      	negs	r3, r3
 80094a8:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	dd02      	ble.n	80094b6 <LCD_DrawLine+0x6e>
 80094b0:	2301      	movs	r3, #1
 80094b2:	613b      	str	r3, [r7, #16]
 80094b4:	e00b      	b.n	80094ce <LCD_DrawLine+0x86>
	else if(delta_y==0)incy=0;//
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d102      	bne.n	80094c2 <LCD_DrawLine+0x7a>
 80094bc:	2300      	movs	r3, #0
 80094be:	613b      	str	r3, [r7, #16]
 80094c0:	e005      	b.n	80094ce <LCD_DrawLine+0x86>
	else{incy=-1;delta_y=-delta_y;}
 80094c2:	f04f 33ff 	mov.w	r3, #4294967295
 80094c6:	613b      	str	r3, [r7, #16]
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	425b      	negs	r3, r3
 80094cc:	61fb      	str	r3, [r7, #28]
	if( delta_x>delta_y)distance=delta_x; //
 80094ce:	6a3a      	ldr	r2, [r7, #32]
 80094d0:	69fb      	ldr	r3, [r7, #28]
 80094d2:	429a      	cmp	r2, r3
 80094d4:	dd02      	ble.n	80094dc <LCD_DrawLine+0x94>
 80094d6:	6a3b      	ldr	r3, [r7, #32]
 80094d8:	61bb      	str	r3, [r7, #24]
 80094da:	e001      	b.n	80094e0 <LCD_DrawLine+0x98>
	else distance=delta_y;
 80094dc:	69fb      	ldr	r3, [r7, #28]
 80094de:	61bb      	str	r3, [r7, #24]
	for(t=0;t<=distance+1;t++ )//
 80094e0:	2300      	movs	r3, #0
 80094e2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80094e4:	e02a      	b.n	800953c <LCD_DrawLine+0xf4>
	{
		LCD_DrawPoint(uRow,uCol);//
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	b292      	uxth	r2, r2
 80094ee:	4611      	mov	r1, r2
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7fc f92d 	bl	8005750 <LCD_DrawPoint>
		xerr+=delta_x ;
 80094f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094f8:	6a3b      	ldr	r3, [r7, #32]
 80094fa:	4413      	add	r3, r2
 80094fc:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y ;
 80094fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	4413      	add	r3, r2
 8009504:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8009506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009508:	69bb      	ldr	r3, [r7, #24]
 800950a:	429a      	cmp	r2, r3
 800950c:	dd07      	ble.n	800951e <LCD_DrawLine+0xd6>
		{
			xerr-=distance;
 800950e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009510:	69bb      	ldr	r3, [r7, #24]
 8009512:	1ad3      	subs	r3, r2, r3
 8009514:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8009516:	68fa      	ldr	r2, [r7, #12]
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	4413      	add	r3, r2
 800951c:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 800951e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009520:	69bb      	ldr	r3, [r7, #24]
 8009522:	429a      	cmp	r2, r3
 8009524:	dd07      	ble.n	8009536 <LCD_DrawLine+0xee>
		{
			yerr-=distance;
 8009526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009528:	69bb      	ldr	r3, [r7, #24]
 800952a:	1ad3      	subs	r3, r2, r3
 800952c:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 800952e:	68ba      	ldr	r2, [r7, #8]
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	4413      	add	r3, r2
 8009534:	60bb      	str	r3, [r7, #8]
	for(t=0;t<=distance+1;t++ )//
 8009536:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009538:	3301      	adds	r3, #1
 800953a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800953c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800953e:	69bb      	ldr	r3, [r7, #24]
 8009540:	3301      	adds	r3, #1
 8009542:	429a      	cmp	r2, r3
 8009544:	ddcf      	ble.n	80094e6 <LCD_DrawLine+0x9e>
		}
	}
}
 8009546:	bf00      	nop
 8009548:	bf00      	nop
 800954a:	3734      	adds	r7, #52	; 0x34
 800954c:	46bd      	mov	sp, r7
 800954e:	bd90      	pop	{r4, r7, pc}

08009550 <LCD_Draw_Circle>:
}
//
//(x,y):
//r    :
void LCD_Draw_Circle(uint16_t x0,uint16_t y0,uint8_t r)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b086      	sub	sp, #24
 8009554:	af00      	add	r7, sp, #0
 8009556:	4603      	mov	r3, r0
 8009558:	80fb      	strh	r3, [r7, #6]
 800955a:	460b      	mov	r3, r1
 800955c:	80bb      	strh	r3, [r7, #4]
 800955e:	4613      	mov	r3, r2
 8009560:	70fb      	strb	r3, [r7, #3]
	int a,b;
	int di;
	a=0;b=r;
 8009562:	2300      	movs	r3, #0
 8009564:	617b      	str	r3, [r7, #20]
 8009566:	78fb      	ldrb	r3, [r7, #3]
 8009568:	613b      	str	r3, [r7, #16]
	di=3-(r<<1);             //
 800956a:	78fb      	ldrb	r3, [r7, #3]
 800956c:	005b      	lsls	r3, r3, #1
 800956e:	f1c3 0303 	rsb	r3, r3, #3
 8009572:	60fb      	str	r3, [r7, #12]
	while(a<=b)
 8009574:	e07f      	b.n	8009676 <LCD_Draw_Circle+0x126>
	{
		LCD_DrawPoint(x0+a,y0-b);             //5
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	b29a      	uxth	r2, r3
 800957a:	88fb      	ldrh	r3, [r7, #6]
 800957c:	4413      	add	r3, r2
 800957e:	b298      	uxth	r0, r3
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	b29b      	uxth	r3, r3
 8009584:	88ba      	ldrh	r2, [r7, #4]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	b29b      	uxth	r3, r3
 800958a:	4619      	mov	r1, r3
 800958c:	f7fc f8e0 	bl	8005750 <LCD_DrawPoint>
 		LCD_DrawPoint(x0+b,y0-a);             //0
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	b29a      	uxth	r2, r3
 8009594:	88fb      	ldrh	r3, [r7, #6]
 8009596:	4413      	add	r3, r2
 8009598:	b298      	uxth	r0, r3
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	b29b      	uxth	r3, r3
 800959e:	88ba      	ldrh	r2, [r7, #4]
 80095a0:	1ad3      	subs	r3, r2, r3
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	4619      	mov	r1, r3
 80095a6:	f7fc f8d3 	bl	8005750 <LCD_DrawPoint>
		LCD_DrawPoint(x0+b,y0+a);             //4
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	88fb      	ldrh	r3, [r7, #6]
 80095b0:	4413      	add	r3, r2
 80095b2:	b298      	uxth	r0, r3
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	b29a      	uxth	r2, r3
 80095b8:	88bb      	ldrh	r3, [r7, #4]
 80095ba:	4413      	add	r3, r2
 80095bc:	b29b      	uxth	r3, r3
 80095be:	4619      	mov	r1, r3
 80095c0:	f7fc f8c6 	bl	8005750 <LCD_DrawPoint>
		LCD_DrawPoint(x0+a,y0+b);             //6
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	b29a      	uxth	r2, r3
 80095c8:	88fb      	ldrh	r3, [r7, #6]
 80095ca:	4413      	add	r3, r2
 80095cc:	b298      	uxth	r0, r3
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	88bb      	ldrh	r3, [r7, #4]
 80095d4:	4413      	add	r3, r2
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	4619      	mov	r1, r3
 80095da:	f7fc f8b9 	bl	8005750 <LCD_DrawPoint>
		LCD_DrawPoint(x0-a,y0+b);             //1
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	b29b      	uxth	r3, r3
 80095e2:	88fa      	ldrh	r2, [r7, #6]
 80095e4:	1ad3      	subs	r3, r2, r3
 80095e6:	b298      	uxth	r0, r3
 80095e8:	693b      	ldr	r3, [r7, #16]
 80095ea:	b29a      	uxth	r2, r3
 80095ec:	88bb      	ldrh	r3, [r7, #4]
 80095ee:	4413      	add	r3, r2
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	4619      	mov	r1, r3
 80095f4:	f7fc f8ac 	bl	8005750 <LCD_DrawPoint>
 		LCD_DrawPoint(x0-b,y0+a);
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	b29b      	uxth	r3, r3
 80095fc:	88fa      	ldrh	r2, [r7, #6]
 80095fe:	1ad3      	subs	r3, r2, r3
 8009600:	b298      	uxth	r0, r3
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	b29a      	uxth	r2, r3
 8009606:	88bb      	ldrh	r3, [r7, #4]
 8009608:	4413      	add	r3, r2
 800960a:	b29b      	uxth	r3, r3
 800960c:	4619      	mov	r1, r3
 800960e:	f7fc f89f 	bl	8005750 <LCD_DrawPoint>
		LCD_DrawPoint(x0-a,y0-b);             //2
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	b29b      	uxth	r3, r3
 8009616:	88fa      	ldrh	r2, [r7, #6]
 8009618:	1ad3      	subs	r3, r2, r3
 800961a:	b298      	uxth	r0, r3
 800961c:	693b      	ldr	r3, [r7, #16]
 800961e:	b29b      	uxth	r3, r3
 8009620:	88ba      	ldrh	r2, [r7, #4]
 8009622:	1ad3      	subs	r3, r2, r3
 8009624:	b29b      	uxth	r3, r3
 8009626:	4619      	mov	r1, r3
 8009628:	f7fc f892 	bl	8005750 <LCD_DrawPoint>
  		LCD_DrawPoint(x0-b,y0-a);             //7
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	b29b      	uxth	r3, r3
 8009630:	88fa      	ldrh	r2, [r7, #6]
 8009632:	1ad3      	subs	r3, r2, r3
 8009634:	b298      	uxth	r0, r3
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	b29b      	uxth	r3, r3
 800963a:	88ba      	ldrh	r2, [r7, #4]
 800963c:	1ad3      	subs	r3, r2, r3
 800963e:	b29b      	uxth	r3, r3
 8009640:	4619      	mov	r1, r3
 8009642:	f7fc f885 	bl	8005750 <LCD_DrawPoint>
		a++;
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	3301      	adds	r3, #1
 800964a:	617b      	str	r3, [r7, #20]
		//Bresenham
		if(di<0)di +=4*a+6;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	2b00      	cmp	r3, #0
 8009650:	da06      	bge.n	8009660 <LCD_Draw_Circle+0x110>
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	3306      	adds	r3, #6
 8009658:	68fa      	ldr	r2, [r7, #12]
 800965a:	4413      	add	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]
 800965e:	e00a      	b.n	8009676 <LCD_Draw_Circle+0x126>
		else
		{
			di+=10+4*(a-b);
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	693b      	ldr	r3, [r7, #16]
 8009664:	1ad3      	subs	r3, r2, r3
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	330a      	adds	r3, #10
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	4413      	add	r3, r2
 800966e:	60fb      	str	r3, [r7, #12]
			b--;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	3b01      	subs	r3, #1
 8009674:	613b      	str	r3, [r7, #16]
	while(a<=b)
 8009676:	697a      	ldr	r2, [r7, #20]
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	429a      	cmp	r2, r3
 800967c:	f77f af7b 	ble.w	8009576 <LCD_Draw_Circle+0x26>
		}
	}
}
 8009680:	bf00      	nop
 8009682:	bf00      	nop
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
	...

0800968c <LCD_ShowChar>:
//x,y:
//num::" "--->"~"
//size: 12/16/24
//mode:(1)(0)
void LCD_ShowChar(uint16_t x,uint16_t y,uint8_t num,uint8_t size,uint8_t mode)
{
 800968c:	b590      	push	{r4, r7, lr}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	4604      	mov	r4, r0
 8009694:	4608      	mov	r0, r1
 8009696:	4611      	mov	r1, r2
 8009698:	461a      	mov	r2, r3
 800969a:	4623      	mov	r3, r4
 800969c:	80fb      	strh	r3, [r7, #6]
 800969e:	4603      	mov	r3, r0
 80096a0:	80bb      	strh	r3, [r7, #4]
 80096a2:	460b      	mov	r3, r1
 80096a4:	70fb      	strb	r3, [r7, #3]
 80096a6:	4613      	mov	r3, r2
 80096a8:	70bb      	strb	r3, [r7, #2]
    uint8_t temp,t1,t;
	uint16_t y0=y;
 80096aa:	88bb      	ldrh	r3, [r7, #4]
 80096ac:	817b      	strh	r3, [r7, #10]
	uint8_t csize=(size/8+((size%8)?1:0))*(size/2);		//
 80096ae:	78bb      	ldrb	r3, [r7, #2]
 80096b0:	08db      	lsrs	r3, r3, #3
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	461a      	mov	r2, r3
 80096b6:	78bb      	ldrb	r3, [r7, #2]
 80096b8:	f003 0307 	and.w	r3, r3, #7
 80096bc:	b2db      	uxtb	r3, r3
 80096be:	2b00      	cmp	r3, #0
 80096c0:	bf14      	ite	ne
 80096c2:	2301      	movne	r3, #1
 80096c4:	2300      	moveq	r3, #0
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	4413      	add	r3, r2
 80096ca:	b2da      	uxtb	r2, r3
 80096cc:	78bb      	ldrb	r3, [r7, #2]
 80096ce:	085b      	lsrs	r3, r3, #1
 80096d0:	b2db      	uxtb	r3, r3
 80096d2:	fb12 f303 	smulbb	r3, r2, r3
 80096d6:	727b      	strb	r3, [r7, #9]
 	num=num-' ';//ASCII-' '
 80096d8:	78fb      	ldrb	r3, [r7, #3]
 80096da:	3b20      	subs	r3, #32
 80096dc:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 80096de:	2300      	movs	r3, #0
 80096e0:	737b      	strb	r3, [r7, #13]
 80096e2:	e075      	b.n	80097d0 <LCD_ShowChar+0x144>
	{
		if(size==12)temp=asc2_1206[num][t]; 	 	//1206
 80096e4:	78bb      	ldrb	r3, [r7, #2]
 80096e6:	2b0c      	cmp	r3, #12
 80096e8:	d10b      	bne.n	8009702 <LCD_ShowChar+0x76>
 80096ea:	78fa      	ldrb	r2, [r7, #3]
 80096ec:	7b79      	ldrb	r1, [r7, #13]
 80096ee:	483e      	ldr	r0, [pc, #248]	; (80097e8 <LCD_ShowChar+0x15c>)
 80096f0:	4613      	mov	r3, r2
 80096f2:	005b      	lsls	r3, r3, #1
 80096f4:	4413      	add	r3, r2
 80096f6:	009b      	lsls	r3, r3, #2
 80096f8:	4403      	add	r3, r0
 80096fa:	440b      	add	r3, r1
 80096fc:	781b      	ldrb	r3, [r3, #0]
 80096fe:	73fb      	strb	r3, [r7, #15]
 8009700:	e025      	b.n	800974e <LCD_ShowChar+0xc2>
		else if(size==16)temp=asc2_1608[num][t];	//1608
 8009702:	78bb      	ldrb	r3, [r7, #2]
 8009704:	2b10      	cmp	r3, #16
 8009706:	d108      	bne.n	800971a <LCD_ShowChar+0x8e>
 8009708:	78fa      	ldrb	r2, [r7, #3]
 800970a:	7b7b      	ldrb	r3, [r7, #13]
 800970c:	4937      	ldr	r1, [pc, #220]	; (80097ec <LCD_ShowChar+0x160>)
 800970e:	0112      	lsls	r2, r2, #4
 8009710:	440a      	add	r2, r1
 8009712:	4413      	add	r3, r2
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	73fb      	strb	r3, [r7, #15]
 8009718:	e019      	b.n	800974e <LCD_ShowChar+0xc2>
		else if(size==24)temp=asc2_2412[num][t];	//2412
 800971a:	78bb      	ldrb	r3, [r7, #2]
 800971c:	2b18      	cmp	r3, #24
 800971e:	d10b      	bne.n	8009738 <LCD_ShowChar+0xac>
 8009720:	78fa      	ldrb	r2, [r7, #3]
 8009722:	7b79      	ldrb	r1, [r7, #13]
 8009724:	4832      	ldr	r0, [pc, #200]	; (80097f0 <LCD_ShowChar+0x164>)
 8009726:	4613      	mov	r3, r2
 8009728:	00db      	lsls	r3, r3, #3
 800972a:	4413      	add	r3, r2
 800972c:	009b      	lsls	r3, r3, #2
 800972e:	4403      	add	r3, r0
 8009730:	440b      	add	r3, r1
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	73fb      	strb	r3, [r7, #15]
 8009736:	e00a      	b.n	800974e <LCD_ShowChar+0xc2>
		else if(size==36)temp=asc2_3216[num][t];	//3616
 8009738:	78bb      	ldrb	r3, [r7, #2]
 800973a:	2b24      	cmp	r3, #36	; 0x24
 800973c:	d14d      	bne.n	80097da <LCD_ShowChar+0x14e>
 800973e:	78fa      	ldrb	r2, [r7, #3]
 8009740:	7b7b      	ldrb	r3, [r7, #13]
 8009742:	492c      	ldr	r1, [pc, #176]	; (80097f4 <LCD_ShowChar+0x168>)
 8009744:	01d2      	lsls	r2, r2, #7
 8009746:	440a      	add	r2, r1
 8009748:	4413      	add	r3, r2
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	73fb      	strb	r3, [r7, #15]
		else return;								//
		for(t1=0;t1<8;t1++)
 800974e:	2300      	movs	r3, #0
 8009750:	73bb      	strb	r3, [r7, #14]
 8009752:	e035      	b.n	80097c0 <LCD_ShowChar+0x134>
		{
			if(temp&0x80)LCD_Fast_DrawPoint(x,y,POINT_COLOR);
 8009754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009758:	2b00      	cmp	r3, #0
 800975a:	da07      	bge.n	800976c <LCD_ShowChar+0xe0>
 800975c:	4b26      	ldr	r3, [pc, #152]	; (80097f8 <LCD_ShowChar+0x16c>)
 800975e:	881a      	ldrh	r2, [r3, #0]
 8009760:	88b9      	ldrh	r1, [r7, #4]
 8009762:	88fb      	ldrh	r3, [r7, #6]
 8009764:	4618      	mov	r0, r3
 8009766:	f7fc f80f 	bl	8005788 <LCD_Fast_DrawPoint>
 800976a:	e00a      	b.n	8009782 <LCD_ShowChar+0xf6>
			else if(mode==0)LCD_Fast_DrawPoint(x,y,BACK_COLOR);
 800976c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d106      	bne.n	8009782 <LCD_ShowChar+0xf6>
 8009774:	4b21      	ldr	r3, [pc, #132]	; (80097fc <LCD_ShowChar+0x170>)
 8009776:	881a      	ldrh	r2, [r3, #0]
 8009778:	88b9      	ldrh	r1, [r7, #4]
 800977a:	88fb      	ldrh	r3, [r7, #6]
 800977c:	4618      	mov	r0, r3
 800977e:	f7fc f803 	bl	8005788 <LCD_Fast_DrawPoint>
			temp<<=1;
 8009782:	7bfb      	ldrb	r3, [r7, #15]
 8009784:	005b      	lsls	r3, r3, #1
 8009786:	73fb      	strb	r3, [r7, #15]
			y++;
 8009788:	88bb      	ldrh	r3, [r7, #4]
 800978a:	3301      	adds	r3, #1
 800978c:	80bb      	strh	r3, [r7, #4]
			if(y>=lcddev.height)return;		//
 800978e:	4b1c      	ldr	r3, [pc, #112]	; (8009800 <LCD_ShowChar+0x174>)
 8009790:	885b      	ldrh	r3, [r3, #2]
 8009792:	88ba      	ldrh	r2, [r7, #4]
 8009794:	429a      	cmp	r2, r3
 8009796:	d222      	bcs.n	80097de <LCD_ShowChar+0x152>
			if((y-y0)==size)
 8009798:	88ba      	ldrh	r2, [r7, #4]
 800979a:	897b      	ldrh	r3, [r7, #10]
 800979c:	1ad2      	subs	r2, r2, r3
 800979e:	78bb      	ldrb	r3, [r7, #2]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d10a      	bne.n	80097ba <LCD_ShowChar+0x12e>
			{
				y=y0;
 80097a4:	897b      	ldrh	r3, [r7, #10]
 80097a6:	80bb      	strh	r3, [r7, #4]
				x++;
 80097a8:	88fb      	ldrh	r3, [r7, #6]
 80097aa:	3301      	adds	r3, #1
 80097ac:	80fb      	strh	r3, [r7, #6]
				if(x>=lcddev.width)return;	//
 80097ae:	4b14      	ldr	r3, [pc, #80]	; (8009800 <LCD_ShowChar+0x174>)
 80097b0:	881b      	ldrh	r3, [r3, #0]
 80097b2:	88fa      	ldrh	r2, [r7, #6]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	d307      	bcc.n	80097c8 <LCD_ShowChar+0x13c>
 80097b8:	e012      	b.n	80097e0 <LCD_ShowChar+0x154>
		for(t1=0;t1<8;t1++)
 80097ba:	7bbb      	ldrb	r3, [r7, #14]
 80097bc:	3301      	adds	r3, #1
 80097be:	73bb      	strb	r3, [r7, #14]
 80097c0:	7bbb      	ldrb	r3, [r7, #14]
 80097c2:	2b07      	cmp	r3, #7
 80097c4:	d9c6      	bls.n	8009754 <LCD_ShowChar+0xc8>
 80097c6:	e000      	b.n	80097ca <LCD_ShowChar+0x13e>
				break;
 80097c8:	bf00      	nop
	for(t=0;t<csize;t++)
 80097ca:	7b7b      	ldrb	r3, [r7, #13]
 80097cc:	3301      	adds	r3, #1
 80097ce:	737b      	strb	r3, [r7, #13]
 80097d0:	7b7a      	ldrb	r2, [r7, #13]
 80097d2:	7a7b      	ldrb	r3, [r7, #9]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d385      	bcc.n	80096e4 <LCD_ShowChar+0x58>
 80097d8:	e002      	b.n	80097e0 <LCD_ShowChar+0x154>
		else return;								//
 80097da:	bf00      	nop
 80097dc:	e000      	b.n	80097e0 <LCD_ShowChar+0x154>
			if(y>=lcddev.height)return;		//
 80097de:	bf00      	nop
			}
		}
	}
}
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd90      	pop	{r4, r7, pc}
 80097e6:	bf00      	nop
 80097e8:	08012d08 	.word	0x08012d08
 80097ec:	0801317c 	.word	0x0801317c
 80097f0:	0801376c 	.word	0x0801376c
 80097f4:	080144c8 	.word	0x080144c8
 80097f8:	20000820 	.word	0x20000820
 80097fc:	200005de 	.word	0x200005de
 8009800:	20003ca8 	.word	0x20003ca8

08009804 <LCD_Pow>:
//m^n
//:m^n.
uint32_t LCD_Pow(uint8_t m,uint8_t n)
{
 8009804:	b480      	push	{r7}
 8009806:	b085      	sub	sp, #20
 8009808:	af00      	add	r7, sp, #0
 800980a:	4603      	mov	r3, r0
 800980c:	460a      	mov	r2, r1
 800980e:	71fb      	strb	r3, [r7, #7]
 8009810:	4613      	mov	r3, r2
 8009812:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8009814:	2301      	movs	r3, #1
 8009816:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8009818:	e004      	b.n	8009824 <LCD_Pow+0x20>
 800981a:	79fa      	ldrb	r2, [r7, #7]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	fb02 f303 	mul.w	r3, r2, r3
 8009822:	60fb      	str	r3, [r7, #12]
 8009824:	79bb      	ldrb	r3, [r7, #6]
 8009826:	1e5a      	subs	r2, r3, #1
 8009828:	71ba      	strb	r2, [r7, #6]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d1f5      	bne.n	800981a <LCD_Pow+0x16>
	return result;
 800982e:	68fb      	ldr	r3, [r7, #12]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3714      	adds	r7, #20
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <LCD_ShowNum>:
//len :
//size:
//color:
//num:(0~4294967295);
void LCD_ShowNum(uint16_t x,uint16_t y,uint32_t num,uint8_t len,uint8_t size)
{
 800983c:	b590      	push	{r4, r7, lr}
 800983e:	b089      	sub	sp, #36	; 0x24
 8009840:	af02      	add	r7, sp, #8
 8009842:	60ba      	str	r2, [r7, #8]
 8009844:	461a      	mov	r2, r3
 8009846:	4603      	mov	r3, r0
 8009848:	81fb      	strh	r3, [r7, #14]
 800984a:	460b      	mov	r3, r1
 800984c:	81bb      	strh	r3, [r7, #12]
 800984e:	4613      	mov	r3, r2
 8009850:	71fb      	strb	r3, [r7, #7]
	uint8_t t,temp;
	uint8_t enshow=0;
 8009852:	2300      	movs	r3, #0
 8009854:	75bb      	strb	r3, [r7, #22]
	for(t=0;t<len;t++)
 8009856:	2300      	movs	r3, #0
 8009858:	75fb      	strb	r3, [r7, #23]
 800985a:	e055      	b.n	8009908 <LCD_ShowNum+0xcc>
	{
		temp=(num/LCD_Pow(10,len-t-1))%10;
 800985c:	79fa      	ldrb	r2, [r7, #7]
 800985e:	7dfb      	ldrb	r3, [r7, #23]
 8009860:	1ad3      	subs	r3, r2, r3
 8009862:	b2db      	uxtb	r3, r3
 8009864:	3b01      	subs	r3, #1
 8009866:	b2db      	uxtb	r3, r3
 8009868:	4619      	mov	r1, r3
 800986a:	200a      	movs	r0, #10
 800986c:	f7ff ffca 	bl	8009804 <LCD_Pow>
 8009870:	4602      	mov	r2, r0
 8009872:	68bb      	ldr	r3, [r7, #8]
 8009874:	fbb3 f1f2 	udiv	r1, r3, r2
 8009878:	4b28      	ldr	r3, [pc, #160]	; (800991c <LCD_ShowNum+0xe0>)
 800987a:	fba3 2301 	umull	r2, r3, r3, r1
 800987e:	08da      	lsrs	r2, r3, #3
 8009880:	4613      	mov	r3, r2
 8009882:	009b      	lsls	r3, r3, #2
 8009884:	4413      	add	r3, r2
 8009886:	005b      	lsls	r3, r3, #1
 8009888:	1aca      	subs	r2, r1, r3
 800988a:	4613      	mov	r3, r2
 800988c:	757b      	strb	r3, [r7, #21]
		if(enshow==0&&t<(len-1))
 800988e:	7dbb      	ldrb	r3, [r7, #22]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d11f      	bne.n	80098d4 <LCD_ShowNum+0x98>
 8009894:	7dfa      	ldrb	r2, [r7, #23]
 8009896:	79fb      	ldrb	r3, [r7, #7]
 8009898:	3b01      	subs	r3, #1
 800989a:	429a      	cmp	r2, r3
 800989c:	da1a      	bge.n	80098d4 <LCD_ShowNum+0x98>
		{
			if(temp==0)
 800989e:	7d7b      	ldrb	r3, [r7, #21]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d115      	bne.n	80098d0 <LCD_ShowNum+0x94>
			{
				LCD_ShowChar(x+(size/2)*t,y,' ',size,0);
 80098a4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098a8:	085b      	lsrs	r3, r3, #1
 80098aa:	b2db      	uxtb	r3, r3
 80098ac:	b29a      	uxth	r2, r3
 80098ae:	7dfb      	ldrb	r3, [r7, #23]
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	fb12 f303 	smulbb	r3, r2, r3
 80098b6:	b29a      	uxth	r2, r3
 80098b8:	89fb      	ldrh	r3, [r7, #14]
 80098ba:	4413      	add	r3, r2
 80098bc:	b298      	uxth	r0, r3
 80098be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098c2:	89b9      	ldrh	r1, [r7, #12]
 80098c4:	2200      	movs	r2, #0
 80098c6:	9200      	str	r2, [sp, #0]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f7ff fedf 	bl	800968c <LCD_ShowChar>
				continue;
 80098ce:	e018      	b.n	8009902 <LCD_ShowNum+0xc6>
			}else enshow=1;
 80098d0:	2301      	movs	r3, #1
 80098d2:	75bb      	strb	r3, [r7, #22]

		}
	 	LCD_ShowChar(x+(size/2)*t,y,temp+'0',size,0);
 80098d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098d8:	085b      	lsrs	r3, r3, #1
 80098da:	b2db      	uxtb	r3, r3
 80098dc:	b29a      	uxth	r2, r3
 80098de:	7dfb      	ldrb	r3, [r7, #23]
 80098e0:	b29b      	uxth	r3, r3
 80098e2:	fb12 f303 	smulbb	r3, r2, r3
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	89fb      	ldrh	r3, [r7, #14]
 80098ea:	4413      	add	r3, r2
 80098ec:	b298      	uxth	r0, r3
 80098ee:	7d7b      	ldrb	r3, [r7, #21]
 80098f0:	3330      	adds	r3, #48	; 0x30
 80098f2:	b2da      	uxtb	r2, r3
 80098f4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80098f8:	89b9      	ldrh	r1, [r7, #12]
 80098fa:	2400      	movs	r4, #0
 80098fc:	9400      	str	r4, [sp, #0]
 80098fe:	f7ff fec5 	bl	800968c <LCD_ShowChar>
	for(t=0;t<len;t++)
 8009902:	7dfb      	ldrb	r3, [r7, #23]
 8009904:	3301      	adds	r3, #1
 8009906:	75fb      	strb	r3, [r7, #23]
 8009908:	7dfa      	ldrb	r2, [r7, #23]
 800990a:	79fb      	ldrb	r3, [r7, #7]
 800990c:	429a      	cmp	r2, r3
 800990e:	d3a5      	bcc.n	800985c <LCD_ShowNum+0x20>
	}
}
 8009910:	bf00      	nop
 8009912:	bf00      	nop
 8009914:	371c      	adds	r7, #28
 8009916:	46bd      	mov	sp, r7
 8009918:	bd90      	pop	{r4, r7, pc}
 800991a:	bf00      	nop
 800991c:	cccccccd 	.word	0xcccccccd

08009920 <LCD_ShowString>:
//x,y:
//width,height:
//size:
//*p:
void LCD_ShowString(uint16_t x,uint16_t y,uint16_t width,uint16_t height,uint8_t size,uint8_t *p)
{
 8009920:	b590      	push	{r4, r7, lr}
 8009922:	b087      	sub	sp, #28
 8009924:	af02      	add	r7, sp, #8
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	4611      	mov	r1, r2
 800992c:	461a      	mov	r2, r3
 800992e:	4623      	mov	r3, r4
 8009930:	80fb      	strh	r3, [r7, #6]
 8009932:	4603      	mov	r3, r0
 8009934:	80bb      	strh	r3, [r7, #4]
 8009936:	460b      	mov	r3, r1
 8009938:	807b      	strh	r3, [r7, #2]
 800993a:	4613      	mov	r3, r2
 800993c:	803b      	strh	r3, [r7, #0]
	uint8_t x0=x;
 800993e:	88fb      	ldrh	r3, [r7, #6]
 8009940:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8009942:	887a      	ldrh	r2, [r7, #2]
 8009944:	88fb      	ldrh	r3, [r7, #6]
 8009946:	4413      	add	r3, r2
 8009948:	807b      	strh	r3, [r7, #2]
	height+=y;
 800994a:	883a      	ldrh	r2, [r7, #0]
 800994c:	88bb      	ldrh	r3, [r7, #4]
 800994e:	4413      	add	r3, r2
 8009950:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//!
 8009952:	e024      	b.n	800999e <LCD_ShowString+0x7e>
    {
        if(x>=width){x=x0;y+=size;}
 8009954:	88fa      	ldrh	r2, [r7, #6]
 8009956:	887b      	ldrh	r3, [r7, #2]
 8009958:	429a      	cmp	r2, r3
 800995a:	d307      	bcc.n	800996c <LCD_ShowString+0x4c>
 800995c:	7bfb      	ldrb	r3, [r7, #15]
 800995e:	80fb      	strh	r3, [r7, #6]
 8009960:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009964:	b29a      	uxth	r2, r3
 8009966:	88bb      	ldrh	r3, [r7, #4]
 8009968:	4413      	add	r3, r2
 800996a:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//
 800996c:	88ba      	ldrh	r2, [r7, #4]
 800996e:	883b      	ldrh	r3, [r7, #0]
 8009970:	429a      	cmp	r2, r3
 8009972:	d21d      	bcs.n	80099b0 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,1);
 8009974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009976:	781a      	ldrb	r2, [r3, #0]
 8009978:	f897 3020 	ldrb.w	r3, [r7, #32]
 800997c:	88b9      	ldrh	r1, [r7, #4]
 800997e:	88f8      	ldrh	r0, [r7, #6]
 8009980:	2401      	movs	r4, #1
 8009982:	9400      	str	r4, [sp, #0]
 8009984:	f7ff fe82 	bl	800968c <LCD_ShowChar>
        x+=size/2;
 8009988:	f897 3020 	ldrb.w	r3, [r7, #32]
 800998c:	085b      	lsrs	r3, r3, #1
 800998e:	b2db      	uxtb	r3, r3
 8009990:	b29a      	uxth	r2, r3
 8009992:	88fb      	ldrh	r3, [r7, #6]
 8009994:	4413      	add	r3, r2
 8009996:	80fb      	strh	r3, [r7, #6]
        p++;
 8009998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800999a:	3301      	adds	r3, #1
 800999c:	627b      	str	r3, [r7, #36]	; 0x24
    while((*p<='~')&&(*p>=' '))//!
 800999e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a0:	781b      	ldrb	r3, [r3, #0]
 80099a2:	2b7e      	cmp	r3, #126	; 0x7e
 80099a4:	d805      	bhi.n	80099b2 <LCD_ShowString+0x92>
 80099a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	2b1f      	cmp	r3, #31
 80099ac:	d8d2      	bhi.n	8009954 <LCD_ShowString+0x34>
    }
}
 80099ae:	e000      	b.n	80099b2 <LCD_ShowString+0x92>
        if(y>=height)break;//
 80099b0:	bf00      	nop
}
 80099b2:	bf00      	nop
 80099b4:	3714      	adds	r7, #20
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd90      	pop	{r4, r7, pc}
	...

080099bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80099c0:	4b0e      	ldr	r3, [pc, #56]	; (80099fc <HAL_Init+0x40>)
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	4a0d      	ldr	r2, [pc, #52]	; (80099fc <HAL_Init+0x40>)
 80099c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80099ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80099cc:	4b0b      	ldr	r3, [pc, #44]	; (80099fc <HAL_Init+0x40>)
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a0a      	ldr	r2, [pc, #40]	; (80099fc <HAL_Init+0x40>)
 80099d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80099d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80099d8:	4b08      	ldr	r3, [pc, #32]	; (80099fc <HAL_Init+0x40>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a07      	ldr	r2, [pc, #28]	; (80099fc <HAL_Init+0x40>)
 80099de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80099e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80099e4:	2003      	movs	r0, #3
 80099e6:	f000 f94f 	bl	8009c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80099ea:	2000      	movs	r0, #0
 80099ec:	f000 f808 	bl	8009a00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80099f0:	f7f8 fcc2 	bl	8002378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80099f4:	2300      	movs	r3, #0
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	bd80      	pop	{r7, pc}
 80099fa:	bf00      	nop
 80099fc:	40023c00 	.word	0x40023c00

08009a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b082      	sub	sp, #8
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8009a08:	4b12      	ldr	r3, [pc, #72]	; (8009a54 <HAL_InitTick+0x54>)
 8009a0a:	681a      	ldr	r2, [r3, #0]
 8009a0c:	4b12      	ldr	r3, [pc, #72]	; (8009a58 <HAL_InitTick+0x58>)
 8009a0e:	781b      	ldrb	r3, [r3, #0]
 8009a10:	4619      	mov	r1, r3
 8009a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8009a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f000 f967 	bl	8009cf2 <HAL_SYSTICK_Config>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d001      	beq.n	8009a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e00e      	b.n	8009a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2b0f      	cmp	r3, #15
 8009a32:	d80a      	bhi.n	8009a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009a34:	2200      	movs	r2, #0
 8009a36:	6879      	ldr	r1, [r7, #4]
 8009a38:	f04f 30ff 	mov.w	r0, #4294967295
 8009a3c:	f000 f92f 	bl	8009c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009a40:	4a06      	ldr	r2, [pc, #24]	; (8009a5c <HAL_InitTick+0x5c>)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8009a46:	2300      	movs	r3, #0
 8009a48:	e000      	b.n	8009a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	200005a4 	.word	0x200005a4
 8009a58:	200005e4 	.word	0x200005e4
 8009a5c:	200005e0 	.word	0x200005e0

08009a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009a60:	b480      	push	{r7}
 8009a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009a64:	4b06      	ldr	r3, [pc, #24]	; (8009a80 <HAL_IncTick+0x20>)
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	461a      	mov	r2, r3
 8009a6a:	4b06      	ldr	r3, [pc, #24]	; (8009a84 <HAL_IncTick+0x24>)
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4413      	add	r3, r2
 8009a70:	4a04      	ldr	r2, [pc, #16]	; (8009a84 <HAL_IncTick+0x24>)
 8009a72:	6013      	str	r3, [r2, #0]
}
 8009a74:	bf00      	nop
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr
 8009a7e:	bf00      	nop
 8009a80:	200005e4 	.word	0x200005e4
 8009a84:	20003cb8 	.word	0x20003cb8

08009a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009a88:	b480      	push	{r7}
 8009a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8009a8c:	4b03      	ldr	r3, [pc, #12]	; (8009a9c <HAL_GetTick+0x14>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr
 8009a9a:	bf00      	nop
 8009a9c:	20003cb8 	.word	0x20003cb8

08009aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009aa8:	f7ff ffee 	bl	8009a88 <HAL_GetTick>
 8009aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ab8:	d005      	beq.n	8009ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009aba:	4b0a      	ldr	r3, [pc, #40]	; (8009ae4 <HAL_Delay+0x44>)
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8009ac6:	bf00      	nop
 8009ac8:	f7ff ffde 	bl	8009a88 <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	68fa      	ldr	r2, [r7, #12]
 8009ad4:	429a      	cmp	r2, r3
 8009ad6:	d8f7      	bhi.n	8009ac8 <HAL_Delay+0x28>
  {
  }
}
 8009ad8:	bf00      	nop
 8009ada:	bf00      	nop
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}
 8009ae2:	bf00      	nop
 8009ae4:	200005e4 	.word	0x200005e4

08009ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b085      	sub	sp, #20
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f003 0307 	and.w	r3, r3, #7
 8009af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009af8:	4b0c      	ldr	r3, [pc, #48]	; (8009b2c <__NVIC_SetPriorityGrouping+0x44>)
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009b04:	4013      	ands	r3, r2
 8009b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009b10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009b1a:	4a04      	ldr	r2, [pc, #16]	; (8009b2c <__NVIC_SetPriorityGrouping+0x44>)
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	60d3      	str	r3, [r2, #12]
}
 8009b20:	bf00      	nop
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	e000ed00 	.word	0xe000ed00

08009b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009b30:	b480      	push	{r7}
 8009b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009b34:	4b04      	ldr	r3, [pc, #16]	; (8009b48 <__NVIC_GetPriorityGrouping+0x18>)
 8009b36:	68db      	ldr	r3, [r3, #12]
 8009b38:	0a1b      	lsrs	r3, r3, #8
 8009b3a:	f003 0307 	and.w	r3, r3, #7
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr
 8009b48:	e000ed00 	.word	0xe000ed00

08009b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	4603      	mov	r3, r0
 8009b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	db0b      	blt.n	8009b76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009b5e:	79fb      	ldrb	r3, [r7, #7]
 8009b60:	f003 021f 	and.w	r2, r3, #31
 8009b64:	4907      	ldr	r1, [pc, #28]	; (8009b84 <__NVIC_EnableIRQ+0x38>)
 8009b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b6a:	095b      	lsrs	r3, r3, #5
 8009b6c:	2001      	movs	r0, #1
 8009b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8009b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009b76:	bf00      	nop
 8009b78:	370c      	adds	r7, #12
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr
 8009b82:	bf00      	nop
 8009b84:	e000e100 	.word	0xe000e100

08009b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b083      	sub	sp, #12
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	4603      	mov	r3, r0
 8009b90:	6039      	str	r1, [r7, #0]
 8009b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	db0a      	blt.n	8009bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	490c      	ldr	r1, [pc, #48]	; (8009bd4 <__NVIC_SetPriority+0x4c>)
 8009ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ba6:	0112      	lsls	r2, r2, #4
 8009ba8:	b2d2      	uxtb	r2, r2
 8009baa:	440b      	add	r3, r1
 8009bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009bb0:	e00a      	b.n	8009bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	b2da      	uxtb	r2, r3
 8009bb6:	4908      	ldr	r1, [pc, #32]	; (8009bd8 <__NVIC_SetPriority+0x50>)
 8009bb8:	79fb      	ldrb	r3, [r7, #7]
 8009bba:	f003 030f 	and.w	r3, r3, #15
 8009bbe:	3b04      	subs	r3, #4
 8009bc0:	0112      	lsls	r2, r2, #4
 8009bc2:	b2d2      	uxtb	r2, r2
 8009bc4:	440b      	add	r3, r1
 8009bc6:	761a      	strb	r2, [r3, #24]
}
 8009bc8:	bf00      	nop
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr
 8009bd4:	e000e100 	.word	0xe000e100
 8009bd8:	e000ed00 	.word	0xe000ed00

08009bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b089      	sub	sp, #36	; 0x24
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	60f8      	str	r0, [r7, #12]
 8009be4:	60b9      	str	r1, [r7, #8]
 8009be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	f003 0307 	and.w	r3, r3, #7
 8009bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	f1c3 0307 	rsb	r3, r3, #7
 8009bf6:	2b04      	cmp	r3, #4
 8009bf8:	bf28      	it	cs
 8009bfa:	2304      	movcs	r3, #4
 8009bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009bfe:	69fb      	ldr	r3, [r7, #28]
 8009c00:	3304      	adds	r3, #4
 8009c02:	2b06      	cmp	r3, #6
 8009c04:	d902      	bls.n	8009c0c <NVIC_EncodePriority+0x30>
 8009c06:	69fb      	ldr	r3, [r7, #28]
 8009c08:	3b03      	subs	r3, #3
 8009c0a:	e000      	b.n	8009c0e <NVIC_EncodePriority+0x32>
 8009c0c:	2300      	movs	r3, #0
 8009c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c10:	f04f 32ff 	mov.w	r2, #4294967295
 8009c14:	69bb      	ldr	r3, [r7, #24]
 8009c16:	fa02 f303 	lsl.w	r3, r2, r3
 8009c1a:	43da      	mvns	r2, r3
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	401a      	ands	r2, r3
 8009c20:	697b      	ldr	r3, [r7, #20]
 8009c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009c24:	f04f 31ff 	mov.w	r1, #4294967295
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c2e:	43d9      	mvns	r1, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009c34:	4313      	orrs	r3, r2
         );
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3724      	adds	r7, #36	; 0x24
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c40:	4770      	bx	lr
	...

08009c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b082      	sub	sp, #8
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	3b01      	subs	r3, #1
 8009c50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009c54:	d301      	bcc.n	8009c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009c56:	2301      	movs	r3, #1
 8009c58:	e00f      	b.n	8009c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8009c5a:	4a0a      	ldr	r2, [pc, #40]	; (8009c84 <SysTick_Config+0x40>)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009c62:	210f      	movs	r1, #15
 8009c64:	f04f 30ff 	mov.w	r0, #4294967295
 8009c68:	f7ff ff8e 	bl	8009b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009c6c:	4b05      	ldr	r3, [pc, #20]	; (8009c84 <SysTick_Config+0x40>)
 8009c6e:	2200      	movs	r2, #0
 8009c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009c72:	4b04      	ldr	r3, [pc, #16]	; (8009c84 <SysTick_Config+0x40>)
 8009c74:	2207      	movs	r2, #7
 8009c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009c78:	2300      	movs	r3, #0
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3708      	adds	r7, #8
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}
 8009c82:	bf00      	nop
 8009c84:	e000e010 	.word	0xe000e010

08009c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b082      	sub	sp, #8
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f7ff ff29 	bl	8009ae8 <__NVIC_SetPriorityGrouping>
}
 8009c96:	bf00      	nop
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b086      	sub	sp, #24
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	60b9      	str	r1, [r7, #8]
 8009ca8:	607a      	str	r2, [r7, #4]
 8009caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8009cac:	2300      	movs	r3, #0
 8009cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009cb0:	f7ff ff3e 	bl	8009b30 <__NVIC_GetPriorityGrouping>
 8009cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009cb6:	687a      	ldr	r2, [r7, #4]
 8009cb8:	68b9      	ldr	r1, [r7, #8]
 8009cba:	6978      	ldr	r0, [r7, #20]
 8009cbc:	f7ff ff8e 	bl	8009bdc <NVIC_EncodePriority>
 8009cc0:	4602      	mov	r2, r0
 8009cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009cc6:	4611      	mov	r1, r2
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f7ff ff5d 	bl	8009b88 <__NVIC_SetPriority>
}
 8009cce:	bf00      	nop
 8009cd0:	3718      	adds	r7, #24
 8009cd2:	46bd      	mov	sp, r7
 8009cd4:	bd80      	pop	{r7, pc}

08009cd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009cd6:	b580      	push	{r7, lr}
 8009cd8:	b082      	sub	sp, #8
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	4603      	mov	r3, r0
 8009cde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	f7ff ff31 	bl	8009b4c <__NVIC_EnableIRQ>
}
 8009cea:	bf00      	nop
 8009cec:	3708      	adds	r7, #8
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}

08009cf2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b082      	sub	sp, #8
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f7ff ffa2 	bl	8009c44 <SysTick_Config>
 8009d00:	4603      	mov	r3, r0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3708      	adds	r7, #8
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
	...

08009d0c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b086      	sub	sp, #24
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8009d14:	2300      	movs	r3, #0
 8009d16:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8009d18:	f7ff feb6 	bl	8009a88 <HAL_GetTick>
 8009d1c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d101      	bne.n	8009d28 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8009d24:	2301      	movs	r3, #1
 8009d26:	e099      	b.n	8009e5c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	2200      	movs	r2, #0
 8009d2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2202      	movs	r2, #2
 8009d34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f022 0201 	bic.w	r2, r2, #1
 8009d46:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009d48:	e00f      	b.n	8009d6a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009d4a:	f7ff fe9d 	bl	8009a88 <HAL_GetTick>
 8009d4e:	4602      	mov	r2, r0
 8009d50:	693b      	ldr	r3, [r7, #16]
 8009d52:	1ad3      	subs	r3, r2, r3
 8009d54:	2b05      	cmp	r3, #5
 8009d56:	d908      	bls.n	8009d6a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2220      	movs	r2, #32
 8009d5c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2203      	movs	r2, #3
 8009d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e078      	b.n	8009e5c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f003 0301 	and.w	r3, r3, #1
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d1e8      	bne.n	8009d4a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009d80:	697a      	ldr	r2, [r7, #20]
 8009d82:	4b38      	ldr	r3, [pc, #224]	; (8009e64 <HAL_DMA_Init+0x158>)
 8009d84:	4013      	ands	r3, r2
 8009d86:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	685a      	ldr	r2, [r3, #4]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009d96:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	691b      	ldr	r3, [r3, #16]
 8009d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009da2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	699b      	ldr	r3, [r3, #24]
 8009da8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009dae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6a1b      	ldr	r3, [r3, #32]
 8009db4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009db6:	697a      	ldr	r2, [r7, #20]
 8009db8:	4313      	orrs	r3, r2
 8009dba:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dc0:	2b04      	cmp	r3, #4
 8009dc2:	d107      	bne.n	8009dd4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	697a      	ldr	r2, [r7, #20]
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	697a      	ldr	r2, [r7, #20]
 8009dda:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	f023 0307 	bic.w	r3, r3, #7
 8009dea:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df0:	697a      	ldr	r2, [r7, #20]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfa:	2b04      	cmp	r3, #4
 8009dfc:	d117      	bne.n	8009e2e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e02:	697a      	ldr	r2, [r7, #20]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d00e      	beq.n	8009e2e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f000 fb01 	bl	800a418 <DMA_CheckFifoParam>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d008      	beq.n	8009e2e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2240      	movs	r2, #64	; 0x40
 8009e20:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2201      	movs	r2, #1
 8009e26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	e016      	b.n	8009e5c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	697a      	ldr	r2, [r7, #20]
 8009e34:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009e36:	6878      	ldr	r0, [r7, #4]
 8009e38:	f000 fab8 	bl	800a3ac <DMA_CalcBaseAndBitshift>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e44:	223f      	movs	r2, #63	; 0x3f
 8009e46:	409a      	lsls	r2, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2201      	movs	r2, #1
 8009e56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009e5a:	2300      	movs	r3, #0
}
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	3718      	adds	r7, #24
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	f010803f 	.word	0xf010803f

08009e68 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	60f8      	str	r0, [r7, #12]
 8009e70:	60b9      	str	r1, [r7, #8]
 8009e72:	607a      	str	r2, [r7, #4]
 8009e74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e76:	2300      	movs	r3, #0
 8009e78:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009e7e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009e86:	2b01      	cmp	r3, #1
 8009e88:	d101      	bne.n	8009e8e <HAL_DMA_Start_IT+0x26>
 8009e8a:	2302      	movs	r3, #2
 8009e8c:	e040      	b.n	8009f10 <HAL_DMA_Start_IT+0xa8>
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	2201      	movs	r2, #1
 8009e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b01      	cmp	r3, #1
 8009ea0:	d12f      	bne.n	8009f02 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2202      	movs	r2, #2
 8009ea6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	2200      	movs	r2, #0
 8009eae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	687a      	ldr	r2, [r7, #4]
 8009eb4:	68b9      	ldr	r1, [r7, #8]
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f000 fa4a 	bl	800a350 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ec0:	223f      	movs	r2, #63	; 0x3f
 8009ec2:	409a      	lsls	r2, r3
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f042 0216 	orr.w	r2, r2, #22
 8009ed6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d007      	beq.n	8009ef0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	681a      	ldr	r2, [r3, #0]
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f042 0208 	orr.w	r2, r2, #8
 8009eee:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f042 0201 	orr.w	r2, r2, #1
 8009efe:	601a      	str	r2, [r3, #0]
 8009f00:	e005      	b.n	8009f0e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2200      	movs	r2, #0
 8009f06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009f0a:	2302      	movs	r3, #2
 8009f0c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009f0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3718      	adds	r7, #24
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f24:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009f26:	f7ff fdaf 	bl	8009a88 <HAL_GetTick>
 8009f2a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	2b02      	cmp	r3, #2
 8009f36:	d008      	beq.n	8009f4a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2280      	movs	r2, #128	; 0x80
 8009f3c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8009f46:	2301      	movs	r3, #1
 8009f48:	e052      	b.n	8009ff0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f022 0216 	bic.w	r2, r2, #22
 8009f58:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	695a      	ldr	r2, [r3, #20]
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f68:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d103      	bne.n	8009f7a <HAL_DMA_Abort+0x62>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d007      	beq.n	8009f8a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f022 0208 	bic.w	r2, r2, #8
 8009f88:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	681a      	ldr	r2, [r3, #0]
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f022 0201 	bic.w	r2, r2, #1
 8009f98:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009f9a:	e013      	b.n	8009fc4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009f9c:	f7ff fd74 	bl	8009a88 <HAL_GetTick>
 8009fa0:	4602      	mov	r2, r0
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	1ad3      	subs	r3, r2, r3
 8009fa6:	2b05      	cmp	r3, #5
 8009fa8:	d90c      	bls.n	8009fc4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	2220      	movs	r2, #32
 8009fae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2203      	movs	r2, #3
 8009fbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8009fc0:	2303      	movs	r3, #3
 8009fc2:	e015      	b.n	8009ff0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0301 	and.w	r3, r3, #1
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d1e4      	bne.n	8009f9c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009fd6:	223f      	movs	r2, #63	; 0x3f
 8009fd8:	409a      	lsls	r2, r3
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2201      	movs	r2, #1
 8009fea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8009fee:	2300      	movs	r3, #0
}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3710      	adds	r7, #16
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a006:	b2db      	uxtb	r3, r3
 800a008:	2b02      	cmp	r3, #2
 800a00a:	d004      	beq.n	800a016 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	2280      	movs	r2, #128	; 0x80
 800a010:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	e00c      	b.n	800a030 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	2205      	movs	r2, #5
 800a01a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	681a      	ldr	r2, [r3, #0]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f022 0201 	bic.w	r2, r2, #1
 800a02c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	370c      	adds	r7, #12
 800a034:	46bd      	mov	sp, r7
 800a036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03a:	4770      	bx	lr

0800a03c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a03c:	b580      	push	{r7, lr}
 800a03e:	b086      	sub	sp, #24
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a048:	4b92      	ldr	r3, [pc, #584]	; (800a294 <HAL_DMA_IRQHandler+0x258>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a92      	ldr	r2, [pc, #584]	; (800a298 <HAL_DMA_IRQHandler+0x25c>)
 800a04e:	fba2 2303 	umull	r2, r3, r2, r3
 800a052:	0a9b      	lsrs	r3, r3, #10
 800a054:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a05a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a05c:	693b      	ldr	r3, [r7, #16]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a066:	2208      	movs	r2, #8
 800a068:	409a      	lsls	r2, r3
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	4013      	ands	r3, r2
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d01a      	beq.n	800a0a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f003 0304 	and.w	r3, r3, #4
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d013      	beq.n	800a0a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f022 0204 	bic.w	r2, r2, #4
 800a08e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a094:	2208      	movs	r2, #8
 800a096:	409a      	lsls	r2, r3
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0a0:	f043 0201 	orr.w	r2, r3, #1
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0ac:	2201      	movs	r2, #1
 800a0ae:	409a      	lsls	r2, r3
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	4013      	ands	r3, r2
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d012      	beq.n	800a0de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	695b      	ldr	r3, [r3, #20]
 800a0be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d00b      	beq.n	800a0de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0ca:	2201      	movs	r2, #1
 800a0cc:	409a      	lsls	r2, r3
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0d6:	f043 0202 	orr.w	r2, r3, #2
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a0e2:	2204      	movs	r2, #4
 800a0e4:	409a      	lsls	r2, r3
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	4013      	ands	r3, r2
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d012      	beq.n	800a114 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f003 0302 	and.w	r3, r3, #2
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d00b      	beq.n	800a114 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a100:	2204      	movs	r2, #4
 800a102:	409a      	lsls	r2, r3
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a10c:	f043 0204 	orr.w	r2, r3, #4
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a118:	2210      	movs	r2, #16
 800a11a:	409a      	lsls	r2, r3
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	4013      	ands	r3, r2
 800a120:	2b00      	cmp	r3, #0
 800a122:	d043      	beq.n	800a1ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f003 0308 	and.w	r3, r3, #8
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d03c      	beq.n	800a1ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a136:	2210      	movs	r2, #16
 800a138:	409a      	lsls	r2, r3
 800a13a:	693b      	ldr	r3, [r7, #16]
 800a13c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d018      	beq.n	800a17e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a156:	2b00      	cmp	r3, #0
 800a158:	d108      	bne.n	800a16c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d024      	beq.n	800a1ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	4798      	blx	r3
 800a16a:	e01f      	b.n	800a1ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a170:	2b00      	cmp	r3, #0
 800a172:	d01b      	beq.n	800a1ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a178:	6878      	ldr	r0, [r7, #4]
 800a17a:	4798      	blx	r3
 800a17c:	e016      	b.n	800a1ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d107      	bne.n	800a19c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	681a      	ldr	r2, [r3, #0]
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f022 0208 	bic.w	r2, r2, #8
 800a19a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d003      	beq.n	800a1ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1b0:	2220      	movs	r2, #32
 800a1b2:	409a      	lsls	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	4013      	ands	r3, r2
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	f000 808e 	beq.w	800a2da <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	f003 0310 	and.w	r3, r3, #16
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	f000 8086 	beq.w	800a2da <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a1d2:	2220      	movs	r2, #32
 800a1d4:	409a      	lsls	r2, r3
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a1e0:	b2db      	uxtb	r3, r3
 800a1e2:	2b05      	cmp	r3, #5
 800a1e4:	d136      	bne.n	800a254 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	f022 0216 	bic.w	r2, r2, #22
 800a1f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	695a      	ldr	r2, [r3, #20]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a204:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d103      	bne.n	800a216 <HAL_DMA_IRQHandler+0x1da>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a212:	2b00      	cmp	r3, #0
 800a214:	d007      	beq.n	800a226 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f022 0208 	bic.w	r2, r2, #8
 800a224:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a22a:	223f      	movs	r2, #63	; 0x3f
 800a22c:	409a      	lsls	r2, r3
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2201      	movs	r2, #1
 800a23e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a246:	2b00      	cmp	r3, #0
 800a248:	d07d      	beq.n	800a346 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	4798      	blx	r3
        }
        return;
 800a252:	e078      	b.n	800a346 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d01c      	beq.n	800a29c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d108      	bne.n	800a282 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a274:	2b00      	cmp	r3, #0
 800a276:	d030      	beq.n	800a2da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	4798      	blx	r3
 800a280:	e02b      	b.n	800a2da <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a286:	2b00      	cmp	r3, #0
 800a288:	d027      	beq.n	800a2da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	4798      	blx	r3
 800a292:	e022      	b.n	800a2da <HAL_DMA_IRQHandler+0x29e>
 800a294:	200005a4 	.word	0x200005a4
 800a298:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d10f      	bne.n	800a2ca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	681a      	ldr	r2, [r3, #0]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f022 0210 	bic.w	r2, r2, #16
 800a2b8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d003      	beq.n	800a2da <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d032      	beq.n	800a348 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2e6:	f003 0301 	and.w	r3, r3, #1
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d022      	beq.n	800a334 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2205      	movs	r2, #5
 800a2f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	681a      	ldr	r2, [r3, #0]
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f022 0201 	bic.w	r2, r2, #1
 800a304:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	3301      	adds	r3, #1
 800a30a:	60bb      	str	r3, [r7, #8]
 800a30c:	697a      	ldr	r2, [r7, #20]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d307      	bcc.n	800a322 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0301 	and.w	r3, r3, #1
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d1f2      	bne.n	800a306 <HAL_DMA_IRQHandler+0x2ca>
 800a320:	e000      	b.n	800a324 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a322:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d005      	beq.n	800a348 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	4798      	blx	r3
 800a344:	e000      	b.n	800a348 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a346:	bf00      	nop
    }
  }
}
 800a348:	3718      	adds	r7, #24
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
 800a34e:	bf00      	nop

0800a350 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a350:	b480      	push	{r7}
 800a352:	b085      	sub	sp, #20
 800a354:	af00      	add	r7, sp, #0
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	60b9      	str	r1, [r7, #8]
 800a35a:	607a      	str	r2, [r7, #4]
 800a35c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	681a      	ldr	r2, [r3, #0]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a36c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	683a      	ldr	r2, [r7, #0]
 800a374:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	689b      	ldr	r3, [r3, #8]
 800a37a:	2b40      	cmp	r3, #64	; 0x40
 800a37c:	d108      	bne.n	800a390 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	687a      	ldr	r2, [r7, #4]
 800a384:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	68ba      	ldr	r2, [r7, #8]
 800a38c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a38e:	e007      	b.n	800a3a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	68ba      	ldr	r2, [r7, #8]
 800a396:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	687a      	ldr	r2, [r7, #4]
 800a39e:	60da      	str	r2, [r3, #12]
}
 800a3a0:	bf00      	nop
 800a3a2:	3714      	adds	r7, #20
 800a3a4:	46bd      	mov	sp, r7
 800a3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3aa:	4770      	bx	lr

0800a3ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b085      	sub	sp, #20
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	3b10      	subs	r3, #16
 800a3bc:	4a14      	ldr	r2, [pc, #80]	; (800a410 <DMA_CalcBaseAndBitshift+0x64>)
 800a3be:	fba2 2303 	umull	r2, r3, r2, r3
 800a3c2:	091b      	lsrs	r3, r3, #4
 800a3c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a3c6:	4a13      	ldr	r2, [pc, #76]	; (800a414 <DMA_CalcBaseAndBitshift+0x68>)
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	4413      	add	r3, r2
 800a3cc:	781b      	ldrb	r3, [r3, #0]
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	2b03      	cmp	r3, #3
 800a3d8:	d909      	bls.n	800a3ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a3e2:	f023 0303 	bic.w	r3, r3, #3
 800a3e6:	1d1a      	adds	r2, r3, #4
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	659a      	str	r2, [r3, #88]	; 0x58
 800a3ec:	e007      	b.n	800a3fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	687a      	ldr	r2, [r7, #4]
 800a3fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a402:	4618      	mov	r0, r3
 800a404:	3714      	adds	r7, #20
 800a406:	46bd      	mov	sp, r7
 800a408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	aaaaaaab 	.word	0xaaaaaaab
 800a414:	08017448 	.word	0x08017448

0800a418 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a420:	2300      	movs	r3, #0
 800a422:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a428:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d11f      	bne.n	800a472 <DMA_CheckFifoParam+0x5a>
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	2b03      	cmp	r3, #3
 800a436:	d856      	bhi.n	800a4e6 <DMA_CheckFifoParam+0xce>
 800a438:	a201      	add	r2, pc, #4	; (adr r2, 800a440 <DMA_CheckFifoParam+0x28>)
 800a43a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a43e:	bf00      	nop
 800a440:	0800a451 	.word	0x0800a451
 800a444:	0800a463 	.word	0x0800a463
 800a448:	0800a451 	.word	0x0800a451
 800a44c:	0800a4e7 	.word	0x0800a4e7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a454:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d046      	beq.n	800a4ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800a45c:	2301      	movs	r3, #1
 800a45e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a460:	e043      	b.n	800a4ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a466:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a46a:	d140      	bne.n	800a4ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800a46c:	2301      	movs	r3, #1
 800a46e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a470:	e03d      	b.n	800a4ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a47a:	d121      	bne.n	800a4c0 <DMA_CheckFifoParam+0xa8>
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	2b03      	cmp	r3, #3
 800a480:	d837      	bhi.n	800a4f2 <DMA_CheckFifoParam+0xda>
 800a482:	a201      	add	r2, pc, #4	; (adr r2, 800a488 <DMA_CheckFifoParam+0x70>)
 800a484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a488:	0800a499 	.word	0x0800a499
 800a48c:	0800a49f 	.word	0x0800a49f
 800a490:	0800a499 	.word	0x0800a499
 800a494:	0800a4b1 	.word	0x0800a4b1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a498:	2301      	movs	r3, #1
 800a49a:	73fb      	strb	r3, [r7, #15]
      break;
 800a49c:	e030      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d025      	beq.n	800a4f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a4ae:	e022      	b.n	800a4f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a4b8:	d11f      	bne.n	800a4fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800a4ba:	2301      	movs	r3, #1
 800a4bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a4be:	e01c      	b.n	800a4fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2b02      	cmp	r3, #2
 800a4c4:	d903      	bls.n	800a4ce <DMA_CheckFifoParam+0xb6>
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	2b03      	cmp	r3, #3
 800a4ca:	d003      	beq.n	800a4d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a4cc:	e018      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d2:	e015      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a4d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00e      	beq.n	800a4fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800a4e0:	2301      	movs	r3, #1
 800a4e2:	73fb      	strb	r3, [r7, #15]
      break;
 800a4e4:	e00b      	b.n	800a4fe <DMA_CheckFifoParam+0xe6>
      break;
 800a4e6:	bf00      	nop
 800a4e8:	e00a      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;
 800a4ea:	bf00      	nop
 800a4ec:	e008      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;
 800a4ee:	bf00      	nop
 800a4f0:	e006      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;
 800a4f2:	bf00      	nop
 800a4f4:	e004      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;
 800a4f6:	bf00      	nop
 800a4f8:	e002      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;   
 800a4fa:	bf00      	nop
 800a4fc:	e000      	b.n	800a500 <DMA_CheckFifoParam+0xe8>
      break;
 800a4fe:	bf00      	nop
    }
  } 
  
  return status; 
 800a500:	7bfb      	ldrb	r3, [r7, #15]
}
 800a502:	4618      	mov	r0, r3
 800a504:	3714      	adds	r7, #20
 800a506:	46bd      	mov	sp, r7
 800a508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50c:	4770      	bx	lr
 800a50e:	bf00      	nop

0800a510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a510:	b480      	push	{r7}
 800a512:	b089      	sub	sp, #36	; 0x24
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800a51a:	2300      	movs	r3, #0
 800a51c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800a51e:	2300      	movs	r3, #0
 800a520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800a522:	2300      	movs	r3, #0
 800a524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a526:	2300      	movs	r3, #0
 800a528:	61fb      	str	r3, [r7, #28]
 800a52a:	e16b      	b.n	800a804 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800a52c:	2201      	movs	r2, #1
 800a52e:	69fb      	ldr	r3, [r7, #28]
 800a530:	fa02 f303 	lsl.w	r3, r2, r3
 800a534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	4013      	ands	r3, r2
 800a53e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800a540:	693a      	ldr	r2, [r7, #16]
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	429a      	cmp	r2, r3
 800a546:	f040 815a 	bne.w	800a7fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a54a:	683b      	ldr	r3, [r7, #0]
 800a54c:	685b      	ldr	r3, [r3, #4]
 800a54e:	f003 0303 	and.w	r3, r3, #3
 800a552:	2b01      	cmp	r3, #1
 800a554:	d005      	beq.n	800a562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	685b      	ldr	r3, [r3, #4]
 800a55a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800a55e:	2b02      	cmp	r3, #2
 800a560:	d130      	bne.n	800a5c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	689b      	ldr	r3, [r3, #8]
 800a566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800a568:	69fb      	ldr	r3, [r7, #28]
 800a56a:	005b      	lsls	r3, r3, #1
 800a56c:	2203      	movs	r2, #3
 800a56e:	fa02 f303 	lsl.w	r3, r2, r3
 800a572:	43db      	mvns	r3, r3
 800a574:	69ba      	ldr	r2, [r7, #24]
 800a576:	4013      	ands	r3, r2
 800a578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a57a:	683b      	ldr	r3, [r7, #0]
 800a57c:	68da      	ldr	r2, [r3, #12]
 800a57e:	69fb      	ldr	r3, [r7, #28]
 800a580:	005b      	lsls	r3, r3, #1
 800a582:	fa02 f303 	lsl.w	r3, r2, r3
 800a586:	69ba      	ldr	r2, [r7, #24]
 800a588:	4313      	orrs	r3, r2
 800a58a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	69ba      	ldr	r2, [r7, #24]
 800a590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800a598:	2201      	movs	r2, #1
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	fa02 f303 	lsl.w	r3, r2, r3
 800a5a0:	43db      	mvns	r3, r3
 800a5a2:	69ba      	ldr	r2, [r7, #24]
 800a5a4:	4013      	ands	r3, r2
 800a5a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	091b      	lsrs	r3, r3, #4
 800a5ae:	f003 0201 	and.w	r2, r3, #1
 800a5b2:	69fb      	ldr	r3, [r7, #28]
 800a5b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5b8:	69ba      	ldr	r2, [r7, #24]
 800a5ba:	4313      	orrs	r3, r2
 800a5bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	69ba      	ldr	r2, [r7, #24]
 800a5c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a5c4:	683b      	ldr	r3, [r7, #0]
 800a5c6:	685b      	ldr	r3, [r3, #4]
 800a5c8:	f003 0303 	and.w	r3, r3, #3
 800a5cc:	2b03      	cmp	r3, #3
 800a5ce:	d017      	beq.n	800a600 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800a5d6:	69fb      	ldr	r3, [r7, #28]
 800a5d8:	005b      	lsls	r3, r3, #1
 800a5da:	2203      	movs	r2, #3
 800a5dc:	fa02 f303 	lsl.w	r3, r2, r3
 800a5e0:	43db      	mvns	r3, r3
 800a5e2:	69ba      	ldr	r2, [r7, #24]
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	689a      	ldr	r2, [r3, #8]
 800a5ec:	69fb      	ldr	r3, [r7, #28]
 800a5ee:	005b      	lsls	r3, r3, #1
 800a5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a5f4:	69ba      	ldr	r2, [r7, #24]
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	69ba      	ldr	r2, [r7, #24]
 800a5fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	f003 0303 	and.w	r3, r3, #3
 800a608:	2b02      	cmp	r3, #2
 800a60a:	d123      	bne.n	800a654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a60c:	69fb      	ldr	r3, [r7, #28]
 800a60e:	08da      	lsrs	r2, r3, #3
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	3208      	adds	r2, #8
 800a614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800a61a:	69fb      	ldr	r3, [r7, #28]
 800a61c:	f003 0307 	and.w	r3, r3, #7
 800a620:	009b      	lsls	r3, r3, #2
 800a622:	220f      	movs	r2, #15
 800a624:	fa02 f303 	lsl.w	r3, r2, r3
 800a628:	43db      	mvns	r3, r3
 800a62a:	69ba      	ldr	r2, [r7, #24]
 800a62c:	4013      	ands	r3, r2
 800a62e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	691a      	ldr	r2, [r3, #16]
 800a634:	69fb      	ldr	r3, [r7, #28]
 800a636:	f003 0307 	and.w	r3, r3, #7
 800a63a:	009b      	lsls	r3, r3, #2
 800a63c:	fa02 f303 	lsl.w	r3, r2, r3
 800a640:	69ba      	ldr	r2, [r7, #24]
 800a642:	4313      	orrs	r3, r2
 800a644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a646:	69fb      	ldr	r3, [r7, #28]
 800a648:	08da      	lsrs	r2, r3, #3
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	3208      	adds	r2, #8
 800a64e:	69b9      	ldr	r1, [r7, #24]
 800a650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800a65a:	69fb      	ldr	r3, [r7, #28]
 800a65c:	005b      	lsls	r3, r3, #1
 800a65e:	2203      	movs	r2, #3
 800a660:	fa02 f303 	lsl.w	r3, r2, r3
 800a664:	43db      	mvns	r3, r3
 800a666:	69ba      	ldr	r2, [r7, #24]
 800a668:	4013      	ands	r3, r2
 800a66a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	685b      	ldr	r3, [r3, #4]
 800a670:	f003 0203 	and.w	r2, r3, #3
 800a674:	69fb      	ldr	r3, [r7, #28]
 800a676:	005b      	lsls	r3, r3, #1
 800a678:	fa02 f303 	lsl.w	r3, r2, r3
 800a67c:	69ba      	ldr	r2, [r7, #24]
 800a67e:	4313      	orrs	r3, r2
 800a680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	69ba      	ldr	r2, [r7, #24]
 800a686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a690:	2b00      	cmp	r3, #0
 800a692:	f000 80b4 	beq.w	800a7fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a696:	2300      	movs	r3, #0
 800a698:	60fb      	str	r3, [r7, #12]
 800a69a:	4b60      	ldr	r3, [pc, #384]	; (800a81c <HAL_GPIO_Init+0x30c>)
 800a69c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a69e:	4a5f      	ldr	r2, [pc, #380]	; (800a81c <HAL_GPIO_Init+0x30c>)
 800a6a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a6a4:	6453      	str	r3, [r2, #68]	; 0x44
 800a6a6:	4b5d      	ldr	r3, [pc, #372]	; (800a81c <HAL_GPIO_Init+0x30c>)
 800a6a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a6ae:	60fb      	str	r3, [r7, #12]
 800a6b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a6b2:	4a5b      	ldr	r2, [pc, #364]	; (800a820 <HAL_GPIO_Init+0x310>)
 800a6b4:	69fb      	ldr	r3, [r7, #28]
 800a6b6:	089b      	lsrs	r3, r3, #2
 800a6b8:	3302      	adds	r3, #2
 800a6ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800a6c0:	69fb      	ldr	r3, [r7, #28]
 800a6c2:	f003 0303 	and.w	r3, r3, #3
 800a6c6:	009b      	lsls	r3, r3, #2
 800a6c8:	220f      	movs	r2, #15
 800a6ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a6ce:	43db      	mvns	r3, r3
 800a6d0:	69ba      	ldr	r2, [r7, #24]
 800a6d2:	4013      	ands	r3, r2
 800a6d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4a52      	ldr	r2, [pc, #328]	; (800a824 <HAL_GPIO_Init+0x314>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d02b      	beq.n	800a736 <HAL_GPIO_Init+0x226>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a51      	ldr	r2, [pc, #324]	; (800a828 <HAL_GPIO_Init+0x318>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d025      	beq.n	800a732 <HAL_GPIO_Init+0x222>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a50      	ldr	r2, [pc, #320]	; (800a82c <HAL_GPIO_Init+0x31c>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d01f      	beq.n	800a72e <HAL_GPIO_Init+0x21e>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	4a4f      	ldr	r2, [pc, #316]	; (800a830 <HAL_GPIO_Init+0x320>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d019      	beq.n	800a72a <HAL_GPIO_Init+0x21a>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4a4e      	ldr	r2, [pc, #312]	; (800a834 <HAL_GPIO_Init+0x324>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d013      	beq.n	800a726 <HAL_GPIO_Init+0x216>
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	4a4d      	ldr	r2, [pc, #308]	; (800a838 <HAL_GPIO_Init+0x328>)
 800a702:	4293      	cmp	r3, r2
 800a704:	d00d      	beq.n	800a722 <HAL_GPIO_Init+0x212>
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	4a4c      	ldr	r2, [pc, #304]	; (800a83c <HAL_GPIO_Init+0x32c>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d007      	beq.n	800a71e <HAL_GPIO_Init+0x20e>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	4a4b      	ldr	r2, [pc, #300]	; (800a840 <HAL_GPIO_Init+0x330>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d101      	bne.n	800a71a <HAL_GPIO_Init+0x20a>
 800a716:	2307      	movs	r3, #7
 800a718:	e00e      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a71a:	2308      	movs	r3, #8
 800a71c:	e00c      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a71e:	2306      	movs	r3, #6
 800a720:	e00a      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a722:	2305      	movs	r3, #5
 800a724:	e008      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a726:	2304      	movs	r3, #4
 800a728:	e006      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a72a:	2303      	movs	r3, #3
 800a72c:	e004      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a72e:	2302      	movs	r3, #2
 800a730:	e002      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a732:	2301      	movs	r3, #1
 800a734:	e000      	b.n	800a738 <HAL_GPIO_Init+0x228>
 800a736:	2300      	movs	r3, #0
 800a738:	69fa      	ldr	r2, [r7, #28]
 800a73a:	f002 0203 	and.w	r2, r2, #3
 800a73e:	0092      	lsls	r2, r2, #2
 800a740:	4093      	lsls	r3, r2
 800a742:	69ba      	ldr	r2, [r7, #24]
 800a744:	4313      	orrs	r3, r2
 800a746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a748:	4935      	ldr	r1, [pc, #212]	; (800a820 <HAL_GPIO_Init+0x310>)
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	089b      	lsrs	r3, r3, #2
 800a74e:	3302      	adds	r3, #2
 800a750:	69ba      	ldr	r2, [r7, #24]
 800a752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800a756:	4b3b      	ldr	r3, [pc, #236]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a75c:	693b      	ldr	r3, [r7, #16]
 800a75e:	43db      	mvns	r3, r3
 800a760:	69ba      	ldr	r2, [r7, #24]
 800a762:	4013      	ands	r3, r2
 800a764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	685b      	ldr	r3, [r3, #4]
 800a76a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d003      	beq.n	800a77a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800a772:	69ba      	ldr	r2, [r7, #24]
 800a774:	693b      	ldr	r3, [r7, #16]
 800a776:	4313      	orrs	r3, r2
 800a778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800a77a:	4a32      	ldr	r2, [pc, #200]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a77c:	69bb      	ldr	r3, [r7, #24]
 800a77e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800a780:	4b30      	ldr	r3, [pc, #192]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a786:	693b      	ldr	r3, [r7, #16]
 800a788:	43db      	mvns	r3, r3
 800a78a:	69ba      	ldr	r2, [r7, #24]
 800a78c:	4013      	ands	r3, r2
 800a78e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	685b      	ldr	r3, [r3, #4]
 800a794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d003      	beq.n	800a7a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800a79c:	69ba      	ldr	r2, [r7, #24]
 800a79e:	693b      	ldr	r3, [r7, #16]
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800a7a4:	4a27      	ldr	r2, [pc, #156]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a7a6:	69bb      	ldr	r3, [r7, #24]
 800a7a8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800a7aa:	4b26      	ldr	r3, [pc, #152]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a7ac:	689b      	ldr	r3, [r3, #8]
 800a7ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	43db      	mvns	r3, r3
 800a7b4:	69ba      	ldr	r2, [r7, #24]
 800a7b6:	4013      	ands	r3, r2
 800a7b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800a7ba:	683b      	ldr	r3, [r7, #0]
 800a7bc:	685b      	ldr	r3, [r3, #4]
 800a7be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d003      	beq.n	800a7ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800a7c6:	69ba      	ldr	r2, [r7, #24]
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800a7ce:	4a1d      	ldr	r2, [pc, #116]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a7d0:	69bb      	ldr	r3, [r7, #24]
 800a7d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800a7d4:	4b1b      	ldr	r3, [pc, #108]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a7d6:	68db      	ldr	r3, [r3, #12]
 800a7d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	43db      	mvns	r3, r3
 800a7de:	69ba      	ldr	r2, [r7, #24]
 800a7e0:	4013      	ands	r3, r2
 800a7e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800a7e4:	683b      	ldr	r3, [r7, #0]
 800a7e6:	685b      	ldr	r3, [r3, #4]
 800a7e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d003      	beq.n	800a7f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800a7f0:	69ba      	ldr	r2, [r7, #24]
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	4313      	orrs	r3, r2
 800a7f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800a7f8:	4a12      	ldr	r2, [pc, #72]	; (800a844 <HAL_GPIO_Init+0x334>)
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800a7fe:	69fb      	ldr	r3, [r7, #28]
 800a800:	3301      	adds	r3, #1
 800a802:	61fb      	str	r3, [r7, #28]
 800a804:	69fb      	ldr	r3, [r7, #28]
 800a806:	2b0f      	cmp	r3, #15
 800a808:	f67f ae90 	bls.w	800a52c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800a80c:	bf00      	nop
 800a80e:	bf00      	nop
 800a810:	3724      	adds	r7, #36	; 0x24
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr
 800a81a:	bf00      	nop
 800a81c:	40023800 	.word	0x40023800
 800a820:	40013800 	.word	0x40013800
 800a824:	40020000 	.word	0x40020000
 800a828:	40020400 	.word	0x40020400
 800a82c:	40020800 	.word	0x40020800
 800a830:	40020c00 	.word	0x40020c00
 800a834:	40021000 	.word	0x40021000
 800a838:	40021400 	.word	0x40021400
 800a83c:	40021800 	.word	0x40021800
 800a840:	40021c00 	.word	0x40021c00
 800a844:	40013c00 	.word	0x40013c00

0800a848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
 800a850:	460b      	mov	r3, r1
 800a852:	807b      	strh	r3, [r7, #2]
 800a854:	4613      	mov	r3, r2
 800a856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800a858:	787b      	ldrb	r3, [r7, #1]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d003      	beq.n	800a866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a85e:	887a      	ldrh	r2, [r7, #2]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800a864:	e003      	b.n	800a86e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800a866:	887b      	ldrh	r3, [r7, #2]
 800a868:	041a      	lsls	r2, r3, #16
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	619a      	str	r2, [r3, #24]
}
 800a86e:	bf00      	nop
 800a870:	370c      	adds	r7, #12
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
	...

0800a87c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b086      	sub	sp, #24
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d101      	bne.n	800a88e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	e264      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f003 0301 	and.w	r3, r3, #1
 800a896:	2b00      	cmp	r3, #0
 800a898:	d075      	beq.n	800a986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a89a:	4ba3      	ldr	r3, [pc, #652]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a89c:	689b      	ldr	r3, [r3, #8]
 800a89e:	f003 030c 	and.w	r3, r3, #12
 800a8a2:	2b04      	cmp	r3, #4
 800a8a4:	d00c      	beq.n	800a8c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8a6:	4ba0      	ldr	r3, [pc, #640]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8a8:	689b      	ldr	r3, [r3, #8]
 800a8aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a8ae:	2b08      	cmp	r3, #8
 800a8b0:	d112      	bne.n	800a8d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a8b2:	4b9d      	ldr	r3, [pc, #628]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8b4:	685b      	ldr	r3, [r3, #4]
 800a8b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a8ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a8be:	d10b      	bne.n	800a8d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a8c0:	4b99      	ldr	r3, [pc, #612]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d05b      	beq.n	800a984 <HAL_RCC_OscConfig+0x108>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	685b      	ldr	r3, [r3, #4]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d157      	bne.n	800a984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a8d4:	2301      	movs	r3, #1
 800a8d6:	e23f      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a8e0:	d106      	bne.n	800a8f0 <HAL_RCC_OscConfig+0x74>
 800a8e2:	4b91      	ldr	r3, [pc, #580]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	4a90      	ldr	r2, [pc, #576]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8ec:	6013      	str	r3, [r2, #0]
 800a8ee:	e01d      	b.n	800a92c <HAL_RCC_OscConfig+0xb0>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a8f8:	d10c      	bne.n	800a914 <HAL_RCC_OscConfig+0x98>
 800a8fa:	4b8b      	ldr	r3, [pc, #556]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a8a      	ldr	r2, [pc, #552]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a900:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a904:	6013      	str	r3, [r2, #0]
 800a906:	4b88      	ldr	r3, [pc, #544]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	4a87      	ldr	r2, [pc, #540]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a90c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	e00b      	b.n	800a92c <HAL_RCC_OscConfig+0xb0>
 800a914:	4b84      	ldr	r3, [pc, #528]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a83      	ldr	r2, [pc, #524]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a91a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a91e:	6013      	str	r3, [r2, #0]
 800a920:	4b81      	ldr	r3, [pc, #516]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a80      	ldr	r2, [pc, #512]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a926:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a92a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d013      	beq.n	800a95c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a934:	f7ff f8a8 	bl	8009a88 <HAL_GetTick>
 800a938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a93a:	e008      	b.n	800a94e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a93c:	f7ff f8a4 	bl	8009a88 <HAL_GetTick>
 800a940:	4602      	mov	r2, r0
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	1ad3      	subs	r3, r2, r3
 800a946:	2b64      	cmp	r3, #100	; 0x64
 800a948:	d901      	bls.n	800a94e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a94a:	2303      	movs	r3, #3
 800a94c:	e204      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a94e:	4b76      	ldr	r3, [pc, #472]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a956:	2b00      	cmp	r3, #0
 800a958:	d0f0      	beq.n	800a93c <HAL_RCC_OscConfig+0xc0>
 800a95a:	e014      	b.n	800a986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a95c:	f7ff f894 	bl	8009a88 <HAL_GetTick>
 800a960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a962:	e008      	b.n	800a976 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a964:	f7ff f890 	bl	8009a88 <HAL_GetTick>
 800a968:	4602      	mov	r2, r0
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	1ad3      	subs	r3, r2, r3
 800a96e:	2b64      	cmp	r3, #100	; 0x64
 800a970:	d901      	bls.n	800a976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a972:	2303      	movs	r3, #3
 800a974:	e1f0      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a976:	4b6c      	ldr	r3, [pc, #432]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d1f0      	bne.n	800a964 <HAL_RCC_OscConfig+0xe8>
 800a982:	e000      	b.n	800a986 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f003 0302 	and.w	r3, r3, #2
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d063      	beq.n	800aa5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a992:	4b65      	ldr	r3, [pc, #404]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a994:	689b      	ldr	r3, [r3, #8]
 800a996:	f003 030c 	and.w	r3, r3, #12
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d00b      	beq.n	800a9b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a99e:	4b62      	ldr	r3, [pc, #392]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a9a0:	689b      	ldr	r3, [r3, #8]
 800a9a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a9a6:	2b08      	cmp	r3, #8
 800a9a8:	d11c      	bne.n	800a9e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a9aa:	4b5f      	ldr	r3, [pc, #380]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a9ac:	685b      	ldr	r3, [r3, #4]
 800a9ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d116      	bne.n	800a9e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9b6:	4b5c      	ldr	r3, [pc, #368]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f003 0302 	and.w	r3, r3, #2
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d005      	beq.n	800a9ce <HAL_RCC_OscConfig+0x152>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	68db      	ldr	r3, [r3, #12]
 800a9c6:	2b01      	cmp	r3, #1
 800a9c8:	d001      	beq.n	800a9ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	e1c4      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9ce:	4b56      	ldr	r3, [pc, #344]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	691b      	ldr	r3, [r3, #16]
 800a9da:	00db      	lsls	r3, r3, #3
 800a9dc:	4952      	ldr	r1, [pc, #328]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800a9de:	4313      	orrs	r3, r2
 800a9e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a9e2:	e03a      	b.n	800aa5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d020      	beq.n	800aa2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a9ec:	4b4f      	ldr	r3, [pc, #316]	; (800ab2c <HAL_RCC_OscConfig+0x2b0>)
 800a9ee:	2201      	movs	r2, #1
 800a9f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9f2:	f7ff f849 	bl	8009a88 <HAL_GetTick>
 800a9f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a9f8:	e008      	b.n	800aa0c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9fa:	f7ff f845 	bl	8009a88 <HAL_GetTick>
 800a9fe:	4602      	mov	r2, r0
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	1ad3      	subs	r3, r2, r3
 800aa04:	2b02      	cmp	r3, #2
 800aa06:	d901      	bls.n	800aa0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	e1a5      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aa0c:	4b46      	ldr	r3, [pc, #280]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f003 0302 	and.w	r3, r3, #2
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d0f0      	beq.n	800a9fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aa18:	4b43      	ldr	r3, [pc, #268]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	691b      	ldr	r3, [r3, #16]
 800aa24:	00db      	lsls	r3, r3, #3
 800aa26:	4940      	ldr	r1, [pc, #256]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	600b      	str	r3, [r1, #0]
 800aa2c:	e015      	b.n	800aa5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa2e:	4b3f      	ldr	r3, [pc, #252]	; (800ab2c <HAL_RCC_OscConfig+0x2b0>)
 800aa30:	2200      	movs	r2, #0
 800aa32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa34:	f7ff f828 	bl	8009a88 <HAL_GetTick>
 800aa38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa3a:	e008      	b.n	800aa4e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa3c:	f7ff f824 	bl	8009a88 <HAL_GetTick>
 800aa40:	4602      	mov	r2, r0
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	1ad3      	subs	r3, r2, r3
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	d901      	bls.n	800aa4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	e184      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800aa4e:	4b36      	ldr	r3, [pc, #216]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f003 0302 	and.w	r3, r3, #2
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d1f0      	bne.n	800aa3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f003 0308 	and.w	r3, r3, #8
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d030      	beq.n	800aac8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	695b      	ldr	r3, [r3, #20]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d016      	beq.n	800aa9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aa6e:	4b30      	ldr	r3, [pc, #192]	; (800ab30 <HAL_RCC_OscConfig+0x2b4>)
 800aa70:	2201      	movs	r2, #1
 800aa72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa74:	f7ff f808 	bl	8009a88 <HAL_GetTick>
 800aa78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa7a:	e008      	b.n	800aa8e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa7c:	f7ff f804 	bl	8009a88 <HAL_GetTick>
 800aa80:	4602      	mov	r2, r0
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	1ad3      	subs	r3, r2, r3
 800aa86:	2b02      	cmp	r3, #2
 800aa88:	d901      	bls.n	800aa8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800aa8a:	2303      	movs	r3, #3
 800aa8c:	e164      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800aa8e:	4b26      	ldr	r3, [pc, #152]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aa90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa92:	f003 0302 	and.w	r3, r3, #2
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d0f0      	beq.n	800aa7c <HAL_RCC_OscConfig+0x200>
 800aa9a:	e015      	b.n	800aac8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa9c:	4b24      	ldr	r3, [pc, #144]	; (800ab30 <HAL_RCC_OscConfig+0x2b4>)
 800aa9e:	2200      	movs	r2, #0
 800aaa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800aaa2:	f7fe fff1 	bl	8009a88 <HAL_GetTick>
 800aaa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aaa8:	e008      	b.n	800aabc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aaaa:	f7fe ffed 	bl	8009a88 <HAL_GetTick>
 800aaae:	4602      	mov	r2, r0
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	1ad3      	subs	r3, r2, r3
 800aab4:	2b02      	cmp	r3, #2
 800aab6:	d901      	bls.n	800aabc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800aab8:	2303      	movs	r3, #3
 800aaba:	e14d      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800aabc:	4b1a      	ldr	r3, [pc, #104]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aabe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aac0:	f003 0302 	and.w	r3, r3, #2
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d1f0      	bne.n	800aaaa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	f003 0304 	and.w	r3, r3, #4
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f000 80a0 	beq.w	800ac16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aad6:	2300      	movs	r3, #0
 800aad8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800aada:	4b13      	ldr	r3, [pc, #76]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aadc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10f      	bne.n	800ab06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aae6:	2300      	movs	r3, #0
 800aae8:	60bb      	str	r3, [r7, #8]
 800aaea:	4b0f      	ldr	r3, [pc, #60]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aaec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aaee:	4a0e      	ldr	r2, [pc, #56]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aaf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaf4:	6413      	str	r3, [r2, #64]	; 0x40
 800aaf6:	4b0c      	ldr	r3, [pc, #48]	; (800ab28 <HAL_RCC_OscConfig+0x2ac>)
 800aaf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aafa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aafe:	60bb      	str	r3, [r7, #8]
 800ab00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ab02:	2301      	movs	r3, #1
 800ab04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab06:	4b0b      	ldr	r3, [pc, #44]	; (800ab34 <HAL_RCC_OscConfig+0x2b8>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d121      	bne.n	800ab56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800ab12:	4b08      	ldr	r3, [pc, #32]	; (800ab34 <HAL_RCC_OscConfig+0x2b8>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a07      	ldr	r2, [pc, #28]	; (800ab34 <HAL_RCC_OscConfig+0x2b8>)
 800ab18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ab1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ab1e:	f7fe ffb3 	bl	8009a88 <HAL_GetTick>
 800ab22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab24:	e011      	b.n	800ab4a <HAL_RCC_OscConfig+0x2ce>
 800ab26:	bf00      	nop
 800ab28:	40023800 	.word	0x40023800
 800ab2c:	42470000 	.word	0x42470000
 800ab30:	42470e80 	.word	0x42470e80
 800ab34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ab38:	f7fe ffa6 	bl	8009a88 <HAL_GetTick>
 800ab3c:	4602      	mov	r2, r0
 800ab3e:	693b      	ldr	r3, [r7, #16]
 800ab40:	1ad3      	subs	r3, r2, r3
 800ab42:	2b02      	cmp	r3, #2
 800ab44:	d901      	bls.n	800ab4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800ab46:	2303      	movs	r3, #3
 800ab48:	e106      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800ab4a:	4b85      	ldr	r3, [pc, #532]	; (800ad60 <HAL_RCC_OscConfig+0x4e4>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d0f0      	beq.n	800ab38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	689b      	ldr	r3, [r3, #8]
 800ab5a:	2b01      	cmp	r3, #1
 800ab5c:	d106      	bne.n	800ab6c <HAL_RCC_OscConfig+0x2f0>
 800ab5e:	4b81      	ldr	r3, [pc, #516]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab62:	4a80      	ldr	r2, [pc, #512]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab64:	f043 0301 	orr.w	r3, r3, #1
 800ab68:	6713      	str	r3, [r2, #112]	; 0x70
 800ab6a:	e01c      	b.n	800aba6 <HAL_RCC_OscConfig+0x32a>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	689b      	ldr	r3, [r3, #8]
 800ab70:	2b05      	cmp	r3, #5
 800ab72:	d10c      	bne.n	800ab8e <HAL_RCC_OscConfig+0x312>
 800ab74:	4b7b      	ldr	r3, [pc, #492]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab78:	4a7a      	ldr	r2, [pc, #488]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab7a:	f043 0304 	orr.w	r3, r3, #4
 800ab7e:	6713      	str	r3, [r2, #112]	; 0x70
 800ab80:	4b78      	ldr	r3, [pc, #480]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab84:	4a77      	ldr	r2, [pc, #476]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab86:	f043 0301 	orr.w	r3, r3, #1
 800ab8a:	6713      	str	r3, [r2, #112]	; 0x70
 800ab8c:	e00b      	b.n	800aba6 <HAL_RCC_OscConfig+0x32a>
 800ab8e:	4b75      	ldr	r3, [pc, #468]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab92:	4a74      	ldr	r2, [pc, #464]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab94:	f023 0301 	bic.w	r3, r3, #1
 800ab98:	6713      	str	r3, [r2, #112]	; 0x70
 800ab9a:	4b72      	ldr	r3, [pc, #456]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ab9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab9e:	4a71      	ldr	r2, [pc, #452]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800aba0:	f023 0304 	bic.w	r3, r3, #4
 800aba4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	689b      	ldr	r3, [r3, #8]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d015      	beq.n	800abda <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800abae:	f7fe ff6b 	bl	8009a88 <HAL_GetTick>
 800abb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800abb4:	e00a      	b.n	800abcc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abb6:	f7fe ff67 	bl	8009a88 <HAL_GetTick>
 800abba:	4602      	mov	r2, r0
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	1ad3      	subs	r3, r2, r3
 800abc0:	f241 3288 	movw	r2, #5000	; 0x1388
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d901      	bls.n	800abcc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800abc8:	2303      	movs	r3, #3
 800abca:	e0c5      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800abcc:	4b65      	ldr	r3, [pc, #404]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800abce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abd0:	f003 0302 	and.w	r3, r3, #2
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d0ee      	beq.n	800abb6 <HAL_RCC_OscConfig+0x33a>
 800abd8:	e014      	b.n	800ac04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800abda:	f7fe ff55 	bl	8009a88 <HAL_GetTick>
 800abde:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abe0:	e00a      	b.n	800abf8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abe2:	f7fe ff51 	bl	8009a88 <HAL_GetTick>
 800abe6:	4602      	mov	r2, r0
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	1ad3      	subs	r3, r2, r3
 800abec:	f241 3288 	movw	r2, #5000	; 0x1388
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d901      	bls.n	800abf8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e0af      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800abf8:	4b5a      	ldr	r3, [pc, #360]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800abfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abfc:	f003 0302 	and.w	r3, r3, #2
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d1ee      	bne.n	800abe2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ac04:	7dfb      	ldrb	r3, [r7, #23]
 800ac06:	2b01      	cmp	r3, #1
 800ac08:	d105      	bne.n	800ac16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ac0a:	4b56      	ldr	r3, [pc, #344]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ac0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac0e:	4a55      	ldr	r2, [pc, #340]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ac10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ac14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	699b      	ldr	r3, [r3, #24]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	f000 809b 	beq.w	800ad56 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800ac20:	4b50      	ldr	r3, [pc, #320]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	f003 030c 	and.w	r3, r3, #12
 800ac28:	2b08      	cmp	r3, #8
 800ac2a:	d05c      	beq.n	800ace6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	699b      	ldr	r3, [r3, #24]
 800ac30:	2b02      	cmp	r3, #2
 800ac32:	d141      	bne.n	800acb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ac34:	4b4c      	ldr	r3, [pc, #304]	; (800ad68 <HAL_RCC_OscConfig+0x4ec>)
 800ac36:	2200      	movs	r2, #0
 800ac38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac3a:	f7fe ff25 	bl	8009a88 <HAL_GetTick>
 800ac3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac40:	e008      	b.n	800ac54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac42:	f7fe ff21 	bl	8009a88 <HAL_GetTick>
 800ac46:	4602      	mov	r2, r0
 800ac48:	693b      	ldr	r3, [r7, #16]
 800ac4a:	1ad3      	subs	r3, r2, r3
 800ac4c:	2b02      	cmp	r3, #2
 800ac4e:	d901      	bls.n	800ac54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800ac50:	2303      	movs	r3, #3
 800ac52:	e081      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800ac54:	4b43      	ldr	r3, [pc, #268]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d1f0      	bne.n	800ac42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	69da      	ldr	r2, [r3, #28]
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	6a1b      	ldr	r3, [r3, #32]
 800ac68:	431a      	orrs	r2, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac6e:	019b      	lsls	r3, r3, #6
 800ac70:	431a      	orrs	r2, r3
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac76:	085b      	lsrs	r3, r3, #1
 800ac78:	3b01      	subs	r3, #1
 800ac7a:	041b      	lsls	r3, r3, #16
 800ac7c:	431a      	orrs	r2, r3
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac82:	061b      	lsls	r3, r3, #24
 800ac84:	4937      	ldr	r1, [pc, #220]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800ac86:	4313      	orrs	r3, r2
 800ac88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ac8a:	4b37      	ldr	r3, [pc, #220]	; (800ad68 <HAL_RCC_OscConfig+0x4ec>)
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ac90:	f7fe fefa 	bl	8009a88 <HAL_GetTick>
 800ac94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac96:	e008      	b.n	800acaa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac98:	f7fe fef6 	bl	8009a88 <HAL_GetTick>
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	1ad3      	subs	r3, r2, r3
 800aca2:	2b02      	cmp	r3, #2
 800aca4:	d901      	bls.n	800acaa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800aca6:	2303      	movs	r3, #3
 800aca8:	e056      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800acaa:	4b2e      	ldr	r3, [pc, #184]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d0f0      	beq.n	800ac98 <HAL_RCC_OscConfig+0x41c>
 800acb6:	e04e      	b.n	800ad56 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acb8:	4b2b      	ldr	r3, [pc, #172]	; (800ad68 <HAL_RCC_OscConfig+0x4ec>)
 800acba:	2200      	movs	r2, #0
 800acbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800acbe:	f7fe fee3 	bl	8009a88 <HAL_GetTick>
 800acc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acc4:	e008      	b.n	800acd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800acc6:	f7fe fedf 	bl	8009a88 <HAL_GetTick>
 800acca:	4602      	mov	r2, r0
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	1ad3      	subs	r3, r2, r3
 800acd0:	2b02      	cmp	r3, #2
 800acd2:	d901      	bls.n	800acd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800acd4:	2303      	movs	r3, #3
 800acd6:	e03f      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800acd8:	4b22      	ldr	r3, [pc, #136]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1f0      	bne.n	800acc6 <HAL_RCC_OscConfig+0x44a>
 800ace4:	e037      	b.n	800ad56 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	699b      	ldr	r3, [r3, #24]
 800acea:	2b01      	cmp	r3, #1
 800acec:	d101      	bne.n	800acf2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e032      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800acf2:	4b1c      	ldr	r3, [pc, #112]	; (800ad64 <HAL_RCC_OscConfig+0x4e8>)
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	699b      	ldr	r3, [r3, #24]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d028      	beq.n	800ad52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ad0a:	429a      	cmp	r2, r3
 800ad0c:	d121      	bne.n	800ad52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d11a      	bne.n	800ad52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad1c:	68fa      	ldr	r2, [r7, #12]
 800ad1e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ad22:	4013      	ands	r3, r2
 800ad24:	687a      	ldr	r2, [r7, #4]
 800ad26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800ad28:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800ad2a:	4293      	cmp	r3, r2
 800ad2c:	d111      	bne.n	800ad52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad38:	085b      	lsrs	r3, r3, #1
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800ad3e:	429a      	cmp	r2, r3
 800ad40:	d107      	bne.n	800ad52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad4c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d001      	beq.n	800ad56 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800ad52:	2301      	movs	r3, #1
 800ad54:	e000      	b.n	800ad58 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800ad56:	2300      	movs	r3, #0
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	40007000 	.word	0x40007000
 800ad64:	40023800 	.word	0x40023800
 800ad68:	42470060 	.word	0x42470060

0800ad6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b084      	sub	sp, #16
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d101      	bne.n	800ad80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e0cc      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ad80:	4b68      	ldr	r3, [pc, #416]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f003 0307 	and.w	r3, r3, #7
 800ad88:	683a      	ldr	r2, [r7, #0]
 800ad8a:	429a      	cmp	r2, r3
 800ad8c:	d90c      	bls.n	800ada8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ad8e:	4b65      	ldr	r3, [pc, #404]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800ad90:	683a      	ldr	r2, [r7, #0]
 800ad92:	b2d2      	uxtb	r2, r2
 800ad94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ad96:	4b63      	ldr	r3, [pc, #396]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f003 0307 	and.w	r3, r3, #7
 800ad9e:	683a      	ldr	r2, [r7, #0]
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d001      	beq.n	800ada8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e0b8      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	f003 0302 	and.w	r3, r3, #2
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d020      	beq.n	800adf6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	f003 0304 	and.w	r3, r3, #4
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d005      	beq.n	800adcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800adc0:	4b59      	ldr	r3, [pc, #356]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800adc2:	689b      	ldr	r3, [r3, #8]
 800adc4:	4a58      	ldr	r2, [pc, #352]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800adc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800adca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	f003 0308 	and.w	r3, r3, #8
 800add4:	2b00      	cmp	r3, #0
 800add6:	d005      	beq.n	800ade4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800add8:	4b53      	ldr	r3, [pc, #332]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800adda:	689b      	ldr	r3, [r3, #8]
 800addc:	4a52      	ldr	r2, [pc, #328]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800adde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800ade2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800ade4:	4b50      	ldr	r3, [pc, #320]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ade6:	689b      	ldr	r3, [r3, #8]
 800ade8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	689b      	ldr	r3, [r3, #8]
 800adf0:	494d      	ldr	r1, [pc, #308]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800adf2:	4313      	orrs	r3, r2
 800adf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	f003 0301 	and.w	r3, r3, #1
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d044      	beq.n	800ae8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d107      	bne.n	800ae1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae0a:	4b47      	ldr	r3, [pc, #284]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d119      	bne.n	800ae4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae16:	2301      	movs	r3, #1
 800ae18:	e07f      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	685b      	ldr	r3, [r3, #4]
 800ae1e:	2b02      	cmp	r3, #2
 800ae20:	d003      	beq.n	800ae2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	d107      	bne.n	800ae3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ae2a:	4b3f      	ldr	r3, [pc, #252]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d109      	bne.n	800ae4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae36:	2301      	movs	r3, #1
 800ae38:	e06f      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ae3a:	4b3b      	ldr	r3, [pc, #236]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	f003 0302 	and.w	r3, r3, #2
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d101      	bne.n	800ae4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	e067      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ae4a:	4b37      	ldr	r3, [pc, #220]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae4c:	689b      	ldr	r3, [r3, #8]
 800ae4e:	f023 0203 	bic.w	r2, r3, #3
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	4934      	ldr	r1, [pc, #208]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ae5c:	f7fe fe14 	bl	8009a88 <HAL_GetTick>
 800ae60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae62:	e00a      	b.n	800ae7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ae64:	f7fe fe10 	bl	8009a88 <HAL_GetTick>
 800ae68:	4602      	mov	r2, r0
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	1ad3      	subs	r3, r2, r3
 800ae6e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d901      	bls.n	800ae7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ae76:	2303      	movs	r3, #3
 800ae78:	e04f      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ae7a:	4b2b      	ldr	r3, [pc, #172]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800ae7c:	689b      	ldr	r3, [r3, #8]
 800ae7e:	f003 020c 	and.w	r2, r3, #12
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	685b      	ldr	r3, [r3, #4]
 800ae86:	009b      	lsls	r3, r3, #2
 800ae88:	429a      	cmp	r2, r3
 800ae8a:	d1eb      	bne.n	800ae64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ae8c:	4b25      	ldr	r3, [pc, #148]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f003 0307 	and.w	r3, r3, #7
 800ae94:	683a      	ldr	r2, [r7, #0]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d20c      	bcs.n	800aeb4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae9a:	4b22      	ldr	r3, [pc, #136]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800ae9c:	683a      	ldr	r2, [r7, #0]
 800ae9e:	b2d2      	uxtb	r2, r2
 800aea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800aea2:	4b20      	ldr	r3, [pc, #128]	; (800af24 <HAL_RCC_ClockConfig+0x1b8>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f003 0307 	and.w	r3, r3, #7
 800aeaa:	683a      	ldr	r2, [r7, #0]
 800aeac:	429a      	cmp	r2, r3
 800aeae:	d001      	beq.n	800aeb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800aeb0:	2301      	movs	r3, #1
 800aeb2:	e032      	b.n	800af1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f003 0304 	and.w	r3, r3, #4
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d008      	beq.n	800aed2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800aec0:	4b19      	ldr	r3, [pc, #100]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	4916      	ldr	r1, [pc, #88]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800aece:	4313      	orrs	r3, r2
 800aed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f003 0308 	and.w	r3, r3, #8
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d009      	beq.n	800aef2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800aede:	4b12      	ldr	r3, [pc, #72]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800aee0:	689b      	ldr	r3, [r3, #8]
 800aee2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	691b      	ldr	r3, [r3, #16]
 800aeea:	00db      	lsls	r3, r3, #3
 800aeec:	490e      	ldr	r1, [pc, #56]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800aeee:	4313      	orrs	r3, r2
 800aef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800aef2:	f000 f82d 	bl	800af50 <HAL_RCC_GetSysClockFreq>
 800aef6:	4602      	mov	r2, r0
 800aef8:	4b0b      	ldr	r3, [pc, #44]	; (800af28 <HAL_RCC_ClockConfig+0x1bc>)
 800aefa:	689b      	ldr	r3, [r3, #8]
 800aefc:	091b      	lsrs	r3, r3, #4
 800aefe:	f003 030f 	and.w	r3, r3, #15
 800af02:	490a      	ldr	r1, [pc, #40]	; (800af2c <HAL_RCC_ClockConfig+0x1c0>)
 800af04:	5ccb      	ldrb	r3, [r1, r3]
 800af06:	fa22 f303 	lsr.w	r3, r2, r3
 800af0a:	4a09      	ldr	r2, [pc, #36]	; (800af30 <HAL_RCC_ClockConfig+0x1c4>)
 800af0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800af0e:	4b09      	ldr	r3, [pc, #36]	; (800af34 <HAL_RCC_ClockConfig+0x1c8>)
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	4618      	mov	r0, r3
 800af14:	f7fe fd74 	bl	8009a00 <HAL_InitTick>

  return HAL_OK;
 800af18:	2300      	movs	r3, #0
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3710      	adds	r7, #16
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	40023c00 	.word	0x40023c00
 800af28:	40023800 	.word	0x40023800
 800af2c:	08012cf0 	.word	0x08012cf0
 800af30:	200005a4 	.word	0x200005a4
 800af34:	200005e0 	.word	0x200005e0

0800af38 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800af38:	b480      	push	{r7}
 800af3a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800af3c:	4b03      	ldr	r3, [pc, #12]	; (800af4c <HAL_RCC_EnableCSS+0x14>)
 800af3e:	2201      	movs	r2, #1
 800af40:	601a      	str	r2, [r3, #0]
}
 800af42:	bf00      	nop
 800af44:	46bd      	mov	sp, r7
 800af46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af4a:	4770      	bx	lr
 800af4c:	4247004c 	.word	0x4247004c

0800af50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800af50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800af54:	b084      	sub	sp, #16
 800af56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800af58:	2300      	movs	r3, #0
 800af5a:	607b      	str	r3, [r7, #4]
 800af5c:	2300      	movs	r3, #0
 800af5e:	60fb      	str	r3, [r7, #12]
 800af60:	2300      	movs	r3, #0
 800af62:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800af64:	2300      	movs	r3, #0
 800af66:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800af68:	4b67      	ldr	r3, [pc, #412]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	f003 030c 	and.w	r3, r3, #12
 800af70:	2b08      	cmp	r3, #8
 800af72:	d00d      	beq.n	800af90 <HAL_RCC_GetSysClockFreq+0x40>
 800af74:	2b08      	cmp	r3, #8
 800af76:	f200 80bd 	bhi.w	800b0f4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d002      	beq.n	800af84 <HAL_RCC_GetSysClockFreq+0x34>
 800af7e:	2b04      	cmp	r3, #4
 800af80:	d003      	beq.n	800af8a <HAL_RCC_GetSysClockFreq+0x3a>
 800af82:	e0b7      	b.n	800b0f4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800af84:	4b61      	ldr	r3, [pc, #388]	; (800b10c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800af86:	60bb      	str	r3, [r7, #8]
       break;
 800af88:	e0b7      	b.n	800b0fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800af8a:	4b61      	ldr	r3, [pc, #388]	; (800b110 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800af8c:	60bb      	str	r3, [r7, #8]
      break;
 800af8e:	e0b4      	b.n	800b0fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800af90:	4b5d      	ldr	r3, [pc, #372]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800af98:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800af9a:	4b5b      	ldr	r3, [pc, #364]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800af9c:	685b      	ldr	r3, [r3, #4]
 800af9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d04d      	beq.n	800b042 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800afa6:	4b58      	ldr	r3, [pc, #352]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	099b      	lsrs	r3, r3, #6
 800afac:	461a      	mov	r2, r3
 800afae:	f04f 0300 	mov.w	r3, #0
 800afb2:	f240 10ff 	movw	r0, #511	; 0x1ff
 800afb6:	f04f 0100 	mov.w	r1, #0
 800afba:	ea02 0800 	and.w	r8, r2, r0
 800afbe:	ea03 0901 	and.w	r9, r3, r1
 800afc2:	4640      	mov	r0, r8
 800afc4:	4649      	mov	r1, r9
 800afc6:	f04f 0200 	mov.w	r2, #0
 800afca:	f04f 0300 	mov.w	r3, #0
 800afce:	014b      	lsls	r3, r1, #5
 800afd0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800afd4:	0142      	lsls	r2, r0, #5
 800afd6:	4610      	mov	r0, r2
 800afd8:	4619      	mov	r1, r3
 800afda:	ebb0 0008 	subs.w	r0, r0, r8
 800afde:	eb61 0109 	sbc.w	r1, r1, r9
 800afe2:	f04f 0200 	mov.w	r2, #0
 800afe6:	f04f 0300 	mov.w	r3, #0
 800afea:	018b      	lsls	r3, r1, #6
 800afec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800aff0:	0182      	lsls	r2, r0, #6
 800aff2:	1a12      	subs	r2, r2, r0
 800aff4:	eb63 0301 	sbc.w	r3, r3, r1
 800aff8:	f04f 0000 	mov.w	r0, #0
 800affc:	f04f 0100 	mov.w	r1, #0
 800b000:	00d9      	lsls	r1, r3, #3
 800b002:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b006:	00d0      	lsls	r0, r2, #3
 800b008:	4602      	mov	r2, r0
 800b00a:	460b      	mov	r3, r1
 800b00c:	eb12 0208 	adds.w	r2, r2, r8
 800b010:	eb43 0309 	adc.w	r3, r3, r9
 800b014:	f04f 0000 	mov.w	r0, #0
 800b018:	f04f 0100 	mov.w	r1, #0
 800b01c:	0259      	lsls	r1, r3, #9
 800b01e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800b022:	0250      	lsls	r0, r2, #9
 800b024:	4602      	mov	r2, r0
 800b026:	460b      	mov	r3, r1
 800b028:	4610      	mov	r0, r2
 800b02a:	4619      	mov	r1, r3
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	461a      	mov	r2, r3
 800b030:	f04f 0300 	mov.w	r3, #0
 800b034:	f7f5 fe28 	bl	8000c88 <__aeabi_uldivmod>
 800b038:	4602      	mov	r2, r0
 800b03a:	460b      	mov	r3, r1
 800b03c:	4613      	mov	r3, r2
 800b03e:	60fb      	str	r3, [r7, #12]
 800b040:	e04a      	b.n	800b0d8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b042:	4b31      	ldr	r3, [pc, #196]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	099b      	lsrs	r3, r3, #6
 800b048:	461a      	mov	r2, r3
 800b04a:	f04f 0300 	mov.w	r3, #0
 800b04e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b052:	f04f 0100 	mov.w	r1, #0
 800b056:	ea02 0400 	and.w	r4, r2, r0
 800b05a:	ea03 0501 	and.w	r5, r3, r1
 800b05e:	4620      	mov	r0, r4
 800b060:	4629      	mov	r1, r5
 800b062:	f04f 0200 	mov.w	r2, #0
 800b066:	f04f 0300 	mov.w	r3, #0
 800b06a:	014b      	lsls	r3, r1, #5
 800b06c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b070:	0142      	lsls	r2, r0, #5
 800b072:	4610      	mov	r0, r2
 800b074:	4619      	mov	r1, r3
 800b076:	1b00      	subs	r0, r0, r4
 800b078:	eb61 0105 	sbc.w	r1, r1, r5
 800b07c:	f04f 0200 	mov.w	r2, #0
 800b080:	f04f 0300 	mov.w	r3, #0
 800b084:	018b      	lsls	r3, r1, #6
 800b086:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b08a:	0182      	lsls	r2, r0, #6
 800b08c:	1a12      	subs	r2, r2, r0
 800b08e:	eb63 0301 	sbc.w	r3, r3, r1
 800b092:	f04f 0000 	mov.w	r0, #0
 800b096:	f04f 0100 	mov.w	r1, #0
 800b09a:	00d9      	lsls	r1, r3, #3
 800b09c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b0a0:	00d0      	lsls	r0, r2, #3
 800b0a2:	4602      	mov	r2, r0
 800b0a4:	460b      	mov	r3, r1
 800b0a6:	1912      	adds	r2, r2, r4
 800b0a8:	eb45 0303 	adc.w	r3, r5, r3
 800b0ac:	f04f 0000 	mov.w	r0, #0
 800b0b0:	f04f 0100 	mov.w	r1, #0
 800b0b4:	0299      	lsls	r1, r3, #10
 800b0b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b0ba:	0290      	lsls	r0, r2, #10
 800b0bc:	4602      	mov	r2, r0
 800b0be:	460b      	mov	r3, r1
 800b0c0:	4610      	mov	r0, r2
 800b0c2:	4619      	mov	r1, r3
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	461a      	mov	r2, r3
 800b0c8:	f04f 0300 	mov.w	r3, #0
 800b0cc:	f7f5 fddc 	bl	8000c88 <__aeabi_uldivmod>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4613      	mov	r3, r2
 800b0d6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b0d8:	4b0b      	ldr	r3, [pc, #44]	; (800b108 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	0c1b      	lsrs	r3, r3, #16
 800b0de:	f003 0303 	and.w	r3, r3, #3
 800b0e2:	3301      	adds	r3, #1
 800b0e4:	005b      	lsls	r3, r3, #1
 800b0e6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b0e8:	68fa      	ldr	r2, [r7, #12]
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0f0:	60bb      	str	r3, [r7, #8]
      break;
 800b0f2:	e002      	b.n	800b0fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b0f4:	4b05      	ldr	r3, [pc, #20]	; (800b10c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b0f6:	60bb      	str	r3, [r7, #8]
      break;
 800b0f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b0fa:	68bb      	ldr	r3, [r7, #8]
}
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	3710      	adds	r7, #16
 800b100:	46bd      	mov	sp, r7
 800b102:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b106:	bf00      	nop
 800b108:	40023800 	.word	0x40023800
 800b10c:	00f42400 	.word	0x00f42400
 800b110:	007a1200 	.word	0x007a1200

0800b114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b114:	b480      	push	{r7}
 800b116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b118:	4b03      	ldr	r3, [pc, #12]	; (800b128 <HAL_RCC_GetHCLKFreq+0x14>)
 800b11a:	681b      	ldr	r3, [r3, #0]
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	200005a4 	.word	0x200005a4

0800b12c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b130:	f7ff fff0 	bl	800b114 <HAL_RCC_GetHCLKFreq>
 800b134:	4602      	mov	r2, r0
 800b136:	4b05      	ldr	r3, [pc, #20]	; (800b14c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b138:	689b      	ldr	r3, [r3, #8]
 800b13a:	0a9b      	lsrs	r3, r3, #10
 800b13c:	f003 0307 	and.w	r3, r3, #7
 800b140:	4903      	ldr	r1, [pc, #12]	; (800b150 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b142:	5ccb      	ldrb	r3, [r1, r3]
 800b144:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b148:	4618      	mov	r0, r3
 800b14a:	bd80      	pop	{r7, pc}
 800b14c:	40023800 	.word	0x40023800
 800b150:	08012d00 	.word	0x08012d00

0800b154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b158:	f7ff ffdc 	bl	800b114 <HAL_RCC_GetHCLKFreq>
 800b15c:	4602      	mov	r2, r0
 800b15e:	4b05      	ldr	r3, [pc, #20]	; (800b174 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b160:	689b      	ldr	r3, [r3, #8]
 800b162:	0b5b      	lsrs	r3, r3, #13
 800b164:	f003 0307 	and.w	r3, r3, #7
 800b168:	4903      	ldr	r1, [pc, #12]	; (800b178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b16a:	5ccb      	ldrb	r3, [r1, r3]
 800b16c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b170:	4618      	mov	r0, r3
 800b172:	bd80      	pop	{r7, pc}
 800b174:	40023800 	.word	0x40023800
 800b178:	08012d00 	.word	0x08012d00

0800b17c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b082      	sub	sp, #8
 800b180:	af00      	add	r7, sp, #0
 800b182:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d101      	bne.n	800b18e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b18a:	2301      	movs	r3, #1
 800b18c:	e07b      	b.n	800b286 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b192:	2b00      	cmp	r3, #0
 800b194:	d108      	bne.n	800b1a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	685b      	ldr	r3, [r3, #4]
 800b19a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b19e:	d009      	beq.n	800b1b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	61da      	str	r2, [r3, #28]
 800b1a6:	e005      	b.n	800b1b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b1c0:	b2db      	uxtb	r3, r3
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d106      	bne.n	800b1d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f7f7 f800 	bl	80021d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2202      	movs	r2, #2
 800b1d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	681a      	ldr	r2, [r3, #0]
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	685b      	ldr	r3, [r3, #4]
 800b1f0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b1fc:	431a      	orrs	r2, r3
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	68db      	ldr	r3, [r3, #12]
 800b202:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b206:	431a      	orrs	r2, r3
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	f003 0302 	and.w	r3, r3, #2
 800b210:	431a      	orrs	r2, r3
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	695b      	ldr	r3, [r3, #20]
 800b216:	f003 0301 	and.w	r3, r3, #1
 800b21a:	431a      	orrs	r2, r3
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	699b      	ldr	r3, [r3, #24]
 800b220:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b224:	431a      	orrs	r2, r3
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	69db      	ldr	r3, [r3, #28]
 800b22a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b22e:	431a      	orrs	r2, r3
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6a1b      	ldr	r3, [r3, #32]
 800b234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b238:	ea42 0103 	orr.w	r1, r2, r3
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b240:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	430a      	orrs	r2, r1
 800b24a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	699b      	ldr	r3, [r3, #24]
 800b250:	0c1b      	lsrs	r3, r3, #16
 800b252:	f003 0104 	and.w	r1, r3, #4
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b25a:	f003 0210 	and.w	r2, r3, #16
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	430a      	orrs	r2, r1
 800b264:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	69da      	ldr	r2, [r3, #28]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b274:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2200      	movs	r2, #0
 800b27a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	3708      	adds	r7, #8
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}

0800b28e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b28e:	b580      	push	{r7, lr}
 800b290:	b08c      	sub	sp, #48	; 0x30
 800b292:	af00      	add	r7, sp, #0
 800b294:	60f8      	str	r0, [r7, #12]
 800b296:	60b9      	str	r1, [r7, #8]
 800b298:	607a      	str	r2, [r7, #4]
 800b29a:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b29c:	2301      	movs	r3, #1
 800b29e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b2ac:	2b01      	cmp	r3, #1
 800b2ae:	d101      	bne.n	800b2b4 <HAL_SPI_TransmitReceive+0x26>
 800b2b0:	2302      	movs	r3, #2
 800b2b2:	e18a      	b.n	800b5ca <HAL_SPI_TransmitReceive+0x33c>
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2bc:	f7fe fbe4 	bl	8009a88 <HAL_GetTick>
 800b2c0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b2c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	685b      	ldr	r3, [r3, #4]
 800b2d0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b2d2:	887b      	ldrh	r3, [r7, #2]
 800b2d4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b2d6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b2da:	2b01      	cmp	r3, #1
 800b2dc:	d00f      	beq.n	800b2fe <HAL_SPI_TransmitReceive+0x70>
 800b2de:	69fb      	ldr	r3, [r7, #28]
 800b2e0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b2e4:	d107      	bne.n	800b2f6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	689b      	ldr	r3, [r3, #8]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d103      	bne.n	800b2f6 <HAL_SPI_TransmitReceive+0x68>
 800b2ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b2f2:	2b04      	cmp	r3, #4
 800b2f4:	d003      	beq.n	800b2fe <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b2f6:	2302      	movs	r3, #2
 800b2f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b2fc:	e15b      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b2fe:	68bb      	ldr	r3, [r7, #8]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d005      	beq.n	800b310 <HAL_SPI_TransmitReceive+0x82>
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d002      	beq.n	800b310 <HAL_SPI_TransmitReceive+0x82>
 800b30a:	887b      	ldrh	r3, [r7, #2]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d103      	bne.n	800b318 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b310:	2301      	movs	r3, #1
 800b312:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b316:	e14e      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	2b04      	cmp	r3, #4
 800b322:	d003      	beq.n	800b32c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	2205      	movs	r2, #5
 800b328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b32c:	68fb      	ldr	r3, [r7, #12]
 800b32e:	2200      	movs	r2, #0
 800b330:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	687a      	ldr	r2, [r7, #4]
 800b336:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b338:	68fb      	ldr	r3, [r7, #12]
 800b33a:	887a      	ldrh	r2, [r7, #2]
 800b33c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	887a      	ldrh	r2, [r7, #2]
 800b342:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	68ba      	ldr	r2, [r7, #8]
 800b348:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	887a      	ldrh	r2, [r7, #2]
 800b34e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	887a      	ldrh	r2, [r7, #2]
 800b354:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2200      	movs	r2, #0
 800b35a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	2200      	movs	r2, #0
 800b360:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b36c:	2b40      	cmp	r3, #64	; 0x40
 800b36e:	d007      	beq.n	800b380 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b37e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	68db      	ldr	r3, [r3, #12]
 800b384:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b388:	d178      	bne.n	800b47c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	685b      	ldr	r3, [r3, #4]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d002      	beq.n	800b398 <HAL_SPI_TransmitReceive+0x10a>
 800b392:	8b7b      	ldrh	r3, [r7, #26]
 800b394:	2b01      	cmp	r3, #1
 800b396:	d166      	bne.n	800b466 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b39c:	881a      	ldrh	r2, [r3, #0]
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3a8:	1c9a      	adds	r2, r3, #2
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	3b01      	subs	r3, #1
 800b3b6:	b29a      	uxth	r2, r3
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b3bc:	e053      	b.n	800b466 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	689b      	ldr	r3, [r3, #8]
 800b3c4:	f003 0302 	and.w	r3, r3, #2
 800b3c8:	2b02      	cmp	r3, #2
 800b3ca:	d11b      	bne.n	800b404 <HAL_SPI_TransmitReceive+0x176>
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3d0:	b29b      	uxth	r3, r3
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d016      	beq.n	800b404 <HAL_SPI_TransmitReceive+0x176>
 800b3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	d113      	bne.n	800b404 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3e0:	881a      	ldrh	r2, [r3, #0]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3ec:	1c9a      	adds	r2, r3, #2
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3f6:	b29b      	uxth	r3, r3
 800b3f8:	3b01      	subs	r3, #1
 800b3fa:	b29a      	uxth	r2, r3
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b400:	2300      	movs	r3, #0
 800b402:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	f003 0301 	and.w	r3, r3, #1
 800b40e:	2b01      	cmp	r3, #1
 800b410:	d119      	bne.n	800b446 <HAL_SPI_TransmitReceive+0x1b8>
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b416:	b29b      	uxth	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d014      	beq.n	800b446 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	68da      	ldr	r2, [r3, #12]
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b426:	b292      	uxth	r2, r2
 800b428:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b42e:	1c9a      	adds	r2, r3, #2
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b438:	b29b      	uxth	r3, r3
 800b43a:	3b01      	subs	r3, #1
 800b43c:	b29a      	uxth	r2, r3
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b442:	2301      	movs	r3, #1
 800b444:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b446:	f7fe fb1f 	bl	8009a88 <HAL_GetTick>
 800b44a:	4602      	mov	r2, r0
 800b44c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b44e:	1ad3      	subs	r3, r2, r3
 800b450:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b452:	429a      	cmp	r2, r3
 800b454:	d807      	bhi.n	800b466 <HAL_SPI_TransmitReceive+0x1d8>
 800b456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b45c:	d003      	beq.n	800b466 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b45e:	2303      	movs	r3, #3
 800b460:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b464:	e0a7      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d1a6      	bne.n	800b3be <HAL_SPI_TransmitReceive+0x130>
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b474:	b29b      	uxth	r3, r3
 800b476:	2b00      	cmp	r3, #0
 800b478:	d1a1      	bne.n	800b3be <HAL_SPI_TransmitReceive+0x130>
 800b47a:	e07c      	b.n	800b576 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <HAL_SPI_TransmitReceive+0x1fc>
 800b484:	8b7b      	ldrh	r3, [r7, #26]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d16b      	bne.n	800b562 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	330c      	adds	r3, #12
 800b494:	7812      	ldrb	r2, [r2, #0]
 800b496:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b49c:	1c5a      	adds	r2, r3, #1
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b4a6:	b29b      	uxth	r3, r3
 800b4a8:	3b01      	subs	r3, #1
 800b4aa:	b29a      	uxth	r2, r3
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b4b0:	e057      	b.n	800b562 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	689b      	ldr	r3, [r3, #8]
 800b4b8:	f003 0302 	and.w	r3, r3, #2
 800b4bc:	2b02      	cmp	r3, #2
 800b4be:	d11c      	bne.n	800b4fa <HAL_SPI_TransmitReceive+0x26c>
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b4c4:	b29b      	uxth	r3, r3
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d017      	beq.n	800b4fa <HAL_SPI_TransmitReceive+0x26c>
 800b4ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4cc:	2b01      	cmp	r3, #1
 800b4ce:	d114      	bne.n	800b4fa <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	330c      	adds	r3, #12
 800b4da:	7812      	ldrb	r2, [r2, #0]
 800b4dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4e2:	1c5a      	adds	r2, r3, #1
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b4ec:	b29b      	uxth	r3, r3
 800b4ee:	3b01      	subs	r3, #1
 800b4f0:	b29a      	uxth	r2, r3
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	689b      	ldr	r3, [r3, #8]
 800b500:	f003 0301 	and.w	r3, r3, #1
 800b504:	2b01      	cmp	r3, #1
 800b506:	d119      	bne.n	800b53c <HAL_SPI_TransmitReceive+0x2ae>
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b50c:	b29b      	uxth	r3, r3
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d014      	beq.n	800b53c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	68da      	ldr	r2, [r3, #12]
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b51c:	b2d2      	uxtb	r2, r2
 800b51e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b524:	1c5a      	adds	r2, r3, #1
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b52e:	b29b      	uxth	r3, r3
 800b530:	3b01      	subs	r3, #1
 800b532:	b29a      	uxth	r2, r3
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b538:	2301      	movs	r3, #1
 800b53a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b53c:	f7fe faa4 	bl	8009a88 <HAL_GetTick>
 800b540:	4602      	mov	r2, r0
 800b542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b544:	1ad3      	subs	r3, r2, r3
 800b546:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b548:	429a      	cmp	r2, r3
 800b54a:	d803      	bhi.n	800b554 <HAL_SPI_TransmitReceive+0x2c6>
 800b54c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b54e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b552:	d102      	bne.n	800b55a <HAL_SPI_TransmitReceive+0x2cc>
 800b554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b556:	2b00      	cmp	r3, #0
 800b558:	d103      	bne.n	800b562 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b560:	e029      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b566:	b29b      	uxth	r3, r3
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d1a2      	bne.n	800b4b2 <HAL_SPI_TransmitReceive+0x224>
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b570:	b29b      	uxth	r3, r3
 800b572:	2b00      	cmp	r3, #0
 800b574:	d19d      	bne.n	800b4b2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b578:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b57a:	68f8      	ldr	r0, [r7, #12]
 800b57c:	f000 f8b2 	bl	800b6e4 <SPI_EndRxTxTransaction>
 800b580:	4603      	mov	r3, r0
 800b582:	2b00      	cmp	r3, #0
 800b584:	d006      	beq.n	800b594 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b586:	2301      	movs	r3, #1
 800b588:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	2220      	movs	r2, #32
 800b590:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b592:	e010      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	689b      	ldr	r3, [r3, #8]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d10b      	bne.n	800b5b4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b59c:	2300      	movs	r3, #0
 800b59e:	617b      	str	r3, [r7, #20]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	68db      	ldr	r3, [r3, #12]
 800b5a6:	617b      	str	r3, [r7, #20]
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	689b      	ldr	r3, [r3, #8]
 800b5ae:	617b      	str	r3, [r7, #20]
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	e000      	b.n	800b5b6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b5b4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2201      	movs	r2, #1
 800b5ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	2200      	movs	r2, #0
 800b5c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b5c6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3730      	adds	r7, #48	; 0x30
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}
	...

0800b5d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	60f8      	str	r0, [r7, #12]
 800b5dc:	60b9      	str	r1, [r7, #8]
 800b5de:	603b      	str	r3, [r7, #0]
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b5e4:	f7fe fa50 	bl	8009a88 <HAL_GetTick>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ec:	1a9b      	subs	r3, r3, r2
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b5f4:	f7fe fa48 	bl	8009a88 <HAL_GetTick>
 800b5f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b5fa:	4b39      	ldr	r3, [pc, #228]	; (800b6e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	015b      	lsls	r3, r3, #5
 800b600:	0d1b      	lsrs	r3, r3, #20
 800b602:	69fa      	ldr	r2, [r7, #28]
 800b604:	fb02 f303 	mul.w	r3, r2, r3
 800b608:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b60a:	e054      	b.n	800b6b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b612:	d050      	beq.n	800b6b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b614:	f7fe fa38 	bl	8009a88 <HAL_GetTick>
 800b618:	4602      	mov	r2, r0
 800b61a:	69bb      	ldr	r3, [r7, #24]
 800b61c:	1ad3      	subs	r3, r2, r3
 800b61e:	69fa      	ldr	r2, [r7, #28]
 800b620:	429a      	cmp	r2, r3
 800b622:	d902      	bls.n	800b62a <SPI_WaitFlagStateUntilTimeout+0x56>
 800b624:	69fb      	ldr	r3, [r7, #28]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d13d      	bne.n	800b6a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b638:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	685b      	ldr	r3, [r3, #4]
 800b63e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b642:	d111      	bne.n	800b668 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b64c:	d004      	beq.n	800b658 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b656:	d107      	bne.n	800b668 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	681a      	ldr	r2, [r3, #0]
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b666:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b66c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b670:	d10f      	bne.n	800b692 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	681a      	ldr	r2, [r3, #0]
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b680:	601a      	str	r2, [r3, #0]
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b690:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2201      	movs	r2, #1
 800b696:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b6a2:	2303      	movs	r3, #3
 800b6a4:	e017      	b.n	800b6d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d101      	bne.n	800b6b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	3b01      	subs	r3, #1
 800b6b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	689a      	ldr	r2, [r3, #8]
 800b6bc:	68bb      	ldr	r3, [r7, #8]
 800b6be:	4013      	ands	r3, r2
 800b6c0:	68ba      	ldr	r2, [r7, #8]
 800b6c2:	429a      	cmp	r2, r3
 800b6c4:	bf0c      	ite	eq
 800b6c6:	2301      	moveq	r3, #1
 800b6c8:	2300      	movne	r3, #0
 800b6ca:	b2db      	uxtb	r3, r3
 800b6cc:	461a      	mov	r2, r3
 800b6ce:	79fb      	ldrb	r3, [r7, #7]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d19b      	bne.n	800b60c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b6d4:	2300      	movs	r3, #0
}
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	3720      	adds	r7, #32
 800b6da:	46bd      	mov	sp, r7
 800b6dc:	bd80      	pop	{r7, pc}
 800b6de:	bf00      	nop
 800b6e0:	200005a4 	.word	0x200005a4

0800b6e4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b088      	sub	sp, #32
 800b6e8:	af02      	add	r7, sp, #8
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b6f0:	4b1b      	ldr	r3, [pc, #108]	; (800b760 <SPI_EndRxTxTransaction+0x7c>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	4a1b      	ldr	r2, [pc, #108]	; (800b764 <SPI_EndRxTxTransaction+0x80>)
 800b6f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b6fa:	0d5b      	lsrs	r3, r3, #21
 800b6fc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b700:	fb02 f303 	mul.w	r3, r2, r3
 800b704:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b70e:	d112      	bne.n	800b736 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	9300      	str	r3, [sp, #0]
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	2200      	movs	r2, #0
 800b718:	2180      	movs	r1, #128	; 0x80
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	f7ff ff5a 	bl	800b5d4 <SPI_WaitFlagStateUntilTimeout>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d016      	beq.n	800b754 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b72a:	f043 0220 	orr.w	r2, r3, #32
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b732:	2303      	movs	r3, #3
 800b734:	e00f      	b.n	800b756 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d00a      	beq.n	800b752 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b73c:	697b      	ldr	r3, [r7, #20]
 800b73e:	3b01      	subs	r3, #1
 800b740:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b74c:	2b80      	cmp	r3, #128	; 0x80
 800b74e:	d0f2      	beq.n	800b736 <SPI_EndRxTxTransaction+0x52>
 800b750:	e000      	b.n	800b754 <SPI_EndRxTxTransaction+0x70>
        break;
 800b752:	bf00      	nop
  }

  return HAL_OK;
 800b754:	2300      	movs	r3, #0
}
 800b756:	4618      	mov	r0, r3
 800b758:	3718      	adds	r7, #24
 800b75a:	46bd      	mov	sp, r7
 800b75c:	bd80      	pop	{r7, pc}
 800b75e:	bf00      	nop
 800b760:	200005a4 	.word	0x200005a4
 800b764:	165e9f81 	.word	0x165e9f81

0800b768 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d101      	bne.n	800b77e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	e034      	b.n	800b7e8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800b784:	b2db      	uxtb	r3, r3
 800b786:	2b00      	cmp	r3, #0
 800b788:	d106      	bne.n	800b798 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	2200      	movs	r2, #0
 800b78e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f7f5 fd54 	bl	8001240 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681a      	ldr	r2, [r3, #0]
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	3308      	adds	r3, #8
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	4610      	mov	r0, r2
 800b7a4:	f002 fa64 	bl	800dc70 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	6818      	ldr	r0, [r3, #0]
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	689b      	ldr	r3, [r3, #8]
 800b7b0:	461a      	mov	r2, r3
 800b7b2:	68b9      	ldr	r1, [r7, #8]
 800b7b4:	f002 faae 	bl	800dd14 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	6858      	ldr	r0, [r3, #4]
 800b7bc:	68fb      	ldr	r3, [r7, #12]
 800b7be:	689a      	ldr	r2, [r3, #8]
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7c4:	6879      	ldr	r1, [r7, #4]
 800b7c6:	f002 fae3 	bl	800dd90 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	68fa      	ldr	r2, [r7, #12]
 800b7d0:	6892      	ldr	r2, [r2, #8]
 800b7d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	6892      	ldr	r2, [r2, #8]
 800b7de:	f041 0101 	orr.w	r1, r1, #1
 800b7e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b082      	sub	sp, #8
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d101      	bne.n	800b802 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b7fe:	2301      	movs	r3, #1
 800b800:	e041      	b.n	800b886 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b808:	b2db      	uxtb	r3, r3
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d106      	bne.n	800b81c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	2200      	movs	r2, #0
 800b812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f7f7 fd9e 	bl	8003358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	2202      	movs	r2, #2
 800b820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681a      	ldr	r2, [r3, #0]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	3304      	adds	r3, #4
 800b82c:	4619      	mov	r1, r3
 800b82e:	4610      	mov	r0, r2
 800b830:	f000 ff00 	bl	800c634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2201      	movs	r2, #1
 800b838:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2201      	movs	r2, #1
 800b840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2201      	movs	r2, #1
 800b848:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	2201      	movs	r2, #1
 800b850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	2201      	movs	r2, #1
 800b858:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2201      	movs	r2, #1
 800b860:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	2201      	movs	r2, #1
 800b868:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2201      	movs	r2, #1
 800b870:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2201      	movs	r2, #1
 800b878:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	2201      	movs	r2, #1
 800b880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b884:	2300      	movs	r3, #0
}
 800b886:	4618      	mov	r0, r3
 800b888:	3708      	adds	r7, #8
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
	...

0800b890 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b890:	b480      	push	{r7}
 800b892:	b085      	sub	sp, #20
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b89e:	b2db      	uxtb	r3, r3
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d001      	beq.n	800b8a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b8a4:	2301      	movs	r3, #1
 800b8a6:	e046      	b.n	800b936 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2202      	movs	r2, #2
 800b8ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	4a23      	ldr	r2, [pc, #140]	; (800b944 <HAL_TIM_Base_Start+0xb4>)
 800b8b6:	4293      	cmp	r3, r2
 800b8b8:	d022      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8c2:	d01d      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	4a1f      	ldr	r2, [pc, #124]	; (800b948 <HAL_TIM_Base_Start+0xb8>)
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	d018      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	4a1e      	ldr	r2, [pc, #120]	; (800b94c <HAL_TIM_Base_Start+0xbc>)
 800b8d4:	4293      	cmp	r3, r2
 800b8d6:	d013      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	4a1c      	ldr	r2, [pc, #112]	; (800b950 <HAL_TIM_Base_Start+0xc0>)
 800b8de:	4293      	cmp	r3, r2
 800b8e0:	d00e      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	4a1b      	ldr	r2, [pc, #108]	; (800b954 <HAL_TIM_Base_Start+0xc4>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d009      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a19      	ldr	r2, [pc, #100]	; (800b958 <HAL_TIM_Base_Start+0xc8>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d004      	beq.n	800b900 <HAL_TIM_Base_Start+0x70>
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	4a18      	ldr	r2, [pc, #96]	; (800b95c <HAL_TIM_Base_Start+0xcc>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d111      	bne.n	800b924 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	689b      	ldr	r3, [r3, #8]
 800b906:	f003 0307 	and.w	r3, r3, #7
 800b90a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	2b06      	cmp	r3, #6
 800b910:	d010      	beq.n	800b934 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	681a      	ldr	r2, [r3, #0]
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	f042 0201 	orr.w	r2, r2, #1
 800b920:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b922:	e007      	b.n	800b934 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	681a      	ldr	r2, [r3, #0]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	f042 0201 	orr.w	r2, r2, #1
 800b932:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b934:	2300      	movs	r3, #0
}
 800b936:	4618      	mov	r0, r3
 800b938:	3714      	adds	r7, #20
 800b93a:	46bd      	mov	sp, r7
 800b93c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	40010000 	.word	0x40010000
 800b948:	40000400 	.word	0x40000400
 800b94c:	40000800 	.word	0x40000800
 800b950:	40000c00 	.word	0x40000c00
 800b954:	40010400 	.word	0x40010400
 800b958:	40014000 	.word	0x40014000
 800b95c:	40001800 	.word	0x40001800

0800b960 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b960:	b480      	push	{r7}
 800b962:	b085      	sub	sp, #20
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	2b01      	cmp	r3, #1
 800b972:	d001      	beq.n	800b978 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b974:	2301      	movs	r3, #1
 800b976:	e04e      	b.n	800ba16 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2202      	movs	r2, #2
 800b97c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	68da      	ldr	r2, [r3, #12]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	f042 0201 	orr.w	r2, r2, #1
 800b98e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	4a23      	ldr	r2, [pc, #140]	; (800ba24 <HAL_TIM_Base_Start_IT+0xc4>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d022      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9a2:	d01d      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	4a1f      	ldr	r2, [pc, #124]	; (800ba28 <HAL_TIM_Base_Start_IT+0xc8>)
 800b9aa:	4293      	cmp	r3, r2
 800b9ac:	d018      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a1e      	ldr	r2, [pc, #120]	; (800ba2c <HAL_TIM_Base_Start_IT+0xcc>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d013      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	4a1c      	ldr	r2, [pc, #112]	; (800ba30 <HAL_TIM_Base_Start_IT+0xd0>)
 800b9be:	4293      	cmp	r3, r2
 800b9c0:	d00e      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	4a1b      	ldr	r2, [pc, #108]	; (800ba34 <HAL_TIM_Base_Start_IT+0xd4>)
 800b9c8:	4293      	cmp	r3, r2
 800b9ca:	d009      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	4a19      	ldr	r2, [pc, #100]	; (800ba38 <HAL_TIM_Base_Start_IT+0xd8>)
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	d004      	beq.n	800b9e0 <HAL_TIM_Base_Start_IT+0x80>
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	4a18      	ldr	r2, [pc, #96]	; (800ba3c <HAL_TIM_Base_Start_IT+0xdc>)
 800b9dc:	4293      	cmp	r3, r2
 800b9de:	d111      	bne.n	800ba04 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	681b      	ldr	r3, [r3, #0]
 800b9e4:	689b      	ldr	r3, [r3, #8]
 800b9e6:	f003 0307 	and.w	r3, r3, #7
 800b9ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	2b06      	cmp	r3, #6
 800b9f0:	d010      	beq.n	800ba14 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	681a      	ldr	r2, [r3, #0]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f042 0201 	orr.w	r2, r2, #1
 800ba00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ba02:	e007      	b.n	800ba14 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	681a      	ldr	r2, [r3, #0]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f042 0201 	orr.w	r2, r2, #1
 800ba12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ba14:	2300      	movs	r3, #0
}
 800ba16:	4618      	mov	r0, r3
 800ba18:	3714      	adds	r7, #20
 800ba1a:	46bd      	mov	sp, r7
 800ba1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba20:	4770      	bx	lr
 800ba22:	bf00      	nop
 800ba24:	40010000 	.word	0x40010000
 800ba28:	40000400 	.word	0x40000400
 800ba2c:	40000800 	.word	0x40000800
 800ba30:	40000c00 	.word	0x40000c00
 800ba34:	40010400 	.word	0x40010400
 800ba38:	40014000 	.word	0x40014000
 800ba3c:	40001800 	.word	0x40001800

0800ba40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800ba40:	b480      	push	{r7}
 800ba42:	b083      	sub	sp, #12
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	68da      	ldr	r2, [r3, #12]
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f022 0201 	bic.w	r2, r2, #1
 800ba56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800ba58:	687b      	ldr	r3, [r7, #4]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	6a1a      	ldr	r2, [r3, #32]
 800ba5e:	f241 1311 	movw	r3, #4369	; 0x1111
 800ba62:	4013      	ands	r3, r2
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d10f      	bne.n	800ba88 <HAL_TIM_Base_Stop_IT+0x48>
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	6a1a      	ldr	r2, [r3, #32]
 800ba6e:	f240 4344 	movw	r3, #1092	; 0x444
 800ba72:	4013      	ands	r3, r2
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d107      	bne.n	800ba88 <HAL_TIM_Base_Stop_IT+0x48>
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	681a      	ldr	r2, [r3, #0]
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f022 0201 	bic.w	r2, r2, #1
 800ba86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800ba90:	2300      	movs	r3, #0
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	370c      	adds	r7, #12
 800ba96:	46bd      	mov	sp, r7
 800ba98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9c:	4770      	bx	lr

0800ba9e <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800ba9e:	b580      	push	{r7, lr}
 800baa0:	b082      	sub	sp, #8
 800baa2:	af00      	add	r7, sp, #0
 800baa4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d101      	bne.n	800bab0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800baac:	2301      	movs	r3, #1
 800baae:	e041      	b.n	800bb34 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d106      	bne.n	800baca <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	2200      	movs	r2, #0
 800bac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f000 f839 	bl	800bb3c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	2202      	movs	r2, #2
 800bace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681a      	ldr	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	3304      	adds	r3, #4
 800bada:	4619      	mov	r1, r3
 800badc:	4610      	mov	r0, r2
 800bade:	f000 fda9 	bl	800c634 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2201      	movs	r2, #1
 800bae6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	2201      	movs	r2, #1
 800baee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2201      	movs	r2, #1
 800baf6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	2201      	movs	r2, #1
 800bafe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2201      	movs	r2, #1
 800bb06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2201      	movs	r2, #1
 800bb16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	2201      	movs	r2, #1
 800bb26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb32:	2300      	movs	r3, #0
}
 800bb34:	4618      	mov	r0, r3
 800bb36:	3708      	adds	r7, #8
 800bb38:	46bd      	mov	sp, r7
 800bb3a:	bd80      	pop	{r7, pc}

0800bb3c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800bb3c:	b480      	push	{r7}
 800bb3e:	b083      	sub	sp, #12
 800bb40:	af00      	add	r7, sp, #0
 800bb42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800bb44:	bf00      	nop
 800bb46:	370c      	adds	r7, #12
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4e:	4770      	bx	lr

0800bb50 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b086      	sub	sp, #24
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	60f8      	str	r0, [r7, #12]
 800bb58:	60b9      	str	r1, [r7, #8]
 800bb5a:	607a      	str	r2, [r7, #4]
 800bb5c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d104      	bne.n	800bb6e <HAL_TIM_IC_Start_DMA+0x1e>
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bb6a:	b2db      	uxtb	r3, r3
 800bb6c:	e013      	b.n	800bb96 <HAL_TIM_IC_Start_DMA+0x46>
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	2b04      	cmp	r3, #4
 800bb72:	d104      	bne.n	800bb7e <HAL_TIM_IC_Start_DMA+0x2e>
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bb7a:	b2db      	uxtb	r3, r3
 800bb7c:	e00b      	b.n	800bb96 <HAL_TIM_IC_Start_DMA+0x46>
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	2b08      	cmp	r3, #8
 800bb82:	d104      	bne.n	800bb8e <HAL_TIM_IC_Start_DMA+0x3e>
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb8a:	b2db      	uxtb	r3, r3
 800bb8c:	e003      	b.n	800bb96 <HAL_TIM_IC_Start_DMA+0x46>
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bb94:	b2db      	uxtb	r3, r3
 800bb96:	75fb      	strb	r3, [r7, #23]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800bb98:	68bb      	ldr	r3, [r7, #8]
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d104      	bne.n	800bba8 <HAL_TIM_IC_Start_DMA+0x58>
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800bba4:	b2db      	uxtb	r3, r3
 800bba6:	e013      	b.n	800bbd0 <HAL_TIM_IC_Start_DMA+0x80>
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	2b04      	cmp	r3, #4
 800bbac:	d104      	bne.n	800bbb8 <HAL_TIM_IC_Start_DMA+0x68>
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	e00b      	b.n	800bbd0 <HAL_TIM_IC_Start_DMA+0x80>
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	2b08      	cmp	r3, #8
 800bbbc:	d104      	bne.n	800bbc8 <HAL_TIM_IC_Start_DMA+0x78>
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bbc4:	b2db      	uxtb	r3, r3
 800bbc6:	e003      	b.n	800bbd0 <HAL_TIM_IC_Start_DMA+0x80>
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	75bb      	strb	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 800bbd2:	7dfb      	ldrb	r3, [r7, #23]
 800bbd4:	2b02      	cmp	r3, #2
 800bbd6:	d002      	beq.n	800bbde <HAL_TIM_IC_Start_DMA+0x8e>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 800bbd8:	7dbb      	ldrb	r3, [r7, #22]
 800bbda:	2b02      	cmp	r3, #2
 800bbdc:	d101      	bne.n	800bbe2 <HAL_TIM_IC_Start_DMA+0x92>
  {
    return HAL_BUSY;
 800bbde:	2302      	movs	r3, #2
 800bbe0:	e145      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 800bbe2:	7dfb      	ldrb	r3, [r7, #23]
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d143      	bne.n	800bc70 <HAL_TIM_IC_Start_DMA+0x120>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 800bbe8:	7dbb      	ldrb	r3, [r7, #22]
 800bbea:	2b01      	cmp	r3, #1
 800bbec:	d140      	bne.n	800bc70 <HAL_TIM_IC_Start_DMA+0x120>
  {
    if ((pData == NULL) && (Length > 0U))
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d104      	bne.n	800bbfe <HAL_TIM_IC_Start_DMA+0xae>
 800bbf4:	887b      	ldrh	r3, [r7, #2]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d001      	beq.n	800bbfe <HAL_TIM_IC_Start_DMA+0xae>
    {
      return HAL_ERROR;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	e137      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d104      	bne.n	800bc0e <HAL_TIM_IC_Start_DMA+0xbe>
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2202      	movs	r2, #2
 800bc08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bc0c:	e013      	b.n	800bc36 <HAL_TIM_IC_Start_DMA+0xe6>
 800bc0e:	68bb      	ldr	r3, [r7, #8]
 800bc10:	2b04      	cmp	r3, #4
 800bc12:	d104      	bne.n	800bc1e <HAL_TIM_IC_Start_DMA+0xce>
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	2202      	movs	r2, #2
 800bc18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bc1c:	e00b      	b.n	800bc36 <HAL_TIM_IC_Start_DMA+0xe6>
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	2b08      	cmp	r3, #8
 800bc22:	d104      	bne.n	800bc2e <HAL_TIM_IC_Start_DMA+0xde>
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2202      	movs	r2, #2
 800bc28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bc2c:	e003      	b.n	800bc36 <HAL_TIM_IC_Start_DMA+0xe6>
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	2202      	movs	r2, #2
 800bc32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc36:	68bb      	ldr	r3, [r7, #8]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d104      	bne.n	800bc46 <HAL_TIM_IC_Start_DMA+0xf6>
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	2202      	movs	r2, #2
 800bc40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 800bc44:	e016      	b.n	800bc74 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	2b04      	cmp	r3, #4
 800bc4a:	d104      	bne.n	800bc56 <HAL_TIM_IC_Start_DMA+0x106>
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2202      	movs	r2, #2
 800bc50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 800bc54:	e00e      	b.n	800bc74 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc56:	68bb      	ldr	r3, [r7, #8]
 800bc58:	2b08      	cmp	r3, #8
 800bc5a:	d104      	bne.n	800bc66 <HAL_TIM_IC_Start_DMA+0x116>
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2202      	movs	r2, #2
 800bc60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 800bc64:	e006      	b.n	800bc74 <HAL_TIM_IC_Start_DMA+0x124>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	2202      	movs	r2, #2
 800bc6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800bc6e:	e001      	b.n	800bc74 <HAL_TIM_IC_Start_DMA+0x124>
    }
  }
  else
  {
    return HAL_ERROR;
 800bc70:	2301      	movs	r3, #1
 800bc72:	e0fc      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
 800bc74:	68bb      	ldr	r3, [r7, #8]
 800bc76:	2b0c      	cmp	r3, #12
 800bc78:	f200 80ae 	bhi.w	800bdd8 <HAL_TIM_IC_Start_DMA+0x288>
 800bc7c:	a201      	add	r2, pc, #4	; (adr r2, 800bc84 <HAL_TIM_IC_Start_DMA+0x134>)
 800bc7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc82:	bf00      	nop
 800bc84:	0800bcb9 	.word	0x0800bcb9
 800bc88:	0800bdd9 	.word	0x0800bdd9
 800bc8c:	0800bdd9 	.word	0x0800bdd9
 800bc90:	0800bdd9 	.word	0x0800bdd9
 800bc94:	0800bd01 	.word	0x0800bd01
 800bc98:	0800bdd9 	.word	0x0800bdd9
 800bc9c:	0800bdd9 	.word	0x0800bdd9
 800bca0:	0800bdd9 	.word	0x0800bdd9
 800bca4:	0800bd49 	.word	0x0800bd49
 800bca8:	0800bdd9 	.word	0x0800bdd9
 800bcac:	0800bdd9 	.word	0x0800bdd9
 800bcb0:	0800bdd9 	.word	0x0800bdd9
 800bcb4:	0800bd91 	.word	0x0800bd91
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcbc:	4a6e      	ldr	r2, [pc, #440]	; (800be78 <HAL_TIM_IC_Start_DMA+0x328>)
 800bcbe:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc4:	4a6d      	ldr	r2, [pc, #436]	; (800be7c <HAL_TIM_IC_Start_DMA+0x32c>)
 800bcc6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bccc:	4a6c      	ldr	r2, [pc, #432]	; (800be80 <HAL_TIM_IC_Start_DMA+0x330>)
 800bcce:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	3334      	adds	r3, #52	; 0x34
 800bcda:	4619      	mov	r1, r3
 800bcdc:	687a      	ldr	r2, [r7, #4]
 800bcde:	887b      	ldrh	r3, [r7, #2]
 800bce0:	f7fe f8c2 	bl	8009e68 <HAL_DMA_Start_IT>
 800bce4:	4603      	mov	r3, r0
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d001      	beq.n	800bcee <HAL_TIM_IC_Start_DMA+0x19e>
      {
        /* Return error status */
        return HAL_ERROR;
 800bcea:	2301      	movs	r3, #1
 800bcec:	e0bf      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	68da      	ldr	r2, [r3, #12]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800bcfc:	60da      	str	r2, [r3, #12]
      break;
 800bcfe:	e06c      	b.n	800bdda <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd04:	4a5c      	ldr	r2, [pc, #368]	; (800be78 <HAL_TIM_IC_Start_DMA+0x328>)
 800bd06:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd0c:	4a5b      	ldr	r2, [pc, #364]	; (800be7c <HAL_TIM_IC_Start_DMA+0x32c>)
 800bd0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd14:	4a5a      	ldr	r2, [pc, #360]	; (800be80 <HAL_TIM_IC_Start_DMA+0x330>)
 800bd16:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	3338      	adds	r3, #56	; 0x38
 800bd22:	4619      	mov	r1, r3
 800bd24:	687a      	ldr	r2, [r7, #4]
 800bd26:	887b      	ldrh	r3, [r7, #2]
 800bd28:	f7fe f89e 	bl	8009e68 <HAL_DMA_Start_IT>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d001      	beq.n	800bd36 <HAL_TIM_IC_Start_DMA+0x1e6>
      {
        /* Return error status */
        return HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	e09b      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	68da      	ldr	r2, [r3, #12]
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800bd44:	60da      	str	r2, [r3, #12]
      break;
 800bd46:	e048      	b.n	800bdda <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd4c:	4a4a      	ldr	r2, [pc, #296]	; (800be78 <HAL_TIM_IC_Start_DMA+0x328>)
 800bd4e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd54:	4a49      	ldr	r2, [pc, #292]	; (800be7c <HAL_TIM_IC_Start_DMA+0x32c>)
 800bd56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd5c:	4a48      	ldr	r2, [pc, #288]	; (800be80 <HAL_TIM_IC_Start_DMA+0x330>)
 800bd5e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK)
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	333c      	adds	r3, #60	; 0x3c
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	687a      	ldr	r2, [r7, #4]
 800bd6e:	887b      	ldrh	r3, [r7, #2]
 800bd70:	f7fe f87a 	bl	8009e68 <HAL_DMA_Start_IT>
 800bd74:	4603      	mov	r3, r0
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d001      	beq.n	800bd7e <HAL_TIM_IC_Start_DMA+0x22e>
      {
        /* Return error status */
        return HAL_ERROR;
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	e077      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	68da      	ldr	r2, [r3, #12]
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800bd8c:	60da      	str	r2, [r3, #12]
      break;
 800bd8e:	e024      	b.n	800bdda <HAL_TIM_IC_Start_DMA+0x28a>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd94:	4a38      	ldr	r2, [pc, #224]	; (800be78 <HAL_TIM_IC_Start_DMA+0x328>)
 800bd96:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd9c:	4a37      	ldr	r2, [pc, #220]	; (800be7c <HAL_TIM_IC_Start_DMA+0x32c>)
 800bd9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bda4:	4a36      	ldr	r2, [pc, #216]	; (800be80 <HAL_TIM_IC_Start_DMA+0x330>)
 800bda6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK)
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	3340      	adds	r3, #64	; 0x40
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	687a      	ldr	r2, [r7, #4]
 800bdb6:	887b      	ldrh	r3, [r7, #2]
 800bdb8:	f7fe f856 	bl	8009e68 <HAL_DMA_Start_IT>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d001      	beq.n	800bdc6 <HAL_TIM_IC_Start_DMA+0x276>
      {
        /* Return error status */
        return HAL_ERROR;
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	e053      	b.n	800be6e <HAL_TIM_IC_Start_DMA+0x31e>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	68da      	ldr	r2, [r3, #12]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bdd4:	60da      	str	r2, [r3, #12]
      break;
 800bdd6:	e000      	b.n	800bdda <HAL_TIM_IC_Start_DMA+0x28a>
    }

    default:
      break;
 800bdd8:	bf00      	nop
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	2201      	movs	r2, #1
 800bde0:	68b9      	ldr	r1, [r7, #8]
 800bde2:	4618      	mov	r0, r3
 800bde4:	f000 ff18 	bl	800cc18 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	4a25      	ldr	r2, [pc, #148]	; (800be84 <HAL_TIM_IC_Start_DMA+0x334>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d022      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdfa:	d01d      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a21      	ldr	r2, [pc, #132]	; (800be88 <HAL_TIM_IC_Start_DMA+0x338>)
 800be02:	4293      	cmp	r3, r2
 800be04:	d018      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4a20      	ldr	r2, [pc, #128]	; (800be8c <HAL_TIM_IC_Start_DMA+0x33c>)
 800be0c:	4293      	cmp	r3, r2
 800be0e:	d013      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	4a1e      	ldr	r2, [pc, #120]	; (800be90 <HAL_TIM_IC_Start_DMA+0x340>)
 800be16:	4293      	cmp	r3, r2
 800be18:	d00e      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800be1a:	68fb      	ldr	r3, [r7, #12]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	4a1d      	ldr	r2, [pc, #116]	; (800be94 <HAL_TIM_IC_Start_DMA+0x344>)
 800be20:	4293      	cmp	r3, r2
 800be22:	d009      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4a1b      	ldr	r2, [pc, #108]	; (800be98 <HAL_TIM_IC_Start_DMA+0x348>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d004      	beq.n	800be38 <HAL_TIM_IC_Start_DMA+0x2e8>
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	4a1a      	ldr	r2, [pc, #104]	; (800be9c <HAL_TIM_IC_Start_DMA+0x34c>)
 800be34:	4293      	cmp	r3, r2
 800be36:	d111      	bne.n	800be5c <HAL_TIM_IC_Start_DMA+0x30c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	689b      	ldr	r3, [r3, #8]
 800be3e:	f003 0307 	and.w	r3, r3, #7
 800be42:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be44:	693b      	ldr	r3, [r7, #16]
 800be46:	2b06      	cmp	r3, #6
 800be48:	d010      	beq.n	800be6c <HAL_TIM_IC_Start_DMA+0x31c>
    {
      __HAL_TIM_ENABLE(htim);
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f042 0201 	orr.w	r2, r2, #1
 800be58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be5a:	e007      	b.n	800be6c <HAL_TIM_IC_Start_DMA+0x31c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	681a      	ldr	r2, [r3, #0]
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f042 0201 	orr.w	r2, r2, #1
 800be6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800be6c:	2300      	movs	r3, #0
}
 800be6e:	4618      	mov	r0, r3
 800be70:	3718      	adds	r7, #24
 800be72:	46bd      	mov	sp, r7
 800be74:	bd80      	pop	{r7, pc}
 800be76:	bf00      	nop
 800be78:	0800c503 	.word	0x0800c503
 800be7c:	0800c5cb 	.word	0x0800c5cb
 800be80:	0800c471 	.word	0x0800c471
 800be84:	40010000 	.word	0x40010000
 800be88:	40000400 	.word	0x40000400
 800be8c:	40000800 	.word	0x40000800
 800be90:	40000c00 	.word	0x40000c00
 800be94:	40010400 	.word	0x40010400
 800be98:	40014000 	.word	0x40014000
 800be9c:	40001800 	.word	0x40001800

0800bea0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	691b      	ldr	r3, [r3, #16]
 800beae:	f003 0302 	and.w	r3, r3, #2
 800beb2:	2b02      	cmp	r3, #2
 800beb4:	d122      	bne.n	800befc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	68db      	ldr	r3, [r3, #12]
 800bebc:	f003 0302 	and.w	r3, r3, #2
 800bec0:	2b02      	cmp	r3, #2
 800bec2:	d11b      	bne.n	800befc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f06f 0202 	mvn.w	r2, #2
 800becc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2201      	movs	r2, #1
 800bed2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	699b      	ldr	r3, [r3, #24]
 800beda:	f003 0303 	and.w	r3, r3, #3
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d003      	beq.n	800beea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bee2:	6878      	ldr	r0, [r7, #4]
 800bee4:	f000 fa92 	bl	800c40c <HAL_TIM_IC_CaptureCallback>
 800bee8:	e005      	b.n	800bef6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800beea:	6878      	ldr	r0, [r7, #4]
 800beec:	f000 fa84 	bl	800c3f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f000 fa9f 	bl	800c434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2200      	movs	r2, #0
 800befa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	691b      	ldr	r3, [r3, #16]
 800bf02:	f003 0304 	and.w	r3, r3, #4
 800bf06:	2b04      	cmp	r3, #4
 800bf08:	d122      	bne.n	800bf50 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	68db      	ldr	r3, [r3, #12]
 800bf10:	f003 0304 	and.w	r3, r3, #4
 800bf14:	2b04      	cmp	r3, #4
 800bf16:	d11b      	bne.n	800bf50 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	f06f 0204 	mvn.w	r2, #4
 800bf20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2202      	movs	r2, #2
 800bf26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	699b      	ldr	r3, [r3, #24]
 800bf2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d003      	beq.n	800bf3e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f000 fa68 	bl	800c40c <HAL_TIM_IC_CaptureCallback>
 800bf3c:	e005      	b.n	800bf4a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf3e:	6878      	ldr	r0, [r7, #4]
 800bf40:	f000 fa5a 	bl	800c3f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f000 fa75 	bl	800c434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	691b      	ldr	r3, [r3, #16]
 800bf56:	f003 0308 	and.w	r3, r3, #8
 800bf5a:	2b08      	cmp	r3, #8
 800bf5c:	d122      	bne.n	800bfa4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	f003 0308 	and.w	r3, r3, #8
 800bf68:	2b08      	cmp	r3, #8
 800bf6a:	d11b      	bne.n	800bfa4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f06f 0208 	mvn.w	r2, #8
 800bf74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	2204      	movs	r2, #4
 800bf7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	69db      	ldr	r3, [r3, #28]
 800bf82:	f003 0303 	and.w	r3, r3, #3
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d003      	beq.n	800bf92 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bf8a:	6878      	ldr	r0, [r7, #4]
 800bf8c:	f000 fa3e 	bl	800c40c <HAL_TIM_IC_CaptureCallback>
 800bf90:	e005      	b.n	800bf9e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f000 fa30 	bl	800c3f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 fa4b 	bl	800c434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	691b      	ldr	r3, [r3, #16]
 800bfaa:	f003 0310 	and.w	r3, r3, #16
 800bfae:	2b10      	cmp	r3, #16
 800bfb0:	d122      	bne.n	800bff8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	68db      	ldr	r3, [r3, #12]
 800bfb8:	f003 0310 	and.w	r3, r3, #16
 800bfbc:	2b10      	cmp	r3, #16
 800bfbe:	d11b      	bne.n	800bff8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	f06f 0210 	mvn.w	r2, #16
 800bfc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2208      	movs	r2, #8
 800bfce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	69db      	ldr	r3, [r3, #28]
 800bfd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d003      	beq.n	800bfe6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f000 fa14 	bl	800c40c <HAL_TIM_IC_CaptureCallback>
 800bfe4:	e005      	b.n	800bff2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	f000 fa06 	bl	800c3f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f000 fa21 	bl	800c434 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2200      	movs	r2, #0
 800bff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	691b      	ldr	r3, [r3, #16]
 800bffe:	f003 0301 	and.w	r3, r3, #1
 800c002:	2b01      	cmp	r3, #1
 800c004:	d10e      	bne.n	800c024 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	68db      	ldr	r3, [r3, #12]
 800c00c:	f003 0301 	and.w	r3, r3, #1
 800c010:	2b01      	cmp	r3, #1
 800c012:	d107      	bne.n	800c024 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f06f 0201 	mvn.w	r2, #1
 800c01c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f000 f9e0 	bl	800c3e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	691b      	ldr	r3, [r3, #16]
 800c02a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c02e:	2b80      	cmp	r3, #128	; 0x80
 800c030:	d10e      	bne.n	800c050 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	68db      	ldr	r3, [r3, #12]
 800c038:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c03c:	2b80      	cmp	r3, #128	; 0x80
 800c03e:	d107      	bne.n	800c050 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c04a:	6878      	ldr	r0, [r7, #4]
 800c04c:	f000 fe90 	bl	800cd70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c05a:	2b40      	cmp	r3, #64	; 0x40
 800c05c:	d10e      	bne.n	800c07c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	68db      	ldr	r3, [r3, #12]
 800c064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c068:	2b40      	cmp	r3, #64	; 0x40
 800c06a:	d107      	bne.n	800c07c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c074:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c076:	6878      	ldr	r0, [r7, #4]
 800c078:	f000 f9e6 	bl	800c448 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	691b      	ldr	r3, [r3, #16]
 800c082:	f003 0320 	and.w	r3, r3, #32
 800c086:	2b20      	cmp	r3, #32
 800c088:	d10e      	bne.n	800c0a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	68db      	ldr	r3, [r3, #12]
 800c090:	f003 0320 	and.w	r3, r3, #32
 800c094:	2b20      	cmp	r3, #32
 800c096:	d107      	bne.n	800c0a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	f06f 0220 	mvn.w	r2, #32
 800c0a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c0a2:	6878      	ldr	r0, [r7, #4]
 800c0a4:	f000 fe5a 	bl	800cd5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c0a8:	bf00      	nop
 800c0aa:	3708      	adds	r7, #8
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}

0800c0b0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800c0b0:	b580      	push	{r7, lr}
 800c0b2:	b084      	sub	sp, #16
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	60f8      	str	r0, [r7, #12]
 800c0b8:	60b9      	str	r1, [r7, #8]
 800c0ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c0bc:	68fb      	ldr	r3, [r7, #12]
 800c0be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c0c2:	2b01      	cmp	r3, #1
 800c0c4:	d101      	bne.n	800c0ca <HAL_TIM_IC_ConfigChannel+0x1a>
 800c0c6:	2302      	movs	r3, #2
 800c0c8:	e082      	b.n	800c1d0 <HAL_TIM_IC_ConfigChannel+0x120>
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2201      	movs	r2, #1
 800c0ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d11b      	bne.n	800c110 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	6818      	ldr	r0, [r3, #0]
 800c0dc:	68bb      	ldr	r3, [r7, #8]
 800c0de:	6819      	ldr	r1, [r3, #0]
 800c0e0:	68bb      	ldr	r3, [r7, #8]
 800c0e2:	685a      	ldr	r2, [r3, #4]
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	68db      	ldr	r3, [r3, #12]
 800c0e8:	f000 fbd2 	bl	800c890 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	699a      	ldr	r2, [r3, #24]
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	f022 020c 	bic.w	r2, r2, #12
 800c0fa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	6999      	ldr	r1, [r3, #24]
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	689a      	ldr	r2, [r3, #8]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	430a      	orrs	r2, r1
 800c10c:	619a      	str	r2, [r3, #24]
 800c10e:	e05a      	b.n	800c1c6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	2b04      	cmp	r3, #4
 800c114:	d11c      	bne.n	800c150 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	6818      	ldr	r0, [r3, #0]
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	6819      	ldr	r1, [r3, #0]
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	685a      	ldr	r2, [r3, #4]
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	68db      	ldr	r3, [r3, #12]
 800c126:	f000 fc56 	bl	800c9d6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	699a      	ldr	r2, [r3, #24]
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800c138:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	6999      	ldr	r1, [r3, #24]
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	689b      	ldr	r3, [r3, #8]
 800c144:	021a      	lsls	r2, r3, #8
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	430a      	orrs	r2, r1
 800c14c:	619a      	str	r2, [r3, #24]
 800c14e:	e03a      	b.n	800c1c6 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	2b08      	cmp	r3, #8
 800c154:	d11b      	bne.n	800c18e <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	6818      	ldr	r0, [r3, #0]
 800c15a:	68bb      	ldr	r3, [r7, #8]
 800c15c:	6819      	ldr	r1, [r3, #0]
 800c15e:	68bb      	ldr	r3, [r7, #8]
 800c160:	685a      	ldr	r2, [r3, #4]
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	68db      	ldr	r3, [r3, #12]
 800c166:	f000 fca3 	bl	800cab0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	69da      	ldr	r2, [r3, #28]
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	f022 020c 	bic.w	r2, r2, #12
 800c178:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	69d9      	ldr	r1, [r3, #28]
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	689a      	ldr	r2, [r3, #8]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	430a      	orrs	r2, r1
 800c18a:	61da      	str	r2, [r3, #28]
 800c18c:	e01b      	b.n	800c1c6 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	6818      	ldr	r0, [r3, #0]
 800c192:	68bb      	ldr	r3, [r7, #8]
 800c194:	6819      	ldr	r1, [r3, #0]
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	685a      	ldr	r2, [r3, #4]
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	68db      	ldr	r3, [r3, #12]
 800c19e:	f000 fcc3 	bl	800cb28 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	69da      	ldr	r2, [r3, #28]
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800c1b0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	69d9      	ldr	r1, [r3, #28]
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	689b      	ldr	r3, [r3, #8]
 800c1bc:	021a      	lsls	r2, r3, #8
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	430a      	orrs	r2, r1
 800c1c4:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	2200      	movs	r2, #0
 800c1ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c1ce:	2300      	movs	r3, #0
}
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	3710      	adds	r7, #16
 800c1d4:	46bd      	mov	sp, r7
 800c1d6:	bd80      	pop	{r7, pc}

0800c1d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	6078      	str	r0, [r7, #4]
 800c1e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c1e8:	2b01      	cmp	r3, #1
 800c1ea:	d101      	bne.n	800c1f0 <HAL_TIM_ConfigClockSource+0x18>
 800c1ec:	2302      	movs	r3, #2
 800c1ee:	e0b3      	b.n	800c358 <HAL_TIM_ConfigClockSource+0x180>
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2202      	movs	r2, #2
 800c1fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	689b      	ldr	r3, [r3, #8]
 800c206:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c208:	68fb      	ldr	r3, [r7, #12]
 800c20a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c20e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c216:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	681b      	ldr	r3, [r3, #0]
 800c21c:	68fa      	ldr	r2, [r7, #12]
 800c21e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c228:	d03e      	beq.n	800c2a8 <HAL_TIM_ConfigClockSource+0xd0>
 800c22a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c22e:	f200 8087 	bhi.w	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c236:	f000 8085 	beq.w	800c344 <HAL_TIM_ConfigClockSource+0x16c>
 800c23a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c23e:	d87f      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c240:	2b70      	cmp	r3, #112	; 0x70
 800c242:	d01a      	beq.n	800c27a <HAL_TIM_ConfigClockSource+0xa2>
 800c244:	2b70      	cmp	r3, #112	; 0x70
 800c246:	d87b      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c248:	2b60      	cmp	r3, #96	; 0x60
 800c24a:	d050      	beq.n	800c2ee <HAL_TIM_ConfigClockSource+0x116>
 800c24c:	2b60      	cmp	r3, #96	; 0x60
 800c24e:	d877      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c250:	2b50      	cmp	r3, #80	; 0x50
 800c252:	d03c      	beq.n	800c2ce <HAL_TIM_ConfigClockSource+0xf6>
 800c254:	2b50      	cmp	r3, #80	; 0x50
 800c256:	d873      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c258:	2b40      	cmp	r3, #64	; 0x40
 800c25a:	d058      	beq.n	800c30e <HAL_TIM_ConfigClockSource+0x136>
 800c25c:	2b40      	cmp	r3, #64	; 0x40
 800c25e:	d86f      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c260:	2b30      	cmp	r3, #48	; 0x30
 800c262:	d064      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0x156>
 800c264:	2b30      	cmp	r3, #48	; 0x30
 800c266:	d86b      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c268:	2b20      	cmp	r3, #32
 800c26a:	d060      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0x156>
 800c26c:	2b20      	cmp	r3, #32
 800c26e:	d867      	bhi.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
 800c270:	2b00      	cmp	r3, #0
 800c272:	d05c      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0x156>
 800c274:	2b10      	cmp	r3, #16
 800c276:	d05a      	beq.n	800c32e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800c278:	e062      	b.n	800c340 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6818      	ldr	r0, [r3, #0]
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	6899      	ldr	r1, [r3, #8]
 800c282:	683b      	ldr	r3, [r7, #0]
 800c284:	685a      	ldr	r2, [r3, #4]
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	68db      	ldr	r3, [r3, #12]
 800c28a:	f000 fca5 	bl	800cbd8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c29c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	68fa      	ldr	r2, [r7, #12]
 800c2a4:	609a      	str	r2, [r3, #8]
      break;
 800c2a6:	e04e      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6818      	ldr	r0, [r3, #0]
 800c2ac:	683b      	ldr	r3, [r7, #0]
 800c2ae:	6899      	ldr	r1, [r3, #8]
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	685a      	ldr	r2, [r3, #4]
 800c2b4:	683b      	ldr	r3, [r7, #0]
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	f000 fc8e 	bl	800cbd8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	689a      	ldr	r2, [r3, #8]
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c2ca:	609a      	str	r2, [r3, #8]
      break;
 800c2cc:	e03b      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6818      	ldr	r0, [r3, #0]
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	6859      	ldr	r1, [r3, #4]
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	68db      	ldr	r3, [r3, #12]
 800c2da:	461a      	mov	r2, r3
 800c2dc:	f000 fb4c 	bl	800c978 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2150      	movs	r1, #80	; 0x50
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f000 fc5b 	bl	800cba2 <TIM_ITRx_SetConfig>
      break;
 800c2ec:	e02b      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6818      	ldr	r0, [r3, #0]
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	6859      	ldr	r1, [r3, #4]
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	461a      	mov	r2, r3
 800c2fc:	f000 fba8 	bl	800ca50 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2160      	movs	r1, #96	; 0x60
 800c306:	4618      	mov	r0, r3
 800c308:	f000 fc4b 	bl	800cba2 <TIM_ITRx_SetConfig>
      break;
 800c30c:	e01b      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	6818      	ldr	r0, [r3, #0]
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	6859      	ldr	r1, [r3, #4]
 800c316:	683b      	ldr	r3, [r7, #0]
 800c318:	68db      	ldr	r3, [r3, #12]
 800c31a:	461a      	mov	r2, r3
 800c31c:	f000 fb2c 	bl	800c978 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	2140      	movs	r1, #64	; 0x40
 800c326:	4618      	mov	r0, r3
 800c328:	f000 fc3b 	bl	800cba2 <TIM_ITRx_SetConfig>
      break;
 800c32c:	e00b      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681a      	ldr	r2, [r3, #0]
 800c332:	683b      	ldr	r3, [r7, #0]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	4619      	mov	r1, r3
 800c338:	4610      	mov	r0, r2
 800c33a:	f000 fc32 	bl	800cba2 <TIM_ITRx_SetConfig>
        break;
 800c33e:	e002      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c340:	bf00      	nop
 800c342:	e000      	b.n	800c346 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800c344:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2201      	movs	r2, #1
 800c34a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2200      	movs	r2, #0
 800c352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c356:	2300      	movs	r3, #0
}
 800c358:	4618      	mov	r0, r3
 800c35a:	3710      	adds	r7, #16
 800c35c:	46bd      	mov	sp, r7
 800c35e:	bd80      	pop	{r7, pc}

0800c360 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800c360:	b580      	push	{r7, lr}
 800c362:	b082      	sub	sp, #8
 800c364:	af00      	add	r7, sp, #0
 800c366:	6078      	str	r0, [r7, #4]
 800c368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c370:	2b01      	cmp	r3, #1
 800c372:	d101      	bne.n	800c378 <HAL_TIM_SlaveConfigSynchro+0x18>
 800c374:	2302      	movs	r3, #2
 800c376:	e031      	b.n	800c3dc <HAL_TIM_SlaveConfigSynchro+0x7c>
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2201      	movs	r2, #1
 800c37c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	2202      	movs	r2, #2
 800c384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800c388:	6839      	ldr	r1, [r7, #0]
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f000 f9f2 	bl	800c774 <TIM_SlaveTimer_SetConfig>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d009      	beq.n	800c3aa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	2201      	movs	r2, #1
 800c39a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e018      	b.n	800c3dc <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	68da      	ldr	r2, [r3, #12]
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c3b8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	68da      	ldr	r2, [r3, #12]
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c3c8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2201      	movs	r2, #1
 800c3ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3708      	adds	r7, #8
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}

0800c3e4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c3e4:	b480      	push	{r7}
 800c3e6:	b083      	sub	sp, #12
 800c3e8:	af00      	add	r7, sp, #0
 800c3ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c3ec:	bf00      	nop
 800c3ee:	370c      	adds	r7, #12
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f6:	4770      	bx	lr

0800c3f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c3f8:	b480      	push	{r7}
 800c3fa:	b083      	sub	sp, #12
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c400:	bf00      	nop
 800c402:	370c      	adds	r7, #12
 800c404:	46bd      	mov	sp, r7
 800c406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c40a:	4770      	bx	lr

0800c40c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c40c:	b480      	push	{r7}
 800c40e:	b083      	sub	sp, #12
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c414:	bf00      	nop
 800c416:	370c      	adds	r7, #12
 800c418:	46bd      	mov	sp, r7
 800c41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c41e:	4770      	bx	lr

0800c420 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800c420:	b480      	push	{r7}
 800c422:	b083      	sub	sp, #12
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800c428:	bf00      	nop
 800c42a:	370c      	adds	r7, #12
 800c42c:	46bd      	mov	sp, r7
 800c42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c432:	4770      	bx	lr

0800c434 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c434:	b480      	push	{r7}
 800c436:	b083      	sub	sp, #12
 800c438:	af00      	add	r7, sp, #0
 800c43a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c43c:	bf00      	nop
 800c43e:	370c      	adds	r7, #12
 800c440:	46bd      	mov	sp, r7
 800c442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c446:	4770      	bx	lr

0800c448 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c448:	b480      	push	{r7}
 800c44a:	b083      	sub	sp, #12
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c450:	bf00      	nop
 800c452:	370c      	adds	r7, #12
 800c454:	46bd      	mov	sp, r7
 800c456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45a:	4770      	bx	lr

0800c45c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c46e:	4770      	bx	lr

0800c470 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c47c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c482:	687a      	ldr	r2, [r7, #4]
 800c484:	429a      	cmp	r2, r3
 800c486:	d107      	bne.n	800c498 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2201      	movs	r2, #1
 800c48c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	2201      	movs	r2, #1
 800c492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c496:	e02a      	b.n	800c4ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c49c:	687a      	ldr	r2, [r7, #4]
 800c49e:	429a      	cmp	r2, r3
 800c4a0:	d107      	bne.n	800c4b2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	2202      	movs	r2, #2
 800c4a6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c4a8:	68fb      	ldr	r3, [r7, #12]
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c4b0:	e01d      	b.n	800c4ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4b6:	687a      	ldr	r2, [r7, #4]
 800c4b8:	429a      	cmp	r2, r3
 800c4ba:	d107      	bne.n	800c4cc <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	2204      	movs	r2, #4
 800c4c0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	2201      	movs	r2, #1
 800c4c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c4ca:	e010      	b.n	800c4ee <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4d0:	687a      	ldr	r2, [r7, #4]
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	d107      	bne.n	800c4e6 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	2208      	movs	r2, #8
 800c4da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800c4dc:	68fb      	ldr	r3, [r7, #12]
 800c4de:	2201      	movs	r2, #1
 800c4e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c4e4:	e003      	b.n	800c4ee <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	2201      	movs	r2, #1
 800c4ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800c4ee:	68f8      	ldr	r0, [r7, #12]
 800c4f0:	f7ff ffb4 	bl	800c45c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	771a      	strb	r2, [r3, #28]
}
 800c4fa:	bf00      	nop
 800c4fc:	3710      	adds	r7, #16
 800c4fe:	46bd      	mov	sp, r7
 800c500:	bd80      	pop	{r7, pc}

0800c502 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 800c502:	b580      	push	{r7, lr}
 800c504:	b084      	sub	sp, #16
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c50e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c514:	687a      	ldr	r2, [r7, #4]
 800c516:	429a      	cmp	r2, r3
 800c518:	d10f      	bne.n	800c53a <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2201      	movs	r2, #1
 800c51e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	69db      	ldr	r3, [r3, #28]
 800c524:	2b00      	cmp	r3, #0
 800c526:	d146      	bne.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	2201      	movs	r2, #1
 800c52c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	2201      	movs	r2, #1
 800c534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c538:	e03d      	b.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c53e:	687a      	ldr	r2, [r7, #4]
 800c540:	429a      	cmp	r2, r3
 800c542:	d10f      	bne.n	800c564 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2202      	movs	r2, #2
 800c548:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	69db      	ldr	r3, [r3, #28]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d131      	bne.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	2201      	movs	r2, #1
 800c556:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	2201      	movs	r2, #1
 800c55e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c562:	e028      	b.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c568:	687a      	ldr	r2, [r7, #4]
 800c56a:	429a      	cmp	r2, r3
 800c56c:	d10f      	bne.n	800c58e <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	2204      	movs	r2, #4
 800c572:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	69db      	ldr	r3, [r3, #28]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d11c      	bne.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c58c:	e013      	b.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c592:	687a      	ldr	r2, [r7, #4]
 800c594:	429a      	cmp	r2, r3
 800c596:	d10e      	bne.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	2208      	movs	r2, #8
 800c59c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	69db      	ldr	r3, [r3, #28]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d107      	bne.n	800c5b6 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800c5b6:	68f8      	ldr	r0, [r7, #12]
 800c5b8:	f7ff ff28 	bl	800c40c <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	771a      	strb	r2, [r3, #28]
}
 800c5c2:	bf00      	nop
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}

0800c5ca <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c5ca:	b580      	push	{r7, lr}
 800c5cc:	b084      	sub	sp, #16
 800c5ce:	af00      	add	r7, sp, #0
 800c5d0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5d6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5dc:	687a      	ldr	r2, [r7, #4]
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d103      	bne.n	800c5ea <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	2201      	movs	r2, #1
 800c5e6:	771a      	strb	r2, [r3, #28]
 800c5e8:	e019      	b.n	800c61e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5ee:	687a      	ldr	r2, [r7, #4]
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	d103      	bne.n	800c5fc <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	771a      	strb	r2, [r3, #28]
 800c5fa:	e010      	b.n	800c61e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c600:	687a      	ldr	r2, [r7, #4]
 800c602:	429a      	cmp	r2, r3
 800c604:	d103      	bne.n	800c60e <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	2204      	movs	r2, #4
 800c60a:	771a      	strb	r2, [r3, #28]
 800c60c:	e007      	b.n	800c61e <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800c60e:	68fb      	ldr	r3, [r7, #12]
 800c610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c612:	687a      	ldr	r2, [r7, #4]
 800c614:	429a      	cmp	r2, r3
 800c616:	d102      	bne.n	800c61e <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2208      	movs	r2, #8
 800c61c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800c61e:	68f8      	ldr	r0, [r7, #12]
 800c620:	f7ff fefe 	bl	800c420 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2200      	movs	r2, #0
 800c628:	771a      	strb	r2, [r3, #28]
}
 800c62a:	bf00      	nop
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
	...

0800c634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c634:	b480      	push	{r7}
 800c636:	b085      	sub	sp, #20
 800c638:	af00      	add	r7, sp, #0
 800c63a:	6078      	str	r0, [r7, #4]
 800c63c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c644:	687b      	ldr	r3, [r7, #4]
 800c646:	4a40      	ldr	r2, [pc, #256]	; (800c748 <TIM_Base_SetConfig+0x114>)
 800c648:	4293      	cmp	r3, r2
 800c64a:	d013      	beq.n	800c674 <TIM_Base_SetConfig+0x40>
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c652:	d00f      	beq.n	800c674 <TIM_Base_SetConfig+0x40>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	4a3d      	ldr	r2, [pc, #244]	; (800c74c <TIM_Base_SetConfig+0x118>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d00b      	beq.n	800c674 <TIM_Base_SetConfig+0x40>
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	4a3c      	ldr	r2, [pc, #240]	; (800c750 <TIM_Base_SetConfig+0x11c>)
 800c660:	4293      	cmp	r3, r2
 800c662:	d007      	beq.n	800c674 <TIM_Base_SetConfig+0x40>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	4a3b      	ldr	r2, [pc, #236]	; (800c754 <TIM_Base_SetConfig+0x120>)
 800c668:	4293      	cmp	r3, r2
 800c66a:	d003      	beq.n	800c674 <TIM_Base_SetConfig+0x40>
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4a3a      	ldr	r2, [pc, #232]	; (800c758 <TIM_Base_SetConfig+0x124>)
 800c670:	4293      	cmp	r3, r2
 800c672:	d108      	bne.n	800c686 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c67a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	685b      	ldr	r3, [r3, #4]
 800c680:	68fa      	ldr	r2, [r7, #12]
 800c682:	4313      	orrs	r3, r2
 800c684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	4a2f      	ldr	r2, [pc, #188]	; (800c748 <TIM_Base_SetConfig+0x114>)
 800c68a:	4293      	cmp	r3, r2
 800c68c:	d02b      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c694:	d027      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	4a2c      	ldr	r2, [pc, #176]	; (800c74c <TIM_Base_SetConfig+0x118>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d023      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	4a2b      	ldr	r2, [pc, #172]	; (800c750 <TIM_Base_SetConfig+0x11c>)
 800c6a2:	4293      	cmp	r3, r2
 800c6a4:	d01f      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	4a2a      	ldr	r2, [pc, #168]	; (800c754 <TIM_Base_SetConfig+0x120>)
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d01b      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	4a29      	ldr	r2, [pc, #164]	; (800c758 <TIM_Base_SetConfig+0x124>)
 800c6b2:	4293      	cmp	r3, r2
 800c6b4:	d017      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	4a28      	ldr	r2, [pc, #160]	; (800c75c <TIM_Base_SetConfig+0x128>)
 800c6ba:	4293      	cmp	r3, r2
 800c6bc:	d013      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	4a27      	ldr	r2, [pc, #156]	; (800c760 <TIM_Base_SetConfig+0x12c>)
 800c6c2:	4293      	cmp	r3, r2
 800c6c4:	d00f      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	4a26      	ldr	r2, [pc, #152]	; (800c764 <TIM_Base_SetConfig+0x130>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d00b      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	4a25      	ldr	r2, [pc, #148]	; (800c768 <TIM_Base_SetConfig+0x134>)
 800c6d2:	4293      	cmp	r3, r2
 800c6d4:	d007      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	4a24      	ldr	r2, [pc, #144]	; (800c76c <TIM_Base_SetConfig+0x138>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d003      	beq.n	800c6e6 <TIM_Base_SetConfig+0xb2>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	4a23      	ldr	r2, [pc, #140]	; (800c770 <TIM_Base_SetConfig+0x13c>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d108      	bne.n	800c6f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	68db      	ldr	r3, [r3, #12]
 800c6f2:	68fa      	ldr	r2, [r7, #12]
 800c6f4:	4313      	orrs	r3, r2
 800c6f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	695b      	ldr	r3, [r3, #20]
 800c702:	4313      	orrs	r3, r2
 800c704:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	68fa      	ldr	r2, [r7, #12]
 800c70a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c70c:	683b      	ldr	r3, [r7, #0]
 800c70e:	689a      	ldr	r2, [r3, #8]
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	681a      	ldr	r2, [r3, #0]
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	4a0a      	ldr	r2, [pc, #40]	; (800c748 <TIM_Base_SetConfig+0x114>)
 800c720:	4293      	cmp	r3, r2
 800c722:	d003      	beq.n	800c72c <TIM_Base_SetConfig+0xf8>
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	4a0c      	ldr	r2, [pc, #48]	; (800c758 <TIM_Base_SetConfig+0x124>)
 800c728:	4293      	cmp	r3, r2
 800c72a:	d103      	bne.n	800c734 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	691a      	ldr	r2, [r3, #16]
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	2201      	movs	r2, #1
 800c738:	615a      	str	r2, [r3, #20]
}
 800c73a:	bf00      	nop
 800c73c:	3714      	adds	r7, #20
 800c73e:	46bd      	mov	sp, r7
 800c740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c744:	4770      	bx	lr
 800c746:	bf00      	nop
 800c748:	40010000 	.word	0x40010000
 800c74c:	40000400 	.word	0x40000400
 800c750:	40000800 	.word	0x40000800
 800c754:	40000c00 	.word	0x40000c00
 800c758:	40010400 	.word	0x40010400
 800c75c:	40014000 	.word	0x40014000
 800c760:	40014400 	.word	0x40014400
 800c764:	40014800 	.word	0x40014800
 800c768:	40001800 	.word	0x40001800
 800c76c:	40001c00 	.word	0x40001c00
 800c770:	40002000 	.word	0x40002000

0800c774 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b086      	sub	sp, #24
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	689b      	ldr	r3, [r3, #8]
 800c784:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c78c:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	685b      	ldr	r3, [r3, #4]
 800c792:	697a      	ldr	r2, [r7, #20]
 800c794:	4313      	orrs	r3, r2
 800c796:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800c798:	697b      	ldr	r3, [r7, #20]
 800c79a:	f023 0307 	bic.w	r3, r3, #7
 800c79e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800c7a0:	683b      	ldr	r3, [r7, #0]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	697a      	ldr	r2, [r7, #20]
 800c7a6:	4313      	orrs	r3, r2
 800c7a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	697a      	ldr	r2, [r7, #20]
 800c7b0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800c7b2:	683b      	ldr	r3, [r7, #0]
 800c7b4:	685b      	ldr	r3, [r3, #4]
 800c7b6:	2b70      	cmp	r3, #112	; 0x70
 800c7b8:	d01a      	beq.n	800c7f0 <TIM_SlaveTimer_SetConfig+0x7c>
 800c7ba:	2b70      	cmp	r3, #112	; 0x70
 800c7bc:	d860      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7be:	2b60      	cmp	r3, #96	; 0x60
 800c7c0:	d054      	beq.n	800c86c <TIM_SlaveTimer_SetConfig+0xf8>
 800c7c2:	2b60      	cmp	r3, #96	; 0x60
 800c7c4:	d85c      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7c6:	2b50      	cmp	r3, #80	; 0x50
 800c7c8:	d046      	beq.n	800c858 <TIM_SlaveTimer_SetConfig+0xe4>
 800c7ca:	2b50      	cmp	r3, #80	; 0x50
 800c7cc:	d858      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7ce:	2b40      	cmp	r3, #64	; 0x40
 800c7d0:	d019      	beq.n	800c806 <TIM_SlaveTimer_SetConfig+0x92>
 800c7d2:	2b40      	cmp	r3, #64	; 0x40
 800c7d4:	d854      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7d6:	2b30      	cmp	r3, #48	; 0x30
 800c7d8:	d054      	beq.n	800c884 <TIM_SlaveTimer_SetConfig+0x110>
 800c7da:	2b30      	cmp	r3, #48	; 0x30
 800c7dc:	d850      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7de:	2b20      	cmp	r3, #32
 800c7e0:	d050      	beq.n	800c884 <TIM_SlaveTimer_SetConfig+0x110>
 800c7e2:	2b20      	cmp	r3, #32
 800c7e4:	d84c      	bhi.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d04c      	beq.n	800c884 <TIM_SlaveTimer_SetConfig+0x110>
 800c7ea:	2b10      	cmp	r3, #16
 800c7ec:	d04a      	beq.n	800c884 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800c7ee:	e047      	b.n	800c880 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6818      	ldr	r0, [r3, #0]
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	68d9      	ldr	r1, [r3, #12]
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	689a      	ldr	r2, [r3, #8]
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	691b      	ldr	r3, [r3, #16]
 800c800:	f000 f9ea 	bl	800cbd8 <TIM_ETR_SetConfig>
      break;
 800c804:	e03f      	b.n	800c886 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800c806:	683b      	ldr	r3, [r7, #0]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	2b05      	cmp	r3, #5
 800c80c:	d101      	bne.n	800c812 <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800c80e:	2301      	movs	r3, #1
 800c810:	e03a      	b.n	800c888 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	6a1b      	ldr	r3, [r3, #32]
 800c818:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	6a1a      	ldr	r2, [r3, #32]
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f022 0201 	bic.w	r2, r2, #1
 800c828:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	699b      	ldr	r3, [r3, #24]
 800c830:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c838:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	691b      	ldr	r3, [r3, #16]
 800c83e:	011b      	lsls	r3, r3, #4
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	4313      	orrs	r3, r2
 800c844:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	68fa      	ldr	r2, [r7, #12]
 800c84c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	693a      	ldr	r2, [r7, #16]
 800c854:	621a      	str	r2, [r3, #32]
      break;
 800c856:	e016      	b.n	800c886 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6818      	ldr	r0, [r3, #0]
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	6899      	ldr	r1, [r3, #8]
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	691b      	ldr	r3, [r3, #16]
 800c864:	461a      	mov	r2, r3
 800c866:	f000 f887 	bl	800c978 <TIM_TI1_ConfigInputStage>
      break;
 800c86a:	e00c      	b.n	800c886 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6818      	ldr	r0, [r3, #0]
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	6899      	ldr	r1, [r3, #8]
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	691b      	ldr	r3, [r3, #16]
 800c878:	461a      	mov	r2, r3
 800c87a:	f000 f8e9 	bl	800ca50 <TIM_TI2_ConfigInputStage>
      break;
 800c87e:	e002      	b.n	800c886 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 800c880:	bf00      	nop
 800c882:	e000      	b.n	800c886 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 800c884:	bf00      	nop
  }
  return HAL_OK;
 800c886:	2300      	movs	r3, #0
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3718      	adds	r7, #24
 800c88c:	46bd      	mov	sp, r7
 800c88e:	bd80      	pop	{r7, pc}

0800c890 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800c890:	b480      	push	{r7}
 800c892:	b087      	sub	sp, #28
 800c894:	af00      	add	r7, sp, #0
 800c896:	60f8      	str	r0, [r7, #12]
 800c898:	60b9      	str	r1, [r7, #8]
 800c89a:	607a      	str	r2, [r7, #4]
 800c89c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	6a1b      	ldr	r3, [r3, #32]
 800c8a2:	f023 0201 	bic.w	r2, r3, #1
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	699b      	ldr	r3, [r3, #24]
 800c8ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	6a1b      	ldr	r3, [r3, #32]
 800c8b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	4a28      	ldr	r2, [pc, #160]	; (800c95c <TIM_TI1_SetConfig+0xcc>)
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d01b      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c8c4:	d017      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	4a25      	ldr	r2, [pc, #148]	; (800c960 <TIM_TI1_SetConfig+0xd0>)
 800c8ca:	4293      	cmp	r3, r2
 800c8cc:	d013      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	4a24      	ldr	r2, [pc, #144]	; (800c964 <TIM_TI1_SetConfig+0xd4>)
 800c8d2:	4293      	cmp	r3, r2
 800c8d4:	d00f      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	4a23      	ldr	r2, [pc, #140]	; (800c968 <TIM_TI1_SetConfig+0xd8>)
 800c8da:	4293      	cmp	r3, r2
 800c8dc:	d00b      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	4a22      	ldr	r2, [pc, #136]	; (800c96c <TIM_TI1_SetConfig+0xdc>)
 800c8e2:	4293      	cmp	r3, r2
 800c8e4:	d007      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	4a21      	ldr	r2, [pc, #132]	; (800c970 <TIM_TI1_SetConfig+0xe0>)
 800c8ea:	4293      	cmp	r3, r2
 800c8ec:	d003      	beq.n	800c8f6 <TIM_TI1_SetConfig+0x66>
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	4a20      	ldr	r2, [pc, #128]	; (800c974 <TIM_TI1_SetConfig+0xe4>)
 800c8f2:	4293      	cmp	r3, r2
 800c8f4:	d101      	bne.n	800c8fa <TIM_TI1_SetConfig+0x6a>
 800c8f6:	2301      	movs	r3, #1
 800c8f8:	e000      	b.n	800c8fc <TIM_TI1_SetConfig+0x6c>
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d008      	beq.n	800c912 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	f023 0303 	bic.w	r3, r3, #3
 800c906:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800c908:	697a      	ldr	r2, [r7, #20]
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	4313      	orrs	r3, r2
 800c90e:	617b      	str	r3, [r7, #20]
 800c910:	e003      	b.n	800c91a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800c912:	697b      	ldr	r3, [r7, #20]
 800c914:	f043 0301 	orr.w	r3, r3, #1
 800c918:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c91a:	697b      	ldr	r3, [r7, #20]
 800c91c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c920:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	011b      	lsls	r3, r3, #4
 800c926:	b2db      	uxtb	r3, r3
 800c928:	697a      	ldr	r2, [r7, #20]
 800c92a:	4313      	orrs	r3, r2
 800c92c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c92e:	693b      	ldr	r3, [r7, #16]
 800c930:	f023 030a 	bic.w	r3, r3, #10
 800c934:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800c936:	68bb      	ldr	r3, [r7, #8]
 800c938:	f003 030a 	and.w	r3, r3, #10
 800c93c:	693a      	ldr	r2, [r7, #16]
 800c93e:	4313      	orrs	r3, r2
 800c940:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	697a      	ldr	r2, [r7, #20]
 800c946:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	693a      	ldr	r2, [r7, #16]
 800c94c:	621a      	str	r2, [r3, #32]
}
 800c94e:	bf00      	nop
 800c950:	371c      	adds	r7, #28
 800c952:	46bd      	mov	sp, r7
 800c954:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c958:	4770      	bx	lr
 800c95a:	bf00      	nop
 800c95c:	40010000 	.word	0x40010000
 800c960:	40000400 	.word	0x40000400
 800c964:	40000800 	.word	0x40000800
 800c968:	40000c00 	.word	0x40000c00
 800c96c:	40010400 	.word	0x40010400
 800c970:	40014000 	.word	0x40014000
 800c974:	40001800 	.word	0x40001800

0800c978 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c978:	b480      	push	{r7}
 800c97a:	b087      	sub	sp, #28
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	60f8      	str	r0, [r7, #12]
 800c980:	60b9      	str	r1, [r7, #8]
 800c982:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	6a1b      	ldr	r3, [r3, #32]
 800c988:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	6a1b      	ldr	r3, [r3, #32]
 800c98e:	f023 0201 	bic.w	r2, r3, #1
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	699b      	ldr	r3, [r3, #24]
 800c99a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c99c:	693b      	ldr	r3, [r7, #16]
 800c99e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c9a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	011b      	lsls	r3, r3, #4
 800c9a8:	693a      	ldr	r2, [r7, #16]
 800c9aa:	4313      	orrs	r3, r2
 800c9ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	f023 030a 	bic.w	r3, r3, #10
 800c9b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c9b6:	697a      	ldr	r2, [r7, #20]
 800c9b8:	68bb      	ldr	r3, [r7, #8]
 800c9ba:	4313      	orrs	r3, r2
 800c9bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	693a      	ldr	r2, [r7, #16]
 800c9c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	697a      	ldr	r2, [r7, #20]
 800c9c8:	621a      	str	r2, [r3, #32]
}
 800c9ca:	bf00      	nop
 800c9cc:	371c      	adds	r7, #28
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr

0800c9d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800c9d6:	b480      	push	{r7}
 800c9d8:	b087      	sub	sp, #28
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	60f8      	str	r0, [r7, #12]
 800c9de:	60b9      	str	r1, [r7, #8]
 800c9e0:	607a      	str	r2, [r7, #4]
 800c9e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	6a1b      	ldr	r3, [r3, #32]
 800c9e8:	f023 0210 	bic.w	r2, r3, #16
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	699b      	ldr	r3, [r3, #24]
 800c9f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	6a1b      	ldr	r3, [r3, #32]
 800c9fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800c9fc:	697b      	ldr	r3, [r7, #20]
 800c9fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	021b      	lsls	r3, r3, #8
 800ca08:	697a      	ldr	r2, [r7, #20]
 800ca0a:	4313      	orrs	r3, r2
 800ca0c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ca0e:	697b      	ldr	r3, [r7, #20]
 800ca10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ca14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	031b      	lsls	r3, r3, #12
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	697a      	ldr	r2, [r7, #20]
 800ca1e:	4313      	orrs	r3, r2
 800ca20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ca28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ca2a:	68bb      	ldr	r3, [r7, #8]
 800ca2c:	011b      	lsls	r3, r3, #4
 800ca2e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ca32:	693a      	ldr	r2, [r7, #16]
 800ca34:	4313      	orrs	r3, r2
 800ca36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	697a      	ldr	r2, [r7, #20]
 800ca3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	693a      	ldr	r2, [r7, #16]
 800ca42:	621a      	str	r2, [r3, #32]
}
 800ca44:	bf00      	nop
 800ca46:	371c      	adds	r7, #28
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr

0800ca50 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b087      	sub	sp, #28
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	60f8      	str	r0, [r7, #12]
 800ca58:	60b9      	str	r1, [r7, #8]
 800ca5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	6a1b      	ldr	r3, [r3, #32]
 800ca60:	f023 0210 	bic.w	r2, r3, #16
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	699b      	ldr	r3, [r3, #24]
 800ca6c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	6a1b      	ldr	r3, [r3, #32]
 800ca72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ca74:	697b      	ldr	r3, [r7, #20]
 800ca76:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ca7a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	031b      	lsls	r3, r3, #12
 800ca80:	697a      	ldr	r2, [r7, #20]
 800ca82:	4313      	orrs	r3, r2
 800ca84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ca86:	693b      	ldr	r3, [r7, #16]
 800ca88:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ca8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	011b      	lsls	r3, r3, #4
 800ca92:	693a      	ldr	r2, [r7, #16]
 800ca94:	4313      	orrs	r3, r2
 800ca96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	697a      	ldr	r2, [r7, #20]
 800ca9c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	693a      	ldr	r2, [r7, #16]
 800caa2:	621a      	str	r2, [r3, #32]
}
 800caa4:	bf00      	nop
 800caa6:	371c      	adds	r7, #28
 800caa8:	46bd      	mov	sp, r7
 800caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caae:	4770      	bx	lr

0800cab0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b087      	sub	sp, #28
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	607a      	str	r2, [r7, #4]
 800cabc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	6a1b      	ldr	r3, [r3, #32]
 800cac2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	69db      	ldr	r3, [r3, #28]
 800cace:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6a1b      	ldr	r3, [r3, #32]
 800cad4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800cad6:	697b      	ldr	r3, [r7, #20]
 800cad8:	f023 0303 	bic.w	r3, r3, #3
 800cadc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800cade:	697a      	ldr	r2, [r7, #20]
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4313      	orrs	r3, r2
 800cae4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800caec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800caee:	683b      	ldr	r3, [r7, #0]
 800caf0:	011b      	lsls	r3, r3, #4
 800caf2:	b2db      	uxtb	r3, r3
 800caf4:	697a      	ldr	r2, [r7, #20]
 800caf6:	4313      	orrs	r3, r2
 800caf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800cb00:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	021b      	lsls	r3, r3, #8
 800cb06:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800cb0a:	693a      	ldr	r2, [r7, #16]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	697a      	ldr	r2, [r7, #20]
 800cb14:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800cb16:	68fb      	ldr	r3, [r7, #12]
 800cb18:	693a      	ldr	r2, [r7, #16]
 800cb1a:	621a      	str	r2, [r3, #32]
}
 800cb1c:	bf00      	nop
 800cb1e:	371c      	adds	r7, #28
 800cb20:	46bd      	mov	sp, r7
 800cb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb26:	4770      	bx	lr

0800cb28 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800cb28:	b480      	push	{r7}
 800cb2a:	b087      	sub	sp, #28
 800cb2c:	af00      	add	r7, sp, #0
 800cb2e:	60f8      	str	r0, [r7, #12]
 800cb30:	60b9      	str	r1, [r7, #8]
 800cb32:	607a      	str	r2, [r7, #4]
 800cb34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	6a1b      	ldr	r3, [r3, #32]
 800cb3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	69db      	ldr	r3, [r3, #28]
 800cb46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	6a1b      	ldr	r3, [r3, #32]
 800cb4c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800cb4e:	697b      	ldr	r3, [r7, #20]
 800cb50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cb54:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	021b      	lsls	r3, r3, #8
 800cb5a:	697a      	ldr	r2, [r7, #20]
 800cb5c:	4313      	orrs	r3, r2
 800cb5e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800cb60:	697b      	ldr	r3, [r7, #20]
 800cb62:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cb66:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	031b      	lsls	r3, r3, #12
 800cb6c:	b29b      	uxth	r3, r3
 800cb6e:	697a      	ldr	r2, [r7, #20]
 800cb70:	4313      	orrs	r3, r2
 800cb72:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800cb7a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800cb7c:	68bb      	ldr	r3, [r7, #8]
 800cb7e:	031b      	lsls	r3, r3, #12
 800cb80:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800cb84:	693a      	ldr	r2, [r7, #16]
 800cb86:	4313      	orrs	r3, r2
 800cb88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	697a      	ldr	r2, [r7, #20]
 800cb8e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	693a      	ldr	r2, [r7, #16]
 800cb94:	621a      	str	r2, [r3, #32]
}
 800cb96:	bf00      	nop
 800cb98:	371c      	adds	r7, #28
 800cb9a:	46bd      	mov	sp, r7
 800cb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba0:	4770      	bx	lr

0800cba2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cba2:	b480      	push	{r7}
 800cba4:	b085      	sub	sp, #20
 800cba6:	af00      	add	r7, sp, #0
 800cba8:	6078      	str	r0, [r7, #4]
 800cbaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cbba:	683a      	ldr	r2, [r7, #0]
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	f043 0307 	orr.w	r3, r3, #7
 800cbc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	68fa      	ldr	r2, [r7, #12]
 800cbca:	609a      	str	r2, [r3, #8]
}
 800cbcc:	bf00      	nop
 800cbce:	3714      	adds	r7, #20
 800cbd0:	46bd      	mov	sp, r7
 800cbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbd6:	4770      	bx	lr

0800cbd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cbd8:	b480      	push	{r7}
 800cbda:	b087      	sub	sp, #28
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	60f8      	str	r0, [r7, #12]
 800cbe0:	60b9      	str	r1, [r7, #8]
 800cbe2:	607a      	str	r2, [r7, #4]
 800cbe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	689b      	ldr	r3, [r3, #8]
 800cbea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cbec:	697b      	ldr	r3, [r7, #20]
 800cbee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cbf2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	021a      	lsls	r2, r3, #8
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	431a      	orrs	r2, r3
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	697a      	ldr	r2, [r7, #20]
 800cc02:	4313      	orrs	r3, r2
 800cc04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	697a      	ldr	r2, [r7, #20]
 800cc0a:	609a      	str	r2, [r3, #8]
}
 800cc0c:	bf00      	nop
 800cc0e:	371c      	adds	r7, #28
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b087      	sub	sp, #28
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cc24:	68bb      	ldr	r3, [r7, #8]
 800cc26:	f003 031f 	and.w	r3, r3, #31
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	6a1a      	ldr	r2, [r3, #32]
 800cc36:	697b      	ldr	r3, [r7, #20]
 800cc38:	43db      	mvns	r3, r3
 800cc3a:	401a      	ands	r2, r3
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	6a1a      	ldr	r2, [r3, #32]
 800cc44:	68bb      	ldr	r3, [r7, #8]
 800cc46:	f003 031f 	and.w	r3, r3, #31
 800cc4a:	6879      	ldr	r1, [r7, #4]
 800cc4c:	fa01 f303 	lsl.w	r3, r1, r3
 800cc50:	431a      	orrs	r2, r3
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	621a      	str	r2, [r3, #32]
}
 800cc56:	bf00      	nop
 800cc58:	371c      	adds	r7, #28
 800cc5a:	46bd      	mov	sp, r7
 800cc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc60:	4770      	bx	lr
	...

0800cc64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cc64:	b480      	push	{r7}
 800cc66:	b085      	sub	sp, #20
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	6078      	str	r0, [r7, #4]
 800cc6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc74:	2b01      	cmp	r3, #1
 800cc76:	d101      	bne.n	800cc7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cc78:	2302      	movs	r3, #2
 800cc7a:	e05a      	b.n	800cd32 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2202      	movs	r2, #2
 800cc88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	685b      	ldr	r3, [r3, #4]
 800cc92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	689b      	ldr	r3, [r3, #8]
 800cc9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cca2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	4313      	orrs	r3, r2
 800ccac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	68fa      	ldr	r2, [r7, #12]
 800ccb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	681b      	ldr	r3, [r3, #0]
 800ccba:	4a21      	ldr	r2, [pc, #132]	; (800cd40 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d022      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ccc8:	d01d      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	4a1d      	ldr	r2, [pc, #116]	; (800cd44 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	d018      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	4a1b      	ldr	r2, [pc, #108]	; (800cd48 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ccda:	4293      	cmp	r3, r2
 800ccdc:	d013      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	4a1a      	ldr	r2, [pc, #104]	; (800cd4c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d00e      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	681b      	ldr	r3, [r3, #0]
 800ccec:	4a18      	ldr	r2, [pc, #96]	; (800cd50 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ccee:	4293      	cmp	r3, r2
 800ccf0:	d009      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	4a17      	ldr	r2, [pc, #92]	; (800cd54 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ccf8:	4293      	cmp	r3, r2
 800ccfa:	d004      	beq.n	800cd06 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	4a15      	ldr	r2, [pc, #84]	; (800cd58 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d10c      	bne.n	800cd20 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd06:	68bb      	ldr	r3, [r7, #8]
 800cd08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd0e:	683b      	ldr	r3, [r7, #0]
 800cd10:	685b      	ldr	r3, [r3, #4]
 800cd12:	68ba      	ldr	r2, [r7, #8]
 800cd14:	4313      	orrs	r3, r2
 800cd16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	68ba      	ldr	r2, [r7, #8]
 800cd1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	2201      	movs	r2, #1
 800cd24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd30:	2300      	movs	r3, #0
}
 800cd32:	4618      	mov	r0, r3
 800cd34:	3714      	adds	r7, #20
 800cd36:	46bd      	mov	sp, r7
 800cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3c:	4770      	bx	lr
 800cd3e:	bf00      	nop
 800cd40:	40010000 	.word	0x40010000
 800cd44:	40000400 	.word	0x40000400
 800cd48:	40000800 	.word	0x40000800
 800cd4c:	40000c00 	.word	0x40000c00
 800cd50:	40010400 	.word	0x40010400
 800cd54:	40014000 	.word	0x40014000
 800cd58:	40001800 	.word	0x40001800

0800cd5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b083      	sub	sp, #12
 800cd60:	af00      	add	r7, sp, #0
 800cd62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cd64:	bf00      	nop
 800cd66:	370c      	adds	r7, #12
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b083      	sub	sp, #12
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cd78:	bf00      	nop
 800cd7a:	370c      	adds	r7, #12
 800cd7c:	46bd      	mov	sp, r7
 800cd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd82:	4770      	bx	lr

0800cd84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cd84:	b580      	push	{r7, lr}
 800cd86:	b082      	sub	sp, #8
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d101      	bne.n	800cd96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cd92:	2301      	movs	r3, #1
 800cd94:	e03f      	b.n	800ce16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cd9c:	b2db      	uxtb	r3, r3
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d106      	bne.n	800cdb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f7f6 fc6e 	bl	800368c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2224      	movs	r2, #36	; 0x24
 800cdb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	68da      	ldr	r2, [r3, #12]
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cdc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 fd89 	bl	800d8e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	691a      	ldr	r2, [r3, #16]
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cddc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	695a      	ldr	r2, [r3, #20]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cdec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	681b      	ldr	r3, [r3, #0]
 800cdf2:	68da      	ldr	r2, [r3, #12]
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cdfc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2200      	movs	r2, #0
 800ce02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2220      	movs	r2, #32
 800ce08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2220      	movs	r2, #32
 800ce10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ce14:	2300      	movs	r3, #0
}
 800ce16:	4618      	mov	r0, r3
 800ce18:	3708      	adds	r7, #8
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	bd80      	pop	{r7, pc}

0800ce1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ce1e:	b580      	push	{r7, lr}
 800ce20:	b08a      	sub	sp, #40	; 0x28
 800ce22:	af02      	add	r7, sp, #8
 800ce24:	60f8      	str	r0, [r7, #12]
 800ce26:	60b9      	str	r1, [r7, #8]
 800ce28:	603b      	str	r3, [r7, #0]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ce2e:	2300      	movs	r3, #0
 800ce30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce38:	b2db      	uxtb	r3, r3
 800ce3a:	2b20      	cmp	r3, #32
 800ce3c:	d17c      	bne.n	800cf38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ce3e:	68bb      	ldr	r3, [r7, #8]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d002      	beq.n	800ce4a <HAL_UART_Transmit+0x2c>
 800ce44:	88fb      	ldrh	r3, [r7, #6]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d101      	bne.n	800ce4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ce4a:	2301      	movs	r3, #1
 800ce4c:	e075      	b.n	800cf3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce54:	2b01      	cmp	r3, #1
 800ce56:	d101      	bne.n	800ce5c <HAL_UART_Transmit+0x3e>
 800ce58:	2302      	movs	r3, #2
 800ce5a:	e06e      	b.n	800cf3a <HAL_UART_Transmit+0x11c>
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	2201      	movs	r2, #1
 800ce60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	2200      	movs	r2, #0
 800ce68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2221      	movs	r2, #33	; 0x21
 800ce6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ce72:	f7fc fe09 	bl	8009a88 <HAL_GetTick>
 800ce76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	88fa      	ldrh	r2, [r7, #6]
 800ce7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	88fa      	ldrh	r2, [r7, #6]
 800ce82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	689b      	ldr	r3, [r3, #8]
 800ce88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce8c:	d108      	bne.n	800cea0 <HAL_UART_Transmit+0x82>
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	691b      	ldr	r3, [r3, #16]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d104      	bne.n	800cea0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ce96:	2300      	movs	r3, #0
 800ce98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ce9a:	68bb      	ldr	r3, [r7, #8]
 800ce9c:	61bb      	str	r3, [r7, #24]
 800ce9e:	e003      	b.n	800cea8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800cea0:	68bb      	ldr	r3, [r7, #8]
 800cea2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cea4:	2300      	movs	r3, #0
 800cea6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800ceb0:	e02a      	b.n	800cf08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	9300      	str	r3, [sp, #0]
 800ceb6:	697b      	ldr	r3, [r7, #20]
 800ceb8:	2200      	movs	r2, #0
 800ceba:	2180      	movs	r1, #128	; 0x80
 800cebc:	68f8      	ldr	r0, [r7, #12]
 800cebe:	f000 fb34 	bl	800d52a <UART_WaitOnFlagUntilTimeout>
 800cec2:	4603      	mov	r3, r0
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d001      	beq.n	800cecc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800cec8:	2303      	movs	r3, #3
 800ceca:	e036      	b.n	800cf3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d10b      	bne.n	800ceea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ced2:	69bb      	ldr	r3, [r7, #24]
 800ced4:	881b      	ldrh	r3, [r3, #0]
 800ced6:	461a      	mov	r2, r3
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cee0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cee2:	69bb      	ldr	r3, [r7, #24]
 800cee4:	3302      	adds	r3, #2
 800cee6:	61bb      	str	r3, [r7, #24]
 800cee8:	e007      	b.n	800cefa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ceea:	69fb      	ldr	r3, [r7, #28]
 800ceec:	781a      	ldrb	r2, [r3, #0]
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cef4:	69fb      	ldr	r3, [r7, #28]
 800cef6:	3301      	adds	r3, #1
 800cef8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cefe:	b29b      	uxth	r3, r3
 800cf00:	3b01      	subs	r3, #1
 800cf02:	b29a      	uxth	r2, r3
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cf0c:	b29b      	uxth	r3, r3
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d1cf      	bne.n	800ceb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	9300      	str	r3, [sp, #0]
 800cf16:	697b      	ldr	r3, [r7, #20]
 800cf18:	2200      	movs	r2, #0
 800cf1a:	2140      	movs	r1, #64	; 0x40
 800cf1c:	68f8      	ldr	r0, [r7, #12]
 800cf1e:	f000 fb04 	bl	800d52a <UART_WaitOnFlagUntilTimeout>
 800cf22:	4603      	mov	r3, r0
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d001      	beq.n	800cf2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800cf28:	2303      	movs	r3, #3
 800cf2a:	e006      	b.n	800cf3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	2220      	movs	r2, #32
 800cf30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800cf34:	2300      	movs	r3, #0
 800cf36:	e000      	b.n	800cf3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800cf38:	2302      	movs	r3, #2
  }
}
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	3720      	adds	r7, #32
 800cf3e:	46bd      	mov	sp, r7
 800cf40:	bd80      	pop	{r7, pc}

0800cf42 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf42:	b580      	push	{r7, lr}
 800cf44:	b084      	sub	sp, #16
 800cf46:	af00      	add	r7, sp, #0
 800cf48:	60f8      	str	r0, [r7, #12]
 800cf4a:	60b9      	str	r1, [r7, #8]
 800cf4c:	4613      	mov	r3, r2
 800cf4e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cf56:	b2db      	uxtb	r3, r3
 800cf58:	2b20      	cmp	r3, #32
 800cf5a:	d11d      	bne.n	800cf98 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d002      	beq.n	800cf68 <HAL_UART_Receive_IT+0x26>
 800cf62:	88fb      	ldrh	r3, [r7, #6]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d101      	bne.n	800cf6c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	e016      	b.n	800cf9a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cf72:	2b01      	cmp	r3, #1
 800cf74:	d101      	bne.n	800cf7a <HAL_UART_Receive_IT+0x38>
 800cf76:	2302      	movs	r3, #2
 800cf78:	e00f      	b.n	800cf9a <HAL_UART_Receive_IT+0x58>
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	2201      	movs	r2, #1
 800cf7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2200      	movs	r2, #0
 800cf86:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800cf88:	88fb      	ldrh	r3, [r7, #6]
 800cf8a:	461a      	mov	r2, r3
 800cf8c:	68b9      	ldr	r1, [r7, #8]
 800cf8e:	68f8      	ldr	r0, [r7, #12]
 800cf90:	f000 fb15 	bl	800d5be <UART_Start_Receive_IT>
 800cf94:	4603      	mov	r3, r0
 800cf96:	e000      	b.n	800cf9a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800cf98:	2302      	movs	r3, #2
  }
}
 800cf9a:	4618      	mov	r0, r3
 800cf9c:	3710      	adds	r7, #16
 800cf9e:	46bd      	mov	sp, r7
 800cfa0:	bd80      	pop	{r7, pc}
	...

0800cfa4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b086      	sub	sp, #24
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	60f8      	str	r0, [r7, #12]
 800cfac:	60b9      	str	r1, [r7, #8]
 800cfae:	4613      	mov	r3, r2
 800cfb0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cfb8:	b2db      	uxtb	r3, r3
 800cfba:	2b20      	cmp	r3, #32
 800cfbc:	d153      	bne.n	800d066 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfbe:	68bb      	ldr	r3, [r7, #8]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	d002      	beq.n	800cfca <HAL_UART_Transmit_DMA+0x26>
 800cfc4:	88fb      	ldrh	r3, [r7, #6]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d101      	bne.n	800cfce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e04c      	b.n	800d068 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfd4:	2b01      	cmp	r3, #1
 800cfd6:	d101      	bne.n	800cfdc <HAL_UART_Transmit_DMA+0x38>
 800cfd8:	2302      	movs	r3, #2
 800cfda:	e045      	b.n	800d068 <HAL_UART_Transmit_DMA+0xc4>
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	2201      	movs	r2, #1
 800cfe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800cfe4:	68ba      	ldr	r2, [r7, #8]
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	88fa      	ldrh	r2, [r7, #6]
 800cfee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	88fa      	ldrh	r2, [r7, #6]
 800cff4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2200      	movs	r2, #0
 800cffa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	2221      	movs	r2, #33	; 0x21
 800d000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d004:	68fb      	ldr	r3, [r7, #12]
 800d006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d008:	4a19      	ldr	r2, [pc, #100]	; (800d070 <HAL_UART_Transmit_DMA+0xcc>)
 800d00a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d010:	4a18      	ldr	r2, [pc, #96]	; (800d074 <HAL_UART_Transmit_DMA+0xd0>)
 800d012:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d018:	4a17      	ldr	r2, [pc, #92]	; (800d078 <HAL_UART_Transmit_DMA+0xd4>)
 800d01a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d020:	2200      	movs	r2, #0
 800d022:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800d024:	f107 0308 	add.w	r3, r7, #8
 800d028:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800d02e:	697b      	ldr	r3, [r7, #20]
 800d030:	6819      	ldr	r1, [r3, #0]
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	3304      	adds	r3, #4
 800d038:	461a      	mov	r2, r3
 800d03a:	88fb      	ldrh	r3, [r7, #6]
 800d03c:	f7fc ff14 	bl	8009e68 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d048:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	2200      	movs	r2, #0
 800d04e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	695a      	ldr	r2, [r3, #20]
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d060:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800d062:	2300      	movs	r3, #0
 800d064:	e000      	b.n	800d068 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 800d066:	2302      	movs	r3, #2
  }
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3718      	adds	r7, #24
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}
 800d070:	0800d429 	.word	0x0800d429
 800d074:	0800d47b 	.word	0x0800d47b
 800d078:	0800d497 	.word	0x0800d497

0800d07c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b08a      	sub	sp, #40	; 0x28
 800d080:	af00      	add	r7, sp, #0
 800d082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	695b      	ldr	r3, [r3, #20]
 800d09a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800d09c:	2300      	movs	r3, #0
 800d09e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800d0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a6:	f003 030f 	and.w	r3, r3, #15
 800d0aa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800d0ac:	69bb      	ldr	r3, [r7, #24]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d10d      	bne.n	800d0ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d0b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0b4:	f003 0320 	and.w	r3, r3, #32
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d008      	beq.n	800d0ce <HAL_UART_IRQHandler+0x52>
 800d0bc:	6a3b      	ldr	r3, [r7, #32]
 800d0be:	f003 0320 	and.w	r3, r3, #32
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d003      	beq.n	800d0ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800d0c6:	6878      	ldr	r0, [r7, #4]
 800d0c8:	f000 fb72 	bl	800d7b0 <UART_Receive_IT>
      return;
 800d0cc:	e17c      	b.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800d0ce:	69bb      	ldr	r3, [r7, #24]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	f000 80b1 	beq.w	800d238 <HAL_UART_IRQHandler+0x1bc>
 800d0d6:	69fb      	ldr	r3, [r7, #28]
 800d0d8:	f003 0301 	and.w	r3, r3, #1
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d105      	bne.n	800d0ec <HAL_UART_IRQHandler+0x70>
 800d0e0:	6a3b      	ldr	r3, [r7, #32]
 800d0e2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	f000 80a6 	beq.w	800d238 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800d0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ee:	f003 0301 	and.w	r3, r3, #1
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d00a      	beq.n	800d10c <HAL_UART_IRQHandler+0x90>
 800d0f6:	6a3b      	ldr	r3, [r7, #32]
 800d0f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d005      	beq.n	800d10c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d104:	f043 0201 	orr.w	r2, r3, #1
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10e:	f003 0304 	and.w	r3, r3, #4
 800d112:	2b00      	cmp	r3, #0
 800d114:	d00a      	beq.n	800d12c <HAL_UART_IRQHandler+0xb0>
 800d116:	69fb      	ldr	r3, [r7, #28]
 800d118:	f003 0301 	and.w	r3, r3, #1
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d005      	beq.n	800d12c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d124:	f043 0202 	orr.w	r2, r3, #2
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800d12c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d12e:	f003 0302 	and.w	r3, r3, #2
 800d132:	2b00      	cmp	r3, #0
 800d134:	d00a      	beq.n	800d14c <HAL_UART_IRQHandler+0xd0>
 800d136:	69fb      	ldr	r3, [r7, #28]
 800d138:	f003 0301 	and.w	r3, r3, #1
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d005      	beq.n	800d14c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d144:	f043 0204 	orr.w	r2, r3, #4
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800d14c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d14e:	f003 0308 	and.w	r3, r3, #8
 800d152:	2b00      	cmp	r3, #0
 800d154:	d00f      	beq.n	800d176 <HAL_UART_IRQHandler+0xfa>
 800d156:	6a3b      	ldr	r3, [r7, #32]
 800d158:	f003 0320 	and.w	r3, r3, #32
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d104      	bne.n	800d16a <HAL_UART_IRQHandler+0xee>
 800d160:	69fb      	ldr	r3, [r7, #28]
 800d162:	f003 0301 	and.w	r3, r3, #1
 800d166:	2b00      	cmp	r3, #0
 800d168:	d005      	beq.n	800d176 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d16e:	f043 0208 	orr.w	r2, r3, #8
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f000 811f 	beq.w	800d3be <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800d180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d182:	f003 0320 	and.w	r3, r3, #32
 800d186:	2b00      	cmp	r3, #0
 800d188:	d007      	beq.n	800d19a <HAL_UART_IRQHandler+0x11e>
 800d18a:	6a3b      	ldr	r3, [r7, #32]
 800d18c:	f003 0320 	and.w	r3, r3, #32
 800d190:	2b00      	cmp	r3, #0
 800d192:	d002      	beq.n	800d19a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800d194:	6878      	ldr	r0, [r7, #4]
 800d196:	f000 fb0b 	bl	800d7b0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	695b      	ldr	r3, [r3, #20]
 800d1a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1a4:	2b40      	cmp	r3, #64	; 0x40
 800d1a6:	bf0c      	ite	eq
 800d1a8:	2301      	moveq	r3, #1
 800d1aa:	2300      	movne	r3, #0
 800d1ac:	b2db      	uxtb	r3, r3
 800d1ae:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1b4:	f003 0308 	and.w	r3, r3, #8
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d102      	bne.n	800d1c2 <HAL_UART_IRQHandler+0x146>
 800d1bc:	697b      	ldr	r3, [r7, #20]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d031      	beq.n	800d226 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d1c2:	6878      	ldr	r0, [r7, #4]
 800d1c4:	f000 fa4b 	bl	800d65e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	681b      	ldr	r3, [r3, #0]
 800d1cc:	695b      	ldr	r3, [r3, #20]
 800d1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d1d2:	2b40      	cmp	r3, #64	; 0x40
 800d1d4:	d123      	bne.n	800d21e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	695a      	ldr	r2, [r3, #20]
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d1e4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d013      	beq.n	800d216 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1f2:	4a77      	ldr	r2, [pc, #476]	; (800d3d0 <HAL_UART_IRQHandler+0x354>)
 800d1f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7fc fefc 	bl	8009ff8 <HAL_DMA_Abort_IT>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	d016      	beq.n	800d234 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d20a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d20c:	687a      	ldr	r2, [r7, #4]
 800d20e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800d210:	4610      	mov	r0, r2
 800d212:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d214:	e00e      	b.n	800d234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 f8f0 	bl	800d3fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d21c:	e00a      	b.n	800d234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d21e:	6878      	ldr	r0, [r7, #4]
 800d220:	f000 f8ec 	bl	800d3fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d224:	e006      	b.n	800d234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f000 f8e8 	bl	800d3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	2200      	movs	r2, #0
 800d230:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800d232:	e0c4      	b.n	800d3be <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d234:	bf00      	nop
    return;
 800d236:	e0c2      	b.n	800d3be <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d23c:	2b01      	cmp	r3, #1
 800d23e:	f040 80a2 	bne.w	800d386 <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800d242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d244:	f003 0310 	and.w	r3, r3, #16
 800d248:	2b00      	cmp	r3, #0
 800d24a:	f000 809c 	beq.w	800d386 <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800d24e:	6a3b      	ldr	r3, [r7, #32]
 800d250:	f003 0310 	and.w	r3, r3, #16
 800d254:	2b00      	cmp	r3, #0
 800d256:	f000 8096 	beq.w	800d386 <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800d25a:	2300      	movs	r3, #0
 800d25c:	60fb      	str	r3, [r7, #12]
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	60fb      	str	r3, [r7, #12]
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	685b      	ldr	r3, [r3, #4]
 800d26c:	60fb      	str	r3, [r7, #12]
 800d26e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	695b      	ldr	r3, [r3, #20]
 800d276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d27a:	2b40      	cmp	r3, #64	; 0x40
 800d27c:	d14f      	bne.n	800d31e <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	685b      	ldr	r3, [r3, #4]
 800d286:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800d288:	8a3b      	ldrh	r3, [r7, #16]
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	f000 8099 	beq.w	800d3c2 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d294:	8a3a      	ldrh	r2, [r7, #16]
 800d296:	429a      	cmp	r2, r3
 800d298:	f080 8093 	bcs.w	800d3c2 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	8a3a      	ldrh	r2, [r7, #16]
 800d2a0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a6:	69db      	ldr	r3, [r3, #28]
 800d2a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d2ac:	d02b      	beq.n	800d306 <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	68da      	ldr	r2, [r3, #12]
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d2bc:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	695a      	ldr	r2, [r3, #20]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f022 0201 	bic.w	r2, r2, #1
 800d2cc:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	695a      	ldr	r2, [r3, #20]
 800d2d4:	687b      	ldr	r3, [r7, #4]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d2dc:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	2220      	movs	r2, #32
 800d2e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	68da      	ldr	r2, [r3, #12]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	f022 0210 	bic.w	r2, r2, #16
 800d2fa:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d300:	4618      	mov	r0, r3
 800d302:	f7fc fe09 	bl	8009f18 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d30e:	b29b      	uxth	r3, r3
 800d310:	1ad3      	subs	r3, r2, r3
 800d312:	b29b      	uxth	r3, r3
 800d314:	4619      	mov	r1, r3
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 f87a 	bl	800d410 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d31c:	e051      	b.n	800d3c2 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d326:	b29b      	uxth	r3, r3
 800d328:	1ad3      	subs	r3, r2, r3
 800d32a:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d330:	b29b      	uxth	r3, r3
 800d332:	2b00      	cmp	r3, #0
 800d334:	d047      	beq.n	800d3c6 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800d336:	8a7b      	ldrh	r3, [r7, #18]
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d044      	beq.n	800d3c6 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	68da      	ldr	r2, [r3, #12]
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d34a:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	695a      	ldr	r2, [r3, #20]
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	f022 0201 	bic.w	r2, r2, #1
 800d35a:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	2220      	movs	r2, #32
 800d360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	2200      	movs	r2, #0
 800d368:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	68da      	ldr	r2, [r3, #12]
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	f022 0210 	bic.w	r2, r2, #16
 800d378:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d37a:	8a7b      	ldrh	r3, [r7, #18]
 800d37c:	4619      	mov	r1, r3
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 f846 	bl	800d410 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800d384:	e01f      	b.n	800d3c6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800d386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d008      	beq.n	800d3a2 <HAL_UART_IRQHandler+0x326>
 800d390:	6a3b      	ldr	r3, [r7, #32]
 800d392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d396:	2b00      	cmp	r3, #0
 800d398:	d003      	beq.n	800d3a2 <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 f9a0 	bl	800d6e0 <UART_Transmit_IT>
    return;
 800d3a0:	e012      	b.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800d3a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d00d      	beq.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
 800d3ac:	6a3b      	ldr	r3, [r7, #32]
 800d3ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d008      	beq.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800d3b6:	6878      	ldr	r0, [r7, #4]
 800d3b8:	f000 f9e2 	bl	800d780 <UART_EndTransmit_IT>
    return;
 800d3bc:	e004      	b.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
    return;
 800d3be:	bf00      	nop
 800d3c0:	e002      	b.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
      return;
 800d3c2:	bf00      	nop
 800d3c4:	e000      	b.n	800d3c8 <HAL_UART_IRQHandler+0x34c>
      return;
 800d3c6:	bf00      	nop
  }
}
 800d3c8:	3728      	adds	r7, #40	; 0x28
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}
 800d3ce:	bf00      	nop
 800d3d0:	0800d6b9 	.word	0x0800d6b9

0800d3d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b083      	sub	sp, #12
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800d3dc:	bf00      	nop
 800d3de:	370c      	adds	r7, #12
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e6:	4770      	bx	lr

0800d3e8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b083      	sub	sp, #12
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800d3f0:	bf00      	nop
 800d3f2:	370c      	adds	r7, #12
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fa:	4770      	bx	lr

0800d3fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d3fc:	b480      	push	{r7}
 800d3fe:	b083      	sub	sp, #12
 800d400:	af00      	add	r7, sp, #0
 800d402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800d404:	bf00      	nop
 800d406:	370c      	adds	r7, #12
 800d408:	46bd      	mov	sp, r7
 800d40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d40e:	4770      	bx	lr

0800d410 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d410:	b480      	push	{r7}
 800d412:	b083      	sub	sp, #12
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
 800d418:	460b      	mov	r3, r1
 800d41a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d41c:	bf00      	nop
 800d41e:	370c      	adds	r7, #12
 800d420:	46bd      	mov	sp, r7
 800d422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d426:	4770      	bx	lr

0800d428 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b084      	sub	sp, #16
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d434:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d440:	2b00      	cmp	r3, #0
 800d442:	d113      	bne.n	800d46c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	2200      	movs	r2, #0
 800d448:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	695a      	ldr	r2, [r3, #20]
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d458:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	68da      	ldr	r2, [r3, #12]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d468:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d46a:	e002      	b.n	800d472 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800d46c:	68f8      	ldr	r0, [r7, #12]
 800d46e:	f7ff ffb1 	bl	800d3d4 <HAL_UART_TxCpltCallback>
}
 800d472:	bf00      	nop
 800d474:	3710      	adds	r7, #16
 800d476:	46bd      	mov	sp, r7
 800d478:	bd80      	pop	{r7, pc}

0800d47a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d47a:	b580      	push	{r7, lr}
 800d47c:	b084      	sub	sp, #16
 800d47e:	af00      	add	r7, sp, #0
 800d480:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d486:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d488:	68f8      	ldr	r0, [r7, #12]
 800d48a:	f7ff ffad 	bl	800d3e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d48e:	bf00      	nop
 800d490:	3710      	adds	r7, #16
 800d492:	46bd      	mov	sp, r7
 800d494:	bd80      	pop	{r7, pc}

0800d496 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d496:	b580      	push	{r7, lr}
 800d498:	b084      	sub	sp, #16
 800d49a:	af00      	add	r7, sp, #0
 800d49c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d4a6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	695b      	ldr	r3, [r3, #20]
 800d4ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d4b2:	2b80      	cmp	r3, #128	; 0x80
 800d4b4:	bf0c      	ite	eq
 800d4b6:	2301      	moveq	r3, #1
 800d4b8:	2300      	movne	r3, #0
 800d4ba:	b2db      	uxtb	r3, r3
 800d4bc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800d4be:	68bb      	ldr	r3, [r7, #8]
 800d4c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d4c4:	b2db      	uxtb	r3, r3
 800d4c6:	2b21      	cmp	r3, #33	; 0x21
 800d4c8:	d108      	bne.n	800d4dc <UART_DMAError+0x46>
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d005      	beq.n	800d4dc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800d4d0:	68bb      	ldr	r3, [r7, #8]
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800d4d6:	68b8      	ldr	r0, [r7, #8]
 800d4d8:	f000 f8ab 	bl	800d632 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800d4dc:	68bb      	ldr	r3, [r7, #8]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	695b      	ldr	r3, [r3, #20]
 800d4e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d4e6:	2b40      	cmp	r3, #64	; 0x40
 800d4e8:	bf0c      	ite	eq
 800d4ea:	2301      	moveq	r3, #1
 800d4ec:	2300      	movne	r3, #0
 800d4ee:	b2db      	uxtb	r3, r3
 800d4f0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800d4f2:	68bb      	ldr	r3, [r7, #8]
 800d4f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d4f8:	b2db      	uxtb	r3, r3
 800d4fa:	2b22      	cmp	r3, #34	; 0x22
 800d4fc:	d108      	bne.n	800d510 <UART_DMAError+0x7a>
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	2b00      	cmp	r3, #0
 800d502:	d005      	beq.n	800d510 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800d504:	68bb      	ldr	r3, [r7, #8]
 800d506:	2200      	movs	r2, #0
 800d508:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800d50a:	68b8      	ldr	r0, [r7, #8]
 800d50c:	f000 f8a7 	bl	800d65e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d510:	68bb      	ldr	r3, [r7, #8]
 800d512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d514:	f043 0210 	orr.w	r2, r3, #16
 800d518:	68bb      	ldr	r3, [r7, #8]
 800d51a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d51c:	68b8      	ldr	r0, [r7, #8]
 800d51e:	f7ff ff6d 	bl	800d3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d522:	bf00      	nop
 800d524:	3710      	adds	r7, #16
 800d526:	46bd      	mov	sp, r7
 800d528:	bd80      	pop	{r7, pc}

0800d52a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800d52a:	b580      	push	{r7, lr}
 800d52c:	b084      	sub	sp, #16
 800d52e:	af00      	add	r7, sp, #0
 800d530:	60f8      	str	r0, [r7, #12]
 800d532:	60b9      	str	r1, [r7, #8]
 800d534:	603b      	str	r3, [r7, #0]
 800d536:	4613      	mov	r3, r2
 800d538:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d53a:	e02c      	b.n	800d596 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d53c:	69bb      	ldr	r3, [r7, #24]
 800d53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d542:	d028      	beq.n	800d596 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800d544:	69bb      	ldr	r3, [r7, #24]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d007      	beq.n	800d55a <UART_WaitOnFlagUntilTimeout+0x30>
 800d54a:	f7fc fa9d 	bl	8009a88 <HAL_GetTick>
 800d54e:	4602      	mov	r2, r0
 800d550:	683b      	ldr	r3, [r7, #0]
 800d552:	1ad3      	subs	r3, r2, r3
 800d554:	69ba      	ldr	r2, [r7, #24]
 800d556:	429a      	cmp	r2, r3
 800d558:	d21d      	bcs.n	800d596 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	68da      	ldr	r2, [r3, #12]
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d568:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	695a      	ldr	r2, [r3, #20]
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f022 0201 	bic.w	r2, r2, #1
 800d578:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	2220      	movs	r2, #32
 800d57e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	2220      	movs	r2, #32
 800d586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	2200      	movs	r2, #0
 800d58e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800d592:	2303      	movs	r3, #3
 800d594:	e00f      	b.n	800d5b6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	681a      	ldr	r2, [r3, #0]
 800d59c:	68bb      	ldr	r3, [r7, #8]
 800d59e:	4013      	ands	r3, r2
 800d5a0:	68ba      	ldr	r2, [r7, #8]
 800d5a2:	429a      	cmp	r2, r3
 800d5a4:	bf0c      	ite	eq
 800d5a6:	2301      	moveq	r3, #1
 800d5a8:	2300      	movne	r3, #0
 800d5aa:	b2db      	uxtb	r3, r3
 800d5ac:	461a      	mov	r2, r3
 800d5ae:	79fb      	ldrb	r3, [r7, #7]
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	d0c3      	beq.n	800d53c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d5b4:	2300      	movs	r3, #0
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3710      	adds	r7, #16
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}

0800d5be <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d5be:	b480      	push	{r7}
 800d5c0:	b085      	sub	sp, #20
 800d5c2:	af00      	add	r7, sp, #0
 800d5c4:	60f8      	str	r0, [r7, #12]
 800d5c6:	60b9      	str	r1, [r7, #8]
 800d5c8:	4613      	mov	r3, r2
 800d5ca:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	68ba      	ldr	r2, [r7, #8]
 800d5d0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	88fa      	ldrh	r2, [r7, #6]
 800d5d6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	88fa      	ldrh	r2, [r7, #6]
 800d5dc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	2222      	movs	r2, #34	; 0x22
 800d5e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	68da      	ldr	r2, [r3, #12]
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d602:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	681b      	ldr	r3, [r3, #0]
 800d608:	695a      	ldr	r2, [r3, #20]
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	f042 0201 	orr.w	r2, r2, #1
 800d612:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	68da      	ldr	r2, [r3, #12]
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f042 0220 	orr.w	r2, r2, #32
 800d622:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d624:	2300      	movs	r3, #0
}
 800d626:	4618      	mov	r0, r3
 800d628:	3714      	adds	r7, #20
 800d62a:	46bd      	mov	sp, r7
 800d62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d630:	4770      	bx	lr

0800d632 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d632:	b480      	push	{r7}
 800d634:	b083      	sub	sp, #12
 800d636:	af00      	add	r7, sp, #0
 800d638:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	68da      	ldr	r2, [r3, #12]
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800d648:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2220      	movs	r2, #32
 800d64e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800d652:	bf00      	nop
 800d654:	370c      	adds	r7, #12
 800d656:	46bd      	mov	sp, r7
 800d658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65c:	4770      	bx	lr

0800d65e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d65e:	b480      	push	{r7}
 800d660:	b083      	sub	sp, #12
 800d662:	af00      	add	r7, sp, #0
 800d664:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	68da      	ldr	r2, [r3, #12]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800d674:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	695a      	ldr	r2, [r3, #20]
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	f022 0201 	bic.w	r2, r2, #1
 800d684:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d68a:	2b01      	cmp	r3, #1
 800d68c:	d107      	bne.n	800d69e <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	681b      	ldr	r3, [r3, #0]
 800d692:	68da      	ldr	r2, [r3, #12]
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f022 0210 	bic.w	r2, r2, #16
 800d69c:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	2220      	movs	r2, #32
 800d6a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	2200      	movs	r2, #0
 800d6aa:	631a      	str	r2, [r3, #48]	; 0x30
}
 800d6ac:	bf00      	nop
 800d6ae:	370c      	adds	r7, #12
 800d6b0:	46bd      	mov	sp, r7
 800d6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b6:	4770      	bx	lr

0800d6b8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b084      	sub	sp, #16
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d6c4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	2200      	movs	r2, #0
 800d6ca:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	2200      	movs	r2, #0
 800d6d0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6d2:	68f8      	ldr	r0, [r7, #12]
 800d6d4:	f7ff fe92 	bl	800d3fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6d8:	bf00      	nop
 800d6da:	3710      	adds	r7, #16
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bd80      	pop	{r7, pc}

0800d6e0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800d6e0:	b480      	push	{r7}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	2b21      	cmp	r3, #33	; 0x21
 800d6f2:	d13e      	bne.n	800d772 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d6fc:	d114      	bne.n	800d728 <UART_Transmit_IT+0x48>
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	691b      	ldr	r3, [r3, #16]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d110      	bne.n	800d728 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6a1b      	ldr	r3, [r3, #32]
 800d70a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	881b      	ldrh	r3, [r3, #0]
 800d710:	461a      	mov	r2, r3
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d71a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	6a1b      	ldr	r3, [r3, #32]
 800d720:	1c9a      	adds	r2, r3, #2
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	621a      	str	r2, [r3, #32]
 800d726:	e008      	b.n	800d73a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6a1b      	ldr	r3, [r3, #32]
 800d72c:	1c59      	adds	r1, r3, #1
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	6211      	str	r1, [r2, #32]
 800d732:	781a      	ldrb	r2, [r3, #0]
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800d73e:	b29b      	uxth	r3, r3
 800d740:	3b01      	subs	r3, #1
 800d742:	b29b      	uxth	r3, r3
 800d744:	687a      	ldr	r2, [r7, #4]
 800d746:	4619      	mov	r1, r3
 800d748:	84d1      	strh	r1, [r2, #38]	; 0x26
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d10f      	bne.n	800d76e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	68da      	ldr	r2, [r3, #12]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d75c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	68da      	ldr	r2, [r3, #12]
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d76c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800d76e:	2300      	movs	r3, #0
 800d770:	e000      	b.n	800d774 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800d772:	2302      	movs	r3, #2
  }
}
 800d774:	4618      	mov	r0, r3
 800d776:	3714      	adds	r7, #20
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr

0800d780 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68da      	ldr	r2, [r3, #12]
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d796:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	2220      	movs	r2, #32
 800d79c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f7ff fe17 	bl	800d3d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800d7a6:	2300      	movs	r3, #0
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3708      	adds	r7, #8
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b084      	sub	sp, #16
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d7be:	b2db      	uxtb	r3, r3
 800d7c0:	2b22      	cmp	r3, #34	; 0x22
 800d7c2:	f040 8087 	bne.w	800d8d4 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	689b      	ldr	r3, [r3, #8]
 800d7ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d7ce:	d117      	bne.n	800d800 <UART_Receive_IT+0x50>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	691b      	ldr	r3, [r3, #16]
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d113      	bne.n	800d800 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800d7d8:	2300      	movs	r3, #0
 800d7da:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7e0:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	b29b      	uxth	r3, r3
 800d7ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7ee:	b29a      	uxth	r2, r3
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7f8:	1c9a      	adds	r2, r3, #2
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	629a      	str	r2, [r3, #40]	; 0x28
 800d7fe:	e026      	b.n	800d84e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d804:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800d806:	2300      	movs	r3, #0
 800d808:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	689b      	ldr	r3, [r3, #8]
 800d80e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d812:	d007      	beq.n	800d824 <UART_Receive_IT+0x74>
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	689b      	ldr	r3, [r3, #8]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d10a      	bne.n	800d832 <UART_Receive_IT+0x82>
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	691b      	ldr	r3, [r3, #16]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d106      	bne.n	800d832 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	685b      	ldr	r3, [r3, #4]
 800d82a:	b2da      	uxtb	r2, r3
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	701a      	strb	r2, [r3, #0]
 800d830:	e008      	b.n	800d844 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	b2db      	uxtb	r3, r3
 800d83a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d83e:	b2da      	uxtb	r2, r3
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d848:	1c5a      	adds	r2, r3, #1
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d852:	b29b      	uxth	r3, r3
 800d854:	3b01      	subs	r3, #1
 800d856:	b29b      	uxth	r3, r3
 800d858:	687a      	ldr	r2, [r7, #4]
 800d85a:	4619      	mov	r1, r3
 800d85c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d136      	bne.n	800d8d0 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	68da      	ldr	r2, [r3, #12]
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	f022 0220 	bic.w	r2, r2, #32
 800d870:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	68da      	ldr	r2, [r3, #12]
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800d880:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	695a      	ldr	r2, [r3, #20]
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f022 0201 	bic.w	r2, r2, #1
 800d890:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	2220      	movs	r2, #32
 800d896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d89e:	2b01      	cmp	r3, #1
 800d8a0:	d10e      	bne.n	800d8c0 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	68da      	ldr	r2, [r3, #12]
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f022 0210 	bic.w	r2, r2, #16
 800d8b0:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800d8b6:	4619      	mov	r1, r3
 800d8b8:	6878      	ldr	r0, [r7, #4]
 800d8ba:	f7ff fda9 	bl	800d410 <HAL_UARTEx_RxEventCallback>
 800d8be:	e002      	b.n	800d8c6 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800d8c0:	6878      	ldr	r0, [r7, #4]
 800d8c2:	f7f4 fb99 	bl	8001ff8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	e002      	b.n	800d8d6 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800d8d0:	2300      	movs	r3, #0
 800d8d2:	e000      	b.n	800d8d6 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800d8d4:	2302      	movs	r3, #2
  }
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
	...

0800d8e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e4:	b09f      	sub	sp, #124	; 0x7c
 800d8e6:	af00      	add	r7, sp, #0
 800d8e8:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d8ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	691b      	ldr	r3, [r3, #16]
 800d8f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d8f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d8f6:	68d9      	ldr	r1, [r3, #12]
 800d8f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d8fa:	681a      	ldr	r2, [r3, #0]
 800d8fc:	ea40 0301 	orr.w	r3, r0, r1
 800d900:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d902:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d904:	689a      	ldr	r2, [r3, #8]
 800d906:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d908:	691b      	ldr	r3, [r3, #16]
 800d90a:	431a      	orrs	r2, r3
 800d90c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d90e:	695b      	ldr	r3, [r3, #20]
 800d910:	431a      	orrs	r2, r3
 800d912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d914:	69db      	ldr	r3, [r3, #28]
 800d916:	4313      	orrs	r3, r2
 800d918:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800d91a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	68db      	ldr	r3, [r3, #12]
 800d920:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800d924:	f021 010c 	bic.w	r1, r1, #12
 800d928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d92a:	681a      	ldr	r2, [r3, #0]
 800d92c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d92e:	430b      	orrs	r3, r1
 800d930:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d932:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	695b      	ldr	r3, [r3, #20]
 800d938:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800d93c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d93e:	6999      	ldr	r1, [r3, #24]
 800d940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d942:	681a      	ldr	r2, [r3, #0]
 800d944:	ea40 0301 	orr.w	r3, r0, r1
 800d948:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d94a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d94c:	681a      	ldr	r2, [r3, #0]
 800d94e:	4bc5      	ldr	r3, [pc, #788]	; (800dc64 <UART_SetConfig+0x384>)
 800d950:	429a      	cmp	r2, r3
 800d952:	d004      	beq.n	800d95e <UART_SetConfig+0x7e>
 800d954:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d956:	681a      	ldr	r2, [r3, #0]
 800d958:	4bc3      	ldr	r3, [pc, #780]	; (800dc68 <UART_SetConfig+0x388>)
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d103      	bne.n	800d966 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d95e:	f7fd fbf9 	bl	800b154 <HAL_RCC_GetPCLK2Freq>
 800d962:	6778      	str	r0, [r7, #116]	; 0x74
 800d964:	e002      	b.n	800d96c <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d966:	f7fd fbe1 	bl	800b12c <HAL_RCC_GetPCLK1Freq>
 800d96a:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d96c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d96e:	69db      	ldr	r3, [r3, #28]
 800d970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d974:	f040 80b6 	bne.w	800dae4 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d978:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d97a:	461c      	mov	r4, r3
 800d97c:	f04f 0500 	mov.w	r5, #0
 800d980:	4622      	mov	r2, r4
 800d982:	462b      	mov	r3, r5
 800d984:	1891      	adds	r1, r2, r2
 800d986:	6439      	str	r1, [r7, #64]	; 0x40
 800d988:	415b      	adcs	r3, r3
 800d98a:	647b      	str	r3, [r7, #68]	; 0x44
 800d98c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d990:	1912      	adds	r2, r2, r4
 800d992:	eb45 0303 	adc.w	r3, r5, r3
 800d996:	f04f 0000 	mov.w	r0, #0
 800d99a:	f04f 0100 	mov.w	r1, #0
 800d99e:	00d9      	lsls	r1, r3, #3
 800d9a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d9a4:	00d0      	lsls	r0, r2, #3
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	460b      	mov	r3, r1
 800d9aa:	1911      	adds	r1, r2, r4
 800d9ac:	6639      	str	r1, [r7, #96]	; 0x60
 800d9ae:	416b      	adcs	r3, r5
 800d9b0:	667b      	str	r3, [r7, #100]	; 0x64
 800d9b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d9b4:	685b      	ldr	r3, [r3, #4]
 800d9b6:	461a      	mov	r2, r3
 800d9b8:	f04f 0300 	mov.w	r3, #0
 800d9bc:	1891      	adds	r1, r2, r2
 800d9be:	63b9      	str	r1, [r7, #56]	; 0x38
 800d9c0:	415b      	adcs	r3, r3
 800d9c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d9c4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d9c8:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800d9cc:	f7f3 f95c 	bl	8000c88 <__aeabi_uldivmod>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	460b      	mov	r3, r1
 800d9d4:	4ba5      	ldr	r3, [pc, #660]	; (800dc6c <UART_SetConfig+0x38c>)
 800d9d6:	fba3 2302 	umull	r2, r3, r3, r2
 800d9da:	095b      	lsrs	r3, r3, #5
 800d9dc:	011e      	lsls	r6, r3, #4
 800d9de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d9e0:	461c      	mov	r4, r3
 800d9e2:	f04f 0500 	mov.w	r5, #0
 800d9e6:	4622      	mov	r2, r4
 800d9e8:	462b      	mov	r3, r5
 800d9ea:	1891      	adds	r1, r2, r2
 800d9ec:	6339      	str	r1, [r7, #48]	; 0x30
 800d9ee:	415b      	adcs	r3, r3
 800d9f0:	637b      	str	r3, [r7, #52]	; 0x34
 800d9f2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d9f6:	1912      	adds	r2, r2, r4
 800d9f8:	eb45 0303 	adc.w	r3, r5, r3
 800d9fc:	f04f 0000 	mov.w	r0, #0
 800da00:	f04f 0100 	mov.w	r1, #0
 800da04:	00d9      	lsls	r1, r3, #3
 800da06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800da0a:	00d0      	lsls	r0, r2, #3
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	1911      	adds	r1, r2, r4
 800da12:	65b9      	str	r1, [r7, #88]	; 0x58
 800da14:	416b      	adcs	r3, r5
 800da16:	65fb      	str	r3, [r7, #92]	; 0x5c
 800da18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800da1a:	685b      	ldr	r3, [r3, #4]
 800da1c:	461a      	mov	r2, r3
 800da1e:	f04f 0300 	mov.w	r3, #0
 800da22:	1891      	adds	r1, r2, r2
 800da24:	62b9      	str	r1, [r7, #40]	; 0x28
 800da26:	415b      	adcs	r3, r3
 800da28:	62fb      	str	r3, [r7, #44]	; 0x2c
 800da2a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800da2e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800da32:	f7f3 f929 	bl	8000c88 <__aeabi_uldivmod>
 800da36:	4602      	mov	r2, r0
 800da38:	460b      	mov	r3, r1
 800da3a:	4b8c      	ldr	r3, [pc, #560]	; (800dc6c <UART_SetConfig+0x38c>)
 800da3c:	fba3 1302 	umull	r1, r3, r3, r2
 800da40:	095b      	lsrs	r3, r3, #5
 800da42:	2164      	movs	r1, #100	; 0x64
 800da44:	fb01 f303 	mul.w	r3, r1, r3
 800da48:	1ad3      	subs	r3, r2, r3
 800da4a:	00db      	lsls	r3, r3, #3
 800da4c:	3332      	adds	r3, #50	; 0x32
 800da4e:	4a87      	ldr	r2, [pc, #540]	; (800dc6c <UART_SetConfig+0x38c>)
 800da50:	fba2 2303 	umull	r2, r3, r2, r3
 800da54:	095b      	lsrs	r3, r3, #5
 800da56:	005b      	lsls	r3, r3, #1
 800da58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800da5c:	441e      	add	r6, r3
 800da5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da60:	4618      	mov	r0, r3
 800da62:	f04f 0100 	mov.w	r1, #0
 800da66:	4602      	mov	r2, r0
 800da68:	460b      	mov	r3, r1
 800da6a:	1894      	adds	r4, r2, r2
 800da6c:	623c      	str	r4, [r7, #32]
 800da6e:	415b      	adcs	r3, r3
 800da70:	627b      	str	r3, [r7, #36]	; 0x24
 800da72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800da76:	1812      	adds	r2, r2, r0
 800da78:	eb41 0303 	adc.w	r3, r1, r3
 800da7c:	f04f 0400 	mov.w	r4, #0
 800da80:	f04f 0500 	mov.w	r5, #0
 800da84:	00dd      	lsls	r5, r3, #3
 800da86:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800da8a:	00d4      	lsls	r4, r2, #3
 800da8c:	4622      	mov	r2, r4
 800da8e:	462b      	mov	r3, r5
 800da90:	1814      	adds	r4, r2, r0
 800da92:	653c      	str	r4, [r7, #80]	; 0x50
 800da94:	414b      	adcs	r3, r1
 800da96:	657b      	str	r3, [r7, #84]	; 0x54
 800da98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800da9a:	685b      	ldr	r3, [r3, #4]
 800da9c:	461a      	mov	r2, r3
 800da9e:	f04f 0300 	mov.w	r3, #0
 800daa2:	1891      	adds	r1, r2, r2
 800daa4:	61b9      	str	r1, [r7, #24]
 800daa6:	415b      	adcs	r3, r3
 800daa8:	61fb      	str	r3, [r7, #28]
 800daaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800daae:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800dab2:	f7f3 f8e9 	bl	8000c88 <__aeabi_uldivmod>
 800dab6:	4602      	mov	r2, r0
 800dab8:	460b      	mov	r3, r1
 800daba:	4b6c      	ldr	r3, [pc, #432]	; (800dc6c <UART_SetConfig+0x38c>)
 800dabc:	fba3 1302 	umull	r1, r3, r3, r2
 800dac0:	095b      	lsrs	r3, r3, #5
 800dac2:	2164      	movs	r1, #100	; 0x64
 800dac4:	fb01 f303 	mul.w	r3, r1, r3
 800dac8:	1ad3      	subs	r3, r2, r3
 800daca:	00db      	lsls	r3, r3, #3
 800dacc:	3332      	adds	r3, #50	; 0x32
 800dace:	4a67      	ldr	r2, [pc, #412]	; (800dc6c <UART_SetConfig+0x38c>)
 800dad0:	fba2 2303 	umull	r2, r3, r2, r3
 800dad4:	095b      	lsrs	r3, r3, #5
 800dad6:	f003 0207 	and.w	r2, r3, #7
 800dada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4432      	add	r2, r6
 800dae0:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800dae2:	e0b9      	b.n	800dc58 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dae4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dae6:	461c      	mov	r4, r3
 800dae8:	f04f 0500 	mov.w	r5, #0
 800daec:	4622      	mov	r2, r4
 800daee:	462b      	mov	r3, r5
 800daf0:	1891      	adds	r1, r2, r2
 800daf2:	6139      	str	r1, [r7, #16]
 800daf4:	415b      	adcs	r3, r3
 800daf6:	617b      	str	r3, [r7, #20]
 800daf8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dafc:	1912      	adds	r2, r2, r4
 800dafe:	eb45 0303 	adc.w	r3, r5, r3
 800db02:	f04f 0000 	mov.w	r0, #0
 800db06:	f04f 0100 	mov.w	r1, #0
 800db0a:	00d9      	lsls	r1, r3, #3
 800db0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800db10:	00d0      	lsls	r0, r2, #3
 800db12:	4602      	mov	r2, r0
 800db14:	460b      	mov	r3, r1
 800db16:	eb12 0804 	adds.w	r8, r2, r4
 800db1a:	eb43 0905 	adc.w	r9, r3, r5
 800db1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db20:	685b      	ldr	r3, [r3, #4]
 800db22:	4618      	mov	r0, r3
 800db24:	f04f 0100 	mov.w	r1, #0
 800db28:	f04f 0200 	mov.w	r2, #0
 800db2c:	f04f 0300 	mov.w	r3, #0
 800db30:	008b      	lsls	r3, r1, #2
 800db32:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800db36:	0082      	lsls	r2, r0, #2
 800db38:	4640      	mov	r0, r8
 800db3a:	4649      	mov	r1, r9
 800db3c:	f7f3 f8a4 	bl	8000c88 <__aeabi_uldivmod>
 800db40:	4602      	mov	r2, r0
 800db42:	460b      	mov	r3, r1
 800db44:	4b49      	ldr	r3, [pc, #292]	; (800dc6c <UART_SetConfig+0x38c>)
 800db46:	fba3 2302 	umull	r2, r3, r3, r2
 800db4a:	095b      	lsrs	r3, r3, #5
 800db4c:	011e      	lsls	r6, r3, #4
 800db4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800db50:	4618      	mov	r0, r3
 800db52:	f04f 0100 	mov.w	r1, #0
 800db56:	4602      	mov	r2, r0
 800db58:	460b      	mov	r3, r1
 800db5a:	1894      	adds	r4, r2, r2
 800db5c:	60bc      	str	r4, [r7, #8]
 800db5e:	415b      	adcs	r3, r3
 800db60:	60fb      	str	r3, [r7, #12]
 800db62:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800db66:	1812      	adds	r2, r2, r0
 800db68:	eb41 0303 	adc.w	r3, r1, r3
 800db6c:	f04f 0400 	mov.w	r4, #0
 800db70:	f04f 0500 	mov.w	r5, #0
 800db74:	00dd      	lsls	r5, r3, #3
 800db76:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800db7a:	00d4      	lsls	r4, r2, #3
 800db7c:	4622      	mov	r2, r4
 800db7e:	462b      	mov	r3, r5
 800db80:	1814      	adds	r4, r2, r0
 800db82:	64bc      	str	r4, [r7, #72]	; 0x48
 800db84:	414b      	adcs	r3, r1
 800db86:	64fb      	str	r3, [r7, #76]	; 0x4c
 800db88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800db8a:	685b      	ldr	r3, [r3, #4]
 800db8c:	4618      	mov	r0, r3
 800db8e:	f04f 0100 	mov.w	r1, #0
 800db92:	f04f 0200 	mov.w	r2, #0
 800db96:	f04f 0300 	mov.w	r3, #0
 800db9a:	008b      	lsls	r3, r1, #2
 800db9c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800dba0:	0082      	lsls	r2, r0, #2
 800dba2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800dba6:	f7f3 f86f 	bl	8000c88 <__aeabi_uldivmod>
 800dbaa:	4602      	mov	r2, r0
 800dbac:	460b      	mov	r3, r1
 800dbae:	4b2f      	ldr	r3, [pc, #188]	; (800dc6c <UART_SetConfig+0x38c>)
 800dbb0:	fba3 1302 	umull	r1, r3, r3, r2
 800dbb4:	095b      	lsrs	r3, r3, #5
 800dbb6:	2164      	movs	r1, #100	; 0x64
 800dbb8:	fb01 f303 	mul.w	r3, r1, r3
 800dbbc:	1ad3      	subs	r3, r2, r3
 800dbbe:	011b      	lsls	r3, r3, #4
 800dbc0:	3332      	adds	r3, #50	; 0x32
 800dbc2:	4a2a      	ldr	r2, [pc, #168]	; (800dc6c <UART_SetConfig+0x38c>)
 800dbc4:	fba2 2303 	umull	r2, r3, r2, r3
 800dbc8:	095b      	lsrs	r3, r3, #5
 800dbca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dbce:	441e      	add	r6, r3
 800dbd0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	f04f 0100 	mov.w	r1, #0
 800dbd8:	4602      	mov	r2, r0
 800dbda:	460b      	mov	r3, r1
 800dbdc:	1894      	adds	r4, r2, r2
 800dbde:	603c      	str	r4, [r7, #0]
 800dbe0:	415b      	adcs	r3, r3
 800dbe2:	607b      	str	r3, [r7, #4]
 800dbe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dbe8:	1812      	adds	r2, r2, r0
 800dbea:	eb41 0303 	adc.w	r3, r1, r3
 800dbee:	f04f 0400 	mov.w	r4, #0
 800dbf2:	f04f 0500 	mov.w	r5, #0
 800dbf6:	00dd      	lsls	r5, r3, #3
 800dbf8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800dbfc:	00d4      	lsls	r4, r2, #3
 800dbfe:	4622      	mov	r2, r4
 800dc00:	462b      	mov	r3, r5
 800dc02:	eb12 0a00 	adds.w	sl, r2, r0
 800dc06:	eb43 0b01 	adc.w	fp, r3, r1
 800dc0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc0c:	685b      	ldr	r3, [r3, #4]
 800dc0e:	4618      	mov	r0, r3
 800dc10:	f04f 0100 	mov.w	r1, #0
 800dc14:	f04f 0200 	mov.w	r2, #0
 800dc18:	f04f 0300 	mov.w	r3, #0
 800dc1c:	008b      	lsls	r3, r1, #2
 800dc1e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800dc22:	0082      	lsls	r2, r0, #2
 800dc24:	4650      	mov	r0, sl
 800dc26:	4659      	mov	r1, fp
 800dc28:	f7f3 f82e 	bl	8000c88 <__aeabi_uldivmod>
 800dc2c:	4602      	mov	r2, r0
 800dc2e:	460b      	mov	r3, r1
 800dc30:	4b0e      	ldr	r3, [pc, #56]	; (800dc6c <UART_SetConfig+0x38c>)
 800dc32:	fba3 1302 	umull	r1, r3, r3, r2
 800dc36:	095b      	lsrs	r3, r3, #5
 800dc38:	2164      	movs	r1, #100	; 0x64
 800dc3a:	fb01 f303 	mul.w	r3, r1, r3
 800dc3e:	1ad3      	subs	r3, r2, r3
 800dc40:	011b      	lsls	r3, r3, #4
 800dc42:	3332      	adds	r3, #50	; 0x32
 800dc44:	4a09      	ldr	r2, [pc, #36]	; (800dc6c <UART_SetConfig+0x38c>)
 800dc46:	fba2 2303 	umull	r2, r3, r2, r3
 800dc4a:	095b      	lsrs	r3, r3, #5
 800dc4c:	f003 020f 	and.w	r2, r3, #15
 800dc50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	4432      	add	r2, r6
 800dc56:	609a      	str	r2, [r3, #8]
}
 800dc58:	bf00      	nop
 800dc5a:	377c      	adds	r7, #124	; 0x7c
 800dc5c:	46bd      	mov	sp, r7
 800dc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc62:	bf00      	nop
 800dc64:	40011000 	.word	0x40011000
 800dc68:	40011400 	.word	0x40011400
 800dc6c:	51eb851f 	.word	0x51eb851f

0800dc70 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 800dc70:	b480      	push	{r7}
 800dc72:	b085      	sub	sp, #20
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	681a      	ldr	r2, [r3, #0]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc88:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800dc8a:	68fa      	ldr	r2, [r7, #12]
 800dc8c:	4b20      	ldr	r3, [pc, #128]	; (800dd10 <FSMC_NORSRAM_Init+0xa0>)
 800dc8e:	4013      	ands	r3, r2
 800dc90:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800dc9a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800dca0:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800dca6:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 800dcac:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800dcb2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800dcb4:	683b      	ldr	r3, [r7, #0]
 800dcb6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800dcb8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 800dcbe:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800dcc4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800dcca:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 800dcd0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800dcd2:	683b      	ldr	r3, [r7, #0]
 800dcd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800dcd6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800dcd8:	683b      	ldr	r3, [r7, #0]
 800dcda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 800dcdc:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	4313      	orrs	r3, r2
 800dce2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800dce4:	683b      	ldr	r3, [r7, #0]
 800dce6:	689b      	ldr	r3, [r3, #8]
 800dce8:	2b08      	cmp	r3, #8
 800dcea:	d103      	bne.n	800dcf4 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800dcec:	68fb      	ldr	r3, [r7, #12]
 800dcee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcf2:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	681a      	ldr	r2, [r3, #0]
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	68f9      	ldr	r1, [r7, #12]
 800dcfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800dd00:	2300      	movs	r3, #0
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3714      	adds	r7, #20
 800dd06:	46bd      	mov	sp, r7
 800dd08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0c:	4770      	bx	lr
 800dd0e:	bf00      	nop
 800dd10:	fff00080 	.word	0xfff00080

0800dd14 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800dd14:	b480      	push	{r7}
 800dd16:	b087      	sub	sp, #28
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	60f8      	str	r0, [r7, #12]
 800dd1c:	60b9      	str	r1, [r7, #8]
 800dd1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 800dd20:	2300      	movs	r3, #0
 800dd22:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	1c5a      	adds	r2, r3, #1
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd2e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 800dd30:	697b      	ldr	r3, [r7, #20]
 800dd32:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800dd36:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800dd38:	68bb      	ldr	r3, [r7, #8]
 800dd3a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	685b      	ldr	r3, [r3, #4]
 800dd40:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800dd42:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800dd4a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800dd52:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800dd54:	68bb      	ldr	r3, [r7, #8]
 800dd56:	691b      	ldr	r3, [r3, #16]
 800dd58:	3b01      	subs	r3, #1
 800dd5a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800dd5c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800dd5e:	68bb      	ldr	r3, [r7, #8]
 800dd60:	695b      	ldr	r3, [r3, #20]
 800dd62:	3b02      	subs	r3, #2
 800dd64:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800dd66:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800dd6c:	4313      	orrs	r3, r2
 800dd6e:	697a      	ldr	r2, [r7, #20]
 800dd70:	4313      	orrs	r3, r2
 800dd72:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	1c5a      	adds	r2, r3, #1
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	6979      	ldr	r1, [r7, #20]
 800dd7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 800dd80:	2300      	movs	r3, #0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	371c      	adds	r7, #28
 800dd86:	46bd      	mov	sp, r7
 800dd88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd8c:	4770      	bx	lr
	...

0800dd90 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b087      	sub	sp, #28
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	60f8      	str	r0, [r7, #12]
 800dd98:	60b9      	str	r1, [r7, #8]
 800dd9a:	607a      	str	r2, [r7, #4]
 800dd9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 800dd9e:	2300      	movs	r3, #0
 800dda0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800dda2:	683b      	ldr	r3, [r7, #0]
 800dda4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dda8:	d122      	bne.n	800ddf0 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800ddaa:	68fb      	ldr	r3, [r7, #12]
 800ddac:	687a      	ldr	r2, [r7, #4]
 800ddae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddb2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800ddb4:	697a      	ldr	r2, [r7, #20]
 800ddb6:	4b15      	ldr	r3, [pc, #84]	; (800de0c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800ddb8:	4013      	ands	r3, r2
 800ddba:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ddbc:	68bb      	ldr	r3, [r7, #8]
 800ddbe:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 800ddc0:	68bb      	ldr	r3, [r7, #8]
 800ddc2:	685b      	ldr	r3, [r3, #4]
 800ddc4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ddc6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	689b      	ldr	r3, [r3, #8]
 800ddcc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 800ddce:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	68db      	ldr	r3, [r3, #12]
 800ddd4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800ddd6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800ddd8:	68bb      	ldr	r3, [r7, #8]
 800ddda:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 800dddc:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800ddde:	697a      	ldr	r2, [r7, #20]
 800dde0:	4313      	orrs	r3, r2
 800dde2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	687a      	ldr	r2, [r7, #4]
 800dde8:	6979      	ldr	r1, [r7, #20]
 800ddea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ddee:	e005      	b.n	800ddfc <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	687a      	ldr	r2, [r7, #4]
 800ddf4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800ddf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800ddfc:	2300      	movs	r3, #0
}
 800ddfe:	4618      	mov	r0, r3
 800de00:	371c      	adds	r7, #28
 800de02:	46bd      	mov	sp, r7
 800de04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de08:	4770      	bx	lr
 800de0a:	bf00      	nop
 800de0c:	cff00000 	.word	0xcff00000

0800de10 <__errno>:
 800de10:	4b01      	ldr	r3, [pc, #4]	; (800de18 <__errno+0x8>)
 800de12:	6818      	ldr	r0, [r3, #0]
 800de14:	4770      	bx	lr
 800de16:	bf00      	nop
 800de18:	200005e8 	.word	0x200005e8

0800de1c <__libc_init_array>:
 800de1c:	b570      	push	{r4, r5, r6, lr}
 800de1e:	4d0d      	ldr	r5, [pc, #52]	; (800de54 <__libc_init_array+0x38>)
 800de20:	4c0d      	ldr	r4, [pc, #52]	; (800de58 <__libc_init_array+0x3c>)
 800de22:	1b64      	subs	r4, r4, r5
 800de24:	10a4      	asrs	r4, r4, #2
 800de26:	2600      	movs	r6, #0
 800de28:	42a6      	cmp	r6, r4
 800de2a:	d109      	bne.n	800de40 <__libc_init_array+0x24>
 800de2c:	4d0b      	ldr	r5, [pc, #44]	; (800de5c <__libc_init_array+0x40>)
 800de2e:	4c0c      	ldr	r4, [pc, #48]	; (800de60 <__libc_init_array+0x44>)
 800de30:	f004 fed8 	bl	8012be4 <_init>
 800de34:	1b64      	subs	r4, r4, r5
 800de36:	10a4      	asrs	r4, r4, #2
 800de38:	2600      	movs	r6, #0
 800de3a:	42a6      	cmp	r6, r4
 800de3c:	d105      	bne.n	800de4a <__libc_init_array+0x2e>
 800de3e:	bd70      	pop	{r4, r5, r6, pc}
 800de40:	f855 3b04 	ldr.w	r3, [r5], #4
 800de44:	4798      	blx	r3
 800de46:	3601      	adds	r6, #1
 800de48:	e7ee      	b.n	800de28 <__libc_init_array+0xc>
 800de4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800de4e:	4798      	blx	r3
 800de50:	3601      	adds	r6, #1
 800de52:	e7f2      	b.n	800de3a <__libc_init_array+0x1e>
 800de54:	08017950 	.word	0x08017950
 800de58:	08017950 	.word	0x08017950
 800de5c:	08017950 	.word	0x08017950
 800de60:	08017954 	.word	0x08017954

0800de64 <memcpy>:
 800de64:	440a      	add	r2, r1
 800de66:	4291      	cmp	r1, r2
 800de68:	f100 33ff 	add.w	r3, r0, #4294967295
 800de6c:	d100      	bne.n	800de70 <memcpy+0xc>
 800de6e:	4770      	bx	lr
 800de70:	b510      	push	{r4, lr}
 800de72:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de76:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de7a:	4291      	cmp	r1, r2
 800de7c:	d1f9      	bne.n	800de72 <memcpy+0xe>
 800de7e:	bd10      	pop	{r4, pc}

0800de80 <memset>:
 800de80:	4402      	add	r2, r0
 800de82:	4603      	mov	r3, r0
 800de84:	4293      	cmp	r3, r2
 800de86:	d100      	bne.n	800de8a <memset+0xa>
 800de88:	4770      	bx	lr
 800de8a:	f803 1b01 	strb.w	r1, [r3], #1
 800de8e:	e7f9      	b.n	800de84 <memset+0x4>

0800de90 <__cvt>:
 800de90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800de94:	ec55 4b10 	vmov	r4, r5, d0
 800de98:	2d00      	cmp	r5, #0
 800de9a:	460e      	mov	r6, r1
 800de9c:	4619      	mov	r1, r3
 800de9e:	462b      	mov	r3, r5
 800dea0:	bfbb      	ittet	lt
 800dea2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800dea6:	461d      	movlt	r5, r3
 800dea8:	2300      	movge	r3, #0
 800deaa:	232d      	movlt	r3, #45	; 0x2d
 800deac:	700b      	strb	r3, [r1, #0]
 800deae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800deb0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800deb4:	4691      	mov	r9, r2
 800deb6:	f023 0820 	bic.w	r8, r3, #32
 800deba:	bfbc      	itt	lt
 800debc:	4622      	movlt	r2, r4
 800debe:	4614      	movlt	r4, r2
 800dec0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dec4:	d005      	beq.n	800ded2 <__cvt+0x42>
 800dec6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800deca:	d100      	bne.n	800dece <__cvt+0x3e>
 800decc:	3601      	adds	r6, #1
 800dece:	2102      	movs	r1, #2
 800ded0:	e000      	b.n	800ded4 <__cvt+0x44>
 800ded2:	2103      	movs	r1, #3
 800ded4:	ab03      	add	r3, sp, #12
 800ded6:	9301      	str	r3, [sp, #4]
 800ded8:	ab02      	add	r3, sp, #8
 800deda:	9300      	str	r3, [sp, #0]
 800dedc:	ec45 4b10 	vmov	d0, r4, r5
 800dee0:	4653      	mov	r3, sl
 800dee2:	4632      	mov	r2, r6
 800dee4:	f001 fdb4 	bl	800fa50 <_dtoa_r>
 800dee8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800deec:	4607      	mov	r7, r0
 800deee:	d102      	bne.n	800def6 <__cvt+0x66>
 800def0:	f019 0f01 	tst.w	r9, #1
 800def4:	d022      	beq.n	800df3c <__cvt+0xac>
 800def6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800defa:	eb07 0906 	add.w	r9, r7, r6
 800defe:	d110      	bne.n	800df22 <__cvt+0x92>
 800df00:	783b      	ldrb	r3, [r7, #0]
 800df02:	2b30      	cmp	r3, #48	; 0x30
 800df04:	d10a      	bne.n	800df1c <__cvt+0x8c>
 800df06:	2200      	movs	r2, #0
 800df08:	2300      	movs	r3, #0
 800df0a:	4620      	mov	r0, r4
 800df0c:	4629      	mov	r1, r5
 800df0e:	f7f2 fddb 	bl	8000ac8 <__aeabi_dcmpeq>
 800df12:	b918      	cbnz	r0, 800df1c <__cvt+0x8c>
 800df14:	f1c6 0601 	rsb	r6, r6, #1
 800df18:	f8ca 6000 	str.w	r6, [sl]
 800df1c:	f8da 3000 	ldr.w	r3, [sl]
 800df20:	4499      	add	r9, r3
 800df22:	2200      	movs	r2, #0
 800df24:	2300      	movs	r3, #0
 800df26:	4620      	mov	r0, r4
 800df28:	4629      	mov	r1, r5
 800df2a:	f7f2 fdcd 	bl	8000ac8 <__aeabi_dcmpeq>
 800df2e:	b108      	cbz	r0, 800df34 <__cvt+0xa4>
 800df30:	f8cd 900c 	str.w	r9, [sp, #12]
 800df34:	2230      	movs	r2, #48	; 0x30
 800df36:	9b03      	ldr	r3, [sp, #12]
 800df38:	454b      	cmp	r3, r9
 800df3a:	d307      	bcc.n	800df4c <__cvt+0xbc>
 800df3c:	9b03      	ldr	r3, [sp, #12]
 800df3e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df40:	1bdb      	subs	r3, r3, r7
 800df42:	4638      	mov	r0, r7
 800df44:	6013      	str	r3, [r2, #0]
 800df46:	b004      	add	sp, #16
 800df48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df4c:	1c59      	adds	r1, r3, #1
 800df4e:	9103      	str	r1, [sp, #12]
 800df50:	701a      	strb	r2, [r3, #0]
 800df52:	e7f0      	b.n	800df36 <__cvt+0xa6>

0800df54 <__exponent>:
 800df54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800df56:	4603      	mov	r3, r0
 800df58:	2900      	cmp	r1, #0
 800df5a:	bfb8      	it	lt
 800df5c:	4249      	neglt	r1, r1
 800df5e:	f803 2b02 	strb.w	r2, [r3], #2
 800df62:	bfb4      	ite	lt
 800df64:	222d      	movlt	r2, #45	; 0x2d
 800df66:	222b      	movge	r2, #43	; 0x2b
 800df68:	2909      	cmp	r1, #9
 800df6a:	7042      	strb	r2, [r0, #1]
 800df6c:	dd2a      	ble.n	800dfc4 <__exponent+0x70>
 800df6e:	f10d 0407 	add.w	r4, sp, #7
 800df72:	46a4      	mov	ip, r4
 800df74:	270a      	movs	r7, #10
 800df76:	46a6      	mov	lr, r4
 800df78:	460a      	mov	r2, r1
 800df7a:	fb91 f6f7 	sdiv	r6, r1, r7
 800df7e:	fb07 1516 	mls	r5, r7, r6, r1
 800df82:	3530      	adds	r5, #48	; 0x30
 800df84:	2a63      	cmp	r2, #99	; 0x63
 800df86:	f104 34ff 	add.w	r4, r4, #4294967295
 800df8a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800df8e:	4631      	mov	r1, r6
 800df90:	dcf1      	bgt.n	800df76 <__exponent+0x22>
 800df92:	3130      	adds	r1, #48	; 0x30
 800df94:	f1ae 0502 	sub.w	r5, lr, #2
 800df98:	f804 1c01 	strb.w	r1, [r4, #-1]
 800df9c:	1c44      	adds	r4, r0, #1
 800df9e:	4629      	mov	r1, r5
 800dfa0:	4561      	cmp	r1, ip
 800dfa2:	d30a      	bcc.n	800dfba <__exponent+0x66>
 800dfa4:	f10d 0209 	add.w	r2, sp, #9
 800dfa8:	eba2 020e 	sub.w	r2, r2, lr
 800dfac:	4565      	cmp	r5, ip
 800dfae:	bf88      	it	hi
 800dfb0:	2200      	movhi	r2, #0
 800dfb2:	4413      	add	r3, r2
 800dfb4:	1a18      	subs	r0, r3, r0
 800dfb6:	b003      	add	sp, #12
 800dfb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfbe:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dfc2:	e7ed      	b.n	800dfa0 <__exponent+0x4c>
 800dfc4:	2330      	movs	r3, #48	; 0x30
 800dfc6:	3130      	adds	r1, #48	; 0x30
 800dfc8:	7083      	strb	r3, [r0, #2]
 800dfca:	70c1      	strb	r1, [r0, #3]
 800dfcc:	1d03      	adds	r3, r0, #4
 800dfce:	e7f1      	b.n	800dfb4 <__exponent+0x60>

0800dfd0 <_printf_float>:
 800dfd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd4:	ed2d 8b02 	vpush	{d8}
 800dfd8:	b08d      	sub	sp, #52	; 0x34
 800dfda:	460c      	mov	r4, r1
 800dfdc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dfe0:	4616      	mov	r6, r2
 800dfe2:	461f      	mov	r7, r3
 800dfe4:	4605      	mov	r5, r0
 800dfe6:	f002 fe8f 	bl	8010d08 <_localeconv_r>
 800dfea:	f8d0 a000 	ldr.w	sl, [r0]
 800dfee:	4650      	mov	r0, sl
 800dff0:	f7f2 f8ee 	bl	80001d0 <strlen>
 800dff4:	2300      	movs	r3, #0
 800dff6:	930a      	str	r3, [sp, #40]	; 0x28
 800dff8:	6823      	ldr	r3, [r4, #0]
 800dffa:	9305      	str	r3, [sp, #20]
 800dffc:	f8d8 3000 	ldr.w	r3, [r8]
 800e000:	f894 b018 	ldrb.w	fp, [r4, #24]
 800e004:	3307      	adds	r3, #7
 800e006:	f023 0307 	bic.w	r3, r3, #7
 800e00a:	f103 0208 	add.w	r2, r3, #8
 800e00e:	f8c8 2000 	str.w	r2, [r8]
 800e012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e016:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e01a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e01e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e022:	9307      	str	r3, [sp, #28]
 800e024:	f8cd 8018 	str.w	r8, [sp, #24]
 800e028:	ee08 0a10 	vmov	s16, r0
 800e02c:	4b9f      	ldr	r3, [pc, #636]	; (800e2ac <_printf_float+0x2dc>)
 800e02e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e032:	f04f 32ff 	mov.w	r2, #4294967295
 800e036:	f7f2 fd79 	bl	8000b2c <__aeabi_dcmpun>
 800e03a:	bb88      	cbnz	r0, 800e0a0 <_printf_float+0xd0>
 800e03c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e040:	4b9a      	ldr	r3, [pc, #616]	; (800e2ac <_printf_float+0x2dc>)
 800e042:	f04f 32ff 	mov.w	r2, #4294967295
 800e046:	f7f2 fd53 	bl	8000af0 <__aeabi_dcmple>
 800e04a:	bb48      	cbnz	r0, 800e0a0 <_printf_float+0xd0>
 800e04c:	2200      	movs	r2, #0
 800e04e:	2300      	movs	r3, #0
 800e050:	4640      	mov	r0, r8
 800e052:	4649      	mov	r1, r9
 800e054:	f7f2 fd42 	bl	8000adc <__aeabi_dcmplt>
 800e058:	b110      	cbz	r0, 800e060 <_printf_float+0x90>
 800e05a:	232d      	movs	r3, #45	; 0x2d
 800e05c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e060:	4b93      	ldr	r3, [pc, #588]	; (800e2b0 <_printf_float+0x2e0>)
 800e062:	4894      	ldr	r0, [pc, #592]	; (800e2b4 <_printf_float+0x2e4>)
 800e064:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800e068:	bf94      	ite	ls
 800e06a:	4698      	movls	r8, r3
 800e06c:	4680      	movhi	r8, r0
 800e06e:	2303      	movs	r3, #3
 800e070:	6123      	str	r3, [r4, #16]
 800e072:	9b05      	ldr	r3, [sp, #20]
 800e074:	f023 0204 	bic.w	r2, r3, #4
 800e078:	6022      	str	r2, [r4, #0]
 800e07a:	f04f 0900 	mov.w	r9, #0
 800e07e:	9700      	str	r7, [sp, #0]
 800e080:	4633      	mov	r3, r6
 800e082:	aa0b      	add	r2, sp, #44	; 0x2c
 800e084:	4621      	mov	r1, r4
 800e086:	4628      	mov	r0, r5
 800e088:	f000 f9d8 	bl	800e43c <_printf_common>
 800e08c:	3001      	adds	r0, #1
 800e08e:	f040 8090 	bne.w	800e1b2 <_printf_float+0x1e2>
 800e092:	f04f 30ff 	mov.w	r0, #4294967295
 800e096:	b00d      	add	sp, #52	; 0x34
 800e098:	ecbd 8b02 	vpop	{d8}
 800e09c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0a0:	4642      	mov	r2, r8
 800e0a2:	464b      	mov	r3, r9
 800e0a4:	4640      	mov	r0, r8
 800e0a6:	4649      	mov	r1, r9
 800e0a8:	f7f2 fd40 	bl	8000b2c <__aeabi_dcmpun>
 800e0ac:	b140      	cbz	r0, 800e0c0 <_printf_float+0xf0>
 800e0ae:	464b      	mov	r3, r9
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	bfbc      	itt	lt
 800e0b4:	232d      	movlt	r3, #45	; 0x2d
 800e0b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800e0ba:	487f      	ldr	r0, [pc, #508]	; (800e2b8 <_printf_float+0x2e8>)
 800e0bc:	4b7f      	ldr	r3, [pc, #508]	; (800e2bc <_printf_float+0x2ec>)
 800e0be:	e7d1      	b.n	800e064 <_printf_float+0x94>
 800e0c0:	6863      	ldr	r3, [r4, #4]
 800e0c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800e0c6:	9206      	str	r2, [sp, #24]
 800e0c8:	1c5a      	adds	r2, r3, #1
 800e0ca:	d13f      	bne.n	800e14c <_printf_float+0x17c>
 800e0cc:	2306      	movs	r3, #6
 800e0ce:	6063      	str	r3, [r4, #4]
 800e0d0:	9b05      	ldr	r3, [sp, #20]
 800e0d2:	6861      	ldr	r1, [r4, #4]
 800e0d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800e0d8:	2300      	movs	r3, #0
 800e0da:	9303      	str	r3, [sp, #12]
 800e0dc:	ab0a      	add	r3, sp, #40	; 0x28
 800e0de:	e9cd b301 	strd	fp, r3, [sp, #4]
 800e0e2:	ab09      	add	r3, sp, #36	; 0x24
 800e0e4:	ec49 8b10 	vmov	d0, r8, r9
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	6022      	str	r2, [r4, #0]
 800e0ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e0f0:	4628      	mov	r0, r5
 800e0f2:	f7ff fecd 	bl	800de90 <__cvt>
 800e0f6:	9b06      	ldr	r3, [sp, #24]
 800e0f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e0fa:	2b47      	cmp	r3, #71	; 0x47
 800e0fc:	4680      	mov	r8, r0
 800e0fe:	d108      	bne.n	800e112 <_printf_float+0x142>
 800e100:	1cc8      	adds	r0, r1, #3
 800e102:	db02      	blt.n	800e10a <_printf_float+0x13a>
 800e104:	6863      	ldr	r3, [r4, #4]
 800e106:	4299      	cmp	r1, r3
 800e108:	dd41      	ble.n	800e18e <_printf_float+0x1be>
 800e10a:	f1ab 0b02 	sub.w	fp, fp, #2
 800e10e:	fa5f fb8b 	uxtb.w	fp, fp
 800e112:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e116:	d820      	bhi.n	800e15a <_printf_float+0x18a>
 800e118:	3901      	subs	r1, #1
 800e11a:	465a      	mov	r2, fp
 800e11c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e120:	9109      	str	r1, [sp, #36]	; 0x24
 800e122:	f7ff ff17 	bl	800df54 <__exponent>
 800e126:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e128:	1813      	adds	r3, r2, r0
 800e12a:	2a01      	cmp	r2, #1
 800e12c:	4681      	mov	r9, r0
 800e12e:	6123      	str	r3, [r4, #16]
 800e130:	dc02      	bgt.n	800e138 <_printf_float+0x168>
 800e132:	6822      	ldr	r2, [r4, #0]
 800e134:	07d2      	lsls	r2, r2, #31
 800e136:	d501      	bpl.n	800e13c <_printf_float+0x16c>
 800e138:	3301      	adds	r3, #1
 800e13a:	6123      	str	r3, [r4, #16]
 800e13c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e140:	2b00      	cmp	r3, #0
 800e142:	d09c      	beq.n	800e07e <_printf_float+0xae>
 800e144:	232d      	movs	r3, #45	; 0x2d
 800e146:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e14a:	e798      	b.n	800e07e <_printf_float+0xae>
 800e14c:	9a06      	ldr	r2, [sp, #24]
 800e14e:	2a47      	cmp	r2, #71	; 0x47
 800e150:	d1be      	bne.n	800e0d0 <_printf_float+0x100>
 800e152:	2b00      	cmp	r3, #0
 800e154:	d1bc      	bne.n	800e0d0 <_printf_float+0x100>
 800e156:	2301      	movs	r3, #1
 800e158:	e7b9      	b.n	800e0ce <_printf_float+0xfe>
 800e15a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800e15e:	d118      	bne.n	800e192 <_printf_float+0x1c2>
 800e160:	2900      	cmp	r1, #0
 800e162:	6863      	ldr	r3, [r4, #4]
 800e164:	dd0b      	ble.n	800e17e <_printf_float+0x1ae>
 800e166:	6121      	str	r1, [r4, #16]
 800e168:	b913      	cbnz	r3, 800e170 <_printf_float+0x1a0>
 800e16a:	6822      	ldr	r2, [r4, #0]
 800e16c:	07d0      	lsls	r0, r2, #31
 800e16e:	d502      	bpl.n	800e176 <_printf_float+0x1a6>
 800e170:	3301      	adds	r3, #1
 800e172:	440b      	add	r3, r1
 800e174:	6123      	str	r3, [r4, #16]
 800e176:	65a1      	str	r1, [r4, #88]	; 0x58
 800e178:	f04f 0900 	mov.w	r9, #0
 800e17c:	e7de      	b.n	800e13c <_printf_float+0x16c>
 800e17e:	b913      	cbnz	r3, 800e186 <_printf_float+0x1b6>
 800e180:	6822      	ldr	r2, [r4, #0]
 800e182:	07d2      	lsls	r2, r2, #31
 800e184:	d501      	bpl.n	800e18a <_printf_float+0x1ba>
 800e186:	3302      	adds	r3, #2
 800e188:	e7f4      	b.n	800e174 <_printf_float+0x1a4>
 800e18a:	2301      	movs	r3, #1
 800e18c:	e7f2      	b.n	800e174 <_printf_float+0x1a4>
 800e18e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800e192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e194:	4299      	cmp	r1, r3
 800e196:	db05      	blt.n	800e1a4 <_printf_float+0x1d4>
 800e198:	6823      	ldr	r3, [r4, #0]
 800e19a:	6121      	str	r1, [r4, #16]
 800e19c:	07d8      	lsls	r0, r3, #31
 800e19e:	d5ea      	bpl.n	800e176 <_printf_float+0x1a6>
 800e1a0:	1c4b      	adds	r3, r1, #1
 800e1a2:	e7e7      	b.n	800e174 <_printf_float+0x1a4>
 800e1a4:	2900      	cmp	r1, #0
 800e1a6:	bfd4      	ite	le
 800e1a8:	f1c1 0202 	rsble	r2, r1, #2
 800e1ac:	2201      	movgt	r2, #1
 800e1ae:	4413      	add	r3, r2
 800e1b0:	e7e0      	b.n	800e174 <_printf_float+0x1a4>
 800e1b2:	6823      	ldr	r3, [r4, #0]
 800e1b4:	055a      	lsls	r2, r3, #21
 800e1b6:	d407      	bmi.n	800e1c8 <_printf_float+0x1f8>
 800e1b8:	6923      	ldr	r3, [r4, #16]
 800e1ba:	4642      	mov	r2, r8
 800e1bc:	4631      	mov	r1, r6
 800e1be:	4628      	mov	r0, r5
 800e1c0:	47b8      	blx	r7
 800e1c2:	3001      	adds	r0, #1
 800e1c4:	d12c      	bne.n	800e220 <_printf_float+0x250>
 800e1c6:	e764      	b.n	800e092 <_printf_float+0xc2>
 800e1c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800e1cc:	f240 80e0 	bls.w	800e390 <_printf_float+0x3c0>
 800e1d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	f7f2 fc76 	bl	8000ac8 <__aeabi_dcmpeq>
 800e1dc:	2800      	cmp	r0, #0
 800e1de:	d034      	beq.n	800e24a <_printf_float+0x27a>
 800e1e0:	4a37      	ldr	r2, [pc, #220]	; (800e2c0 <_printf_float+0x2f0>)
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	4631      	mov	r1, r6
 800e1e6:	4628      	mov	r0, r5
 800e1e8:	47b8      	blx	r7
 800e1ea:	3001      	adds	r0, #1
 800e1ec:	f43f af51 	beq.w	800e092 <_printf_float+0xc2>
 800e1f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e1f4:	429a      	cmp	r2, r3
 800e1f6:	db02      	blt.n	800e1fe <_printf_float+0x22e>
 800e1f8:	6823      	ldr	r3, [r4, #0]
 800e1fa:	07d8      	lsls	r0, r3, #31
 800e1fc:	d510      	bpl.n	800e220 <_printf_float+0x250>
 800e1fe:	ee18 3a10 	vmov	r3, s16
 800e202:	4652      	mov	r2, sl
 800e204:	4631      	mov	r1, r6
 800e206:	4628      	mov	r0, r5
 800e208:	47b8      	blx	r7
 800e20a:	3001      	adds	r0, #1
 800e20c:	f43f af41 	beq.w	800e092 <_printf_float+0xc2>
 800e210:	f04f 0800 	mov.w	r8, #0
 800e214:	f104 091a 	add.w	r9, r4, #26
 800e218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e21a:	3b01      	subs	r3, #1
 800e21c:	4543      	cmp	r3, r8
 800e21e:	dc09      	bgt.n	800e234 <_printf_float+0x264>
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	079b      	lsls	r3, r3, #30
 800e224:	f100 8105 	bmi.w	800e432 <_printf_float+0x462>
 800e228:	68e0      	ldr	r0, [r4, #12]
 800e22a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e22c:	4298      	cmp	r0, r3
 800e22e:	bfb8      	it	lt
 800e230:	4618      	movlt	r0, r3
 800e232:	e730      	b.n	800e096 <_printf_float+0xc6>
 800e234:	2301      	movs	r3, #1
 800e236:	464a      	mov	r2, r9
 800e238:	4631      	mov	r1, r6
 800e23a:	4628      	mov	r0, r5
 800e23c:	47b8      	blx	r7
 800e23e:	3001      	adds	r0, #1
 800e240:	f43f af27 	beq.w	800e092 <_printf_float+0xc2>
 800e244:	f108 0801 	add.w	r8, r8, #1
 800e248:	e7e6      	b.n	800e218 <_printf_float+0x248>
 800e24a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	dc39      	bgt.n	800e2c4 <_printf_float+0x2f4>
 800e250:	4a1b      	ldr	r2, [pc, #108]	; (800e2c0 <_printf_float+0x2f0>)
 800e252:	2301      	movs	r3, #1
 800e254:	4631      	mov	r1, r6
 800e256:	4628      	mov	r0, r5
 800e258:	47b8      	blx	r7
 800e25a:	3001      	adds	r0, #1
 800e25c:	f43f af19 	beq.w	800e092 <_printf_float+0xc2>
 800e260:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e264:	4313      	orrs	r3, r2
 800e266:	d102      	bne.n	800e26e <_printf_float+0x29e>
 800e268:	6823      	ldr	r3, [r4, #0]
 800e26a:	07d9      	lsls	r1, r3, #31
 800e26c:	d5d8      	bpl.n	800e220 <_printf_float+0x250>
 800e26e:	ee18 3a10 	vmov	r3, s16
 800e272:	4652      	mov	r2, sl
 800e274:	4631      	mov	r1, r6
 800e276:	4628      	mov	r0, r5
 800e278:	47b8      	blx	r7
 800e27a:	3001      	adds	r0, #1
 800e27c:	f43f af09 	beq.w	800e092 <_printf_float+0xc2>
 800e280:	f04f 0900 	mov.w	r9, #0
 800e284:	f104 0a1a 	add.w	sl, r4, #26
 800e288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e28a:	425b      	negs	r3, r3
 800e28c:	454b      	cmp	r3, r9
 800e28e:	dc01      	bgt.n	800e294 <_printf_float+0x2c4>
 800e290:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e292:	e792      	b.n	800e1ba <_printf_float+0x1ea>
 800e294:	2301      	movs	r3, #1
 800e296:	4652      	mov	r2, sl
 800e298:	4631      	mov	r1, r6
 800e29a:	4628      	mov	r0, r5
 800e29c:	47b8      	blx	r7
 800e29e:	3001      	adds	r0, #1
 800e2a0:	f43f aef7 	beq.w	800e092 <_printf_float+0xc2>
 800e2a4:	f109 0901 	add.w	r9, r9, #1
 800e2a8:	e7ee      	b.n	800e288 <_printf_float+0x2b8>
 800e2aa:	bf00      	nop
 800e2ac:	7fefffff 	.word	0x7fefffff
 800e2b0:	08017454 	.word	0x08017454
 800e2b4:	08017458 	.word	0x08017458
 800e2b8:	08017460 	.word	0x08017460
 800e2bc:	0801745c 	.word	0x0801745c
 800e2c0:	08017464 	.word	0x08017464
 800e2c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e2c8:	429a      	cmp	r2, r3
 800e2ca:	bfa8      	it	ge
 800e2cc:	461a      	movge	r2, r3
 800e2ce:	2a00      	cmp	r2, #0
 800e2d0:	4691      	mov	r9, r2
 800e2d2:	dc37      	bgt.n	800e344 <_printf_float+0x374>
 800e2d4:	f04f 0b00 	mov.w	fp, #0
 800e2d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e2dc:	f104 021a 	add.w	r2, r4, #26
 800e2e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e2e2:	9305      	str	r3, [sp, #20]
 800e2e4:	eba3 0309 	sub.w	r3, r3, r9
 800e2e8:	455b      	cmp	r3, fp
 800e2ea:	dc33      	bgt.n	800e354 <_printf_float+0x384>
 800e2ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	db3b      	blt.n	800e36c <_printf_float+0x39c>
 800e2f4:	6823      	ldr	r3, [r4, #0]
 800e2f6:	07da      	lsls	r2, r3, #31
 800e2f8:	d438      	bmi.n	800e36c <_printf_float+0x39c>
 800e2fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2fc:	9b05      	ldr	r3, [sp, #20]
 800e2fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e300:	1ad3      	subs	r3, r2, r3
 800e302:	eba2 0901 	sub.w	r9, r2, r1
 800e306:	4599      	cmp	r9, r3
 800e308:	bfa8      	it	ge
 800e30a:	4699      	movge	r9, r3
 800e30c:	f1b9 0f00 	cmp.w	r9, #0
 800e310:	dc35      	bgt.n	800e37e <_printf_float+0x3ae>
 800e312:	f04f 0800 	mov.w	r8, #0
 800e316:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e31a:	f104 0a1a 	add.w	sl, r4, #26
 800e31e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e322:	1a9b      	subs	r3, r3, r2
 800e324:	eba3 0309 	sub.w	r3, r3, r9
 800e328:	4543      	cmp	r3, r8
 800e32a:	f77f af79 	ble.w	800e220 <_printf_float+0x250>
 800e32e:	2301      	movs	r3, #1
 800e330:	4652      	mov	r2, sl
 800e332:	4631      	mov	r1, r6
 800e334:	4628      	mov	r0, r5
 800e336:	47b8      	blx	r7
 800e338:	3001      	adds	r0, #1
 800e33a:	f43f aeaa 	beq.w	800e092 <_printf_float+0xc2>
 800e33e:	f108 0801 	add.w	r8, r8, #1
 800e342:	e7ec      	b.n	800e31e <_printf_float+0x34e>
 800e344:	4613      	mov	r3, r2
 800e346:	4631      	mov	r1, r6
 800e348:	4642      	mov	r2, r8
 800e34a:	4628      	mov	r0, r5
 800e34c:	47b8      	blx	r7
 800e34e:	3001      	adds	r0, #1
 800e350:	d1c0      	bne.n	800e2d4 <_printf_float+0x304>
 800e352:	e69e      	b.n	800e092 <_printf_float+0xc2>
 800e354:	2301      	movs	r3, #1
 800e356:	4631      	mov	r1, r6
 800e358:	4628      	mov	r0, r5
 800e35a:	9205      	str	r2, [sp, #20]
 800e35c:	47b8      	blx	r7
 800e35e:	3001      	adds	r0, #1
 800e360:	f43f ae97 	beq.w	800e092 <_printf_float+0xc2>
 800e364:	9a05      	ldr	r2, [sp, #20]
 800e366:	f10b 0b01 	add.w	fp, fp, #1
 800e36a:	e7b9      	b.n	800e2e0 <_printf_float+0x310>
 800e36c:	ee18 3a10 	vmov	r3, s16
 800e370:	4652      	mov	r2, sl
 800e372:	4631      	mov	r1, r6
 800e374:	4628      	mov	r0, r5
 800e376:	47b8      	blx	r7
 800e378:	3001      	adds	r0, #1
 800e37a:	d1be      	bne.n	800e2fa <_printf_float+0x32a>
 800e37c:	e689      	b.n	800e092 <_printf_float+0xc2>
 800e37e:	9a05      	ldr	r2, [sp, #20]
 800e380:	464b      	mov	r3, r9
 800e382:	4442      	add	r2, r8
 800e384:	4631      	mov	r1, r6
 800e386:	4628      	mov	r0, r5
 800e388:	47b8      	blx	r7
 800e38a:	3001      	adds	r0, #1
 800e38c:	d1c1      	bne.n	800e312 <_printf_float+0x342>
 800e38e:	e680      	b.n	800e092 <_printf_float+0xc2>
 800e390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e392:	2a01      	cmp	r2, #1
 800e394:	dc01      	bgt.n	800e39a <_printf_float+0x3ca>
 800e396:	07db      	lsls	r3, r3, #31
 800e398:	d538      	bpl.n	800e40c <_printf_float+0x43c>
 800e39a:	2301      	movs	r3, #1
 800e39c:	4642      	mov	r2, r8
 800e39e:	4631      	mov	r1, r6
 800e3a0:	4628      	mov	r0, r5
 800e3a2:	47b8      	blx	r7
 800e3a4:	3001      	adds	r0, #1
 800e3a6:	f43f ae74 	beq.w	800e092 <_printf_float+0xc2>
 800e3aa:	ee18 3a10 	vmov	r3, s16
 800e3ae:	4652      	mov	r2, sl
 800e3b0:	4631      	mov	r1, r6
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	47b8      	blx	r7
 800e3b6:	3001      	adds	r0, #1
 800e3b8:	f43f ae6b 	beq.w	800e092 <_printf_float+0xc2>
 800e3bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e3c0:	2200      	movs	r2, #0
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	f7f2 fb80 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3c8:	b9d8      	cbnz	r0, 800e402 <_printf_float+0x432>
 800e3ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3cc:	f108 0201 	add.w	r2, r8, #1
 800e3d0:	3b01      	subs	r3, #1
 800e3d2:	4631      	mov	r1, r6
 800e3d4:	4628      	mov	r0, r5
 800e3d6:	47b8      	blx	r7
 800e3d8:	3001      	adds	r0, #1
 800e3da:	d10e      	bne.n	800e3fa <_printf_float+0x42a>
 800e3dc:	e659      	b.n	800e092 <_printf_float+0xc2>
 800e3de:	2301      	movs	r3, #1
 800e3e0:	4652      	mov	r2, sl
 800e3e2:	4631      	mov	r1, r6
 800e3e4:	4628      	mov	r0, r5
 800e3e6:	47b8      	blx	r7
 800e3e8:	3001      	adds	r0, #1
 800e3ea:	f43f ae52 	beq.w	800e092 <_printf_float+0xc2>
 800e3ee:	f108 0801 	add.w	r8, r8, #1
 800e3f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3f4:	3b01      	subs	r3, #1
 800e3f6:	4543      	cmp	r3, r8
 800e3f8:	dcf1      	bgt.n	800e3de <_printf_float+0x40e>
 800e3fa:	464b      	mov	r3, r9
 800e3fc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e400:	e6dc      	b.n	800e1bc <_printf_float+0x1ec>
 800e402:	f04f 0800 	mov.w	r8, #0
 800e406:	f104 0a1a 	add.w	sl, r4, #26
 800e40a:	e7f2      	b.n	800e3f2 <_printf_float+0x422>
 800e40c:	2301      	movs	r3, #1
 800e40e:	4642      	mov	r2, r8
 800e410:	e7df      	b.n	800e3d2 <_printf_float+0x402>
 800e412:	2301      	movs	r3, #1
 800e414:	464a      	mov	r2, r9
 800e416:	4631      	mov	r1, r6
 800e418:	4628      	mov	r0, r5
 800e41a:	47b8      	blx	r7
 800e41c:	3001      	adds	r0, #1
 800e41e:	f43f ae38 	beq.w	800e092 <_printf_float+0xc2>
 800e422:	f108 0801 	add.w	r8, r8, #1
 800e426:	68e3      	ldr	r3, [r4, #12]
 800e428:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e42a:	1a5b      	subs	r3, r3, r1
 800e42c:	4543      	cmp	r3, r8
 800e42e:	dcf0      	bgt.n	800e412 <_printf_float+0x442>
 800e430:	e6fa      	b.n	800e228 <_printf_float+0x258>
 800e432:	f04f 0800 	mov.w	r8, #0
 800e436:	f104 0919 	add.w	r9, r4, #25
 800e43a:	e7f4      	b.n	800e426 <_printf_float+0x456>

0800e43c <_printf_common>:
 800e43c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e440:	4616      	mov	r6, r2
 800e442:	4699      	mov	r9, r3
 800e444:	688a      	ldr	r2, [r1, #8]
 800e446:	690b      	ldr	r3, [r1, #16]
 800e448:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e44c:	4293      	cmp	r3, r2
 800e44e:	bfb8      	it	lt
 800e450:	4613      	movlt	r3, r2
 800e452:	6033      	str	r3, [r6, #0]
 800e454:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e458:	4607      	mov	r7, r0
 800e45a:	460c      	mov	r4, r1
 800e45c:	b10a      	cbz	r2, 800e462 <_printf_common+0x26>
 800e45e:	3301      	adds	r3, #1
 800e460:	6033      	str	r3, [r6, #0]
 800e462:	6823      	ldr	r3, [r4, #0]
 800e464:	0699      	lsls	r1, r3, #26
 800e466:	bf42      	ittt	mi
 800e468:	6833      	ldrmi	r3, [r6, #0]
 800e46a:	3302      	addmi	r3, #2
 800e46c:	6033      	strmi	r3, [r6, #0]
 800e46e:	6825      	ldr	r5, [r4, #0]
 800e470:	f015 0506 	ands.w	r5, r5, #6
 800e474:	d106      	bne.n	800e484 <_printf_common+0x48>
 800e476:	f104 0a19 	add.w	sl, r4, #25
 800e47a:	68e3      	ldr	r3, [r4, #12]
 800e47c:	6832      	ldr	r2, [r6, #0]
 800e47e:	1a9b      	subs	r3, r3, r2
 800e480:	42ab      	cmp	r3, r5
 800e482:	dc26      	bgt.n	800e4d2 <_printf_common+0x96>
 800e484:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e488:	1e13      	subs	r3, r2, #0
 800e48a:	6822      	ldr	r2, [r4, #0]
 800e48c:	bf18      	it	ne
 800e48e:	2301      	movne	r3, #1
 800e490:	0692      	lsls	r2, r2, #26
 800e492:	d42b      	bmi.n	800e4ec <_printf_common+0xb0>
 800e494:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e498:	4649      	mov	r1, r9
 800e49a:	4638      	mov	r0, r7
 800e49c:	47c0      	blx	r8
 800e49e:	3001      	adds	r0, #1
 800e4a0:	d01e      	beq.n	800e4e0 <_printf_common+0xa4>
 800e4a2:	6823      	ldr	r3, [r4, #0]
 800e4a4:	68e5      	ldr	r5, [r4, #12]
 800e4a6:	6832      	ldr	r2, [r6, #0]
 800e4a8:	f003 0306 	and.w	r3, r3, #6
 800e4ac:	2b04      	cmp	r3, #4
 800e4ae:	bf08      	it	eq
 800e4b0:	1aad      	subeq	r5, r5, r2
 800e4b2:	68a3      	ldr	r3, [r4, #8]
 800e4b4:	6922      	ldr	r2, [r4, #16]
 800e4b6:	bf0c      	ite	eq
 800e4b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e4bc:	2500      	movne	r5, #0
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	bfc4      	itt	gt
 800e4c2:	1a9b      	subgt	r3, r3, r2
 800e4c4:	18ed      	addgt	r5, r5, r3
 800e4c6:	2600      	movs	r6, #0
 800e4c8:	341a      	adds	r4, #26
 800e4ca:	42b5      	cmp	r5, r6
 800e4cc:	d11a      	bne.n	800e504 <_printf_common+0xc8>
 800e4ce:	2000      	movs	r0, #0
 800e4d0:	e008      	b.n	800e4e4 <_printf_common+0xa8>
 800e4d2:	2301      	movs	r3, #1
 800e4d4:	4652      	mov	r2, sl
 800e4d6:	4649      	mov	r1, r9
 800e4d8:	4638      	mov	r0, r7
 800e4da:	47c0      	blx	r8
 800e4dc:	3001      	adds	r0, #1
 800e4de:	d103      	bne.n	800e4e8 <_printf_common+0xac>
 800e4e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4e8:	3501      	adds	r5, #1
 800e4ea:	e7c6      	b.n	800e47a <_printf_common+0x3e>
 800e4ec:	18e1      	adds	r1, r4, r3
 800e4ee:	1c5a      	adds	r2, r3, #1
 800e4f0:	2030      	movs	r0, #48	; 0x30
 800e4f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e4f6:	4422      	add	r2, r4
 800e4f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e4fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e500:	3302      	adds	r3, #2
 800e502:	e7c7      	b.n	800e494 <_printf_common+0x58>
 800e504:	2301      	movs	r3, #1
 800e506:	4622      	mov	r2, r4
 800e508:	4649      	mov	r1, r9
 800e50a:	4638      	mov	r0, r7
 800e50c:	47c0      	blx	r8
 800e50e:	3001      	adds	r0, #1
 800e510:	d0e6      	beq.n	800e4e0 <_printf_common+0xa4>
 800e512:	3601      	adds	r6, #1
 800e514:	e7d9      	b.n	800e4ca <_printf_common+0x8e>
	...

0800e518 <_printf_i>:
 800e518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e51c:	460c      	mov	r4, r1
 800e51e:	4691      	mov	r9, r2
 800e520:	7e27      	ldrb	r7, [r4, #24]
 800e522:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e524:	2f78      	cmp	r7, #120	; 0x78
 800e526:	4680      	mov	r8, r0
 800e528:	469a      	mov	sl, r3
 800e52a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e52e:	d807      	bhi.n	800e540 <_printf_i+0x28>
 800e530:	2f62      	cmp	r7, #98	; 0x62
 800e532:	d80a      	bhi.n	800e54a <_printf_i+0x32>
 800e534:	2f00      	cmp	r7, #0
 800e536:	f000 80d8 	beq.w	800e6ea <_printf_i+0x1d2>
 800e53a:	2f58      	cmp	r7, #88	; 0x58
 800e53c:	f000 80a3 	beq.w	800e686 <_printf_i+0x16e>
 800e540:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e544:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e548:	e03a      	b.n	800e5c0 <_printf_i+0xa8>
 800e54a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e54e:	2b15      	cmp	r3, #21
 800e550:	d8f6      	bhi.n	800e540 <_printf_i+0x28>
 800e552:	a001      	add	r0, pc, #4	; (adr r0, 800e558 <_printf_i+0x40>)
 800e554:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800e558:	0800e5b1 	.word	0x0800e5b1
 800e55c:	0800e5c5 	.word	0x0800e5c5
 800e560:	0800e541 	.word	0x0800e541
 800e564:	0800e541 	.word	0x0800e541
 800e568:	0800e541 	.word	0x0800e541
 800e56c:	0800e541 	.word	0x0800e541
 800e570:	0800e5c5 	.word	0x0800e5c5
 800e574:	0800e541 	.word	0x0800e541
 800e578:	0800e541 	.word	0x0800e541
 800e57c:	0800e541 	.word	0x0800e541
 800e580:	0800e541 	.word	0x0800e541
 800e584:	0800e6d1 	.word	0x0800e6d1
 800e588:	0800e5f5 	.word	0x0800e5f5
 800e58c:	0800e6b3 	.word	0x0800e6b3
 800e590:	0800e541 	.word	0x0800e541
 800e594:	0800e541 	.word	0x0800e541
 800e598:	0800e6f3 	.word	0x0800e6f3
 800e59c:	0800e541 	.word	0x0800e541
 800e5a0:	0800e5f5 	.word	0x0800e5f5
 800e5a4:	0800e541 	.word	0x0800e541
 800e5a8:	0800e541 	.word	0x0800e541
 800e5ac:	0800e6bb 	.word	0x0800e6bb
 800e5b0:	680b      	ldr	r3, [r1, #0]
 800e5b2:	1d1a      	adds	r2, r3, #4
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	600a      	str	r2, [r1, #0]
 800e5b8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800e5bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e5c0:	2301      	movs	r3, #1
 800e5c2:	e0a3      	b.n	800e70c <_printf_i+0x1f4>
 800e5c4:	6825      	ldr	r5, [r4, #0]
 800e5c6:	6808      	ldr	r0, [r1, #0]
 800e5c8:	062e      	lsls	r6, r5, #24
 800e5ca:	f100 0304 	add.w	r3, r0, #4
 800e5ce:	d50a      	bpl.n	800e5e6 <_printf_i+0xce>
 800e5d0:	6805      	ldr	r5, [r0, #0]
 800e5d2:	600b      	str	r3, [r1, #0]
 800e5d4:	2d00      	cmp	r5, #0
 800e5d6:	da03      	bge.n	800e5e0 <_printf_i+0xc8>
 800e5d8:	232d      	movs	r3, #45	; 0x2d
 800e5da:	426d      	negs	r5, r5
 800e5dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5e0:	485e      	ldr	r0, [pc, #376]	; (800e75c <_printf_i+0x244>)
 800e5e2:	230a      	movs	r3, #10
 800e5e4:	e019      	b.n	800e61a <_printf_i+0x102>
 800e5e6:	f015 0f40 	tst.w	r5, #64	; 0x40
 800e5ea:	6805      	ldr	r5, [r0, #0]
 800e5ec:	600b      	str	r3, [r1, #0]
 800e5ee:	bf18      	it	ne
 800e5f0:	b22d      	sxthne	r5, r5
 800e5f2:	e7ef      	b.n	800e5d4 <_printf_i+0xbc>
 800e5f4:	680b      	ldr	r3, [r1, #0]
 800e5f6:	6825      	ldr	r5, [r4, #0]
 800e5f8:	1d18      	adds	r0, r3, #4
 800e5fa:	6008      	str	r0, [r1, #0]
 800e5fc:	0628      	lsls	r0, r5, #24
 800e5fe:	d501      	bpl.n	800e604 <_printf_i+0xec>
 800e600:	681d      	ldr	r5, [r3, #0]
 800e602:	e002      	b.n	800e60a <_printf_i+0xf2>
 800e604:	0669      	lsls	r1, r5, #25
 800e606:	d5fb      	bpl.n	800e600 <_printf_i+0xe8>
 800e608:	881d      	ldrh	r5, [r3, #0]
 800e60a:	4854      	ldr	r0, [pc, #336]	; (800e75c <_printf_i+0x244>)
 800e60c:	2f6f      	cmp	r7, #111	; 0x6f
 800e60e:	bf0c      	ite	eq
 800e610:	2308      	moveq	r3, #8
 800e612:	230a      	movne	r3, #10
 800e614:	2100      	movs	r1, #0
 800e616:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e61a:	6866      	ldr	r6, [r4, #4]
 800e61c:	60a6      	str	r6, [r4, #8]
 800e61e:	2e00      	cmp	r6, #0
 800e620:	bfa2      	ittt	ge
 800e622:	6821      	ldrge	r1, [r4, #0]
 800e624:	f021 0104 	bicge.w	r1, r1, #4
 800e628:	6021      	strge	r1, [r4, #0]
 800e62a:	b90d      	cbnz	r5, 800e630 <_printf_i+0x118>
 800e62c:	2e00      	cmp	r6, #0
 800e62e:	d04d      	beq.n	800e6cc <_printf_i+0x1b4>
 800e630:	4616      	mov	r6, r2
 800e632:	fbb5 f1f3 	udiv	r1, r5, r3
 800e636:	fb03 5711 	mls	r7, r3, r1, r5
 800e63a:	5dc7      	ldrb	r7, [r0, r7]
 800e63c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e640:	462f      	mov	r7, r5
 800e642:	42bb      	cmp	r3, r7
 800e644:	460d      	mov	r5, r1
 800e646:	d9f4      	bls.n	800e632 <_printf_i+0x11a>
 800e648:	2b08      	cmp	r3, #8
 800e64a:	d10b      	bne.n	800e664 <_printf_i+0x14c>
 800e64c:	6823      	ldr	r3, [r4, #0]
 800e64e:	07df      	lsls	r7, r3, #31
 800e650:	d508      	bpl.n	800e664 <_printf_i+0x14c>
 800e652:	6923      	ldr	r3, [r4, #16]
 800e654:	6861      	ldr	r1, [r4, #4]
 800e656:	4299      	cmp	r1, r3
 800e658:	bfde      	ittt	le
 800e65a:	2330      	movle	r3, #48	; 0x30
 800e65c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e660:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e664:	1b92      	subs	r2, r2, r6
 800e666:	6122      	str	r2, [r4, #16]
 800e668:	f8cd a000 	str.w	sl, [sp]
 800e66c:	464b      	mov	r3, r9
 800e66e:	aa03      	add	r2, sp, #12
 800e670:	4621      	mov	r1, r4
 800e672:	4640      	mov	r0, r8
 800e674:	f7ff fee2 	bl	800e43c <_printf_common>
 800e678:	3001      	adds	r0, #1
 800e67a:	d14c      	bne.n	800e716 <_printf_i+0x1fe>
 800e67c:	f04f 30ff 	mov.w	r0, #4294967295
 800e680:	b004      	add	sp, #16
 800e682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e686:	4835      	ldr	r0, [pc, #212]	; (800e75c <_printf_i+0x244>)
 800e688:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800e68c:	6823      	ldr	r3, [r4, #0]
 800e68e:	680e      	ldr	r6, [r1, #0]
 800e690:	061f      	lsls	r7, r3, #24
 800e692:	f856 5b04 	ldr.w	r5, [r6], #4
 800e696:	600e      	str	r6, [r1, #0]
 800e698:	d514      	bpl.n	800e6c4 <_printf_i+0x1ac>
 800e69a:	07d9      	lsls	r1, r3, #31
 800e69c:	bf44      	itt	mi
 800e69e:	f043 0320 	orrmi.w	r3, r3, #32
 800e6a2:	6023      	strmi	r3, [r4, #0]
 800e6a4:	b91d      	cbnz	r5, 800e6ae <_printf_i+0x196>
 800e6a6:	6823      	ldr	r3, [r4, #0]
 800e6a8:	f023 0320 	bic.w	r3, r3, #32
 800e6ac:	6023      	str	r3, [r4, #0]
 800e6ae:	2310      	movs	r3, #16
 800e6b0:	e7b0      	b.n	800e614 <_printf_i+0xfc>
 800e6b2:	6823      	ldr	r3, [r4, #0]
 800e6b4:	f043 0320 	orr.w	r3, r3, #32
 800e6b8:	6023      	str	r3, [r4, #0]
 800e6ba:	2378      	movs	r3, #120	; 0x78
 800e6bc:	4828      	ldr	r0, [pc, #160]	; (800e760 <_printf_i+0x248>)
 800e6be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e6c2:	e7e3      	b.n	800e68c <_printf_i+0x174>
 800e6c4:	065e      	lsls	r6, r3, #25
 800e6c6:	bf48      	it	mi
 800e6c8:	b2ad      	uxthmi	r5, r5
 800e6ca:	e7e6      	b.n	800e69a <_printf_i+0x182>
 800e6cc:	4616      	mov	r6, r2
 800e6ce:	e7bb      	b.n	800e648 <_printf_i+0x130>
 800e6d0:	680b      	ldr	r3, [r1, #0]
 800e6d2:	6826      	ldr	r6, [r4, #0]
 800e6d4:	6960      	ldr	r0, [r4, #20]
 800e6d6:	1d1d      	adds	r5, r3, #4
 800e6d8:	600d      	str	r5, [r1, #0]
 800e6da:	0635      	lsls	r5, r6, #24
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	d501      	bpl.n	800e6e4 <_printf_i+0x1cc>
 800e6e0:	6018      	str	r0, [r3, #0]
 800e6e2:	e002      	b.n	800e6ea <_printf_i+0x1d2>
 800e6e4:	0671      	lsls	r1, r6, #25
 800e6e6:	d5fb      	bpl.n	800e6e0 <_printf_i+0x1c8>
 800e6e8:	8018      	strh	r0, [r3, #0]
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	6123      	str	r3, [r4, #16]
 800e6ee:	4616      	mov	r6, r2
 800e6f0:	e7ba      	b.n	800e668 <_printf_i+0x150>
 800e6f2:	680b      	ldr	r3, [r1, #0]
 800e6f4:	1d1a      	adds	r2, r3, #4
 800e6f6:	600a      	str	r2, [r1, #0]
 800e6f8:	681e      	ldr	r6, [r3, #0]
 800e6fa:	6862      	ldr	r2, [r4, #4]
 800e6fc:	2100      	movs	r1, #0
 800e6fe:	4630      	mov	r0, r6
 800e700:	f7f1 fd6e 	bl	80001e0 <memchr>
 800e704:	b108      	cbz	r0, 800e70a <_printf_i+0x1f2>
 800e706:	1b80      	subs	r0, r0, r6
 800e708:	6060      	str	r0, [r4, #4]
 800e70a:	6863      	ldr	r3, [r4, #4]
 800e70c:	6123      	str	r3, [r4, #16]
 800e70e:	2300      	movs	r3, #0
 800e710:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e714:	e7a8      	b.n	800e668 <_printf_i+0x150>
 800e716:	6923      	ldr	r3, [r4, #16]
 800e718:	4632      	mov	r2, r6
 800e71a:	4649      	mov	r1, r9
 800e71c:	4640      	mov	r0, r8
 800e71e:	47d0      	blx	sl
 800e720:	3001      	adds	r0, #1
 800e722:	d0ab      	beq.n	800e67c <_printf_i+0x164>
 800e724:	6823      	ldr	r3, [r4, #0]
 800e726:	079b      	lsls	r3, r3, #30
 800e728:	d413      	bmi.n	800e752 <_printf_i+0x23a>
 800e72a:	68e0      	ldr	r0, [r4, #12]
 800e72c:	9b03      	ldr	r3, [sp, #12]
 800e72e:	4298      	cmp	r0, r3
 800e730:	bfb8      	it	lt
 800e732:	4618      	movlt	r0, r3
 800e734:	e7a4      	b.n	800e680 <_printf_i+0x168>
 800e736:	2301      	movs	r3, #1
 800e738:	4632      	mov	r2, r6
 800e73a:	4649      	mov	r1, r9
 800e73c:	4640      	mov	r0, r8
 800e73e:	47d0      	blx	sl
 800e740:	3001      	adds	r0, #1
 800e742:	d09b      	beq.n	800e67c <_printf_i+0x164>
 800e744:	3501      	adds	r5, #1
 800e746:	68e3      	ldr	r3, [r4, #12]
 800e748:	9903      	ldr	r1, [sp, #12]
 800e74a:	1a5b      	subs	r3, r3, r1
 800e74c:	42ab      	cmp	r3, r5
 800e74e:	dcf2      	bgt.n	800e736 <_printf_i+0x21e>
 800e750:	e7eb      	b.n	800e72a <_printf_i+0x212>
 800e752:	2500      	movs	r5, #0
 800e754:	f104 0619 	add.w	r6, r4, #25
 800e758:	e7f5      	b.n	800e746 <_printf_i+0x22e>
 800e75a:	bf00      	nop
 800e75c:	08017466 	.word	0x08017466
 800e760:	08017477 	.word	0x08017477

0800e764 <_scanf_float>:
 800e764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e768:	b087      	sub	sp, #28
 800e76a:	4617      	mov	r7, r2
 800e76c:	9303      	str	r3, [sp, #12]
 800e76e:	688b      	ldr	r3, [r1, #8]
 800e770:	1e5a      	subs	r2, r3, #1
 800e772:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e776:	bf83      	ittte	hi
 800e778:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e77c:	195b      	addhi	r3, r3, r5
 800e77e:	9302      	strhi	r3, [sp, #8]
 800e780:	2300      	movls	r3, #0
 800e782:	bf86      	itte	hi
 800e784:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e788:	608b      	strhi	r3, [r1, #8]
 800e78a:	9302      	strls	r3, [sp, #8]
 800e78c:	680b      	ldr	r3, [r1, #0]
 800e78e:	468b      	mov	fp, r1
 800e790:	2500      	movs	r5, #0
 800e792:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e796:	f84b 3b1c 	str.w	r3, [fp], #28
 800e79a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e79e:	4680      	mov	r8, r0
 800e7a0:	460c      	mov	r4, r1
 800e7a2:	465e      	mov	r6, fp
 800e7a4:	46aa      	mov	sl, r5
 800e7a6:	46a9      	mov	r9, r5
 800e7a8:	9501      	str	r5, [sp, #4]
 800e7aa:	68a2      	ldr	r2, [r4, #8]
 800e7ac:	b152      	cbz	r2, 800e7c4 <_scanf_float+0x60>
 800e7ae:	683b      	ldr	r3, [r7, #0]
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	2b4e      	cmp	r3, #78	; 0x4e
 800e7b4:	d864      	bhi.n	800e880 <_scanf_float+0x11c>
 800e7b6:	2b40      	cmp	r3, #64	; 0x40
 800e7b8:	d83c      	bhi.n	800e834 <_scanf_float+0xd0>
 800e7ba:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e7be:	b2c8      	uxtb	r0, r1
 800e7c0:	280e      	cmp	r0, #14
 800e7c2:	d93a      	bls.n	800e83a <_scanf_float+0xd6>
 800e7c4:	f1b9 0f00 	cmp.w	r9, #0
 800e7c8:	d003      	beq.n	800e7d2 <_scanf_float+0x6e>
 800e7ca:	6823      	ldr	r3, [r4, #0]
 800e7cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e7d0:	6023      	str	r3, [r4, #0]
 800e7d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e7d6:	f1ba 0f01 	cmp.w	sl, #1
 800e7da:	f200 8113 	bhi.w	800ea04 <_scanf_float+0x2a0>
 800e7de:	455e      	cmp	r6, fp
 800e7e0:	f200 8105 	bhi.w	800e9ee <_scanf_float+0x28a>
 800e7e4:	2501      	movs	r5, #1
 800e7e6:	4628      	mov	r0, r5
 800e7e8:	b007      	add	sp, #28
 800e7ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ee:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e7f2:	2a0d      	cmp	r2, #13
 800e7f4:	d8e6      	bhi.n	800e7c4 <_scanf_float+0x60>
 800e7f6:	a101      	add	r1, pc, #4	; (adr r1, 800e7fc <_scanf_float+0x98>)
 800e7f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e7fc:	0800e93b 	.word	0x0800e93b
 800e800:	0800e7c5 	.word	0x0800e7c5
 800e804:	0800e7c5 	.word	0x0800e7c5
 800e808:	0800e7c5 	.word	0x0800e7c5
 800e80c:	0800e99b 	.word	0x0800e99b
 800e810:	0800e973 	.word	0x0800e973
 800e814:	0800e7c5 	.word	0x0800e7c5
 800e818:	0800e7c5 	.word	0x0800e7c5
 800e81c:	0800e949 	.word	0x0800e949
 800e820:	0800e7c5 	.word	0x0800e7c5
 800e824:	0800e7c5 	.word	0x0800e7c5
 800e828:	0800e7c5 	.word	0x0800e7c5
 800e82c:	0800e7c5 	.word	0x0800e7c5
 800e830:	0800e901 	.word	0x0800e901
 800e834:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e838:	e7db      	b.n	800e7f2 <_scanf_float+0x8e>
 800e83a:	290e      	cmp	r1, #14
 800e83c:	d8c2      	bhi.n	800e7c4 <_scanf_float+0x60>
 800e83e:	a001      	add	r0, pc, #4	; (adr r0, 800e844 <_scanf_float+0xe0>)
 800e840:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e844:	0800e8f3 	.word	0x0800e8f3
 800e848:	0800e7c5 	.word	0x0800e7c5
 800e84c:	0800e8f3 	.word	0x0800e8f3
 800e850:	0800e987 	.word	0x0800e987
 800e854:	0800e7c5 	.word	0x0800e7c5
 800e858:	0800e8a1 	.word	0x0800e8a1
 800e85c:	0800e8dd 	.word	0x0800e8dd
 800e860:	0800e8dd 	.word	0x0800e8dd
 800e864:	0800e8dd 	.word	0x0800e8dd
 800e868:	0800e8dd 	.word	0x0800e8dd
 800e86c:	0800e8dd 	.word	0x0800e8dd
 800e870:	0800e8dd 	.word	0x0800e8dd
 800e874:	0800e8dd 	.word	0x0800e8dd
 800e878:	0800e8dd 	.word	0x0800e8dd
 800e87c:	0800e8dd 	.word	0x0800e8dd
 800e880:	2b6e      	cmp	r3, #110	; 0x6e
 800e882:	d809      	bhi.n	800e898 <_scanf_float+0x134>
 800e884:	2b60      	cmp	r3, #96	; 0x60
 800e886:	d8b2      	bhi.n	800e7ee <_scanf_float+0x8a>
 800e888:	2b54      	cmp	r3, #84	; 0x54
 800e88a:	d077      	beq.n	800e97c <_scanf_float+0x218>
 800e88c:	2b59      	cmp	r3, #89	; 0x59
 800e88e:	d199      	bne.n	800e7c4 <_scanf_float+0x60>
 800e890:	2d07      	cmp	r5, #7
 800e892:	d197      	bne.n	800e7c4 <_scanf_float+0x60>
 800e894:	2508      	movs	r5, #8
 800e896:	e029      	b.n	800e8ec <_scanf_float+0x188>
 800e898:	2b74      	cmp	r3, #116	; 0x74
 800e89a:	d06f      	beq.n	800e97c <_scanf_float+0x218>
 800e89c:	2b79      	cmp	r3, #121	; 0x79
 800e89e:	e7f6      	b.n	800e88e <_scanf_float+0x12a>
 800e8a0:	6821      	ldr	r1, [r4, #0]
 800e8a2:	05c8      	lsls	r0, r1, #23
 800e8a4:	d51a      	bpl.n	800e8dc <_scanf_float+0x178>
 800e8a6:	9b02      	ldr	r3, [sp, #8]
 800e8a8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e8ac:	6021      	str	r1, [r4, #0]
 800e8ae:	f109 0901 	add.w	r9, r9, #1
 800e8b2:	b11b      	cbz	r3, 800e8bc <_scanf_float+0x158>
 800e8b4:	3b01      	subs	r3, #1
 800e8b6:	3201      	adds	r2, #1
 800e8b8:	9302      	str	r3, [sp, #8]
 800e8ba:	60a2      	str	r2, [r4, #8]
 800e8bc:	68a3      	ldr	r3, [r4, #8]
 800e8be:	3b01      	subs	r3, #1
 800e8c0:	60a3      	str	r3, [r4, #8]
 800e8c2:	6923      	ldr	r3, [r4, #16]
 800e8c4:	3301      	adds	r3, #1
 800e8c6:	6123      	str	r3, [r4, #16]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	3b01      	subs	r3, #1
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	607b      	str	r3, [r7, #4]
 800e8d0:	f340 8084 	ble.w	800e9dc <_scanf_float+0x278>
 800e8d4:	683b      	ldr	r3, [r7, #0]
 800e8d6:	3301      	adds	r3, #1
 800e8d8:	603b      	str	r3, [r7, #0]
 800e8da:	e766      	b.n	800e7aa <_scanf_float+0x46>
 800e8dc:	eb1a 0f05 	cmn.w	sl, r5
 800e8e0:	f47f af70 	bne.w	800e7c4 <_scanf_float+0x60>
 800e8e4:	6822      	ldr	r2, [r4, #0]
 800e8e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e8ea:	6022      	str	r2, [r4, #0]
 800e8ec:	f806 3b01 	strb.w	r3, [r6], #1
 800e8f0:	e7e4      	b.n	800e8bc <_scanf_float+0x158>
 800e8f2:	6822      	ldr	r2, [r4, #0]
 800e8f4:	0610      	lsls	r0, r2, #24
 800e8f6:	f57f af65 	bpl.w	800e7c4 <_scanf_float+0x60>
 800e8fa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e8fe:	e7f4      	b.n	800e8ea <_scanf_float+0x186>
 800e900:	f1ba 0f00 	cmp.w	sl, #0
 800e904:	d10e      	bne.n	800e924 <_scanf_float+0x1c0>
 800e906:	f1b9 0f00 	cmp.w	r9, #0
 800e90a:	d10e      	bne.n	800e92a <_scanf_float+0x1c6>
 800e90c:	6822      	ldr	r2, [r4, #0]
 800e90e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e912:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e916:	d108      	bne.n	800e92a <_scanf_float+0x1c6>
 800e918:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e91c:	6022      	str	r2, [r4, #0]
 800e91e:	f04f 0a01 	mov.w	sl, #1
 800e922:	e7e3      	b.n	800e8ec <_scanf_float+0x188>
 800e924:	f1ba 0f02 	cmp.w	sl, #2
 800e928:	d055      	beq.n	800e9d6 <_scanf_float+0x272>
 800e92a:	2d01      	cmp	r5, #1
 800e92c:	d002      	beq.n	800e934 <_scanf_float+0x1d0>
 800e92e:	2d04      	cmp	r5, #4
 800e930:	f47f af48 	bne.w	800e7c4 <_scanf_float+0x60>
 800e934:	3501      	adds	r5, #1
 800e936:	b2ed      	uxtb	r5, r5
 800e938:	e7d8      	b.n	800e8ec <_scanf_float+0x188>
 800e93a:	f1ba 0f01 	cmp.w	sl, #1
 800e93e:	f47f af41 	bne.w	800e7c4 <_scanf_float+0x60>
 800e942:	f04f 0a02 	mov.w	sl, #2
 800e946:	e7d1      	b.n	800e8ec <_scanf_float+0x188>
 800e948:	b97d      	cbnz	r5, 800e96a <_scanf_float+0x206>
 800e94a:	f1b9 0f00 	cmp.w	r9, #0
 800e94e:	f47f af3c 	bne.w	800e7ca <_scanf_float+0x66>
 800e952:	6822      	ldr	r2, [r4, #0]
 800e954:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e958:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e95c:	f47f af39 	bne.w	800e7d2 <_scanf_float+0x6e>
 800e960:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e964:	6022      	str	r2, [r4, #0]
 800e966:	2501      	movs	r5, #1
 800e968:	e7c0      	b.n	800e8ec <_scanf_float+0x188>
 800e96a:	2d03      	cmp	r5, #3
 800e96c:	d0e2      	beq.n	800e934 <_scanf_float+0x1d0>
 800e96e:	2d05      	cmp	r5, #5
 800e970:	e7de      	b.n	800e930 <_scanf_float+0x1cc>
 800e972:	2d02      	cmp	r5, #2
 800e974:	f47f af26 	bne.w	800e7c4 <_scanf_float+0x60>
 800e978:	2503      	movs	r5, #3
 800e97a:	e7b7      	b.n	800e8ec <_scanf_float+0x188>
 800e97c:	2d06      	cmp	r5, #6
 800e97e:	f47f af21 	bne.w	800e7c4 <_scanf_float+0x60>
 800e982:	2507      	movs	r5, #7
 800e984:	e7b2      	b.n	800e8ec <_scanf_float+0x188>
 800e986:	6822      	ldr	r2, [r4, #0]
 800e988:	0591      	lsls	r1, r2, #22
 800e98a:	f57f af1b 	bpl.w	800e7c4 <_scanf_float+0x60>
 800e98e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e992:	6022      	str	r2, [r4, #0]
 800e994:	f8cd 9004 	str.w	r9, [sp, #4]
 800e998:	e7a8      	b.n	800e8ec <_scanf_float+0x188>
 800e99a:	6822      	ldr	r2, [r4, #0]
 800e99c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e9a0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e9a4:	d006      	beq.n	800e9b4 <_scanf_float+0x250>
 800e9a6:	0550      	lsls	r0, r2, #21
 800e9a8:	f57f af0c 	bpl.w	800e7c4 <_scanf_float+0x60>
 800e9ac:	f1b9 0f00 	cmp.w	r9, #0
 800e9b0:	f43f af0f 	beq.w	800e7d2 <_scanf_float+0x6e>
 800e9b4:	0591      	lsls	r1, r2, #22
 800e9b6:	bf58      	it	pl
 800e9b8:	9901      	ldrpl	r1, [sp, #4]
 800e9ba:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e9be:	bf58      	it	pl
 800e9c0:	eba9 0101 	subpl.w	r1, r9, r1
 800e9c4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e9c8:	bf58      	it	pl
 800e9ca:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e9ce:	6022      	str	r2, [r4, #0]
 800e9d0:	f04f 0900 	mov.w	r9, #0
 800e9d4:	e78a      	b.n	800e8ec <_scanf_float+0x188>
 800e9d6:	f04f 0a03 	mov.w	sl, #3
 800e9da:	e787      	b.n	800e8ec <_scanf_float+0x188>
 800e9dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e9e0:	4639      	mov	r1, r7
 800e9e2:	4640      	mov	r0, r8
 800e9e4:	4798      	blx	r3
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	f43f aedf 	beq.w	800e7aa <_scanf_float+0x46>
 800e9ec:	e6ea      	b.n	800e7c4 <_scanf_float+0x60>
 800e9ee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e9f2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e9f6:	463a      	mov	r2, r7
 800e9f8:	4640      	mov	r0, r8
 800e9fa:	4798      	blx	r3
 800e9fc:	6923      	ldr	r3, [r4, #16]
 800e9fe:	3b01      	subs	r3, #1
 800ea00:	6123      	str	r3, [r4, #16]
 800ea02:	e6ec      	b.n	800e7de <_scanf_float+0x7a>
 800ea04:	1e6b      	subs	r3, r5, #1
 800ea06:	2b06      	cmp	r3, #6
 800ea08:	d825      	bhi.n	800ea56 <_scanf_float+0x2f2>
 800ea0a:	2d02      	cmp	r5, #2
 800ea0c:	d836      	bhi.n	800ea7c <_scanf_float+0x318>
 800ea0e:	455e      	cmp	r6, fp
 800ea10:	f67f aee8 	bls.w	800e7e4 <_scanf_float+0x80>
 800ea14:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea18:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea1c:	463a      	mov	r2, r7
 800ea1e:	4640      	mov	r0, r8
 800ea20:	4798      	blx	r3
 800ea22:	6923      	ldr	r3, [r4, #16]
 800ea24:	3b01      	subs	r3, #1
 800ea26:	6123      	str	r3, [r4, #16]
 800ea28:	e7f1      	b.n	800ea0e <_scanf_float+0x2aa>
 800ea2a:	9802      	ldr	r0, [sp, #8]
 800ea2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea30:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ea34:	9002      	str	r0, [sp, #8]
 800ea36:	463a      	mov	r2, r7
 800ea38:	4640      	mov	r0, r8
 800ea3a:	4798      	blx	r3
 800ea3c:	6923      	ldr	r3, [r4, #16]
 800ea3e:	3b01      	subs	r3, #1
 800ea40:	6123      	str	r3, [r4, #16]
 800ea42:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea46:	fa5f fa8a 	uxtb.w	sl, sl
 800ea4a:	f1ba 0f02 	cmp.w	sl, #2
 800ea4e:	d1ec      	bne.n	800ea2a <_scanf_float+0x2c6>
 800ea50:	3d03      	subs	r5, #3
 800ea52:	b2ed      	uxtb	r5, r5
 800ea54:	1b76      	subs	r6, r6, r5
 800ea56:	6823      	ldr	r3, [r4, #0]
 800ea58:	05da      	lsls	r2, r3, #23
 800ea5a:	d52f      	bpl.n	800eabc <_scanf_float+0x358>
 800ea5c:	055b      	lsls	r3, r3, #21
 800ea5e:	d510      	bpl.n	800ea82 <_scanf_float+0x31e>
 800ea60:	455e      	cmp	r6, fp
 800ea62:	f67f aebf 	bls.w	800e7e4 <_scanf_float+0x80>
 800ea66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ea6e:	463a      	mov	r2, r7
 800ea70:	4640      	mov	r0, r8
 800ea72:	4798      	blx	r3
 800ea74:	6923      	ldr	r3, [r4, #16]
 800ea76:	3b01      	subs	r3, #1
 800ea78:	6123      	str	r3, [r4, #16]
 800ea7a:	e7f1      	b.n	800ea60 <_scanf_float+0x2fc>
 800ea7c:	46aa      	mov	sl, r5
 800ea7e:	9602      	str	r6, [sp, #8]
 800ea80:	e7df      	b.n	800ea42 <_scanf_float+0x2de>
 800ea82:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ea86:	6923      	ldr	r3, [r4, #16]
 800ea88:	2965      	cmp	r1, #101	; 0x65
 800ea8a:	f103 33ff 	add.w	r3, r3, #4294967295
 800ea8e:	f106 35ff 	add.w	r5, r6, #4294967295
 800ea92:	6123      	str	r3, [r4, #16]
 800ea94:	d00c      	beq.n	800eab0 <_scanf_float+0x34c>
 800ea96:	2945      	cmp	r1, #69	; 0x45
 800ea98:	d00a      	beq.n	800eab0 <_scanf_float+0x34c>
 800ea9a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea9e:	463a      	mov	r2, r7
 800eaa0:	4640      	mov	r0, r8
 800eaa2:	4798      	blx	r3
 800eaa4:	6923      	ldr	r3, [r4, #16]
 800eaa6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800eaaa:	3b01      	subs	r3, #1
 800eaac:	1eb5      	subs	r5, r6, #2
 800eaae:	6123      	str	r3, [r4, #16]
 800eab0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eab4:	463a      	mov	r2, r7
 800eab6:	4640      	mov	r0, r8
 800eab8:	4798      	blx	r3
 800eaba:	462e      	mov	r6, r5
 800eabc:	6825      	ldr	r5, [r4, #0]
 800eabe:	f015 0510 	ands.w	r5, r5, #16
 800eac2:	d158      	bne.n	800eb76 <_scanf_float+0x412>
 800eac4:	7035      	strb	r5, [r6, #0]
 800eac6:	6823      	ldr	r3, [r4, #0]
 800eac8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800eacc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ead0:	d11c      	bne.n	800eb0c <_scanf_float+0x3a8>
 800ead2:	9b01      	ldr	r3, [sp, #4]
 800ead4:	454b      	cmp	r3, r9
 800ead6:	eba3 0209 	sub.w	r2, r3, r9
 800eada:	d124      	bne.n	800eb26 <_scanf_float+0x3c2>
 800eadc:	2200      	movs	r2, #0
 800eade:	4659      	mov	r1, fp
 800eae0:	4640      	mov	r0, r8
 800eae2:	f000 fe9b 	bl	800f81c <_strtod_r>
 800eae6:	9b03      	ldr	r3, [sp, #12]
 800eae8:	6821      	ldr	r1, [r4, #0]
 800eaea:	681b      	ldr	r3, [r3, #0]
 800eaec:	f011 0f02 	tst.w	r1, #2
 800eaf0:	ec57 6b10 	vmov	r6, r7, d0
 800eaf4:	f103 0204 	add.w	r2, r3, #4
 800eaf8:	d020      	beq.n	800eb3c <_scanf_float+0x3d8>
 800eafa:	9903      	ldr	r1, [sp, #12]
 800eafc:	600a      	str	r2, [r1, #0]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	e9c3 6700 	strd	r6, r7, [r3]
 800eb04:	68e3      	ldr	r3, [r4, #12]
 800eb06:	3301      	adds	r3, #1
 800eb08:	60e3      	str	r3, [r4, #12]
 800eb0a:	e66c      	b.n	800e7e6 <_scanf_float+0x82>
 800eb0c:	9b04      	ldr	r3, [sp, #16]
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d0e4      	beq.n	800eadc <_scanf_float+0x378>
 800eb12:	9905      	ldr	r1, [sp, #20]
 800eb14:	230a      	movs	r3, #10
 800eb16:	462a      	mov	r2, r5
 800eb18:	3101      	adds	r1, #1
 800eb1a:	4640      	mov	r0, r8
 800eb1c:	f000 ff08 	bl	800f930 <_strtol_r>
 800eb20:	9b04      	ldr	r3, [sp, #16]
 800eb22:	9e05      	ldr	r6, [sp, #20]
 800eb24:	1ac2      	subs	r2, r0, r3
 800eb26:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800eb2a:	429e      	cmp	r6, r3
 800eb2c:	bf28      	it	cs
 800eb2e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800eb32:	4912      	ldr	r1, [pc, #72]	; (800eb7c <_scanf_float+0x418>)
 800eb34:	4630      	mov	r0, r6
 800eb36:	f000 f82b 	bl	800eb90 <siprintf>
 800eb3a:	e7cf      	b.n	800eadc <_scanf_float+0x378>
 800eb3c:	f011 0f04 	tst.w	r1, #4
 800eb40:	9903      	ldr	r1, [sp, #12]
 800eb42:	600a      	str	r2, [r1, #0]
 800eb44:	d1db      	bne.n	800eafe <_scanf_float+0x39a>
 800eb46:	f8d3 8000 	ldr.w	r8, [r3]
 800eb4a:	ee10 2a10 	vmov	r2, s0
 800eb4e:	ee10 0a10 	vmov	r0, s0
 800eb52:	463b      	mov	r3, r7
 800eb54:	4639      	mov	r1, r7
 800eb56:	f7f1 ffe9 	bl	8000b2c <__aeabi_dcmpun>
 800eb5a:	b128      	cbz	r0, 800eb68 <_scanf_float+0x404>
 800eb5c:	4808      	ldr	r0, [pc, #32]	; (800eb80 <_scanf_float+0x41c>)
 800eb5e:	f000 f811 	bl	800eb84 <nanf>
 800eb62:	ed88 0a00 	vstr	s0, [r8]
 800eb66:	e7cd      	b.n	800eb04 <_scanf_float+0x3a0>
 800eb68:	4630      	mov	r0, r6
 800eb6a:	4639      	mov	r1, r7
 800eb6c:	f7f2 f83c 	bl	8000be8 <__aeabi_d2f>
 800eb70:	f8c8 0000 	str.w	r0, [r8]
 800eb74:	e7c6      	b.n	800eb04 <_scanf_float+0x3a0>
 800eb76:	2500      	movs	r5, #0
 800eb78:	e635      	b.n	800e7e6 <_scanf_float+0x82>
 800eb7a:	bf00      	nop
 800eb7c:	08017488 	.word	0x08017488
 800eb80:	080178a0 	.word	0x080178a0

0800eb84 <nanf>:
 800eb84:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800eb8c <nanf+0x8>
 800eb88:	4770      	bx	lr
 800eb8a:	bf00      	nop
 800eb8c:	7fc00000 	.word	0x7fc00000

0800eb90 <siprintf>:
 800eb90:	b40e      	push	{r1, r2, r3}
 800eb92:	b500      	push	{lr}
 800eb94:	b09c      	sub	sp, #112	; 0x70
 800eb96:	ab1d      	add	r3, sp, #116	; 0x74
 800eb98:	9002      	str	r0, [sp, #8]
 800eb9a:	9006      	str	r0, [sp, #24]
 800eb9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eba0:	4809      	ldr	r0, [pc, #36]	; (800ebc8 <siprintf+0x38>)
 800eba2:	9107      	str	r1, [sp, #28]
 800eba4:	9104      	str	r1, [sp, #16]
 800eba6:	4909      	ldr	r1, [pc, #36]	; (800ebcc <siprintf+0x3c>)
 800eba8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ebac:	9105      	str	r1, [sp, #20]
 800ebae:	6800      	ldr	r0, [r0, #0]
 800ebb0:	9301      	str	r3, [sp, #4]
 800ebb2:	a902      	add	r1, sp, #8
 800ebb4:	f002 fe96 	bl	80118e4 <_svfiprintf_r>
 800ebb8:	9b02      	ldr	r3, [sp, #8]
 800ebba:	2200      	movs	r2, #0
 800ebbc:	701a      	strb	r2, [r3, #0]
 800ebbe:	b01c      	add	sp, #112	; 0x70
 800ebc0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebc4:	b003      	add	sp, #12
 800ebc6:	4770      	bx	lr
 800ebc8:	200005e8 	.word	0x200005e8
 800ebcc:	ffff0208 	.word	0xffff0208

0800ebd0 <sulp>:
 800ebd0:	b570      	push	{r4, r5, r6, lr}
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	460d      	mov	r5, r1
 800ebd6:	ec45 4b10 	vmov	d0, r4, r5
 800ebda:	4616      	mov	r6, r2
 800ebdc:	f002 fc1e 	bl	801141c <__ulp>
 800ebe0:	ec51 0b10 	vmov	r0, r1, d0
 800ebe4:	b17e      	cbz	r6, 800ec06 <sulp+0x36>
 800ebe6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ebea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	dd09      	ble.n	800ec06 <sulp+0x36>
 800ebf2:	051b      	lsls	r3, r3, #20
 800ebf4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ebf8:	2400      	movs	r4, #0
 800ebfa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ebfe:	4622      	mov	r2, r4
 800ec00:	462b      	mov	r3, r5
 800ec02:	f7f1 fcf9 	bl	80005f8 <__aeabi_dmul>
 800ec06:	bd70      	pop	{r4, r5, r6, pc}

0800ec08 <_strtod_l>:
 800ec08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec0c:	b0a3      	sub	sp, #140	; 0x8c
 800ec0e:	461f      	mov	r7, r3
 800ec10:	2300      	movs	r3, #0
 800ec12:	931e      	str	r3, [sp, #120]	; 0x78
 800ec14:	4ba4      	ldr	r3, [pc, #656]	; (800eea8 <_strtod_l+0x2a0>)
 800ec16:	9219      	str	r2, [sp, #100]	; 0x64
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	9307      	str	r3, [sp, #28]
 800ec1c:	4604      	mov	r4, r0
 800ec1e:	4618      	mov	r0, r3
 800ec20:	4688      	mov	r8, r1
 800ec22:	f7f1 fad5 	bl	80001d0 <strlen>
 800ec26:	f04f 0a00 	mov.w	sl, #0
 800ec2a:	4605      	mov	r5, r0
 800ec2c:	f04f 0b00 	mov.w	fp, #0
 800ec30:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ec34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ec36:	781a      	ldrb	r2, [r3, #0]
 800ec38:	2a2b      	cmp	r2, #43	; 0x2b
 800ec3a:	d04c      	beq.n	800ecd6 <_strtod_l+0xce>
 800ec3c:	d839      	bhi.n	800ecb2 <_strtod_l+0xaa>
 800ec3e:	2a0d      	cmp	r2, #13
 800ec40:	d832      	bhi.n	800eca8 <_strtod_l+0xa0>
 800ec42:	2a08      	cmp	r2, #8
 800ec44:	d832      	bhi.n	800ecac <_strtod_l+0xa4>
 800ec46:	2a00      	cmp	r2, #0
 800ec48:	d03c      	beq.n	800ecc4 <_strtod_l+0xbc>
 800ec4a:	2300      	movs	r3, #0
 800ec4c:	930e      	str	r3, [sp, #56]	; 0x38
 800ec4e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ec50:	7833      	ldrb	r3, [r6, #0]
 800ec52:	2b30      	cmp	r3, #48	; 0x30
 800ec54:	f040 80b4 	bne.w	800edc0 <_strtod_l+0x1b8>
 800ec58:	7873      	ldrb	r3, [r6, #1]
 800ec5a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ec5e:	2b58      	cmp	r3, #88	; 0x58
 800ec60:	d16c      	bne.n	800ed3c <_strtod_l+0x134>
 800ec62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec64:	9301      	str	r3, [sp, #4]
 800ec66:	ab1e      	add	r3, sp, #120	; 0x78
 800ec68:	9702      	str	r7, [sp, #8]
 800ec6a:	9300      	str	r3, [sp, #0]
 800ec6c:	4a8f      	ldr	r2, [pc, #572]	; (800eeac <_strtod_l+0x2a4>)
 800ec6e:	ab1f      	add	r3, sp, #124	; 0x7c
 800ec70:	a91d      	add	r1, sp, #116	; 0x74
 800ec72:	4620      	mov	r0, r4
 800ec74:	f001 fd40 	bl	80106f8 <__gethex>
 800ec78:	f010 0707 	ands.w	r7, r0, #7
 800ec7c:	4605      	mov	r5, r0
 800ec7e:	d005      	beq.n	800ec8c <_strtod_l+0x84>
 800ec80:	2f06      	cmp	r7, #6
 800ec82:	d12a      	bne.n	800ecda <_strtod_l+0xd2>
 800ec84:	3601      	adds	r6, #1
 800ec86:	2300      	movs	r3, #0
 800ec88:	961d      	str	r6, [sp, #116]	; 0x74
 800ec8a:	930e      	str	r3, [sp, #56]	; 0x38
 800ec8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	f040 8596 	bne.w	800f7c0 <_strtod_l+0xbb8>
 800ec94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ec96:	b1db      	cbz	r3, 800ecd0 <_strtod_l+0xc8>
 800ec98:	4652      	mov	r2, sl
 800ec9a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ec9e:	ec43 2b10 	vmov	d0, r2, r3
 800eca2:	b023      	add	sp, #140	; 0x8c
 800eca4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca8:	2a20      	cmp	r2, #32
 800ecaa:	d1ce      	bne.n	800ec4a <_strtod_l+0x42>
 800ecac:	3301      	adds	r3, #1
 800ecae:	931d      	str	r3, [sp, #116]	; 0x74
 800ecb0:	e7c0      	b.n	800ec34 <_strtod_l+0x2c>
 800ecb2:	2a2d      	cmp	r2, #45	; 0x2d
 800ecb4:	d1c9      	bne.n	800ec4a <_strtod_l+0x42>
 800ecb6:	2201      	movs	r2, #1
 800ecb8:	920e      	str	r2, [sp, #56]	; 0x38
 800ecba:	1c5a      	adds	r2, r3, #1
 800ecbc:	921d      	str	r2, [sp, #116]	; 0x74
 800ecbe:	785b      	ldrb	r3, [r3, #1]
 800ecc0:	2b00      	cmp	r3, #0
 800ecc2:	d1c4      	bne.n	800ec4e <_strtod_l+0x46>
 800ecc4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ecc6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	f040 8576 	bne.w	800f7bc <_strtod_l+0xbb4>
 800ecd0:	4652      	mov	r2, sl
 800ecd2:	465b      	mov	r3, fp
 800ecd4:	e7e3      	b.n	800ec9e <_strtod_l+0x96>
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	e7ee      	b.n	800ecb8 <_strtod_l+0xb0>
 800ecda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ecdc:	b13a      	cbz	r2, 800ecee <_strtod_l+0xe6>
 800ecde:	2135      	movs	r1, #53	; 0x35
 800ece0:	a820      	add	r0, sp, #128	; 0x80
 800ece2:	f002 fca6 	bl	8011632 <__copybits>
 800ece6:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ece8:	4620      	mov	r0, r4
 800ecea:	f002 f86b 	bl	8010dc4 <_Bfree>
 800ecee:	3f01      	subs	r7, #1
 800ecf0:	2f05      	cmp	r7, #5
 800ecf2:	d807      	bhi.n	800ed04 <_strtod_l+0xfc>
 800ecf4:	e8df f007 	tbb	[pc, r7]
 800ecf8:	1d180b0e 	.word	0x1d180b0e
 800ecfc:	030e      	.short	0x030e
 800ecfe:	f04f 0b00 	mov.w	fp, #0
 800ed02:	46da      	mov	sl, fp
 800ed04:	0728      	lsls	r0, r5, #28
 800ed06:	d5c1      	bpl.n	800ec8c <_strtod_l+0x84>
 800ed08:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ed0c:	e7be      	b.n	800ec8c <_strtod_l+0x84>
 800ed0e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800ed12:	e7f7      	b.n	800ed04 <_strtod_l+0xfc>
 800ed14:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800ed18:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800ed1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ed1e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ed22:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ed26:	e7ed      	b.n	800ed04 <_strtod_l+0xfc>
 800ed28:	f8df b184 	ldr.w	fp, [pc, #388]	; 800eeb0 <_strtod_l+0x2a8>
 800ed2c:	f04f 0a00 	mov.w	sl, #0
 800ed30:	e7e8      	b.n	800ed04 <_strtod_l+0xfc>
 800ed32:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ed36:	f04f 3aff 	mov.w	sl, #4294967295
 800ed3a:	e7e3      	b.n	800ed04 <_strtod_l+0xfc>
 800ed3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ed3e:	1c5a      	adds	r2, r3, #1
 800ed40:	921d      	str	r2, [sp, #116]	; 0x74
 800ed42:	785b      	ldrb	r3, [r3, #1]
 800ed44:	2b30      	cmp	r3, #48	; 0x30
 800ed46:	d0f9      	beq.n	800ed3c <_strtod_l+0x134>
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	d09f      	beq.n	800ec8c <_strtod_l+0x84>
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	f04f 0900 	mov.w	r9, #0
 800ed52:	9304      	str	r3, [sp, #16]
 800ed54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ed56:	930a      	str	r3, [sp, #40]	; 0x28
 800ed58:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800ed5c:	464f      	mov	r7, r9
 800ed5e:	220a      	movs	r2, #10
 800ed60:	981d      	ldr	r0, [sp, #116]	; 0x74
 800ed62:	7806      	ldrb	r6, [r0, #0]
 800ed64:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ed68:	b2d9      	uxtb	r1, r3
 800ed6a:	2909      	cmp	r1, #9
 800ed6c:	d92a      	bls.n	800edc4 <_strtod_l+0x1bc>
 800ed6e:	9907      	ldr	r1, [sp, #28]
 800ed70:	462a      	mov	r2, r5
 800ed72:	f002 fed1 	bl	8011b18 <strncmp>
 800ed76:	b398      	cbz	r0, 800ede0 <_strtod_l+0x1d8>
 800ed78:	2000      	movs	r0, #0
 800ed7a:	4633      	mov	r3, r6
 800ed7c:	463d      	mov	r5, r7
 800ed7e:	9007      	str	r0, [sp, #28]
 800ed80:	4602      	mov	r2, r0
 800ed82:	2b65      	cmp	r3, #101	; 0x65
 800ed84:	d001      	beq.n	800ed8a <_strtod_l+0x182>
 800ed86:	2b45      	cmp	r3, #69	; 0x45
 800ed88:	d118      	bne.n	800edbc <_strtod_l+0x1b4>
 800ed8a:	b91d      	cbnz	r5, 800ed94 <_strtod_l+0x18c>
 800ed8c:	9b04      	ldr	r3, [sp, #16]
 800ed8e:	4303      	orrs	r3, r0
 800ed90:	d098      	beq.n	800ecc4 <_strtod_l+0xbc>
 800ed92:	2500      	movs	r5, #0
 800ed94:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800ed98:	f108 0301 	add.w	r3, r8, #1
 800ed9c:	931d      	str	r3, [sp, #116]	; 0x74
 800ed9e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800eda2:	2b2b      	cmp	r3, #43	; 0x2b
 800eda4:	d075      	beq.n	800ee92 <_strtod_l+0x28a>
 800eda6:	2b2d      	cmp	r3, #45	; 0x2d
 800eda8:	d07b      	beq.n	800eea2 <_strtod_l+0x29a>
 800edaa:	f04f 0c00 	mov.w	ip, #0
 800edae:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800edb2:	2909      	cmp	r1, #9
 800edb4:	f240 8082 	bls.w	800eebc <_strtod_l+0x2b4>
 800edb8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800edbc:	2600      	movs	r6, #0
 800edbe:	e09d      	b.n	800eefc <_strtod_l+0x2f4>
 800edc0:	2300      	movs	r3, #0
 800edc2:	e7c4      	b.n	800ed4e <_strtod_l+0x146>
 800edc4:	2f08      	cmp	r7, #8
 800edc6:	bfd8      	it	le
 800edc8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800edca:	f100 0001 	add.w	r0, r0, #1
 800edce:	bfda      	itte	le
 800edd0:	fb02 3301 	mlale	r3, r2, r1, r3
 800edd4:	9309      	strle	r3, [sp, #36]	; 0x24
 800edd6:	fb02 3909 	mlagt	r9, r2, r9, r3
 800edda:	3701      	adds	r7, #1
 800eddc:	901d      	str	r0, [sp, #116]	; 0x74
 800edde:	e7bf      	b.n	800ed60 <_strtod_l+0x158>
 800ede0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ede2:	195a      	adds	r2, r3, r5
 800ede4:	921d      	str	r2, [sp, #116]	; 0x74
 800ede6:	5d5b      	ldrb	r3, [r3, r5]
 800ede8:	2f00      	cmp	r7, #0
 800edea:	d037      	beq.n	800ee5c <_strtod_l+0x254>
 800edec:	9007      	str	r0, [sp, #28]
 800edee:	463d      	mov	r5, r7
 800edf0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800edf4:	2a09      	cmp	r2, #9
 800edf6:	d912      	bls.n	800ee1e <_strtod_l+0x216>
 800edf8:	2201      	movs	r2, #1
 800edfa:	e7c2      	b.n	800ed82 <_strtod_l+0x17a>
 800edfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800edfe:	1c5a      	adds	r2, r3, #1
 800ee00:	921d      	str	r2, [sp, #116]	; 0x74
 800ee02:	785b      	ldrb	r3, [r3, #1]
 800ee04:	3001      	adds	r0, #1
 800ee06:	2b30      	cmp	r3, #48	; 0x30
 800ee08:	d0f8      	beq.n	800edfc <_strtod_l+0x1f4>
 800ee0a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800ee0e:	2a08      	cmp	r2, #8
 800ee10:	f200 84db 	bhi.w	800f7ca <_strtod_l+0xbc2>
 800ee14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ee16:	9007      	str	r0, [sp, #28]
 800ee18:	2000      	movs	r0, #0
 800ee1a:	920a      	str	r2, [sp, #40]	; 0x28
 800ee1c:	4605      	mov	r5, r0
 800ee1e:	3b30      	subs	r3, #48	; 0x30
 800ee20:	f100 0201 	add.w	r2, r0, #1
 800ee24:	d014      	beq.n	800ee50 <_strtod_l+0x248>
 800ee26:	9907      	ldr	r1, [sp, #28]
 800ee28:	4411      	add	r1, r2
 800ee2a:	9107      	str	r1, [sp, #28]
 800ee2c:	462a      	mov	r2, r5
 800ee2e:	eb00 0e05 	add.w	lr, r0, r5
 800ee32:	210a      	movs	r1, #10
 800ee34:	4572      	cmp	r2, lr
 800ee36:	d113      	bne.n	800ee60 <_strtod_l+0x258>
 800ee38:	182a      	adds	r2, r5, r0
 800ee3a:	2a08      	cmp	r2, #8
 800ee3c:	f105 0501 	add.w	r5, r5, #1
 800ee40:	4405      	add	r5, r0
 800ee42:	dc1c      	bgt.n	800ee7e <_strtod_l+0x276>
 800ee44:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ee46:	220a      	movs	r2, #10
 800ee48:	fb02 3301 	mla	r3, r2, r1, r3
 800ee4c:	9309      	str	r3, [sp, #36]	; 0x24
 800ee4e:	2200      	movs	r2, #0
 800ee50:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ee52:	1c59      	adds	r1, r3, #1
 800ee54:	911d      	str	r1, [sp, #116]	; 0x74
 800ee56:	785b      	ldrb	r3, [r3, #1]
 800ee58:	4610      	mov	r0, r2
 800ee5a:	e7c9      	b.n	800edf0 <_strtod_l+0x1e8>
 800ee5c:	4638      	mov	r0, r7
 800ee5e:	e7d2      	b.n	800ee06 <_strtod_l+0x1fe>
 800ee60:	2a08      	cmp	r2, #8
 800ee62:	dc04      	bgt.n	800ee6e <_strtod_l+0x266>
 800ee64:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ee66:	434e      	muls	r6, r1
 800ee68:	9609      	str	r6, [sp, #36]	; 0x24
 800ee6a:	3201      	adds	r2, #1
 800ee6c:	e7e2      	b.n	800ee34 <_strtod_l+0x22c>
 800ee6e:	f102 0c01 	add.w	ip, r2, #1
 800ee72:	f1bc 0f10 	cmp.w	ip, #16
 800ee76:	bfd8      	it	le
 800ee78:	fb01 f909 	mulle.w	r9, r1, r9
 800ee7c:	e7f5      	b.n	800ee6a <_strtod_l+0x262>
 800ee7e:	2d10      	cmp	r5, #16
 800ee80:	bfdc      	itt	le
 800ee82:	220a      	movle	r2, #10
 800ee84:	fb02 3909 	mlale	r9, r2, r9, r3
 800ee88:	e7e1      	b.n	800ee4e <_strtod_l+0x246>
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	9307      	str	r3, [sp, #28]
 800ee8e:	2201      	movs	r2, #1
 800ee90:	e77c      	b.n	800ed8c <_strtod_l+0x184>
 800ee92:	f04f 0c00 	mov.w	ip, #0
 800ee96:	f108 0302 	add.w	r3, r8, #2
 800ee9a:	931d      	str	r3, [sp, #116]	; 0x74
 800ee9c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800eea0:	e785      	b.n	800edae <_strtod_l+0x1a6>
 800eea2:	f04f 0c01 	mov.w	ip, #1
 800eea6:	e7f6      	b.n	800ee96 <_strtod_l+0x28e>
 800eea8:	080176e0 	.word	0x080176e0
 800eeac:	08017490 	.word	0x08017490
 800eeb0:	7ff00000 	.word	0x7ff00000
 800eeb4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eeb6:	1c59      	adds	r1, r3, #1
 800eeb8:	911d      	str	r1, [sp, #116]	; 0x74
 800eeba:	785b      	ldrb	r3, [r3, #1]
 800eebc:	2b30      	cmp	r3, #48	; 0x30
 800eebe:	d0f9      	beq.n	800eeb4 <_strtod_l+0x2ac>
 800eec0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800eec4:	2908      	cmp	r1, #8
 800eec6:	f63f af79 	bhi.w	800edbc <_strtod_l+0x1b4>
 800eeca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800eece:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eed0:	9308      	str	r3, [sp, #32]
 800eed2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800eed4:	1c59      	adds	r1, r3, #1
 800eed6:	911d      	str	r1, [sp, #116]	; 0x74
 800eed8:	785b      	ldrb	r3, [r3, #1]
 800eeda:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800eede:	2e09      	cmp	r6, #9
 800eee0:	d937      	bls.n	800ef52 <_strtod_l+0x34a>
 800eee2:	9e08      	ldr	r6, [sp, #32]
 800eee4:	1b89      	subs	r1, r1, r6
 800eee6:	2908      	cmp	r1, #8
 800eee8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800eeec:	dc02      	bgt.n	800eef4 <_strtod_l+0x2ec>
 800eeee:	4576      	cmp	r6, lr
 800eef0:	bfa8      	it	ge
 800eef2:	4676      	movge	r6, lr
 800eef4:	f1bc 0f00 	cmp.w	ip, #0
 800eef8:	d000      	beq.n	800eefc <_strtod_l+0x2f4>
 800eefa:	4276      	negs	r6, r6
 800eefc:	2d00      	cmp	r5, #0
 800eefe:	d14f      	bne.n	800efa0 <_strtod_l+0x398>
 800ef00:	9904      	ldr	r1, [sp, #16]
 800ef02:	4301      	orrs	r1, r0
 800ef04:	f47f aec2 	bne.w	800ec8c <_strtod_l+0x84>
 800ef08:	2a00      	cmp	r2, #0
 800ef0a:	f47f aedb 	bne.w	800ecc4 <_strtod_l+0xbc>
 800ef0e:	2b69      	cmp	r3, #105	; 0x69
 800ef10:	d027      	beq.n	800ef62 <_strtod_l+0x35a>
 800ef12:	dc24      	bgt.n	800ef5e <_strtod_l+0x356>
 800ef14:	2b49      	cmp	r3, #73	; 0x49
 800ef16:	d024      	beq.n	800ef62 <_strtod_l+0x35a>
 800ef18:	2b4e      	cmp	r3, #78	; 0x4e
 800ef1a:	f47f aed3 	bne.w	800ecc4 <_strtod_l+0xbc>
 800ef1e:	499e      	ldr	r1, [pc, #632]	; (800f198 <_strtod_l+0x590>)
 800ef20:	a81d      	add	r0, sp, #116	; 0x74
 800ef22:	f001 fe41 	bl	8010ba8 <__match>
 800ef26:	2800      	cmp	r0, #0
 800ef28:	f43f aecc 	beq.w	800ecc4 <_strtod_l+0xbc>
 800ef2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef2e:	781b      	ldrb	r3, [r3, #0]
 800ef30:	2b28      	cmp	r3, #40	; 0x28
 800ef32:	d12d      	bne.n	800ef90 <_strtod_l+0x388>
 800ef34:	4999      	ldr	r1, [pc, #612]	; (800f19c <_strtod_l+0x594>)
 800ef36:	aa20      	add	r2, sp, #128	; 0x80
 800ef38:	a81d      	add	r0, sp, #116	; 0x74
 800ef3a:	f001 fe49 	bl	8010bd0 <__hexnan>
 800ef3e:	2805      	cmp	r0, #5
 800ef40:	d126      	bne.n	800ef90 <_strtod_l+0x388>
 800ef42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ef44:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800ef48:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ef4c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ef50:	e69c      	b.n	800ec8c <_strtod_l+0x84>
 800ef52:	210a      	movs	r1, #10
 800ef54:	fb01 3e0e 	mla	lr, r1, lr, r3
 800ef58:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ef5c:	e7b9      	b.n	800eed2 <_strtod_l+0x2ca>
 800ef5e:	2b6e      	cmp	r3, #110	; 0x6e
 800ef60:	e7db      	b.n	800ef1a <_strtod_l+0x312>
 800ef62:	498f      	ldr	r1, [pc, #572]	; (800f1a0 <_strtod_l+0x598>)
 800ef64:	a81d      	add	r0, sp, #116	; 0x74
 800ef66:	f001 fe1f 	bl	8010ba8 <__match>
 800ef6a:	2800      	cmp	r0, #0
 800ef6c:	f43f aeaa 	beq.w	800ecc4 <_strtod_l+0xbc>
 800ef70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef72:	498c      	ldr	r1, [pc, #560]	; (800f1a4 <_strtod_l+0x59c>)
 800ef74:	3b01      	subs	r3, #1
 800ef76:	a81d      	add	r0, sp, #116	; 0x74
 800ef78:	931d      	str	r3, [sp, #116]	; 0x74
 800ef7a:	f001 fe15 	bl	8010ba8 <__match>
 800ef7e:	b910      	cbnz	r0, 800ef86 <_strtod_l+0x37e>
 800ef80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ef82:	3301      	adds	r3, #1
 800ef84:	931d      	str	r3, [sp, #116]	; 0x74
 800ef86:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800f1b4 <_strtod_l+0x5ac>
 800ef8a:	f04f 0a00 	mov.w	sl, #0
 800ef8e:	e67d      	b.n	800ec8c <_strtod_l+0x84>
 800ef90:	4885      	ldr	r0, [pc, #532]	; (800f1a8 <_strtod_l+0x5a0>)
 800ef92:	f002 fda9 	bl	8011ae8 <nan>
 800ef96:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ef9a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ef9e:	e675      	b.n	800ec8c <_strtod_l+0x84>
 800efa0:	9b07      	ldr	r3, [sp, #28]
 800efa2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efa4:	1af3      	subs	r3, r6, r3
 800efa6:	2f00      	cmp	r7, #0
 800efa8:	bf08      	it	eq
 800efaa:	462f      	moveq	r7, r5
 800efac:	2d10      	cmp	r5, #16
 800efae:	9308      	str	r3, [sp, #32]
 800efb0:	46a8      	mov	r8, r5
 800efb2:	bfa8      	it	ge
 800efb4:	f04f 0810 	movge.w	r8, #16
 800efb8:	f7f1 faa4 	bl	8000504 <__aeabi_ui2d>
 800efbc:	2d09      	cmp	r5, #9
 800efbe:	4682      	mov	sl, r0
 800efc0:	468b      	mov	fp, r1
 800efc2:	dd13      	ble.n	800efec <_strtod_l+0x3e4>
 800efc4:	4b79      	ldr	r3, [pc, #484]	; (800f1ac <_strtod_l+0x5a4>)
 800efc6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800efca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800efce:	f7f1 fb13 	bl	80005f8 <__aeabi_dmul>
 800efd2:	4682      	mov	sl, r0
 800efd4:	4648      	mov	r0, r9
 800efd6:	468b      	mov	fp, r1
 800efd8:	f7f1 fa94 	bl	8000504 <__aeabi_ui2d>
 800efdc:	4602      	mov	r2, r0
 800efde:	460b      	mov	r3, r1
 800efe0:	4650      	mov	r0, sl
 800efe2:	4659      	mov	r1, fp
 800efe4:	f7f1 f952 	bl	800028c <__adddf3>
 800efe8:	4682      	mov	sl, r0
 800efea:	468b      	mov	fp, r1
 800efec:	2d0f      	cmp	r5, #15
 800efee:	dc38      	bgt.n	800f062 <_strtod_l+0x45a>
 800eff0:	9b08      	ldr	r3, [sp, #32]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	f43f ae4a 	beq.w	800ec8c <_strtod_l+0x84>
 800eff8:	dd24      	ble.n	800f044 <_strtod_l+0x43c>
 800effa:	2b16      	cmp	r3, #22
 800effc:	dc0b      	bgt.n	800f016 <_strtod_l+0x40e>
 800effe:	4d6b      	ldr	r5, [pc, #428]	; (800f1ac <_strtod_l+0x5a4>)
 800f000:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800f004:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f008:	4652      	mov	r2, sl
 800f00a:	465b      	mov	r3, fp
 800f00c:	f7f1 faf4 	bl	80005f8 <__aeabi_dmul>
 800f010:	4682      	mov	sl, r0
 800f012:	468b      	mov	fp, r1
 800f014:	e63a      	b.n	800ec8c <_strtod_l+0x84>
 800f016:	9a08      	ldr	r2, [sp, #32]
 800f018:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800f01c:	4293      	cmp	r3, r2
 800f01e:	db20      	blt.n	800f062 <_strtod_l+0x45a>
 800f020:	4c62      	ldr	r4, [pc, #392]	; (800f1ac <_strtod_l+0x5a4>)
 800f022:	f1c5 050f 	rsb	r5, r5, #15
 800f026:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f02a:	4652      	mov	r2, sl
 800f02c:	465b      	mov	r3, fp
 800f02e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f032:	f7f1 fae1 	bl	80005f8 <__aeabi_dmul>
 800f036:	9b08      	ldr	r3, [sp, #32]
 800f038:	1b5d      	subs	r5, r3, r5
 800f03a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f03e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f042:	e7e3      	b.n	800f00c <_strtod_l+0x404>
 800f044:	9b08      	ldr	r3, [sp, #32]
 800f046:	3316      	adds	r3, #22
 800f048:	db0b      	blt.n	800f062 <_strtod_l+0x45a>
 800f04a:	9b07      	ldr	r3, [sp, #28]
 800f04c:	4a57      	ldr	r2, [pc, #348]	; (800f1ac <_strtod_l+0x5a4>)
 800f04e:	1b9e      	subs	r6, r3, r6
 800f050:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800f054:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f058:	4650      	mov	r0, sl
 800f05a:	4659      	mov	r1, fp
 800f05c:	f7f1 fbf6 	bl	800084c <__aeabi_ddiv>
 800f060:	e7d6      	b.n	800f010 <_strtod_l+0x408>
 800f062:	9b08      	ldr	r3, [sp, #32]
 800f064:	eba5 0808 	sub.w	r8, r5, r8
 800f068:	4498      	add	r8, r3
 800f06a:	f1b8 0f00 	cmp.w	r8, #0
 800f06e:	dd71      	ble.n	800f154 <_strtod_l+0x54c>
 800f070:	f018 030f 	ands.w	r3, r8, #15
 800f074:	d00a      	beq.n	800f08c <_strtod_l+0x484>
 800f076:	494d      	ldr	r1, [pc, #308]	; (800f1ac <_strtod_l+0x5a4>)
 800f078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f07c:	4652      	mov	r2, sl
 800f07e:	465b      	mov	r3, fp
 800f080:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f084:	f7f1 fab8 	bl	80005f8 <__aeabi_dmul>
 800f088:	4682      	mov	sl, r0
 800f08a:	468b      	mov	fp, r1
 800f08c:	f038 080f 	bics.w	r8, r8, #15
 800f090:	d04d      	beq.n	800f12e <_strtod_l+0x526>
 800f092:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f096:	dd22      	ble.n	800f0de <_strtod_l+0x4d6>
 800f098:	2500      	movs	r5, #0
 800f09a:	462e      	mov	r6, r5
 800f09c:	9509      	str	r5, [sp, #36]	; 0x24
 800f09e:	9507      	str	r5, [sp, #28]
 800f0a0:	2322      	movs	r3, #34	; 0x22
 800f0a2:	f8df b110 	ldr.w	fp, [pc, #272]	; 800f1b4 <_strtod_l+0x5ac>
 800f0a6:	6023      	str	r3, [r4, #0]
 800f0a8:	f04f 0a00 	mov.w	sl, #0
 800f0ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0ae:	2b00      	cmp	r3, #0
 800f0b0:	f43f adec 	beq.w	800ec8c <_strtod_l+0x84>
 800f0b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f0b6:	4620      	mov	r0, r4
 800f0b8:	f001 fe84 	bl	8010dc4 <_Bfree>
 800f0bc:	9907      	ldr	r1, [sp, #28]
 800f0be:	4620      	mov	r0, r4
 800f0c0:	f001 fe80 	bl	8010dc4 <_Bfree>
 800f0c4:	4631      	mov	r1, r6
 800f0c6:	4620      	mov	r0, r4
 800f0c8:	f001 fe7c 	bl	8010dc4 <_Bfree>
 800f0cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f0ce:	4620      	mov	r0, r4
 800f0d0:	f001 fe78 	bl	8010dc4 <_Bfree>
 800f0d4:	4629      	mov	r1, r5
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f001 fe74 	bl	8010dc4 <_Bfree>
 800f0dc:	e5d6      	b.n	800ec8c <_strtod_l+0x84>
 800f0de:	2300      	movs	r3, #0
 800f0e0:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f0e4:	4650      	mov	r0, sl
 800f0e6:	4659      	mov	r1, fp
 800f0e8:	4699      	mov	r9, r3
 800f0ea:	f1b8 0f01 	cmp.w	r8, #1
 800f0ee:	dc21      	bgt.n	800f134 <_strtod_l+0x52c>
 800f0f0:	b10b      	cbz	r3, 800f0f6 <_strtod_l+0x4ee>
 800f0f2:	4682      	mov	sl, r0
 800f0f4:	468b      	mov	fp, r1
 800f0f6:	4b2e      	ldr	r3, [pc, #184]	; (800f1b0 <_strtod_l+0x5a8>)
 800f0f8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f0fc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800f100:	4652      	mov	r2, sl
 800f102:	465b      	mov	r3, fp
 800f104:	e9d9 0100 	ldrd	r0, r1, [r9]
 800f108:	f7f1 fa76 	bl	80005f8 <__aeabi_dmul>
 800f10c:	4b29      	ldr	r3, [pc, #164]	; (800f1b4 <_strtod_l+0x5ac>)
 800f10e:	460a      	mov	r2, r1
 800f110:	400b      	ands	r3, r1
 800f112:	4929      	ldr	r1, [pc, #164]	; (800f1b8 <_strtod_l+0x5b0>)
 800f114:	428b      	cmp	r3, r1
 800f116:	4682      	mov	sl, r0
 800f118:	d8be      	bhi.n	800f098 <_strtod_l+0x490>
 800f11a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f11e:	428b      	cmp	r3, r1
 800f120:	bf86      	itte	hi
 800f122:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f1bc <_strtod_l+0x5b4>
 800f126:	f04f 3aff 	movhi.w	sl, #4294967295
 800f12a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f12e:	2300      	movs	r3, #0
 800f130:	9304      	str	r3, [sp, #16]
 800f132:	e081      	b.n	800f238 <_strtod_l+0x630>
 800f134:	f018 0f01 	tst.w	r8, #1
 800f138:	d007      	beq.n	800f14a <_strtod_l+0x542>
 800f13a:	4b1d      	ldr	r3, [pc, #116]	; (800f1b0 <_strtod_l+0x5a8>)
 800f13c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800f140:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f144:	f7f1 fa58 	bl	80005f8 <__aeabi_dmul>
 800f148:	2301      	movs	r3, #1
 800f14a:	f109 0901 	add.w	r9, r9, #1
 800f14e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f152:	e7ca      	b.n	800f0ea <_strtod_l+0x4e2>
 800f154:	d0eb      	beq.n	800f12e <_strtod_l+0x526>
 800f156:	f1c8 0800 	rsb	r8, r8, #0
 800f15a:	f018 020f 	ands.w	r2, r8, #15
 800f15e:	d00a      	beq.n	800f176 <_strtod_l+0x56e>
 800f160:	4b12      	ldr	r3, [pc, #72]	; (800f1ac <_strtod_l+0x5a4>)
 800f162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f166:	4650      	mov	r0, sl
 800f168:	4659      	mov	r1, fp
 800f16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16e:	f7f1 fb6d 	bl	800084c <__aeabi_ddiv>
 800f172:	4682      	mov	sl, r0
 800f174:	468b      	mov	fp, r1
 800f176:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f17a:	d0d8      	beq.n	800f12e <_strtod_l+0x526>
 800f17c:	f1b8 0f1f 	cmp.w	r8, #31
 800f180:	dd1e      	ble.n	800f1c0 <_strtod_l+0x5b8>
 800f182:	2500      	movs	r5, #0
 800f184:	462e      	mov	r6, r5
 800f186:	9509      	str	r5, [sp, #36]	; 0x24
 800f188:	9507      	str	r5, [sp, #28]
 800f18a:	2322      	movs	r3, #34	; 0x22
 800f18c:	f04f 0a00 	mov.w	sl, #0
 800f190:	f04f 0b00 	mov.w	fp, #0
 800f194:	6023      	str	r3, [r4, #0]
 800f196:	e789      	b.n	800f0ac <_strtod_l+0x4a4>
 800f198:	08017461 	.word	0x08017461
 800f19c:	080174a4 	.word	0x080174a4
 800f1a0:	08017459 	.word	0x08017459
 800f1a4:	080175e4 	.word	0x080175e4
 800f1a8:	080178a0 	.word	0x080178a0
 800f1ac:	08017780 	.word	0x08017780
 800f1b0:	08017758 	.word	0x08017758
 800f1b4:	7ff00000 	.word	0x7ff00000
 800f1b8:	7ca00000 	.word	0x7ca00000
 800f1bc:	7fefffff 	.word	0x7fefffff
 800f1c0:	f018 0310 	ands.w	r3, r8, #16
 800f1c4:	bf18      	it	ne
 800f1c6:	236a      	movne	r3, #106	; 0x6a
 800f1c8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800f580 <_strtod_l+0x978>
 800f1cc:	9304      	str	r3, [sp, #16]
 800f1ce:	4650      	mov	r0, sl
 800f1d0:	4659      	mov	r1, fp
 800f1d2:	2300      	movs	r3, #0
 800f1d4:	f018 0f01 	tst.w	r8, #1
 800f1d8:	d004      	beq.n	800f1e4 <_strtod_l+0x5dc>
 800f1da:	e9d9 2300 	ldrd	r2, r3, [r9]
 800f1de:	f7f1 fa0b 	bl	80005f8 <__aeabi_dmul>
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800f1e8:	f109 0908 	add.w	r9, r9, #8
 800f1ec:	d1f2      	bne.n	800f1d4 <_strtod_l+0x5cc>
 800f1ee:	b10b      	cbz	r3, 800f1f4 <_strtod_l+0x5ec>
 800f1f0:	4682      	mov	sl, r0
 800f1f2:	468b      	mov	fp, r1
 800f1f4:	9b04      	ldr	r3, [sp, #16]
 800f1f6:	b1bb      	cbz	r3, 800f228 <_strtod_l+0x620>
 800f1f8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f1fc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f200:	2b00      	cmp	r3, #0
 800f202:	4659      	mov	r1, fp
 800f204:	dd10      	ble.n	800f228 <_strtod_l+0x620>
 800f206:	2b1f      	cmp	r3, #31
 800f208:	f340 8128 	ble.w	800f45c <_strtod_l+0x854>
 800f20c:	2b34      	cmp	r3, #52	; 0x34
 800f20e:	bfde      	ittt	le
 800f210:	3b20      	suble	r3, #32
 800f212:	f04f 32ff 	movle.w	r2, #4294967295
 800f216:	fa02 f303 	lslle.w	r3, r2, r3
 800f21a:	f04f 0a00 	mov.w	sl, #0
 800f21e:	bfcc      	ite	gt
 800f220:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f224:	ea03 0b01 	andle.w	fp, r3, r1
 800f228:	2200      	movs	r2, #0
 800f22a:	2300      	movs	r3, #0
 800f22c:	4650      	mov	r0, sl
 800f22e:	4659      	mov	r1, fp
 800f230:	f7f1 fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800f234:	2800      	cmp	r0, #0
 800f236:	d1a4      	bne.n	800f182 <_strtod_l+0x57a>
 800f238:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f23a:	9300      	str	r3, [sp, #0]
 800f23c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f23e:	462b      	mov	r3, r5
 800f240:	463a      	mov	r2, r7
 800f242:	4620      	mov	r0, r4
 800f244:	f001 fe2a 	bl	8010e9c <__s2b>
 800f248:	9009      	str	r0, [sp, #36]	; 0x24
 800f24a:	2800      	cmp	r0, #0
 800f24c:	f43f af24 	beq.w	800f098 <_strtod_l+0x490>
 800f250:	9b07      	ldr	r3, [sp, #28]
 800f252:	1b9e      	subs	r6, r3, r6
 800f254:	9b08      	ldr	r3, [sp, #32]
 800f256:	2b00      	cmp	r3, #0
 800f258:	bfb4      	ite	lt
 800f25a:	4633      	movlt	r3, r6
 800f25c:	2300      	movge	r3, #0
 800f25e:	9310      	str	r3, [sp, #64]	; 0x40
 800f260:	9b08      	ldr	r3, [sp, #32]
 800f262:	2500      	movs	r5, #0
 800f264:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800f268:	9318      	str	r3, [sp, #96]	; 0x60
 800f26a:	462e      	mov	r6, r5
 800f26c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f26e:	4620      	mov	r0, r4
 800f270:	6859      	ldr	r1, [r3, #4]
 800f272:	f001 fd67 	bl	8010d44 <_Balloc>
 800f276:	9007      	str	r0, [sp, #28]
 800f278:	2800      	cmp	r0, #0
 800f27a:	f43f af11 	beq.w	800f0a0 <_strtod_l+0x498>
 800f27e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f280:	691a      	ldr	r2, [r3, #16]
 800f282:	3202      	adds	r2, #2
 800f284:	f103 010c 	add.w	r1, r3, #12
 800f288:	0092      	lsls	r2, r2, #2
 800f28a:	300c      	adds	r0, #12
 800f28c:	f7fe fdea 	bl	800de64 <memcpy>
 800f290:	ec4b ab10 	vmov	d0, sl, fp
 800f294:	aa20      	add	r2, sp, #128	; 0x80
 800f296:	a91f      	add	r1, sp, #124	; 0x7c
 800f298:	4620      	mov	r0, r4
 800f29a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800f29e:	f002 f939 	bl	8011514 <__d2b>
 800f2a2:	901e      	str	r0, [sp, #120]	; 0x78
 800f2a4:	2800      	cmp	r0, #0
 800f2a6:	f43f aefb 	beq.w	800f0a0 <_strtod_l+0x498>
 800f2aa:	2101      	movs	r1, #1
 800f2ac:	4620      	mov	r0, r4
 800f2ae:	f001 fe8f 	bl	8010fd0 <__i2b>
 800f2b2:	4606      	mov	r6, r0
 800f2b4:	2800      	cmp	r0, #0
 800f2b6:	f43f aef3 	beq.w	800f0a0 <_strtod_l+0x498>
 800f2ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f2bc:	9904      	ldr	r1, [sp, #16]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	bfab      	itete	ge
 800f2c2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800f2c4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800f2c6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800f2c8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800f2cc:	bfac      	ite	ge
 800f2ce:	eb03 0902 	addge.w	r9, r3, r2
 800f2d2:	1ad7      	sublt	r7, r2, r3
 800f2d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f2d6:	eba3 0801 	sub.w	r8, r3, r1
 800f2da:	4490      	add	r8, r2
 800f2dc:	4ba3      	ldr	r3, [pc, #652]	; (800f56c <_strtod_l+0x964>)
 800f2de:	f108 38ff 	add.w	r8, r8, #4294967295
 800f2e2:	4598      	cmp	r8, r3
 800f2e4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f2e8:	f280 80cc 	bge.w	800f484 <_strtod_l+0x87c>
 800f2ec:	eba3 0308 	sub.w	r3, r3, r8
 800f2f0:	2b1f      	cmp	r3, #31
 800f2f2:	eba2 0203 	sub.w	r2, r2, r3
 800f2f6:	f04f 0101 	mov.w	r1, #1
 800f2fa:	f300 80b6 	bgt.w	800f46a <_strtod_l+0x862>
 800f2fe:	fa01 f303 	lsl.w	r3, r1, r3
 800f302:	9311      	str	r3, [sp, #68]	; 0x44
 800f304:	2300      	movs	r3, #0
 800f306:	930c      	str	r3, [sp, #48]	; 0x30
 800f308:	eb09 0802 	add.w	r8, r9, r2
 800f30c:	9b04      	ldr	r3, [sp, #16]
 800f30e:	45c1      	cmp	r9, r8
 800f310:	4417      	add	r7, r2
 800f312:	441f      	add	r7, r3
 800f314:	464b      	mov	r3, r9
 800f316:	bfa8      	it	ge
 800f318:	4643      	movge	r3, r8
 800f31a:	42bb      	cmp	r3, r7
 800f31c:	bfa8      	it	ge
 800f31e:	463b      	movge	r3, r7
 800f320:	2b00      	cmp	r3, #0
 800f322:	bfc2      	ittt	gt
 800f324:	eba8 0803 	subgt.w	r8, r8, r3
 800f328:	1aff      	subgt	r7, r7, r3
 800f32a:	eba9 0903 	subgt.w	r9, r9, r3
 800f32e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f330:	2b00      	cmp	r3, #0
 800f332:	dd17      	ble.n	800f364 <_strtod_l+0x75c>
 800f334:	4631      	mov	r1, r6
 800f336:	461a      	mov	r2, r3
 800f338:	4620      	mov	r0, r4
 800f33a:	f001 ff05 	bl	8011148 <__pow5mult>
 800f33e:	4606      	mov	r6, r0
 800f340:	2800      	cmp	r0, #0
 800f342:	f43f aead 	beq.w	800f0a0 <_strtod_l+0x498>
 800f346:	4601      	mov	r1, r0
 800f348:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f34a:	4620      	mov	r0, r4
 800f34c:	f001 fe56 	bl	8010ffc <__multiply>
 800f350:	900f      	str	r0, [sp, #60]	; 0x3c
 800f352:	2800      	cmp	r0, #0
 800f354:	f43f aea4 	beq.w	800f0a0 <_strtod_l+0x498>
 800f358:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f35a:	4620      	mov	r0, r4
 800f35c:	f001 fd32 	bl	8010dc4 <_Bfree>
 800f360:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f362:	931e      	str	r3, [sp, #120]	; 0x78
 800f364:	f1b8 0f00 	cmp.w	r8, #0
 800f368:	f300 8091 	bgt.w	800f48e <_strtod_l+0x886>
 800f36c:	9b08      	ldr	r3, [sp, #32]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	dd08      	ble.n	800f384 <_strtod_l+0x77c>
 800f372:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800f374:	9907      	ldr	r1, [sp, #28]
 800f376:	4620      	mov	r0, r4
 800f378:	f001 fee6 	bl	8011148 <__pow5mult>
 800f37c:	9007      	str	r0, [sp, #28]
 800f37e:	2800      	cmp	r0, #0
 800f380:	f43f ae8e 	beq.w	800f0a0 <_strtod_l+0x498>
 800f384:	2f00      	cmp	r7, #0
 800f386:	dd08      	ble.n	800f39a <_strtod_l+0x792>
 800f388:	9907      	ldr	r1, [sp, #28]
 800f38a:	463a      	mov	r2, r7
 800f38c:	4620      	mov	r0, r4
 800f38e:	f001 ff35 	bl	80111fc <__lshift>
 800f392:	9007      	str	r0, [sp, #28]
 800f394:	2800      	cmp	r0, #0
 800f396:	f43f ae83 	beq.w	800f0a0 <_strtod_l+0x498>
 800f39a:	f1b9 0f00 	cmp.w	r9, #0
 800f39e:	dd08      	ble.n	800f3b2 <_strtod_l+0x7aa>
 800f3a0:	4631      	mov	r1, r6
 800f3a2:	464a      	mov	r2, r9
 800f3a4:	4620      	mov	r0, r4
 800f3a6:	f001 ff29 	bl	80111fc <__lshift>
 800f3aa:	4606      	mov	r6, r0
 800f3ac:	2800      	cmp	r0, #0
 800f3ae:	f43f ae77 	beq.w	800f0a0 <_strtod_l+0x498>
 800f3b2:	9a07      	ldr	r2, [sp, #28]
 800f3b4:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f3b6:	4620      	mov	r0, r4
 800f3b8:	f001 ffa8 	bl	801130c <__mdiff>
 800f3bc:	4605      	mov	r5, r0
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	f43f ae6e 	beq.w	800f0a0 <_strtod_l+0x498>
 800f3c4:	68c3      	ldr	r3, [r0, #12]
 800f3c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	60c3      	str	r3, [r0, #12]
 800f3cc:	4631      	mov	r1, r6
 800f3ce:	f001 ff81 	bl	80112d4 <__mcmp>
 800f3d2:	2800      	cmp	r0, #0
 800f3d4:	da65      	bge.n	800f4a2 <_strtod_l+0x89a>
 800f3d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f3d8:	ea53 030a 	orrs.w	r3, r3, sl
 800f3dc:	f040 8087 	bne.w	800f4ee <_strtod_l+0x8e6>
 800f3e0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	f040 8082 	bne.w	800f4ee <_strtod_l+0x8e6>
 800f3ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f3ee:	0d1b      	lsrs	r3, r3, #20
 800f3f0:	051b      	lsls	r3, r3, #20
 800f3f2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f3f6:	d97a      	bls.n	800f4ee <_strtod_l+0x8e6>
 800f3f8:	696b      	ldr	r3, [r5, #20]
 800f3fa:	b913      	cbnz	r3, 800f402 <_strtod_l+0x7fa>
 800f3fc:	692b      	ldr	r3, [r5, #16]
 800f3fe:	2b01      	cmp	r3, #1
 800f400:	dd75      	ble.n	800f4ee <_strtod_l+0x8e6>
 800f402:	4629      	mov	r1, r5
 800f404:	2201      	movs	r2, #1
 800f406:	4620      	mov	r0, r4
 800f408:	f001 fef8 	bl	80111fc <__lshift>
 800f40c:	4631      	mov	r1, r6
 800f40e:	4605      	mov	r5, r0
 800f410:	f001 ff60 	bl	80112d4 <__mcmp>
 800f414:	2800      	cmp	r0, #0
 800f416:	dd6a      	ble.n	800f4ee <_strtod_l+0x8e6>
 800f418:	9904      	ldr	r1, [sp, #16]
 800f41a:	4a55      	ldr	r2, [pc, #340]	; (800f570 <_strtod_l+0x968>)
 800f41c:	465b      	mov	r3, fp
 800f41e:	2900      	cmp	r1, #0
 800f420:	f000 8085 	beq.w	800f52e <_strtod_l+0x926>
 800f424:	ea02 010b 	and.w	r1, r2, fp
 800f428:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f42c:	dc7f      	bgt.n	800f52e <_strtod_l+0x926>
 800f42e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f432:	f77f aeaa 	ble.w	800f18a <_strtod_l+0x582>
 800f436:	4a4f      	ldr	r2, [pc, #316]	; (800f574 <_strtod_l+0x96c>)
 800f438:	2300      	movs	r3, #0
 800f43a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800f43e:	4650      	mov	r0, sl
 800f440:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800f444:	4659      	mov	r1, fp
 800f446:	f7f1 f8d7 	bl	80005f8 <__aeabi_dmul>
 800f44a:	460b      	mov	r3, r1
 800f44c:	4303      	orrs	r3, r0
 800f44e:	bf08      	it	eq
 800f450:	2322      	moveq	r3, #34	; 0x22
 800f452:	4682      	mov	sl, r0
 800f454:	468b      	mov	fp, r1
 800f456:	bf08      	it	eq
 800f458:	6023      	streq	r3, [r4, #0]
 800f45a:	e62b      	b.n	800f0b4 <_strtod_l+0x4ac>
 800f45c:	f04f 32ff 	mov.w	r2, #4294967295
 800f460:	fa02 f303 	lsl.w	r3, r2, r3
 800f464:	ea03 0a0a 	and.w	sl, r3, sl
 800f468:	e6de      	b.n	800f228 <_strtod_l+0x620>
 800f46a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800f46e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800f472:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800f476:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800f47a:	fa01 f308 	lsl.w	r3, r1, r8
 800f47e:	930c      	str	r3, [sp, #48]	; 0x30
 800f480:	9111      	str	r1, [sp, #68]	; 0x44
 800f482:	e741      	b.n	800f308 <_strtod_l+0x700>
 800f484:	2300      	movs	r3, #0
 800f486:	930c      	str	r3, [sp, #48]	; 0x30
 800f488:	2301      	movs	r3, #1
 800f48a:	9311      	str	r3, [sp, #68]	; 0x44
 800f48c:	e73c      	b.n	800f308 <_strtod_l+0x700>
 800f48e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f490:	4642      	mov	r2, r8
 800f492:	4620      	mov	r0, r4
 800f494:	f001 feb2 	bl	80111fc <__lshift>
 800f498:	901e      	str	r0, [sp, #120]	; 0x78
 800f49a:	2800      	cmp	r0, #0
 800f49c:	f47f af66 	bne.w	800f36c <_strtod_l+0x764>
 800f4a0:	e5fe      	b.n	800f0a0 <_strtod_l+0x498>
 800f4a2:	465f      	mov	r7, fp
 800f4a4:	d16e      	bne.n	800f584 <_strtod_l+0x97c>
 800f4a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f4a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f4ac:	b342      	cbz	r2, 800f500 <_strtod_l+0x8f8>
 800f4ae:	4a32      	ldr	r2, [pc, #200]	; (800f578 <_strtod_l+0x970>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d128      	bne.n	800f506 <_strtod_l+0x8fe>
 800f4b4:	9b04      	ldr	r3, [sp, #16]
 800f4b6:	4650      	mov	r0, sl
 800f4b8:	b1eb      	cbz	r3, 800f4f6 <_strtod_l+0x8ee>
 800f4ba:	4a2d      	ldr	r2, [pc, #180]	; (800f570 <_strtod_l+0x968>)
 800f4bc:	403a      	ands	r2, r7
 800f4be:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f4c2:	f04f 31ff 	mov.w	r1, #4294967295
 800f4c6:	d819      	bhi.n	800f4fc <_strtod_l+0x8f4>
 800f4c8:	0d12      	lsrs	r2, r2, #20
 800f4ca:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f4ce:	fa01 f303 	lsl.w	r3, r1, r3
 800f4d2:	4298      	cmp	r0, r3
 800f4d4:	d117      	bne.n	800f506 <_strtod_l+0x8fe>
 800f4d6:	4b29      	ldr	r3, [pc, #164]	; (800f57c <_strtod_l+0x974>)
 800f4d8:	429f      	cmp	r7, r3
 800f4da:	d102      	bne.n	800f4e2 <_strtod_l+0x8da>
 800f4dc:	3001      	adds	r0, #1
 800f4de:	f43f addf 	beq.w	800f0a0 <_strtod_l+0x498>
 800f4e2:	4b23      	ldr	r3, [pc, #140]	; (800f570 <_strtod_l+0x968>)
 800f4e4:	403b      	ands	r3, r7
 800f4e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f4ea:	f04f 0a00 	mov.w	sl, #0
 800f4ee:	9b04      	ldr	r3, [sp, #16]
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d1a0      	bne.n	800f436 <_strtod_l+0x82e>
 800f4f4:	e5de      	b.n	800f0b4 <_strtod_l+0x4ac>
 800f4f6:	f04f 33ff 	mov.w	r3, #4294967295
 800f4fa:	e7ea      	b.n	800f4d2 <_strtod_l+0x8ca>
 800f4fc:	460b      	mov	r3, r1
 800f4fe:	e7e8      	b.n	800f4d2 <_strtod_l+0x8ca>
 800f500:	ea53 030a 	orrs.w	r3, r3, sl
 800f504:	d088      	beq.n	800f418 <_strtod_l+0x810>
 800f506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f508:	b1db      	cbz	r3, 800f542 <_strtod_l+0x93a>
 800f50a:	423b      	tst	r3, r7
 800f50c:	d0ef      	beq.n	800f4ee <_strtod_l+0x8e6>
 800f50e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f510:	9a04      	ldr	r2, [sp, #16]
 800f512:	4650      	mov	r0, sl
 800f514:	4659      	mov	r1, fp
 800f516:	b1c3      	cbz	r3, 800f54a <_strtod_l+0x942>
 800f518:	f7ff fb5a 	bl	800ebd0 <sulp>
 800f51c:	4602      	mov	r2, r0
 800f51e:	460b      	mov	r3, r1
 800f520:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f524:	f7f0 feb2 	bl	800028c <__adddf3>
 800f528:	4682      	mov	sl, r0
 800f52a:	468b      	mov	fp, r1
 800f52c:	e7df      	b.n	800f4ee <_strtod_l+0x8e6>
 800f52e:	4013      	ands	r3, r2
 800f530:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f534:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f538:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f53c:	f04f 3aff 	mov.w	sl, #4294967295
 800f540:	e7d5      	b.n	800f4ee <_strtod_l+0x8e6>
 800f542:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f544:	ea13 0f0a 	tst.w	r3, sl
 800f548:	e7e0      	b.n	800f50c <_strtod_l+0x904>
 800f54a:	f7ff fb41 	bl	800ebd0 <sulp>
 800f54e:	4602      	mov	r2, r0
 800f550:	460b      	mov	r3, r1
 800f552:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f556:	f7f0 fe97 	bl	8000288 <__aeabi_dsub>
 800f55a:	2200      	movs	r2, #0
 800f55c:	2300      	movs	r3, #0
 800f55e:	4682      	mov	sl, r0
 800f560:	468b      	mov	fp, r1
 800f562:	f7f1 fab1 	bl	8000ac8 <__aeabi_dcmpeq>
 800f566:	2800      	cmp	r0, #0
 800f568:	d0c1      	beq.n	800f4ee <_strtod_l+0x8e6>
 800f56a:	e60e      	b.n	800f18a <_strtod_l+0x582>
 800f56c:	fffffc02 	.word	0xfffffc02
 800f570:	7ff00000 	.word	0x7ff00000
 800f574:	39500000 	.word	0x39500000
 800f578:	000fffff 	.word	0x000fffff
 800f57c:	7fefffff 	.word	0x7fefffff
 800f580:	080174b8 	.word	0x080174b8
 800f584:	4631      	mov	r1, r6
 800f586:	4628      	mov	r0, r5
 800f588:	f002 f820 	bl	80115cc <__ratio>
 800f58c:	ec59 8b10 	vmov	r8, r9, d0
 800f590:	ee10 0a10 	vmov	r0, s0
 800f594:	2200      	movs	r2, #0
 800f596:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f59a:	4649      	mov	r1, r9
 800f59c:	f7f1 faa8 	bl	8000af0 <__aeabi_dcmple>
 800f5a0:	2800      	cmp	r0, #0
 800f5a2:	d07c      	beq.n	800f69e <_strtod_l+0xa96>
 800f5a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d04c      	beq.n	800f644 <_strtod_l+0xa3c>
 800f5aa:	4b95      	ldr	r3, [pc, #596]	; (800f800 <_strtod_l+0xbf8>)
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f5b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f800 <_strtod_l+0xbf8>
 800f5b6:	f04f 0800 	mov.w	r8, #0
 800f5ba:	4b92      	ldr	r3, [pc, #584]	; (800f804 <_strtod_l+0xbfc>)
 800f5bc:	403b      	ands	r3, r7
 800f5be:	9311      	str	r3, [sp, #68]	; 0x44
 800f5c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f5c2:	4b91      	ldr	r3, [pc, #580]	; (800f808 <_strtod_l+0xc00>)
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	f040 80b2 	bne.w	800f72e <_strtod_l+0xb26>
 800f5ca:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f5ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f5d2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800f5d6:	ec4b ab10 	vmov	d0, sl, fp
 800f5da:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800f5de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f5e2:	f001 ff1b 	bl	801141c <__ulp>
 800f5e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f5ea:	ec53 2b10 	vmov	r2, r3, d0
 800f5ee:	f7f1 f803 	bl	80005f8 <__aeabi_dmul>
 800f5f2:	4652      	mov	r2, sl
 800f5f4:	465b      	mov	r3, fp
 800f5f6:	f7f0 fe49 	bl	800028c <__adddf3>
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4981      	ldr	r1, [pc, #516]	; (800f804 <_strtod_l+0xbfc>)
 800f5fe:	4a83      	ldr	r2, [pc, #524]	; (800f80c <_strtod_l+0xc04>)
 800f600:	4019      	ands	r1, r3
 800f602:	4291      	cmp	r1, r2
 800f604:	4682      	mov	sl, r0
 800f606:	d95e      	bls.n	800f6c6 <_strtod_l+0xabe>
 800f608:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f60a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f60e:	4293      	cmp	r3, r2
 800f610:	d103      	bne.n	800f61a <_strtod_l+0xa12>
 800f612:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f614:	3301      	adds	r3, #1
 800f616:	f43f ad43 	beq.w	800f0a0 <_strtod_l+0x498>
 800f61a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800f818 <_strtod_l+0xc10>
 800f61e:	f04f 3aff 	mov.w	sl, #4294967295
 800f622:	991e      	ldr	r1, [sp, #120]	; 0x78
 800f624:	4620      	mov	r0, r4
 800f626:	f001 fbcd 	bl	8010dc4 <_Bfree>
 800f62a:	9907      	ldr	r1, [sp, #28]
 800f62c:	4620      	mov	r0, r4
 800f62e:	f001 fbc9 	bl	8010dc4 <_Bfree>
 800f632:	4631      	mov	r1, r6
 800f634:	4620      	mov	r0, r4
 800f636:	f001 fbc5 	bl	8010dc4 <_Bfree>
 800f63a:	4629      	mov	r1, r5
 800f63c:	4620      	mov	r0, r4
 800f63e:	f001 fbc1 	bl	8010dc4 <_Bfree>
 800f642:	e613      	b.n	800f26c <_strtod_l+0x664>
 800f644:	f1ba 0f00 	cmp.w	sl, #0
 800f648:	d11b      	bne.n	800f682 <_strtod_l+0xa7a>
 800f64a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f64e:	b9f3      	cbnz	r3, 800f68e <_strtod_l+0xa86>
 800f650:	4b6b      	ldr	r3, [pc, #428]	; (800f800 <_strtod_l+0xbf8>)
 800f652:	2200      	movs	r2, #0
 800f654:	4640      	mov	r0, r8
 800f656:	4649      	mov	r1, r9
 800f658:	f7f1 fa40 	bl	8000adc <__aeabi_dcmplt>
 800f65c:	b9d0      	cbnz	r0, 800f694 <_strtod_l+0xa8c>
 800f65e:	4640      	mov	r0, r8
 800f660:	4649      	mov	r1, r9
 800f662:	4b6b      	ldr	r3, [pc, #428]	; (800f810 <_strtod_l+0xc08>)
 800f664:	2200      	movs	r2, #0
 800f666:	f7f0 ffc7 	bl	80005f8 <__aeabi_dmul>
 800f66a:	4680      	mov	r8, r0
 800f66c:	4689      	mov	r9, r1
 800f66e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f672:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800f676:	931b      	str	r3, [sp, #108]	; 0x6c
 800f678:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800f67c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f680:	e79b      	b.n	800f5ba <_strtod_l+0x9b2>
 800f682:	f1ba 0f01 	cmp.w	sl, #1
 800f686:	d102      	bne.n	800f68e <_strtod_l+0xa86>
 800f688:	2f00      	cmp	r7, #0
 800f68a:	f43f ad7e 	beq.w	800f18a <_strtod_l+0x582>
 800f68e:	4b61      	ldr	r3, [pc, #388]	; (800f814 <_strtod_l+0xc0c>)
 800f690:	2200      	movs	r2, #0
 800f692:	e78c      	b.n	800f5ae <_strtod_l+0x9a6>
 800f694:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800f810 <_strtod_l+0xc08>
 800f698:	f04f 0800 	mov.w	r8, #0
 800f69c:	e7e7      	b.n	800f66e <_strtod_l+0xa66>
 800f69e:	4b5c      	ldr	r3, [pc, #368]	; (800f810 <_strtod_l+0xc08>)
 800f6a0:	4640      	mov	r0, r8
 800f6a2:	4649      	mov	r1, r9
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f7f0 ffa7 	bl	80005f8 <__aeabi_dmul>
 800f6aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f6ac:	4680      	mov	r8, r0
 800f6ae:	4689      	mov	r9, r1
 800f6b0:	b933      	cbnz	r3, 800f6c0 <_strtod_l+0xab8>
 800f6b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6b6:	9012      	str	r0, [sp, #72]	; 0x48
 800f6b8:	9313      	str	r3, [sp, #76]	; 0x4c
 800f6ba:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f6be:	e7dd      	b.n	800f67c <_strtod_l+0xa74>
 800f6c0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800f6c4:	e7f9      	b.n	800f6ba <_strtod_l+0xab2>
 800f6c6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f6ca:	9b04      	ldr	r3, [sp, #16]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d1a8      	bne.n	800f622 <_strtod_l+0xa1a>
 800f6d0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f6d4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f6d6:	0d1b      	lsrs	r3, r3, #20
 800f6d8:	051b      	lsls	r3, r3, #20
 800f6da:	429a      	cmp	r2, r3
 800f6dc:	d1a1      	bne.n	800f622 <_strtod_l+0xa1a>
 800f6de:	4640      	mov	r0, r8
 800f6e0:	4649      	mov	r1, r9
 800f6e2:	f7f1 fae9 	bl	8000cb8 <__aeabi_d2lz>
 800f6e6:	f7f0 ff59 	bl	800059c <__aeabi_l2d>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	460b      	mov	r3, r1
 800f6ee:	4640      	mov	r0, r8
 800f6f0:	4649      	mov	r1, r9
 800f6f2:	f7f0 fdc9 	bl	8000288 <__aeabi_dsub>
 800f6f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f6f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f6fc:	ea43 030a 	orr.w	r3, r3, sl
 800f700:	4313      	orrs	r3, r2
 800f702:	4680      	mov	r8, r0
 800f704:	4689      	mov	r9, r1
 800f706:	d053      	beq.n	800f7b0 <_strtod_l+0xba8>
 800f708:	a335      	add	r3, pc, #212	; (adr r3, 800f7e0 <_strtod_l+0xbd8>)
 800f70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f70e:	f7f1 f9e5 	bl	8000adc <__aeabi_dcmplt>
 800f712:	2800      	cmp	r0, #0
 800f714:	f47f acce 	bne.w	800f0b4 <_strtod_l+0x4ac>
 800f718:	a333      	add	r3, pc, #204	; (adr r3, 800f7e8 <_strtod_l+0xbe0>)
 800f71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f71e:	4640      	mov	r0, r8
 800f720:	4649      	mov	r1, r9
 800f722:	f7f1 f9f9 	bl	8000b18 <__aeabi_dcmpgt>
 800f726:	2800      	cmp	r0, #0
 800f728:	f43f af7b 	beq.w	800f622 <_strtod_l+0xa1a>
 800f72c:	e4c2      	b.n	800f0b4 <_strtod_l+0x4ac>
 800f72e:	9b04      	ldr	r3, [sp, #16]
 800f730:	b333      	cbz	r3, 800f780 <_strtod_l+0xb78>
 800f732:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f734:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f738:	d822      	bhi.n	800f780 <_strtod_l+0xb78>
 800f73a:	a32d      	add	r3, pc, #180	; (adr r3, 800f7f0 <_strtod_l+0xbe8>)
 800f73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f740:	4640      	mov	r0, r8
 800f742:	4649      	mov	r1, r9
 800f744:	f7f1 f9d4 	bl	8000af0 <__aeabi_dcmple>
 800f748:	b1a0      	cbz	r0, 800f774 <_strtod_l+0xb6c>
 800f74a:	4649      	mov	r1, r9
 800f74c:	4640      	mov	r0, r8
 800f74e:	f7f1 fa2b 	bl	8000ba8 <__aeabi_d2uiz>
 800f752:	2801      	cmp	r0, #1
 800f754:	bf38      	it	cc
 800f756:	2001      	movcc	r0, #1
 800f758:	f7f0 fed4 	bl	8000504 <__aeabi_ui2d>
 800f75c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f75e:	4680      	mov	r8, r0
 800f760:	4689      	mov	r9, r1
 800f762:	bb13      	cbnz	r3, 800f7aa <_strtod_l+0xba2>
 800f764:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f768:	9014      	str	r0, [sp, #80]	; 0x50
 800f76a:	9315      	str	r3, [sp, #84]	; 0x54
 800f76c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f770:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800f774:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f776:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800f778:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f77c:	1a9b      	subs	r3, r3, r2
 800f77e:	930d      	str	r3, [sp, #52]	; 0x34
 800f780:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f784:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800f788:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800f78c:	f001 fe46 	bl	801141c <__ulp>
 800f790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f794:	ec53 2b10 	vmov	r2, r3, d0
 800f798:	f7f0 ff2e 	bl	80005f8 <__aeabi_dmul>
 800f79c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f7a0:	f7f0 fd74 	bl	800028c <__adddf3>
 800f7a4:	4682      	mov	sl, r0
 800f7a6:	468b      	mov	fp, r1
 800f7a8:	e78f      	b.n	800f6ca <_strtod_l+0xac2>
 800f7aa:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800f7ae:	e7dd      	b.n	800f76c <_strtod_l+0xb64>
 800f7b0:	a311      	add	r3, pc, #68	; (adr r3, 800f7f8 <_strtod_l+0xbf0>)
 800f7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b6:	f7f1 f991 	bl	8000adc <__aeabi_dcmplt>
 800f7ba:	e7b4      	b.n	800f726 <_strtod_l+0xb1e>
 800f7bc:	2300      	movs	r3, #0
 800f7be:	930e      	str	r3, [sp, #56]	; 0x38
 800f7c0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f7c2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800f7c4:	6013      	str	r3, [r2, #0]
 800f7c6:	f7ff ba65 	b.w	800ec94 <_strtod_l+0x8c>
 800f7ca:	2b65      	cmp	r3, #101	; 0x65
 800f7cc:	f43f ab5d 	beq.w	800ee8a <_strtod_l+0x282>
 800f7d0:	2b45      	cmp	r3, #69	; 0x45
 800f7d2:	f43f ab5a 	beq.w	800ee8a <_strtod_l+0x282>
 800f7d6:	2201      	movs	r2, #1
 800f7d8:	f7ff bb92 	b.w	800ef00 <_strtod_l+0x2f8>
 800f7dc:	f3af 8000 	nop.w
 800f7e0:	94a03595 	.word	0x94a03595
 800f7e4:	3fdfffff 	.word	0x3fdfffff
 800f7e8:	35afe535 	.word	0x35afe535
 800f7ec:	3fe00000 	.word	0x3fe00000
 800f7f0:	ffc00000 	.word	0xffc00000
 800f7f4:	41dfffff 	.word	0x41dfffff
 800f7f8:	94a03595 	.word	0x94a03595
 800f7fc:	3fcfffff 	.word	0x3fcfffff
 800f800:	3ff00000 	.word	0x3ff00000
 800f804:	7ff00000 	.word	0x7ff00000
 800f808:	7fe00000 	.word	0x7fe00000
 800f80c:	7c9fffff 	.word	0x7c9fffff
 800f810:	3fe00000 	.word	0x3fe00000
 800f814:	bff00000 	.word	0xbff00000
 800f818:	7fefffff 	.word	0x7fefffff

0800f81c <_strtod_r>:
 800f81c:	4b01      	ldr	r3, [pc, #4]	; (800f824 <_strtod_r+0x8>)
 800f81e:	f7ff b9f3 	b.w	800ec08 <_strtod_l>
 800f822:	bf00      	nop
 800f824:	20000650 	.word	0x20000650

0800f828 <_strtol_l.isra.0>:
 800f828:	2b01      	cmp	r3, #1
 800f82a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f82e:	d001      	beq.n	800f834 <_strtol_l.isra.0+0xc>
 800f830:	2b24      	cmp	r3, #36	; 0x24
 800f832:	d906      	bls.n	800f842 <_strtol_l.isra.0+0x1a>
 800f834:	f7fe faec 	bl	800de10 <__errno>
 800f838:	2316      	movs	r3, #22
 800f83a:	6003      	str	r3, [r0, #0]
 800f83c:	2000      	movs	r0, #0
 800f83e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f842:	4f3a      	ldr	r7, [pc, #232]	; (800f92c <_strtol_l.isra.0+0x104>)
 800f844:	468e      	mov	lr, r1
 800f846:	4676      	mov	r6, lr
 800f848:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f84c:	5de5      	ldrb	r5, [r4, r7]
 800f84e:	f015 0508 	ands.w	r5, r5, #8
 800f852:	d1f8      	bne.n	800f846 <_strtol_l.isra.0+0x1e>
 800f854:	2c2d      	cmp	r4, #45	; 0x2d
 800f856:	d134      	bne.n	800f8c2 <_strtol_l.isra.0+0x9a>
 800f858:	f89e 4000 	ldrb.w	r4, [lr]
 800f85c:	f04f 0801 	mov.w	r8, #1
 800f860:	f106 0e02 	add.w	lr, r6, #2
 800f864:	2b00      	cmp	r3, #0
 800f866:	d05c      	beq.n	800f922 <_strtol_l.isra.0+0xfa>
 800f868:	2b10      	cmp	r3, #16
 800f86a:	d10c      	bne.n	800f886 <_strtol_l.isra.0+0x5e>
 800f86c:	2c30      	cmp	r4, #48	; 0x30
 800f86e:	d10a      	bne.n	800f886 <_strtol_l.isra.0+0x5e>
 800f870:	f89e 4000 	ldrb.w	r4, [lr]
 800f874:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f878:	2c58      	cmp	r4, #88	; 0x58
 800f87a:	d14d      	bne.n	800f918 <_strtol_l.isra.0+0xf0>
 800f87c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800f880:	2310      	movs	r3, #16
 800f882:	f10e 0e02 	add.w	lr, lr, #2
 800f886:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800f88a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f88e:	2600      	movs	r6, #0
 800f890:	fbbc f9f3 	udiv	r9, ip, r3
 800f894:	4635      	mov	r5, r6
 800f896:	fb03 ca19 	mls	sl, r3, r9, ip
 800f89a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800f89e:	2f09      	cmp	r7, #9
 800f8a0:	d818      	bhi.n	800f8d4 <_strtol_l.isra.0+0xac>
 800f8a2:	463c      	mov	r4, r7
 800f8a4:	42a3      	cmp	r3, r4
 800f8a6:	dd24      	ble.n	800f8f2 <_strtol_l.isra.0+0xca>
 800f8a8:	2e00      	cmp	r6, #0
 800f8aa:	db1f      	blt.n	800f8ec <_strtol_l.isra.0+0xc4>
 800f8ac:	45a9      	cmp	r9, r5
 800f8ae:	d31d      	bcc.n	800f8ec <_strtol_l.isra.0+0xc4>
 800f8b0:	d101      	bne.n	800f8b6 <_strtol_l.isra.0+0x8e>
 800f8b2:	45a2      	cmp	sl, r4
 800f8b4:	db1a      	blt.n	800f8ec <_strtol_l.isra.0+0xc4>
 800f8b6:	fb05 4503 	mla	r5, r5, r3, r4
 800f8ba:	2601      	movs	r6, #1
 800f8bc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800f8c0:	e7eb      	b.n	800f89a <_strtol_l.isra.0+0x72>
 800f8c2:	2c2b      	cmp	r4, #43	; 0x2b
 800f8c4:	bf08      	it	eq
 800f8c6:	f89e 4000 	ldrbeq.w	r4, [lr]
 800f8ca:	46a8      	mov	r8, r5
 800f8cc:	bf08      	it	eq
 800f8ce:	f106 0e02 	addeq.w	lr, r6, #2
 800f8d2:	e7c7      	b.n	800f864 <_strtol_l.isra.0+0x3c>
 800f8d4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800f8d8:	2f19      	cmp	r7, #25
 800f8da:	d801      	bhi.n	800f8e0 <_strtol_l.isra.0+0xb8>
 800f8dc:	3c37      	subs	r4, #55	; 0x37
 800f8de:	e7e1      	b.n	800f8a4 <_strtol_l.isra.0+0x7c>
 800f8e0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800f8e4:	2f19      	cmp	r7, #25
 800f8e6:	d804      	bhi.n	800f8f2 <_strtol_l.isra.0+0xca>
 800f8e8:	3c57      	subs	r4, #87	; 0x57
 800f8ea:	e7db      	b.n	800f8a4 <_strtol_l.isra.0+0x7c>
 800f8ec:	f04f 36ff 	mov.w	r6, #4294967295
 800f8f0:	e7e4      	b.n	800f8bc <_strtol_l.isra.0+0x94>
 800f8f2:	2e00      	cmp	r6, #0
 800f8f4:	da05      	bge.n	800f902 <_strtol_l.isra.0+0xda>
 800f8f6:	2322      	movs	r3, #34	; 0x22
 800f8f8:	6003      	str	r3, [r0, #0]
 800f8fa:	4665      	mov	r5, ip
 800f8fc:	b942      	cbnz	r2, 800f910 <_strtol_l.isra.0+0xe8>
 800f8fe:	4628      	mov	r0, r5
 800f900:	e79d      	b.n	800f83e <_strtol_l.isra.0+0x16>
 800f902:	f1b8 0f00 	cmp.w	r8, #0
 800f906:	d000      	beq.n	800f90a <_strtol_l.isra.0+0xe2>
 800f908:	426d      	negs	r5, r5
 800f90a:	2a00      	cmp	r2, #0
 800f90c:	d0f7      	beq.n	800f8fe <_strtol_l.isra.0+0xd6>
 800f90e:	b10e      	cbz	r6, 800f914 <_strtol_l.isra.0+0xec>
 800f910:	f10e 31ff 	add.w	r1, lr, #4294967295
 800f914:	6011      	str	r1, [r2, #0]
 800f916:	e7f2      	b.n	800f8fe <_strtol_l.isra.0+0xd6>
 800f918:	2430      	movs	r4, #48	; 0x30
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d1b3      	bne.n	800f886 <_strtol_l.isra.0+0x5e>
 800f91e:	2308      	movs	r3, #8
 800f920:	e7b1      	b.n	800f886 <_strtol_l.isra.0+0x5e>
 800f922:	2c30      	cmp	r4, #48	; 0x30
 800f924:	d0a4      	beq.n	800f870 <_strtol_l.isra.0+0x48>
 800f926:	230a      	movs	r3, #10
 800f928:	e7ad      	b.n	800f886 <_strtol_l.isra.0+0x5e>
 800f92a:	bf00      	nop
 800f92c:	080174e1 	.word	0x080174e1

0800f930 <_strtol_r>:
 800f930:	f7ff bf7a 	b.w	800f828 <_strtol_l.isra.0>

0800f934 <quorem>:
 800f934:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f938:	6903      	ldr	r3, [r0, #16]
 800f93a:	690c      	ldr	r4, [r1, #16]
 800f93c:	42a3      	cmp	r3, r4
 800f93e:	4607      	mov	r7, r0
 800f940:	f2c0 8081 	blt.w	800fa46 <quorem+0x112>
 800f944:	3c01      	subs	r4, #1
 800f946:	f101 0814 	add.w	r8, r1, #20
 800f94a:	f100 0514 	add.w	r5, r0, #20
 800f94e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f952:	9301      	str	r3, [sp, #4]
 800f954:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f958:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f95c:	3301      	adds	r3, #1
 800f95e:	429a      	cmp	r2, r3
 800f960:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f964:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f968:	fbb2 f6f3 	udiv	r6, r2, r3
 800f96c:	d331      	bcc.n	800f9d2 <quorem+0x9e>
 800f96e:	f04f 0e00 	mov.w	lr, #0
 800f972:	4640      	mov	r0, r8
 800f974:	46ac      	mov	ip, r5
 800f976:	46f2      	mov	sl, lr
 800f978:	f850 2b04 	ldr.w	r2, [r0], #4
 800f97c:	b293      	uxth	r3, r2
 800f97e:	fb06 e303 	mla	r3, r6, r3, lr
 800f982:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f986:	b29b      	uxth	r3, r3
 800f988:	ebaa 0303 	sub.w	r3, sl, r3
 800f98c:	0c12      	lsrs	r2, r2, #16
 800f98e:	f8dc a000 	ldr.w	sl, [ip]
 800f992:	fb06 e202 	mla	r2, r6, r2, lr
 800f996:	fa13 f38a 	uxtah	r3, r3, sl
 800f99a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f99e:	fa1f fa82 	uxth.w	sl, r2
 800f9a2:	f8dc 2000 	ldr.w	r2, [ip]
 800f9a6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800f9aa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f9ae:	b29b      	uxth	r3, r3
 800f9b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9b4:	4581      	cmp	r9, r0
 800f9b6:	f84c 3b04 	str.w	r3, [ip], #4
 800f9ba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f9be:	d2db      	bcs.n	800f978 <quorem+0x44>
 800f9c0:	f855 300b 	ldr.w	r3, [r5, fp]
 800f9c4:	b92b      	cbnz	r3, 800f9d2 <quorem+0x9e>
 800f9c6:	9b01      	ldr	r3, [sp, #4]
 800f9c8:	3b04      	subs	r3, #4
 800f9ca:	429d      	cmp	r5, r3
 800f9cc:	461a      	mov	r2, r3
 800f9ce:	d32e      	bcc.n	800fa2e <quorem+0xfa>
 800f9d0:	613c      	str	r4, [r7, #16]
 800f9d2:	4638      	mov	r0, r7
 800f9d4:	f001 fc7e 	bl	80112d4 <__mcmp>
 800f9d8:	2800      	cmp	r0, #0
 800f9da:	db24      	blt.n	800fa26 <quorem+0xf2>
 800f9dc:	3601      	adds	r6, #1
 800f9de:	4628      	mov	r0, r5
 800f9e0:	f04f 0c00 	mov.w	ip, #0
 800f9e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800f9e8:	f8d0 e000 	ldr.w	lr, [r0]
 800f9ec:	b293      	uxth	r3, r2
 800f9ee:	ebac 0303 	sub.w	r3, ip, r3
 800f9f2:	0c12      	lsrs	r2, r2, #16
 800f9f4:	fa13 f38e 	uxtah	r3, r3, lr
 800f9f8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f9fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800fa00:	b29b      	uxth	r3, r3
 800fa02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fa06:	45c1      	cmp	r9, r8
 800fa08:	f840 3b04 	str.w	r3, [r0], #4
 800fa0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800fa10:	d2e8      	bcs.n	800f9e4 <quorem+0xb0>
 800fa12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fa16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fa1a:	b922      	cbnz	r2, 800fa26 <quorem+0xf2>
 800fa1c:	3b04      	subs	r3, #4
 800fa1e:	429d      	cmp	r5, r3
 800fa20:	461a      	mov	r2, r3
 800fa22:	d30a      	bcc.n	800fa3a <quorem+0x106>
 800fa24:	613c      	str	r4, [r7, #16]
 800fa26:	4630      	mov	r0, r6
 800fa28:	b003      	add	sp, #12
 800fa2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa2e:	6812      	ldr	r2, [r2, #0]
 800fa30:	3b04      	subs	r3, #4
 800fa32:	2a00      	cmp	r2, #0
 800fa34:	d1cc      	bne.n	800f9d0 <quorem+0x9c>
 800fa36:	3c01      	subs	r4, #1
 800fa38:	e7c7      	b.n	800f9ca <quorem+0x96>
 800fa3a:	6812      	ldr	r2, [r2, #0]
 800fa3c:	3b04      	subs	r3, #4
 800fa3e:	2a00      	cmp	r2, #0
 800fa40:	d1f0      	bne.n	800fa24 <quorem+0xf0>
 800fa42:	3c01      	subs	r4, #1
 800fa44:	e7eb      	b.n	800fa1e <quorem+0xea>
 800fa46:	2000      	movs	r0, #0
 800fa48:	e7ee      	b.n	800fa28 <quorem+0xf4>
 800fa4a:	0000      	movs	r0, r0
 800fa4c:	0000      	movs	r0, r0
	...

0800fa50 <_dtoa_r>:
 800fa50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa54:	ed2d 8b02 	vpush	{d8}
 800fa58:	ec57 6b10 	vmov	r6, r7, d0
 800fa5c:	b095      	sub	sp, #84	; 0x54
 800fa5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fa60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fa64:	9105      	str	r1, [sp, #20]
 800fa66:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800fa6a:	4604      	mov	r4, r0
 800fa6c:	9209      	str	r2, [sp, #36]	; 0x24
 800fa6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800fa70:	b975      	cbnz	r5, 800fa90 <_dtoa_r+0x40>
 800fa72:	2010      	movs	r0, #16
 800fa74:	f001 f94c 	bl	8010d10 <malloc>
 800fa78:	4602      	mov	r2, r0
 800fa7a:	6260      	str	r0, [r4, #36]	; 0x24
 800fa7c:	b920      	cbnz	r0, 800fa88 <_dtoa_r+0x38>
 800fa7e:	4bb2      	ldr	r3, [pc, #712]	; (800fd48 <_dtoa_r+0x2f8>)
 800fa80:	21ea      	movs	r1, #234	; 0xea
 800fa82:	48b2      	ldr	r0, [pc, #712]	; (800fd4c <_dtoa_r+0x2fc>)
 800fa84:	f002 f868 	bl	8011b58 <__assert_func>
 800fa88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa8c:	6005      	str	r5, [r0, #0]
 800fa8e:	60c5      	str	r5, [r0, #12]
 800fa90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa92:	6819      	ldr	r1, [r3, #0]
 800fa94:	b151      	cbz	r1, 800faac <_dtoa_r+0x5c>
 800fa96:	685a      	ldr	r2, [r3, #4]
 800fa98:	604a      	str	r2, [r1, #4]
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	4093      	lsls	r3, r2
 800fa9e:	608b      	str	r3, [r1, #8]
 800faa0:	4620      	mov	r0, r4
 800faa2:	f001 f98f 	bl	8010dc4 <_Bfree>
 800faa6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800faa8:	2200      	movs	r2, #0
 800faaa:	601a      	str	r2, [r3, #0]
 800faac:	1e3b      	subs	r3, r7, #0
 800faae:	bfb9      	ittee	lt
 800fab0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fab4:	9303      	strlt	r3, [sp, #12]
 800fab6:	2300      	movge	r3, #0
 800fab8:	f8c8 3000 	strge.w	r3, [r8]
 800fabc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800fac0:	4ba3      	ldr	r3, [pc, #652]	; (800fd50 <_dtoa_r+0x300>)
 800fac2:	bfbc      	itt	lt
 800fac4:	2201      	movlt	r2, #1
 800fac6:	f8c8 2000 	strlt.w	r2, [r8]
 800faca:	ea33 0309 	bics.w	r3, r3, r9
 800face:	d11b      	bne.n	800fb08 <_dtoa_r+0xb8>
 800fad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fad2:	f242 730f 	movw	r3, #9999	; 0x270f
 800fad6:	6013      	str	r3, [r2, #0]
 800fad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fadc:	4333      	orrs	r3, r6
 800fade:	f000 857a 	beq.w	80105d6 <_dtoa_r+0xb86>
 800fae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fae4:	b963      	cbnz	r3, 800fb00 <_dtoa_r+0xb0>
 800fae6:	4b9b      	ldr	r3, [pc, #620]	; (800fd54 <_dtoa_r+0x304>)
 800fae8:	e024      	b.n	800fb34 <_dtoa_r+0xe4>
 800faea:	4b9b      	ldr	r3, [pc, #620]	; (800fd58 <_dtoa_r+0x308>)
 800faec:	9300      	str	r3, [sp, #0]
 800faee:	3308      	adds	r3, #8
 800faf0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800faf2:	6013      	str	r3, [r2, #0]
 800faf4:	9800      	ldr	r0, [sp, #0]
 800faf6:	b015      	add	sp, #84	; 0x54
 800faf8:	ecbd 8b02 	vpop	{d8}
 800fafc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb00:	4b94      	ldr	r3, [pc, #592]	; (800fd54 <_dtoa_r+0x304>)
 800fb02:	9300      	str	r3, [sp, #0]
 800fb04:	3303      	adds	r3, #3
 800fb06:	e7f3      	b.n	800faf0 <_dtoa_r+0xa0>
 800fb08:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	ec51 0b17 	vmov	r0, r1, d7
 800fb12:	2300      	movs	r3, #0
 800fb14:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800fb18:	f7f0 ffd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800fb1c:	4680      	mov	r8, r0
 800fb1e:	b158      	cbz	r0, 800fb38 <_dtoa_r+0xe8>
 800fb20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fb22:	2301      	movs	r3, #1
 800fb24:	6013      	str	r3, [r2, #0]
 800fb26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	f000 8551 	beq.w	80105d0 <_dtoa_r+0xb80>
 800fb2e:	488b      	ldr	r0, [pc, #556]	; (800fd5c <_dtoa_r+0x30c>)
 800fb30:	6018      	str	r0, [r3, #0]
 800fb32:	1e43      	subs	r3, r0, #1
 800fb34:	9300      	str	r3, [sp, #0]
 800fb36:	e7dd      	b.n	800faf4 <_dtoa_r+0xa4>
 800fb38:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800fb3c:	aa12      	add	r2, sp, #72	; 0x48
 800fb3e:	a913      	add	r1, sp, #76	; 0x4c
 800fb40:	4620      	mov	r0, r4
 800fb42:	f001 fce7 	bl	8011514 <__d2b>
 800fb46:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fb4a:	4683      	mov	fp, r0
 800fb4c:	2d00      	cmp	r5, #0
 800fb4e:	d07c      	beq.n	800fc4a <_dtoa_r+0x1fa>
 800fb50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb52:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800fb56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fb5a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800fb5e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800fb62:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800fb66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fb6a:	4b7d      	ldr	r3, [pc, #500]	; (800fd60 <_dtoa_r+0x310>)
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	4630      	mov	r0, r6
 800fb70:	4639      	mov	r1, r7
 800fb72:	f7f0 fb89 	bl	8000288 <__aeabi_dsub>
 800fb76:	a36e      	add	r3, pc, #440	; (adr r3, 800fd30 <_dtoa_r+0x2e0>)
 800fb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7c:	f7f0 fd3c 	bl	80005f8 <__aeabi_dmul>
 800fb80:	a36d      	add	r3, pc, #436	; (adr r3, 800fd38 <_dtoa_r+0x2e8>)
 800fb82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb86:	f7f0 fb81 	bl	800028c <__adddf3>
 800fb8a:	4606      	mov	r6, r0
 800fb8c:	4628      	mov	r0, r5
 800fb8e:	460f      	mov	r7, r1
 800fb90:	f7f0 fcc8 	bl	8000524 <__aeabi_i2d>
 800fb94:	a36a      	add	r3, pc, #424	; (adr r3, 800fd40 <_dtoa_r+0x2f0>)
 800fb96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb9a:	f7f0 fd2d 	bl	80005f8 <__aeabi_dmul>
 800fb9e:	4602      	mov	r2, r0
 800fba0:	460b      	mov	r3, r1
 800fba2:	4630      	mov	r0, r6
 800fba4:	4639      	mov	r1, r7
 800fba6:	f7f0 fb71 	bl	800028c <__adddf3>
 800fbaa:	4606      	mov	r6, r0
 800fbac:	460f      	mov	r7, r1
 800fbae:	f7f0 ffd3 	bl	8000b58 <__aeabi_d2iz>
 800fbb2:	2200      	movs	r2, #0
 800fbb4:	4682      	mov	sl, r0
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	4630      	mov	r0, r6
 800fbba:	4639      	mov	r1, r7
 800fbbc:	f7f0 ff8e 	bl	8000adc <__aeabi_dcmplt>
 800fbc0:	b148      	cbz	r0, 800fbd6 <_dtoa_r+0x186>
 800fbc2:	4650      	mov	r0, sl
 800fbc4:	f7f0 fcae 	bl	8000524 <__aeabi_i2d>
 800fbc8:	4632      	mov	r2, r6
 800fbca:	463b      	mov	r3, r7
 800fbcc:	f7f0 ff7c 	bl	8000ac8 <__aeabi_dcmpeq>
 800fbd0:	b908      	cbnz	r0, 800fbd6 <_dtoa_r+0x186>
 800fbd2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fbd6:	f1ba 0f16 	cmp.w	sl, #22
 800fbda:	d854      	bhi.n	800fc86 <_dtoa_r+0x236>
 800fbdc:	4b61      	ldr	r3, [pc, #388]	; (800fd64 <_dtoa_r+0x314>)
 800fbde:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fbe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fbea:	f7f0 ff77 	bl	8000adc <__aeabi_dcmplt>
 800fbee:	2800      	cmp	r0, #0
 800fbf0:	d04b      	beq.n	800fc8a <_dtoa_r+0x23a>
 800fbf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	930e      	str	r3, [sp, #56]	; 0x38
 800fbfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fbfc:	1b5d      	subs	r5, r3, r5
 800fbfe:	1e6b      	subs	r3, r5, #1
 800fc00:	9304      	str	r3, [sp, #16]
 800fc02:	bf43      	ittte	mi
 800fc04:	2300      	movmi	r3, #0
 800fc06:	f1c5 0801 	rsbmi	r8, r5, #1
 800fc0a:	9304      	strmi	r3, [sp, #16]
 800fc0c:	f04f 0800 	movpl.w	r8, #0
 800fc10:	f1ba 0f00 	cmp.w	sl, #0
 800fc14:	db3b      	blt.n	800fc8e <_dtoa_r+0x23e>
 800fc16:	9b04      	ldr	r3, [sp, #16]
 800fc18:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800fc1c:	4453      	add	r3, sl
 800fc1e:	9304      	str	r3, [sp, #16]
 800fc20:	2300      	movs	r3, #0
 800fc22:	9306      	str	r3, [sp, #24]
 800fc24:	9b05      	ldr	r3, [sp, #20]
 800fc26:	2b09      	cmp	r3, #9
 800fc28:	d869      	bhi.n	800fcfe <_dtoa_r+0x2ae>
 800fc2a:	2b05      	cmp	r3, #5
 800fc2c:	bfc4      	itt	gt
 800fc2e:	3b04      	subgt	r3, #4
 800fc30:	9305      	strgt	r3, [sp, #20]
 800fc32:	9b05      	ldr	r3, [sp, #20]
 800fc34:	f1a3 0302 	sub.w	r3, r3, #2
 800fc38:	bfcc      	ite	gt
 800fc3a:	2500      	movgt	r5, #0
 800fc3c:	2501      	movle	r5, #1
 800fc3e:	2b03      	cmp	r3, #3
 800fc40:	d869      	bhi.n	800fd16 <_dtoa_r+0x2c6>
 800fc42:	e8df f003 	tbb	[pc, r3]
 800fc46:	4e2c      	.short	0x4e2c
 800fc48:	5a4c      	.short	0x5a4c
 800fc4a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800fc4e:	441d      	add	r5, r3
 800fc50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800fc54:	2b20      	cmp	r3, #32
 800fc56:	bfc1      	itttt	gt
 800fc58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800fc5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800fc60:	fa09 f303 	lslgt.w	r3, r9, r3
 800fc64:	fa26 f000 	lsrgt.w	r0, r6, r0
 800fc68:	bfda      	itte	le
 800fc6a:	f1c3 0320 	rsble	r3, r3, #32
 800fc6e:	fa06 f003 	lslle.w	r0, r6, r3
 800fc72:	4318      	orrgt	r0, r3
 800fc74:	f7f0 fc46 	bl	8000504 <__aeabi_ui2d>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	4606      	mov	r6, r0
 800fc7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800fc80:	3d01      	subs	r5, #1
 800fc82:	9310      	str	r3, [sp, #64]	; 0x40
 800fc84:	e771      	b.n	800fb6a <_dtoa_r+0x11a>
 800fc86:	2301      	movs	r3, #1
 800fc88:	e7b6      	b.n	800fbf8 <_dtoa_r+0x1a8>
 800fc8a:	900e      	str	r0, [sp, #56]	; 0x38
 800fc8c:	e7b5      	b.n	800fbfa <_dtoa_r+0x1aa>
 800fc8e:	f1ca 0300 	rsb	r3, sl, #0
 800fc92:	9306      	str	r3, [sp, #24]
 800fc94:	2300      	movs	r3, #0
 800fc96:	eba8 080a 	sub.w	r8, r8, sl
 800fc9a:	930d      	str	r3, [sp, #52]	; 0x34
 800fc9c:	e7c2      	b.n	800fc24 <_dtoa_r+0x1d4>
 800fc9e:	2300      	movs	r3, #0
 800fca0:	9308      	str	r3, [sp, #32]
 800fca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	dc39      	bgt.n	800fd1c <_dtoa_r+0x2cc>
 800fca8:	f04f 0901 	mov.w	r9, #1
 800fcac:	f8cd 9004 	str.w	r9, [sp, #4]
 800fcb0:	464b      	mov	r3, r9
 800fcb2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800fcb6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fcb8:	2200      	movs	r2, #0
 800fcba:	6042      	str	r2, [r0, #4]
 800fcbc:	2204      	movs	r2, #4
 800fcbe:	f102 0614 	add.w	r6, r2, #20
 800fcc2:	429e      	cmp	r6, r3
 800fcc4:	6841      	ldr	r1, [r0, #4]
 800fcc6:	d92f      	bls.n	800fd28 <_dtoa_r+0x2d8>
 800fcc8:	4620      	mov	r0, r4
 800fcca:	f001 f83b 	bl	8010d44 <_Balloc>
 800fcce:	9000      	str	r0, [sp, #0]
 800fcd0:	2800      	cmp	r0, #0
 800fcd2:	d14b      	bne.n	800fd6c <_dtoa_r+0x31c>
 800fcd4:	4b24      	ldr	r3, [pc, #144]	; (800fd68 <_dtoa_r+0x318>)
 800fcd6:	4602      	mov	r2, r0
 800fcd8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fcdc:	e6d1      	b.n	800fa82 <_dtoa_r+0x32>
 800fcde:	2301      	movs	r3, #1
 800fce0:	e7de      	b.n	800fca0 <_dtoa_r+0x250>
 800fce2:	2300      	movs	r3, #0
 800fce4:	9308      	str	r3, [sp, #32]
 800fce6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fce8:	eb0a 0903 	add.w	r9, sl, r3
 800fcec:	f109 0301 	add.w	r3, r9, #1
 800fcf0:	2b01      	cmp	r3, #1
 800fcf2:	9301      	str	r3, [sp, #4]
 800fcf4:	bfb8      	it	lt
 800fcf6:	2301      	movlt	r3, #1
 800fcf8:	e7dd      	b.n	800fcb6 <_dtoa_r+0x266>
 800fcfa:	2301      	movs	r3, #1
 800fcfc:	e7f2      	b.n	800fce4 <_dtoa_r+0x294>
 800fcfe:	2501      	movs	r5, #1
 800fd00:	2300      	movs	r3, #0
 800fd02:	9305      	str	r3, [sp, #20]
 800fd04:	9508      	str	r5, [sp, #32]
 800fd06:	f04f 39ff 	mov.w	r9, #4294967295
 800fd0a:	2200      	movs	r2, #0
 800fd0c:	f8cd 9004 	str.w	r9, [sp, #4]
 800fd10:	2312      	movs	r3, #18
 800fd12:	9209      	str	r2, [sp, #36]	; 0x24
 800fd14:	e7cf      	b.n	800fcb6 <_dtoa_r+0x266>
 800fd16:	2301      	movs	r3, #1
 800fd18:	9308      	str	r3, [sp, #32]
 800fd1a:	e7f4      	b.n	800fd06 <_dtoa_r+0x2b6>
 800fd1c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800fd20:	f8cd 9004 	str.w	r9, [sp, #4]
 800fd24:	464b      	mov	r3, r9
 800fd26:	e7c6      	b.n	800fcb6 <_dtoa_r+0x266>
 800fd28:	3101      	adds	r1, #1
 800fd2a:	6041      	str	r1, [r0, #4]
 800fd2c:	0052      	lsls	r2, r2, #1
 800fd2e:	e7c6      	b.n	800fcbe <_dtoa_r+0x26e>
 800fd30:	636f4361 	.word	0x636f4361
 800fd34:	3fd287a7 	.word	0x3fd287a7
 800fd38:	8b60c8b3 	.word	0x8b60c8b3
 800fd3c:	3fc68a28 	.word	0x3fc68a28
 800fd40:	509f79fb 	.word	0x509f79fb
 800fd44:	3fd34413 	.word	0x3fd34413
 800fd48:	080175ee 	.word	0x080175ee
 800fd4c:	08017605 	.word	0x08017605
 800fd50:	7ff00000 	.word	0x7ff00000
 800fd54:	080175ea 	.word	0x080175ea
 800fd58:	080175e1 	.word	0x080175e1
 800fd5c:	08017465 	.word	0x08017465
 800fd60:	3ff80000 	.word	0x3ff80000
 800fd64:	08017780 	.word	0x08017780
 800fd68:	08017664 	.word	0x08017664
 800fd6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fd6e:	9a00      	ldr	r2, [sp, #0]
 800fd70:	601a      	str	r2, [r3, #0]
 800fd72:	9b01      	ldr	r3, [sp, #4]
 800fd74:	2b0e      	cmp	r3, #14
 800fd76:	f200 80ad 	bhi.w	800fed4 <_dtoa_r+0x484>
 800fd7a:	2d00      	cmp	r5, #0
 800fd7c:	f000 80aa 	beq.w	800fed4 <_dtoa_r+0x484>
 800fd80:	f1ba 0f00 	cmp.w	sl, #0
 800fd84:	dd36      	ble.n	800fdf4 <_dtoa_r+0x3a4>
 800fd86:	4ac3      	ldr	r2, [pc, #780]	; (8010094 <_dtoa_r+0x644>)
 800fd88:	f00a 030f 	and.w	r3, sl, #15
 800fd8c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fd90:	ed93 7b00 	vldr	d7, [r3]
 800fd94:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800fd98:	ea4f 172a 	mov.w	r7, sl, asr #4
 800fd9c:	eeb0 8a47 	vmov.f32	s16, s14
 800fda0:	eef0 8a67 	vmov.f32	s17, s15
 800fda4:	d016      	beq.n	800fdd4 <_dtoa_r+0x384>
 800fda6:	4bbc      	ldr	r3, [pc, #752]	; (8010098 <_dtoa_r+0x648>)
 800fda8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fdac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fdb0:	f7f0 fd4c 	bl	800084c <__aeabi_ddiv>
 800fdb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdb8:	f007 070f 	and.w	r7, r7, #15
 800fdbc:	2503      	movs	r5, #3
 800fdbe:	4eb6      	ldr	r6, [pc, #728]	; (8010098 <_dtoa_r+0x648>)
 800fdc0:	b957      	cbnz	r7, 800fdd8 <_dtoa_r+0x388>
 800fdc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fdc6:	ec53 2b18 	vmov	r2, r3, d8
 800fdca:	f7f0 fd3f 	bl	800084c <__aeabi_ddiv>
 800fdce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fdd2:	e029      	b.n	800fe28 <_dtoa_r+0x3d8>
 800fdd4:	2502      	movs	r5, #2
 800fdd6:	e7f2      	b.n	800fdbe <_dtoa_r+0x36e>
 800fdd8:	07f9      	lsls	r1, r7, #31
 800fdda:	d508      	bpl.n	800fdee <_dtoa_r+0x39e>
 800fddc:	ec51 0b18 	vmov	r0, r1, d8
 800fde0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fde4:	f7f0 fc08 	bl	80005f8 <__aeabi_dmul>
 800fde8:	ec41 0b18 	vmov	d8, r0, r1
 800fdec:	3501      	adds	r5, #1
 800fdee:	107f      	asrs	r7, r7, #1
 800fdf0:	3608      	adds	r6, #8
 800fdf2:	e7e5      	b.n	800fdc0 <_dtoa_r+0x370>
 800fdf4:	f000 80a6 	beq.w	800ff44 <_dtoa_r+0x4f4>
 800fdf8:	f1ca 0600 	rsb	r6, sl, #0
 800fdfc:	4ba5      	ldr	r3, [pc, #660]	; (8010094 <_dtoa_r+0x644>)
 800fdfe:	4fa6      	ldr	r7, [pc, #664]	; (8010098 <_dtoa_r+0x648>)
 800fe00:	f006 020f 	and.w	r2, r6, #15
 800fe04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fe08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fe10:	f7f0 fbf2 	bl	80005f8 <__aeabi_dmul>
 800fe14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe18:	1136      	asrs	r6, r6, #4
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	2502      	movs	r5, #2
 800fe1e:	2e00      	cmp	r6, #0
 800fe20:	f040 8085 	bne.w	800ff2e <_dtoa_r+0x4de>
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d1d2      	bne.n	800fdce <_dtoa_r+0x37e>
 800fe28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	f000 808c 	beq.w	800ff48 <_dtoa_r+0x4f8>
 800fe30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fe34:	4b99      	ldr	r3, [pc, #612]	; (801009c <_dtoa_r+0x64c>)
 800fe36:	2200      	movs	r2, #0
 800fe38:	4630      	mov	r0, r6
 800fe3a:	4639      	mov	r1, r7
 800fe3c:	f7f0 fe4e 	bl	8000adc <__aeabi_dcmplt>
 800fe40:	2800      	cmp	r0, #0
 800fe42:	f000 8081 	beq.w	800ff48 <_dtoa_r+0x4f8>
 800fe46:	9b01      	ldr	r3, [sp, #4]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d07d      	beq.n	800ff48 <_dtoa_r+0x4f8>
 800fe4c:	f1b9 0f00 	cmp.w	r9, #0
 800fe50:	dd3c      	ble.n	800fecc <_dtoa_r+0x47c>
 800fe52:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fe56:	9307      	str	r3, [sp, #28]
 800fe58:	2200      	movs	r2, #0
 800fe5a:	4b91      	ldr	r3, [pc, #580]	; (80100a0 <_dtoa_r+0x650>)
 800fe5c:	4630      	mov	r0, r6
 800fe5e:	4639      	mov	r1, r7
 800fe60:	f7f0 fbca 	bl	80005f8 <__aeabi_dmul>
 800fe64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe68:	3501      	adds	r5, #1
 800fe6a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800fe6e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800fe72:	4628      	mov	r0, r5
 800fe74:	f7f0 fb56 	bl	8000524 <__aeabi_i2d>
 800fe78:	4632      	mov	r2, r6
 800fe7a:	463b      	mov	r3, r7
 800fe7c:	f7f0 fbbc 	bl	80005f8 <__aeabi_dmul>
 800fe80:	4b88      	ldr	r3, [pc, #544]	; (80100a4 <_dtoa_r+0x654>)
 800fe82:	2200      	movs	r2, #0
 800fe84:	f7f0 fa02 	bl	800028c <__adddf3>
 800fe88:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800fe8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe90:	9303      	str	r3, [sp, #12]
 800fe92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d15c      	bne.n	800ff52 <_dtoa_r+0x502>
 800fe98:	4b83      	ldr	r3, [pc, #524]	; (80100a8 <_dtoa_r+0x658>)
 800fe9a:	2200      	movs	r2, #0
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	4639      	mov	r1, r7
 800fea0:	f7f0 f9f2 	bl	8000288 <__aeabi_dsub>
 800fea4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fea8:	4606      	mov	r6, r0
 800feaa:	460f      	mov	r7, r1
 800feac:	f7f0 fe34 	bl	8000b18 <__aeabi_dcmpgt>
 800feb0:	2800      	cmp	r0, #0
 800feb2:	f040 8296 	bne.w	80103e2 <_dtoa_r+0x992>
 800feb6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800feba:	4630      	mov	r0, r6
 800febc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fec0:	4639      	mov	r1, r7
 800fec2:	f7f0 fe0b 	bl	8000adc <__aeabi_dcmplt>
 800fec6:	2800      	cmp	r0, #0
 800fec8:	f040 8288 	bne.w	80103dc <_dtoa_r+0x98c>
 800fecc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fed0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800fed4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	f2c0 8158 	blt.w	801018c <_dtoa_r+0x73c>
 800fedc:	f1ba 0f0e 	cmp.w	sl, #14
 800fee0:	f300 8154 	bgt.w	801018c <_dtoa_r+0x73c>
 800fee4:	4b6b      	ldr	r3, [pc, #428]	; (8010094 <_dtoa_r+0x644>)
 800fee6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800feea:	e9d3 8900 	ldrd	r8, r9, [r3]
 800feee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	f280 80e3 	bge.w	80100bc <_dtoa_r+0x66c>
 800fef6:	9b01      	ldr	r3, [sp, #4]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	f300 80df 	bgt.w	80100bc <_dtoa_r+0x66c>
 800fefe:	f040 826d 	bne.w	80103dc <_dtoa_r+0x98c>
 800ff02:	4b69      	ldr	r3, [pc, #420]	; (80100a8 <_dtoa_r+0x658>)
 800ff04:	2200      	movs	r2, #0
 800ff06:	4640      	mov	r0, r8
 800ff08:	4649      	mov	r1, r9
 800ff0a:	f7f0 fb75 	bl	80005f8 <__aeabi_dmul>
 800ff0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ff12:	f7f0 fdf7 	bl	8000b04 <__aeabi_dcmpge>
 800ff16:	9e01      	ldr	r6, [sp, #4]
 800ff18:	4637      	mov	r7, r6
 800ff1a:	2800      	cmp	r0, #0
 800ff1c:	f040 8243 	bne.w	80103a6 <_dtoa_r+0x956>
 800ff20:	9d00      	ldr	r5, [sp, #0]
 800ff22:	2331      	movs	r3, #49	; 0x31
 800ff24:	f805 3b01 	strb.w	r3, [r5], #1
 800ff28:	f10a 0a01 	add.w	sl, sl, #1
 800ff2c:	e23f      	b.n	80103ae <_dtoa_r+0x95e>
 800ff2e:	07f2      	lsls	r2, r6, #31
 800ff30:	d505      	bpl.n	800ff3e <_dtoa_r+0x4ee>
 800ff32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ff36:	f7f0 fb5f 	bl	80005f8 <__aeabi_dmul>
 800ff3a:	3501      	adds	r5, #1
 800ff3c:	2301      	movs	r3, #1
 800ff3e:	1076      	asrs	r6, r6, #1
 800ff40:	3708      	adds	r7, #8
 800ff42:	e76c      	b.n	800fe1e <_dtoa_r+0x3ce>
 800ff44:	2502      	movs	r5, #2
 800ff46:	e76f      	b.n	800fe28 <_dtoa_r+0x3d8>
 800ff48:	9b01      	ldr	r3, [sp, #4]
 800ff4a:	f8cd a01c 	str.w	sl, [sp, #28]
 800ff4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ff50:	e78d      	b.n	800fe6e <_dtoa_r+0x41e>
 800ff52:	9900      	ldr	r1, [sp, #0]
 800ff54:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ff56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ff58:	4b4e      	ldr	r3, [pc, #312]	; (8010094 <_dtoa_r+0x644>)
 800ff5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ff5e:	4401      	add	r1, r0
 800ff60:	9102      	str	r1, [sp, #8]
 800ff62:	9908      	ldr	r1, [sp, #32]
 800ff64:	eeb0 8a47 	vmov.f32	s16, s14
 800ff68:	eef0 8a67 	vmov.f32	s17, s15
 800ff6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ff70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ff74:	2900      	cmp	r1, #0
 800ff76:	d045      	beq.n	8010004 <_dtoa_r+0x5b4>
 800ff78:	494c      	ldr	r1, [pc, #304]	; (80100ac <_dtoa_r+0x65c>)
 800ff7a:	2000      	movs	r0, #0
 800ff7c:	f7f0 fc66 	bl	800084c <__aeabi_ddiv>
 800ff80:	ec53 2b18 	vmov	r2, r3, d8
 800ff84:	f7f0 f980 	bl	8000288 <__aeabi_dsub>
 800ff88:	9d00      	ldr	r5, [sp, #0]
 800ff8a:	ec41 0b18 	vmov	d8, r0, r1
 800ff8e:	4639      	mov	r1, r7
 800ff90:	4630      	mov	r0, r6
 800ff92:	f7f0 fde1 	bl	8000b58 <__aeabi_d2iz>
 800ff96:	900c      	str	r0, [sp, #48]	; 0x30
 800ff98:	f7f0 fac4 	bl	8000524 <__aeabi_i2d>
 800ff9c:	4602      	mov	r2, r0
 800ff9e:	460b      	mov	r3, r1
 800ffa0:	4630      	mov	r0, r6
 800ffa2:	4639      	mov	r1, r7
 800ffa4:	f7f0 f970 	bl	8000288 <__aeabi_dsub>
 800ffa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ffaa:	3330      	adds	r3, #48	; 0x30
 800ffac:	f805 3b01 	strb.w	r3, [r5], #1
 800ffb0:	ec53 2b18 	vmov	r2, r3, d8
 800ffb4:	4606      	mov	r6, r0
 800ffb6:	460f      	mov	r7, r1
 800ffb8:	f7f0 fd90 	bl	8000adc <__aeabi_dcmplt>
 800ffbc:	2800      	cmp	r0, #0
 800ffbe:	d165      	bne.n	801008c <_dtoa_r+0x63c>
 800ffc0:	4632      	mov	r2, r6
 800ffc2:	463b      	mov	r3, r7
 800ffc4:	4935      	ldr	r1, [pc, #212]	; (801009c <_dtoa_r+0x64c>)
 800ffc6:	2000      	movs	r0, #0
 800ffc8:	f7f0 f95e 	bl	8000288 <__aeabi_dsub>
 800ffcc:	ec53 2b18 	vmov	r2, r3, d8
 800ffd0:	f7f0 fd84 	bl	8000adc <__aeabi_dcmplt>
 800ffd4:	2800      	cmp	r0, #0
 800ffd6:	f040 80b9 	bne.w	801014c <_dtoa_r+0x6fc>
 800ffda:	9b02      	ldr	r3, [sp, #8]
 800ffdc:	429d      	cmp	r5, r3
 800ffde:	f43f af75 	beq.w	800fecc <_dtoa_r+0x47c>
 800ffe2:	4b2f      	ldr	r3, [pc, #188]	; (80100a0 <_dtoa_r+0x650>)
 800ffe4:	ec51 0b18 	vmov	r0, r1, d8
 800ffe8:	2200      	movs	r2, #0
 800ffea:	f7f0 fb05 	bl	80005f8 <__aeabi_dmul>
 800ffee:	4b2c      	ldr	r3, [pc, #176]	; (80100a0 <_dtoa_r+0x650>)
 800fff0:	ec41 0b18 	vmov	d8, r0, r1
 800fff4:	2200      	movs	r2, #0
 800fff6:	4630      	mov	r0, r6
 800fff8:	4639      	mov	r1, r7
 800fffa:	f7f0 fafd 	bl	80005f8 <__aeabi_dmul>
 800fffe:	4606      	mov	r6, r0
 8010000:	460f      	mov	r7, r1
 8010002:	e7c4      	b.n	800ff8e <_dtoa_r+0x53e>
 8010004:	ec51 0b17 	vmov	r0, r1, d7
 8010008:	f7f0 faf6 	bl	80005f8 <__aeabi_dmul>
 801000c:	9b02      	ldr	r3, [sp, #8]
 801000e:	9d00      	ldr	r5, [sp, #0]
 8010010:	930c      	str	r3, [sp, #48]	; 0x30
 8010012:	ec41 0b18 	vmov	d8, r0, r1
 8010016:	4639      	mov	r1, r7
 8010018:	4630      	mov	r0, r6
 801001a:	f7f0 fd9d 	bl	8000b58 <__aeabi_d2iz>
 801001e:	9011      	str	r0, [sp, #68]	; 0x44
 8010020:	f7f0 fa80 	bl	8000524 <__aeabi_i2d>
 8010024:	4602      	mov	r2, r0
 8010026:	460b      	mov	r3, r1
 8010028:	4630      	mov	r0, r6
 801002a:	4639      	mov	r1, r7
 801002c:	f7f0 f92c 	bl	8000288 <__aeabi_dsub>
 8010030:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8010032:	3330      	adds	r3, #48	; 0x30
 8010034:	f805 3b01 	strb.w	r3, [r5], #1
 8010038:	9b02      	ldr	r3, [sp, #8]
 801003a:	429d      	cmp	r5, r3
 801003c:	4606      	mov	r6, r0
 801003e:	460f      	mov	r7, r1
 8010040:	f04f 0200 	mov.w	r2, #0
 8010044:	d134      	bne.n	80100b0 <_dtoa_r+0x660>
 8010046:	4b19      	ldr	r3, [pc, #100]	; (80100ac <_dtoa_r+0x65c>)
 8010048:	ec51 0b18 	vmov	r0, r1, d8
 801004c:	f7f0 f91e 	bl	800028c <__adddf3>
 8010050:	4602      	mov	r2, r0
 8010052:	460b      	mov	r3, r1
 8010054:	4630      	mov	r0, r6
 8010056:	4639      	mov	r1, r7
 8010058:	f7f0 fd5e 	bl	8000b18 <__aeabi_dcmpgt>
 801005c:	2800      	cmp	r0, #0
 801005e:	d175      	bne.n	801014c <_dtoa_r+0x6fc>
 8010060:	ec53 2b18 	vmov	r2, r3, d8
 8010064:	4911      	ldr	r1, [pc, #68]	; (80100ac <_dtoa_r+0x65c>)
 8010066:	2000      	movs	r0, #0
 8010068:	f7f0 f90e 	bl	8000288 <__aeabi_dsub>
 801006c:	4602      	mov	r2, r0
 801006e:	460b      	mov	r3, r1
 8010070:	4630      	mov	r0, r6
 8010072:	4639      	mov	r1, r7
 8010074:	f7f0 fd32 	bl	8000adc <__aeabi_dcmplt>
 8010078:	2800      	cmp	r0, #0
 801007a:	f43f af27 	beq.w	800fecc <_dtoa_r+0x47c>
 801007e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010080:	1e6b      	subs	r3, r5, #1
 8010082:	930c      	str	r3, [sp, #48]	; 0x30
 8010084:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010088:	2b30      	cmp	r3, #48	; 0x30
 801008a:	d0f8      	beq.n	801007e <_dtoa_r+0x62e>
 801008c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8010090:	e04a      	b.n	8010128 <_dtoa_r+0x6d8>
 8010092:	bf00      	nop
 8010094:	08017780 	.word	0x08017780
 8010098:	08017758 	.word	0x08017758
 801009c:	3ff00000 	.word	0x3ff00000
 80100a0:	40240000 	.word	0x40240000
 80100a4:	401c0000 	.word	0x401c0000
 80100a8:	40140000 	.word	0x40140000
 80100ac:	3fe00000 	.word	0x3fe00000
 80100b0:	4baf      	ldr	r3, [pc, #700]	; (8010370 <_dtoa_r+0x920>)
 80100b2:	f7f0 faa1 	bl	80005f8 <__aeabi_dmul>
 80100b6:	4606      	mov	r6, r0
 80100b8:	460f      	mov	r7, r1
 80100ba:	e7ac      	b.n	8010016 <_dtoa_r+0x5c6>
 80100bc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80100c0:	9d00      	ldr	r5, [sp, #0]
 80100c2:	4642      	mov	r2, r8
 80100c4:	464b      	mov	r3, r9
 80100c6:	4630      	mov	r0, r6
 80100c8:	4639      	mov	r1, r7
 80100ca:	f7f0 fbbf 	bl	800084c <__aeabi_ddiv>
 80100ce:	f7f0 fd43 	bl	8000b58 <__aeabi_d2iz>
 80100d2:	9002      	str	r0, [sp, #8]
 80100d4:	f7f0 fa26 	bl	8000524 <__aeabi_i2d>
 80100d8:	4642      	mov	r2, r8
 80100da:	464b      	mov	r3, r9
 80100dc:	f7f0 fa8c 	bl	80005f8 <__aeabi_dmul>
 80100e0:	4602      	mov	r2, r0
 80100e2:	460b      	mov	r3, r1
 80100e4:	4630      	mov	r0, r6
 80100e6:	4639      	mov	r1, r7
 80100e8:	f7f0 f8ce 	bl	8000288 <__aeabi_dsub>
 80100ec:	9e02      	ldr	r6, [sp, #8]
 80100ee:	9f01      	ldr	r7, [sp, #4]
 80100f0:	3630      	adds	r6, #48	; 0x30
 80100f2:	f805 6b01 	strb.w	r6, [r5], #1
 80100f6:	9e00      	ldr	r6, [sp, #0]
 80100f8:	1bae      	subs	r6, r5, r6
 80100fa:	42b7      	cmp	r7, r6
 80100fc:	4602      	mov	r2, r0
 80100fe:	460b      	mov	r3, r1
 8010100:	d137      	bne.n	8010172 <_dtoa_r+0x722>
 8010102:	f7f0 f8c3 	bl	800028c <__adddf3>
 8010106:	4642      	mov	r2, r8
 8010108:	464b      	mov	r3, r9
 801010a:	4606      	mov	r6, r0
 801010c:	460f      	mov	r7, r1
 801010e:	f7f0 fd03 	bl	8000b18 <__aeabi_dcmpgt>
 8010112:	b9c8      	cbnz	r0, 8010148 <_dtoa_r+0x6f8>
 8010114:	4642      	mov	r2, r8
 8010116:	464b      	mov	r3, r9
 8010118:	4630      	mov	r0, r6
 801011a:	4639      	mov	r1, r7
 801011c:	f7f0 fcd4 	bl	8000ac8 <__aeabi_dcmpeq>
 8010120:	b110      	cbz	r0, 8010128 <_dtoa_r+0x6d8>
 8010122:	9b02      	ldr	r3, [sp, #8]
 8010124:	07d9      	lsls	r1, r3, #31
 8010126:	d40f      	bmi.n	8010148 <_dtoa_r+0x6f8>
 8010128:	4620      	mov	r0, r4
 801012a:	4659      	mov	r1, fp
 801012c:	f000 fe4a 	bl	8010dc4 <_Bfree>
 8010130:	2300      	movs	r3, #0
 8010132:	702b      	strb	r3, [r5, #0]
 8010134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010136:	f10a 0001 	add.w	r0, sl, #1
 801013a:	6018      	str	r0, [r3, #0]
 801013c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801013e:	2b00      	cmp	r3, #0
 8010140:	f43f acd8 	beq.w	800faf4 <_dtoa_r+0xa4>
 8010144:	601d      	str	r5, [r3, #0]
 8010146:	e4d5      	b.n	800faf4 <_dtoa_r+0xa4>
 8010148:	f8cd a01c 	str.w	sl, [sp, #28]
 801014c:	462b      	mov	r3, r5
 801014e:	461d      	mov	r5, r3
 8010150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010154:	2a39      	cmp	r2, #57	; 0x39
 8010156:	d108      	bne.n	801016a <_dtoa_r+0x71a>
 8010158:	9a00      	ldr	r2, [sp, #0]
 801015a:	429a      	cmp	r2, r3
 801015c:	d1f7      	bne.n	801014e <_dtoa_r+0x6fe>
 801015e:	9a07      	ldr	r2, [sp, #28]
 8010160:	9900      	ldr	r1, [sp, #0]
 8010162:	3201      	adds	r2, #1
 8010164:	9207      	str	r2, [sp, #28]
 8010166:	2230      	movs	r2, #48	; 0x30
 8010168:	700a      	strb	r2, [r1, #0]
 801016a:	781a      	ldrb	r2, [r3, #0]
 801016c:	3201      	adds	r2, #1
 801016e:	701a      	strb	r2, [r3, #0]
 8010170:	e78c      	b.n	801008c <_dtoa_r+0x63c>
 8010172:	4b7f      	ldr	r3, [pc, #508]	; (8010370 <_dtoa_r+0x920>)
 8010174:	2200      	movs	r2, #0
 8010176:	f7f0 fa3f 	bl	80005f8 <__aeabi_dmul>
 801017a:	2200      	movs	r2, #0
 801017c:	2300      	movs	r3, #0
 801017e:	4606      	mov	r6, r0
 8010180:	460f      	mov	r7, r1
 8010182:	f7f0 fca1 	bl	8000ac8 <__aeabi_dcmpeq>
 8010186:	2800      	cmp	r0, #0
 8010188:	d09b      	beq.n	80100c2 <_dtoa_r+0x672>
 801018a:	e7cd      	b.n	8010128 <_dtoa_r+0x6d8>
 801018c:	9a08      	ldr	r2, [sp, #32]
 801018e:	2a00      	cmp	r2, #0
 8010190:	f000 80c4 	beq.w	801031c <_dtoa_r+0x8cc>
 8010194:	9a05      	ldr	r2, [sp, #20]
 8010196:	2a01      	cmp	r2, #1
 8010198:	f300 80a8 	bgt.w	80102ec <_dtoa_r+0x89c>
 801019c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801019e:	2a00      	cmp	r2, #0
 80101a0:	f000 80a0 	beq.w	80102e4 <_dtoa_r+0x894>
 80101a4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80101a8:	9e06      	ldr	r6, [sp, #24]
 80101aa:	4645      	mov	r5, r8
 80101ac:	9a04      	ldr	r2, [sp, #16]
 80101ae:	2101      	movs	r1, #1
 80101b0:	441a      	add	r2, r3
 80101b2:	4620      	mov	r0, r4
 80101b4:	4498      	add	r8, r3
 80101b6:	9204      	str	r2, [sp, #16]
 80101b8:	f000 ff0a 	bl	8010fd0 <__i2b>
 80101bc:	4607      	mov	r7, r0
 80101be:	2d00      	cmp	r5, #0
 80101c0:	dd0b      	ble.n	80101da <_dtoa_r+0x78a>
 80101c2:	9b04      	ldr	r3, [sp, #16]
 80101c4:	2b00      	cmp	r3, #0
 80101c6:	dd08      	ble.n	80101da <_dtoa_r+0x78a>
 80101c8:	42ab      	cmp	r3, r5
 80101ca:	9a04      	ldr	r2, [sp, #16]
 80101cc:	bfa8      	it	ge
 80101ce:	462b      	movge	r3, r5
 80101d0:	eba8 0803 	sub.w	r8, r8, r3
 80101d4:	1aed      	subs	r5, r5, r3
 80101d6:	1ad3      	subs	r3, r2, r3
 80101d8:	9304      	str	r3, [sp, #16]
 80101da:	9b06      	ldr	r3, [sp, #24]
 80101dc:	b1fb      	cbz	r3, 801021e <_dtoa_r+0x7ce>
 80101de:	9b08      	ldr	r3, [sp, #32]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	f000 809f 	beq.w	8010324 <_dtoa_r+0x8d4>
 80101e6:	2e00      	cmp	r6, #0
 80101e8:	dd11      	ble.n	801020e <_dtoa_r+0x7be>
 80101ea:	4639      	mov	r1, r7
 80101ec:	4632      	mov	r2, r6
 80101ee:	4620      	mov	r0, r4
 80101f0:	f000 ffaa 	bl	8011148 <__pow5mult>
 80101f4:	465a      	mov	r2, fp
 80101f6:	4601      	mov	r1, r0
 80101f8:	4607      	mov	r7, r0
 80101fa:	4620      	mov	r0, r4
 80101fc:	f000 fefe 	bl	8010ffc <__multiply>
 8010200:	4659      	mov	r1, fp
 8010202:	9007      	str	r0, [sp, #28]
 8010204:	4620      	mov	r0, r4
 8010206:	f000 fddd 	bl	8010dc4 <_Bfree>
 801020a:	9b07      	ldr	r3, [sp, #28]
 801020c:	469b      	mov	fp, r3
 801020e:	9b06      	ldr	r3, [sp, #24]
 8010210:	1b9a      	subs	r2, r3, r6
 8010212:	d004      	beq.n	801021e <_dtoa_r+0x7ce>
 8010214:	4659      	mov	r1, fp
 8010216:	4620      	mov	r0, r4
 8010218:	f000 ff96 	bl	8011148 <__pow5mult>
 801021c:	4683      	mov	fp, r0
 801021e:	2101      	movs	r1, #1
 8010220:	4620      	mov	r0, r4
 8010222:	f000 fed5 	bl	8010fd0 <__i2b>
 8010226:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010228:	2b00      	cmp	r3, #0
 801022a:	4606      	mov	r6, r0
 801022c:	dd7c      	ble.n	8010328 <_dtoa_r+0x8d8>
 801022e:	461a      	mov	r2, r3
 8010230:	4601      	mov	r1, r0
 8010232:	4620      	mov	r0, r4
 8010234:	f000 ff88 	bl	8011148 <__pow5mult>
 8010238:	9b05      	ldr	r3, [sp, #20]
 801023a:	2b01      	cmp	r3, #1
 801023c:	4606      	mov	r6, r0
 801023e:	dd76      	ble.n	801032e <_dtoa_r+0x8de>
 8010240:	2300      	movs	r3, #0
 8010242:	9306      	str	r3, [sp, #24]
 8010244:	6933      	ldr	r3, [r6, #16]
 8010246:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801024a:	6918      	ldr	r0, [r3, #16]
 801024c:	f000 fe70 	bl	8010f30 <__hi0bits>
 8010250:	f1c0 0020 	rsb	r0, r0, #32
 8010254:	9b04      	ldr	r3, [sp, #16]
 8010256:	4418      	add	r0, r3
 8010258:	f010 001f 	ands.w	r0, r0, #31
 801025c:	f000 8086 	beq.w	801036c <_dtoa_r+0x91c>
 8010260:	f1c0 0320 	rsb	r3, r0, #32
 8010264:	2b04      	cmp	r3, #4
 8010266:	dd7f      	ble.n	8010368 <_dtoa_r+0x918>
 8010268:	f1c0 001c 	rsb	r0, r0, #28
 801026c:	9b04      	ldr	r3, [sp, #16]
 801026e:	4403      	add	r3, r0
 8010270:	4480      	add	r8, r0
 8010272:	4405      	add	r5, r0
 8010274:	9304      	str	r3, [sp, #16]
 8010276:	f1b8 0f00 	cmp.w	r8, #0
 801027a:	dd05      	ble.n	8010288 <_dtoa_r+0x838>
 801027c:	4659      	mov	r1, fp
 801027e:	4642      	mov	r2, r8
 8010280:	4620      	mov	r0, r4
 8010282:	f000 ffbb 	bl	80111fc <__lshift>
 8010286:	4683      	mov	fp, r0
 8010288:	9b04      	ldr	r3, [sp, #16]
 801028a:	2b00      	cmp	r3, #0
 801028c:	dd05      	ble.n	801029a <_dtoa_r+0x84a>
 801028e:	4631      	mov	r1, r6
 8010290:	461a      	mov	r2, r3
 8010292:	4620      	mov	r0, r4
 8010294:	f000 ffb2 	bl	80111fc <__lshift>
 8010298:	4606      	mov	r6, r0
 801029a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801029c:	2b00      	cmp	r3, #0
 801029e:	d069      	beq.n	8010374 <_dtoa_r+0x924>
 80102a0:	4631      	mov	r1, r6
 80102a2:	4658      	mov	r0, fp
 80102a4:	f001 f816 	bl	80112d4 <__mcmp>
 80102a8:	2800      	cmp	r0, #0
 80102aa:	da63      	bge.n	8010374 <_dtoa_r+0x924>
 80102ac:	2300      	movs	r3, #0
 80102ae:	4659      	mov	r1, fp
 80102b0:	220a      	movs	r2, #10
 80102b2:	4620      	mov	r0, r4
 80102b4:	f000 fda8 	bl	8010e08 <__multadd>
 80102b8:	9b08      	ldr	r3, [sp, #32]
 80102ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80102be:	4683      	mov	fp, r0
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	f000 818f 	beq.w	80105e4 <_dtoa_r+0xb94>
 80102c6:	4639      	mov	r1, r7
 80102c8:	2300      	movs	r3, #0
 80102ca:	220a      	movs	r2, #10
 80102cc:	4620      	mov	r0, r4
 80102ce:	f000 fd9b 	bl	8010e08 <__multadd>
 80102d2:	f1b9 0f00 	cmp.w	r9, #0
 80102d6:	4607      	mov	r7, r0
 80102d8:	f300 808e 	bgt.w	80103f8 <_dtoa_r+0x9a8>
 80102dc:	9b05      	ldr	r3, [sp, #20]
 80102de:	2b02      	cmp	r3, #2
 80102e0:	dc50      	bgt.n	8010384 <_dtoa_r+0x934>
 80102e2:	e089      	b.n	80103f8 <_dtoa_r+0x9a8>
 80102e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80102e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80102ea:	e75d      	b.n	80101a8 <_dtoa_r+0x758>
 80102ec:	9b01      	ldr	r3, [sp, #4]
 80102ee:	1e5e      	subs	r6, r3, #1
 80102f0:	9b06      	ldr	r3, [sp, #24]
 80102f2:	42b3      	cmp	r3, r6
 80102f4:	bfbf      	itttt	lt
 80102f6:	9b06      	ldrlt	r3, [sp, #24]
 80102f8:	9606      	strlt	r6, [sp, #24]
 80102fa:	1af2      	sublt	r2, r6, r3
 80102fc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80102fe:	bfb6      	itet	lt
 8010300:	189b      	addlt	r3, r3, r2
 8010302:	1b9e      	subge	r6, r3, r6
 8010304:	930d      	strlt	r3, [sp, #52]	; 0x34
 8010306:	9b01      	ldr	r3, [sp, #4]
 8010308:	bfb8      	it	lt
 801030a:	2600      	movlt	r6, #0
 801030c:	2b00      	cmp	r3, #0
 801030e:	bfb5      	itete	lt
 8010310:	eba8 0503 	sublt.w	r5, r8, r3
 8010314:	9b01      	ldrge	r3, [sp, #4]
 8010316:	2300      	movlt	r3, #0
 8010318:	4645      	movge	r5, r8
 801031a:	e747      	b.n	80101ac <_dtoa_r+0x75c>
 801031c:	9e06      	ldr	r6, [sp, #24]
 801031e:	9f08      	ldr	r7, [sp, #32]
 8010320:	4645      	mov	r5, r8
 8010322:	e74c      	b.n	80101be <_dtoa_r+0x76e>
 8010324:	9a06      	ldr	r2, [sp, #24]
 8010326:	e775      	b.n	8010214 <_dtoa_r+0x7c4>
 8010328:	9b05      	ldr	r3, [sp, #20]
 801032a:	2b01      	cmp	r3, #1
 801032c:	dc18      	bgt.n	8010360 <_dtoa_r+0x910>
 801032e:	9b02      	ldr	r3, [sp, #8]
 8010330:	b9b3      	cbnz	r3, 8010360 <_dtoa_r+0x910>
 8010332:	9b03      	ldr	r3, [sp, #12]
 8010334:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010338:	b9a3      	cbnz	r3, 8010364 <_dtoa_r+0x914>
 801033a:	9b03      	ldr	r3, [sp, #12]
 801033c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010340:	0d1b      	lsrs	r3, r3, #20
 8010342:	051b      	lsls	r3, r3, #20
 8010344:	b12b      	cbz	r3, 8010352 <_dtoa_r+0x902>
 8010346:	9b04      	ldr	r3, [sp, #16]
 8010348:	3301      	adds	r3, #1
 801034a:	9304      	str	r3, [sp, #16]
 801034c:	f108 0801 	add.w	r8, r8, #1
 8010350:	2301      	movs	r3, #1
 8010352:	9306      	str	r3, [sp, #24]
 8010354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010356:	2b00      	cmp	r3, #0
 8010358:	f47f af74 	bne.w	8010244 <_dtoa_r+0x7f4>
 801035c:	2001      	movs	r0, #1
 801035e:	e779      	b.n	8010254 <_dtoa_r+0x804>
 8010360:	2300      	movs	r3, #0
 8010362:	e7f6      	b.n	8010352 <_dtoa_r+0x902>
 8010364:	9b02      	ldr	r3, [sp, #8]
 8010366:	e7f4      	b.n	8010352 <_dtoa_r+0x902>
 8010368:	d085      	beq.n	8010276 <_dtoa_r+0x826>
 801036a:	4618      	mov	r0, r3
 801036c:	301c      	adds	r0, #28
 801036e:	e77d      	b.n	801026c <_dtoa_r+0x81c>
 8010370:	40240000 	.word	0x40240000
 8010374:	9b01      	ldr	r3, [sp, #4]
 8010376:	2b00      	cmp	r3, #0
 8010378:	dc38      	bgt.n	80103ec <_dtoa_r+0x99c>
 801037a:	9b05      	ldr	r3, [sp, #20]
 801037c:	2b02      	cmp	r3, #2
 801037e:	dd35      	ble.n	80103ec <_dtoa_r+0x99c>
 8010380:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8010384:	f1b9 0f00 	cmp.w	r9, #0
 8010388:	d10d      	bne.n	80103a6 <_dtoa_r+0x956>
 801038a:	4631      	mov	r1, r6
 801038c:	464b      	mov	r3, r9
 801038e:	2205      	movs	r2, #5
 8010390:	4620      	mov	r0, r4
 8010392:	f000 fd39 	bl	8010e08 <__multadd>
 8010396:	4601      	mov	r1, r0
 8010398:	4606      	mov	r6, r0
 801039a:	4658      	mov	r0, fp
 801039c:	f000 ff9a 	bl	80112d4 <__mcmp>
 80103a0:	2800      	cmp	r0, #0
 80103a2:	f73f adbd 	bgt.w	800ff20 <_dtoa_r+0x4d0>
 80103a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80103a8:	9d00      	ldr	r5, [sp, #0]
 80103aa:	ea6f 0a03 	mvn.w	sl, r3
 80103ae:	f04f 0800 	mov.w	r8, #0
 80103b2:	4631      	mov	r1, r6
 80103b4:	4620      	mov	r0, r4
 80103b6:	f000 fd05 	bl	8010dc4 <_Bfree>
 80103ba:	2f00      	cmp	r7, #0
 80103bc:	f43f aeb4 	beq.w	8010128 <_dtoa_r+0x6d8>
 80103c0:	f1b8 0f00 	cmp.w	r8, #0
 80103c4:	d005      	beq.n	80103d2 <_dtoa_r+0x982>
 80103c6:	45b8      	cmp	r8, r7
 80103c8:	d003      	beq.n	80103d2 <_dtoa_r+0x982>
 80103ca:	4641      	mov	r1, r8
 80103cc:	4620      	mov	r0, r4
 80103ce:	f000 fcf9 	bl	8010dc4 <_Bfree>
 80103d2:	4639      	mov	r1, r7
 80103d4:	4620      	mov	r0, r4
 80103d6:	f000 fcf5 	bl	8010dc4 <_Bfree>
 80103da:	e6a5      	b.n	8010128 <_dtoa_r+0x6d8>
 80103dc:	2600      	movs	r6, #0
 80103de:	4637      	mov	r7, r6
 80103e0:	e7e1      	b.n	80103a6 <_dtoa_r+0x956>
 80103e2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80103e4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80103e8:	4637      	mov	r7, r6
 80103ea:	e599      	b.n	800ff20 <_dtoa_r+0x4d0>
 80103ec:	9b08      	ldr	r3, [sp, #32]
 80103ee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	f000 80fd 	beq.w	80105f2 <_dtoa_r+0xba2>
 80103f8:	2d00      	cmp	r5, #0
 80103fa:	dd05      	ble.n	8010408 <_dtoa_r+0x9b8>
 80103fc:	4639      	mov	r1, r7
 80103fe:	462a      	mov	r2, r5
 8010400:	4620      	mov	r0, r4
 8010402:	f000 fefb 	bl	80111fc <__lshift>
 8010406:	4607      	mov	r7, r0
 8010408:	9b06      	ldr	r3, [sp, #24]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d05c      	beq.n	80104c8 <_dtoa_r+0xa78>
 801040e:	6879      	ldr	r1, [r7, #4]
 8010410:	4620      	mov	r0, r4
 8010412:	f000 fc97 	bl	8010d44 <_Balloc>
 8010416:	4605      	mov	r5, r0
 8010418:	b928      	cbnz	r0, 8010426 <_dtoa_r+0x9d6>
 801041a:	4b80      	ldr	r3, [pc, #512]	; (801061c <_dtoa_r+0xbcc>)
 801041c:	4602      	mov	r2, r0
 801041e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010422:	f7ff bb2e 	b.w	800fa82 <_dtoa_r+0x32>
 8010426:	693a      	ldr	r2, [r7, #16]
 8010428:	3202      	adds	r2, #2
 801042a:	0092      	lsls	r2, r2, #2
 801042c:	f107 010c 	add.w	r1, r7, #12
 8010430:	300c      	adds	r0, #12
 8010432:	f7fd fd17 	bl	800de64 <memcpy>
 8010436:	2201      	movs	r2, #1
 8010438:	4629      	mov	r1, r5
 801043a:	4620      	mov	r0, r4
 801043c:	f000 fede 	bl	80111fc <__lshift>
 8010440:	9b00      	ldr	r3, [sp, #0]
 8010442:	3301      	adds	r3, #1
 8010444:	9301      	str	r3, [sp, #4]
 8010446:	9b00      	ldr	r3, [sp, #0]
 8010448:	444b      	add	r3, r9
 801044a:	9307      	str	r3, [sp, #28]
 801044c:	9b02      	ldr	r3, [sp, #8]
 801044e:	f003 0301 	and.w	r3, r3, #1
 8010452:	46b8      	mov	r8, r7
 8010454:	9306      	str	r3, [sp, #24]
 8010456:	4607      	mov	r7, r0
 8010458:	9b01      	ldr	r3, [sp, #4]
 801045a:	4631      	mov	r1, r6
 801045c:	3b01      	subs	r3, #1
 801045e:	4658      	mov	r0, fp
 8010460:	9302      	str	r3, [sp, #8]
 8010462:	f7ff fa67 	bl	800f934 <quorem>
 8010466:	4603      	mov	r3, r0
 8010468:	3330      	adds	r3, #48	; 0x30
 801046a:	9004      	str	r0, [sp, #16]
 801046c:	4641      	mov	r1, r8
 801046e:	4658      	mov	r0, fp
 8010470:	9308      	str	r3, [sp, #32]
 8010472:	f000 ff2f 	bl	80112d4 <__mcmp>
 8010476:	463a      	mov	r2, r7
 8010478:	4681      	mov	r9, r0
 801047a:	4631      	mov	r1, r6
 801047c:	4620      	mov	r0, r4
 801047e:	f000 ff45 	bl	801130c <__mdiff>
 8010482:	68c2      	ldr	r2, [r0, #12]
 8010484:	9b08      	ldr	r3, [sp, #32]
 8010486:	4605      	mov	r5, r0
 8010488:	bb02      	cbnz	r2, 80104cc <_dtoa_r+0xa7c>
 801048a:	4601      	mov	r1, r0
 801048c:	4658      	mov	r0, fp
 801048e:	f000 ff21 	bl	80112d4 <__mcmp>
 8010492:	9b08      	ldr	r3, [sp, #32]
 8010494:	4602      	mov	r2, r0
 8010496:	4629      	mov	r1, r5
 8010498:	4620      	mov	r0, r4
 801049a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801049e:	f000 fc91 	bl	8010dc4 <_Bfree>
 80104a2:	9b05      	ldr	r3, [sp, #20]
 80104a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104a6:	9d01      	ldr	r5, [sp, #4]
 80104a8:	ea43 0102 	orr.w	r1, r3, r2
 80104ac:	9b06      	ldr	r3, [sp, #24]
 80104ae:	430b      	orrs	r3, r1
 80104b0:	9b08      	ldr	r3, [sp, #32]
 80104b2:	d10d      	bne.n	80104d0 <_dtoa_r+0xa80>
 80104b4:	2b39      	cmp	r3, #57	; 0x39
 80104b6:	d029      	beq.n	801050c <_dtoa_r+0xabc>
 80104b8:	f1b9 0f00 	cmp.w	r9, #0
 80104bc:	dd01      	ble.n	80104c2 <_dtoa_r+0xa72>
 80104be:	9b04      	ldr	r3, [sp, #16]
 80104c0:	3331      	adds	r3, #49	; 0x31
 80104c2:	9a02      	ldr	r2, [sp, #8]
 80104c4:	7013      	strb	r3, [r2, #0]
 80104c6:	e774      	b.n	80103b2 <_dtoa_r+0x962>
 80104c8:	4638      	mov	r0, r7
 80104ca:	e7b9      	b.n	8010440 <_dtoa_r+0x9f0>
 80104cc:	2201      	movs	r2, #1
 80104ce:	e7e2      	b.n	8010496 <_dtoa_r+0xa46>
 80104d0:	f1b9 0f00 	cmp.w	r9, #0
 80104d4:	db06      	blt.n	80104e4 <_dtoa_r+0xa94>
 80104d6:	9905      	ldr	r1, [sp, #20]
 80104d8:	ea41 0909 	orr.w	r9, r1, r9
 80104dc:	9906      	ldr	r1, [sp, #24]
 80104de:	ea59 0101 	orrs.w	r1, r9, r1
 80104e2:	d120      	bne.n	8010526 <_dtoa_r+0xad6>
 80104e4:	2a00      	cmp	r2, #0
 80104e6:	ddec      	ble.n	80104c2 <_dtoa_r+0xa72>
 80104e8:	4659      	mov	r1, fp
 80104ea:	2201      	movs	r2, #1
 80104ec:	4620      	mov	r0, r4
 80104ee:	9301      	str	r3, [sp, #4]
 80104f0:	f000 fe84 	bl	80111fc <__lshift>
 80104f4:	4631      	mov	r1, r6
 80104f6:	4683      	mov	fp, r0
 80104f8:	f000 feec 	bl	80112d4 <__mcmp>
 80104fc:	2800      	cmp	r0, #0
 80104fe:	9b01      	ldr	r3, [sp, #4]
 8010500:	dc02      	bgt.n	8010508 <_dtoa_r+0xab8>
 8010502:	d1de      	bne.n	80104c2 <_dtoa_r+0xa72>
 8010504:	07da      	lsls	r2, r3, #31
 8010506:	d5dc      	bpl.n	80104c2 <_dtoa_r+0xa72>
 8010508:	2b39      	cmp	r3, #57	; 0x39
 801050a:	d1d8      	bne.n	80104be <_dtoa_r+0xa6e>
 801050c:	9a02      	ldr	r2, [sp, #8]
 801050e:	2339      	movs	r3, #57	; 0x39
 8010510:	7013      	strb	r3, [r2, #0]
 8010512:	462b      	mov	r3, r5
 8010514:	461d      	mov	r5, r3
 8010516:	3b01      	subs	r3, #1
 8010518:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801051c:	2a39      	cmp	r2, #57	; 0x39
 801051e:	d050      	beq.n	80105c2 <_dtoa_r+0xb72>
 8010520:	3201      	adds	r2, #1
 8010522:	701a      	strb	r2, [r3, #0]
 8010524:	e745      	b.n	80103b2 <_dtoa_r+0x962>
 8010526:	2a00      	cmp	r2, #0
 8010528:	dd03      	ble.n	8010532 <_dtoa_r+0xae2>
 801052a:	2b39      	cmp	r3, #57	; 0x39
 801052c:	d0ee      	beq.n	801050c <_dtoa_r+0xabc>
 801052e:	3301      	adds	r3, #1
 8010530:	e7c7      	b.n	80104c2 <_dtoa_r+0xa72>
 8010532:	9a01      	ldr	r2, [sp, #4]
 8010534:	9907      	ldr	r1, [sp, #28]
 8010536:	f802 3c01 	strb.w	r3, [r2, #-1]
 801053a:	428a      	cmp	r2, r1
 801053c:	d02a      	beq.n	8010594 <_dtoa_r+0xb44>
 801053e:	4659      	mov	r1, fp
 8010540:	2300      	movs	r3, #0
 8010542:	220a      	movs	r2, #10
 8010544:	4620      	mov	r0, r4
 8010546:	f000 fc5f 	bl	8010e08 <__multadd>
 801054a:	45b8      	cmp	r8, r7
 801054c:	4683      	mov	fp, r0
 801054e:	f04f 0300 	mov.w	r3, #0
 8010552:	f04f 020a 	mov.w	r2, #10
 8010556:	4641      	mov	r1, r8
 8010558:	4620      	mov	r0, r4
 801055a:	d107      	bne.n	801056c <_dtoa_r+0xb1c>
 801055c:	f000 fc54 	bl	8010e08 <__multadd>
 8010560:	4680      	mov	r8, r0
 8010562:	4607      	mov	r7, r0
 8010564:	9b01      	ldr	r3, [sp, #4]
 8010566:	3301      	adds	r3, #1
 8010568:	9301      	str	r3, [sp, #4]
 801056a:	e775      	b.n	8010458 <_dtoa_r+0xa08>
 801056c:	f000 fc4c 	bl	8010e08 <__multadd>
 8010570:	4639      	mov	r1, r7
 8010572:	4680      	mov	r8, r0
 8010574:	2300      	movs	r3, #0
 8010576:	220a      	movs	r2, #10
 8010578:	4620      	mov	r0, r4
 801057a:	f000 fc45 	bl	8010e08 <__multadd>
 801057e:	4607      	mov	r7, r0
 8010580:	e7f0      	b.n	8010564 <_dtoa_r+0xb14>
 8010582:	f1b9 0f00 	cmp.w	r9, #0
 8010586:	9a00      	ldr	r2, [sp, #0]
 8010588:	bfcc      	ite	gt
 801058a:	464d      	movgt	r5, r9
 801058c:	2501      	movle	r5, #1
 801058e:	4415      	add	r5, r2
 8010590:	f04f 0800 	mov.w	r8, #0
 8010594:	4659      	mov	r1, fp
 8010596:	2201      	movs	r2, #1
 8010598:	4620      	mov	r0, r4
 801059a:	9301      	str	r3, [sp, #4]
 801059c:	f000 fe2e 	bl	80111fc <__lshift>
 80105a0:	4631      	mov	r1, r6
 80105a2:	4683      	mov	fp, r0
 80105a4:	f000 fe96 	bl	80112d4 <__mcmp>
 80105a8:	2800      	cmp	r0, #0
 80105aa:	dcb2      	bgt.n	8010512 <_dtoa_r+0xac2>
 80105ac:	d102      	bne.n	80105b4 <_dtoa_r+0xb64>
 80105ae:	9b01      	ldr	r3, [sp, #4]
 80105b0:	07db      	lsls	r3, r3, #31
 80105b2:	d4ae      	bmi.n	8010512 <_dtoa_r+0xac2>
 80105b4:	462b      	mov	r3, r5
 80105b6:	461d      	mov	r5, r3
 80105b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80105bc:	2a30      	cmp	r2, #48	; 0x30
 80105be:	d0fa      	beq.n	80105b6 <_dtoa_r+0xb66>
 80105c0:	e6f7      	b.n	80103b2 <_dtoa_r+0x962>
 80105c2:	9a00      	ldr	r2, [sp, #0]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d1a5      	bne.n	8010514 <_dtoa_r+0xac4>
 80105c8:	f10a 0a01 	add.w	sl, sl, #1
 80105cc:	2331      	movs	r3, #49	; 0x31
 80105ce:	e779      	b.n	80104c4 <_dtoa_r+0xa74>
 80105d0:	4b13      	ldr	r3, [pc, #76]	; (8010620 <_dtoa_r+0xbd0>)
 80105d2:	f7ff baaf 	b.w	800fb34 <_dtoa_r+0xe4>
 80105d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80105d8:	2b00      	cmp	r3, #0
 80105da:	f47f aa86 	bne.w	800faea <_dtoa_r+0x9a>
 80105de:	4b11      	ldr	r3, [pc, #68]	; (8010624 <_dtoa_r+0xbd4>)
 80105e0:	f7ff baa8 	b.w	800fb34 <_dtoa_r+0xe4>
 80105e4:	f1b9 0f00 	cmp.w	r9, #0
 80105e8:	dc03      	bgt.n	80105f2 <_dtoa_r+0xba2>
 80105ea:	9b05      	ldr	r3, [sp, #20]
 80105ec:	2b02      	cmp	r3, #2
 80105ee:	f73f aec9 	bgt.w	8010384 <_dtoa_r+0x934>
 80105f2:	9d00      	ldr	r5, [sp, #0]
 80105f4:	4631      	mov	r1, r6
 80105f6:	4658      	mov	r0, fp
 80105f8:	f7ff f99c 	bl	800f934 <quorem>
 80105fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010600:	f805 3b01 	strb.w	r3, [r5], #1
 8010604:	9a00      	ldr	r2, [sp, #0]
 8010606:	1aaa      	subs	r2, r5, r2
 8010608:	4591      	cmp	r9, r2
 801060a:	ddba      	ble.n	8010582 <_dtoa_r+0xb32>
 801060c:	4659      	mov	r1, fp
 801060e:	2300      	movs	r3, #0
 8010610:	220a      	movs	r2, #10
 8010612:	4620      	mov	r0, r4
 8010614:	f000 fbf8 	bl	8010e08 <__multadd>
 8010618:	4683      	mov	fp, r0
 801061a:	e7eb      	b.n	80105f4 <_dtoa_r+0xba4>
 801061c:	08017664 	.word	0x08017664
 8010620:	08017464 	.word	0x08017464
 8010624:	080175e1 	.word	0x080175e1

08010628 <rshift>:
 8010628:	6903      	ldr	r3, [r0, #16]
 801062a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801062e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010632:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010636:	f100 0414 	add.w	r4, r0, #20
 801063a:	dd45      	ble.n	80106c8 <rshift+0xa0>
 801063c:	f011 011f 	ands.w	r1, r1, #31
 8010640:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010644:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010648:	d10c      	bne.n	8010664 <rshift+0x3c>
 801064a:	f100 0710 	add.w	r7, r0, #16
 801064e:	4629      	mov	r1, r5
 8010650:	42b1      	cmp	r1, r6
 8010652:	d334      	bcc.n	80106be <rshift+0x96>
 8010654:	1a9b      	subs	r3, r3, r2
 8010656:	009b      	lsls	r3, r3, #2
 8010658:	1eea      	subs	r2, r5, #3
 801065a:	4296      	cmp	r6, r2
 801065c:	bf38      	it	cc
 801065e:	2300      	movcc	r3, #0
 8010660:	4423      	add	r3, r4
 8010662:	e015      	b.n	8010690 <rshift+0x68>
 8010664:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010668:	f1c1 0820 	rsb	r8, r1, #32
 801066c:	40cf      	lsrs	r7, r1
 801066e:	f105 0e04 	add.w	lr, r5, #4
 8010672:	46a1      	mov	r9, r4
 8010674:	4576      	cmp	r6, lr
 8010676:	46f4      	mov	ip, lr
 8010678:	d815      	bhi.n	80106a6 <rshift+0x7e>
 801067a:	1a9b      	subs	r3, r3, r2
 801067c:	009a      	lsls	r2, r3, #2
 801067e:	3a04      	subs	r2, #4
 8010680:	3501      	adds	r5, #1
 8010682:	42ae      	cmp	r6, r5
 8010684:	bf38      	it	cc
 8010686:	2200      	movcc	r2, #0
 8010688:	18a3      	adds	r3, r4, r2
 801068a:	50a7      	str	r7, [r4, r2]
 801068c:	b107      	cbz	r7, 8010690 <rshift+0x68>
 801068e:	3304      	adds	r3, #4
 8010690:	1b1a      	subs	r2, r3, r4
 8010692:	42a3      	cmp	r3, r4
 8010694:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010698:	bf08      	it	eq
 801069a:	2300      	moveq	r3, #0
 801069c:	6102      	str	r2, [r0, #16]
 801069e:	bf08      	it	eq
 80106a0:	6143      	streq	r3, [r0, #20]
 80106a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80106a6:	f8dc c000 	ldr.w	ip, [ip]
 80106aa:	fa0c fc08 	lsl.w	ip, ip, r8
 80106ae:	ea4c 0707 	orr.w	r7, ip, r7
 80106b2:	f849 7b04 	str.w	r7, [r9], #4
 80106b6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80106ba:	40cf      	lsrs	r7, r1
 80106bc:	e7da      	b.n	8010674 <rshift+0x4c>
 80106be:	f851 cb04 	ldr.w	ip, [r1], #4
 80106c2:	f847 cf04 	str.w	ip, [r7, #4]!
 80106c6:	e7c3      	b.n	8010650 <rshift+0x28>
 80106c8:	4623      	mov	r3, r4
 80106ca:	e7e1      	b.n	8010690 <rshift+0x68>

080106cc <__hexdig_fun>:
 80106cc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80106d0:	2b09      	cmp	r3, #9
 80106d2:	d802      	bhi.n	80106da <__hexdig_fun+0xe>
 80106d4:	3820      	subs	r0, #32
 80106d6:	b2c0      	uxtb	r0, r0
 80106d8:	4770      	bx	lr
 80106da:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80106de:	2b05      	cmp	r3, #5
 80106e0:	d801      	bhi.n	80106e6 <__hexdig_fun+0x1a>
 80106e2:	3847      	subs	r0, #71	; 0x47
 80106e4:	e7f7      	b.n	80106d6 <__hexdig_fun+0xa>
 80106e6:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80106ea:	2b05      	cmp	r3, #5
 80106ec:	d801      	bhi.n	80106f2 <__hexdig_fun+0x26>
 80106ee:	3827      	subs	r0, #39	; 0x27
 80106f0:	e7f1      	b.n	80106d6 <__hexdig_fun+0xa>
 80106f2:	2000      	movs	r0, #0
 80106f4:	4770      	bx	lr
	...

080106f8 <__gethex>:
 80106f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106fc:	ed2d 8b02 	vpush	{d8}
 8010700:	b089      	sub	sp, #36	; 0x24
 8010702:	ee08 0a10 	vmov	s16, r0
 8010706:	9304      	str	r3, [sp, #16]
 8010708:	4bbc      	ldr	r3, [pc, #752]	; (80109fc <__gethex+0x304>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	9301      	str	r3, [sp, #4]
 801070e:	4618      	mov	r0, r3
 8010710:	468b      	mov	fp, r1
 8010712:	4690      	mov	r8, r2
 8010714:	f7ef fd5c 	bl	80001d0 <strlen>
 8010718:	9b01      	ldr	r3, [sp, #4]
 801071a:	f8db 2000 	ldr.w	r2, [fp]
 801071e:	4403      	add	r3, r0
 8010720:	4682      	mov	sl, r0
 8010722:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010726:	9305      	str	r3, [sp, #20]
 8010728:	1c93      	adds	r3, r2, #2
 801072a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801072e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8010732:	32fe      	adds	r2, #254	; 0xfe
 8010734:	18d1      	adds	r1, r2, r3
 8010736:	461f      	mov	r7, r3
 8010738:	f813 0b01 	ldrb.w	r0, [r3], #1
 801073c:	9100      	str	r1, [sp, #0]
 801073e:	2830      	cmp	r0, #48	; 0x30
 8010740:	d0f8      	beq.n	8010734 <__gethex+0x3c>
 8010742:	f7ff ffc3 	bl	80106cc <__hexdig_fun>
 8010746:	4604      	mov	r4, r0
 8010748:	2800      	cmp	r0, #0
 801074a:	d13a      	bne.n	80107c2 <__gethex+0xca>
 801074c:	9901      	ldr	r1, [sp, #4]
 801074e:	4652      	mov	r2, sl
 8010750:	4638      	mov	r0, r7
 8010752:	f001 f9e1 	bl	8011b18 <strncmp>
 8010756:	4605      	mov	r5, r0
 8010758:	2800      	cmp	r0, #0
 801075a:	d168      	bne.n	801082e <__gethex+0x136>
 801075c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8010760:	eb07 060a 	add.w	r6, r7, sl
 8010764:	f7ff ffb2 	bl	80106cc <__hexdig_fun>
 8010768:	2800      	cmp	r0, #0
 801076a:	d062      	beq.n	8010832 <__gethex+0x13a>
 801076c:	4633      	mov	r3, r6
 801076e:	7818      	ldrb	r0, [r3, #0]
 8010770:	2830      	cmp	r0, #48	; 0x30
 8010772:	461f      	mov	r7, r3
 8010774:	f103 0301 	add.w	r3, r3, #1
 8010778:	d0f9      	beq.n	801076e <__gethex+0x76>
 801077a:	f7ff ffa7 	bl	80106cc <__hexdig_fun>
 801077e:	2301      	movs	r3, #1
 8010780:	fab0 f480 	clz	r4, r0
 8010784:	0964      	lsrs	r4, r4, #5
 8010786:	4635      	mov	r5, r6
 8010788:	9300      	str	r3, [sp, #0]
 801078a:	463a      	mov	r2, r7
 801078c:	4616      	mov	r6, r2
 801078e:	3201      	adds	r2, #1
 8010790:	7830      	ldrb	r0, [r6, #0]
 8010792:	f7ff ff9b 	bl	80106cc <__hexdig_fun>
 8010796:	2800      	cmp	r0, #0
 8010798:	d1f8      	bne.n	801078c <__gethex+0x94>
 801079a:	9901      	ldr	r1, [sp, #4]
 801079c:	4652      	mov	r2, sl
 801079e:	4630      	mov	r0, r6
 80107a0:	f001 f9ba 	bl	8011b18 <strncmp>
 80107a4:	b980      	cbnz	r0, 80107c8 <__gethex+0xd0>
 80107a6:	b94d      	cbnz	r5, 80107bc <__gethex+0xc4>
 80107a8:	eb06 050a 	add.w	r5, r6, sl
 80107ac:	462a      	mov	r2, r5
 80107ae:	4616      	mov	r6, r2
 80107b0:	3201      	adds	r2, #1
 80107b2:	7830      	ldrb	r0, [r6, #0]
 80107b4:	f7ff ff8a 	bl	80106cc <__hexdig_fun>
 80107b8:	2800      	cmp	r0, #0
 80107ba:	d1f8      	bne.n	80107ae <__gethex+0xb6>
 80107bc:	1bad      	subs	r5, r5, r6
 80107be:	00ad      	lsls	r5, r5, #2
 80107c0:	e004      	b.n	80107cc <__gethex+0xd4>
 80107c2:	2400      	movs	r4, #0
 80107c4:	4625      	mov	r5, r4
 80107c6:	e7e0      	b.n	801078a <__gethex+0x92>
 80107c8:	2d00      	cmp	r5, #0
 80107ca:	d1f7      	bne.n	80107bc <__gethex+0xc4>
 80107cc:	7833      	ldrb	r3, [r6, #0]
 80107ce:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80107d2:	2b50      	cmp	r3, #80	; 0x50
 80107d4:	d13b      	bne.n	801084e <__gethex+0x156>
 80107d6:	7873      	ldrb	r3, [r6, #1]
 80107d8:	2b2b      	cmp	r3, #43	; 0x2b
 80107da:	d02c      	beq.n	8010836 <__gethex+0x13e>
 80107dc:	2b2d      	cmp	r3, #45	; 0x2d
 80107de:	d02e      	beq.n	801083e <__gethex+0x146>
 80107e0:	1c71      	adds	r1, r6, #1
 80107e2:	f04f 0900 	mov.w	r9, #0
 80107e6:	7808      	ldrb	r0, [r1, #0]
 80107e8:	f7ff ff70 	bl	80106cc <__hexdig_fun>
 80107ec:	1e43      	subs	r3, r0, #1
 80107ee:	b2db      	uxtb	r3, r3
 80107f0:	2b18      	cmp	r3, #24
 80107f2:	d82c      	bhi.n	801084e <__gethex+0x156>
 80107f4:	f1a0 0210 	sub.w	r2, r0, #16
 80107f8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80107fc:	f7ff ff66 	bl	80106cc <__hexdig_fun>
 8010800:	1e43      	subs	r3, r0, #1
 8010802:	b2db      	uxtb	r3, r3
 8010804:	2b18      	cmp	r3, #24
 8010806:	d91d      	bls.n	8010844 <__gethex+0x14c>
 8010808:	f1b9 0f00 	cmp.w	r9, #0
 801080c:	d000      	beq.n	8010810 <__gethex+0x118>
 801080e:	4252      	negs	r2, r2
 8010810:	4415      	add	r5, r2
 8010812:	f8cb 1000 	str.w	r1, [fp]
 8010816:	b1e4      	cbz	r4, 8010852 <__gethex+0x15a>
 8010818:	9b00      	ldr	r3, [sp, #0]
 801081a:	2b00      	cmp	r3, #0
 801081c:	bf14      	ite	ne
 801081e:	2700      	movne	r7, #0
 8010820:	2706      	moveq	r7, #6
 8010822:	4638      	mov	r0, r7
 8010824:	b009      	add	sp, #36	; 0x24
 8010826:	ecbd 8b02 	vpop	{d8}
 801082a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801082e:	463e      	mov	r6, r7
 8010830:	4625      	mov	r5, r4
 8010832:	2401      	movs	r4, #1
 8010834:	e7ca      	b.n	80107cc <__gethex+0xd4>
 8010836:	f04f 0900 	mov.w	r9, #0
 801083a:	1cb1      	adds	r1, r6, #2
 801083c:	e7d3      	b.n	80107e6 <__gethex+0xee>
 801083e:	f04f 0901 	mov.w	r9, #1
 8010842:	e7fa      	b.n	801083a <__gethex+0x142>
 8010844:	230a      	movs	r3, #10
 8010846:	fb03 0202 	mla	r2, r3, r2, r0
 801084a:	3a10      	subs	r2, #16
 801084c:	e7d4      	b.n	80107f8 <__gethex+0x100>
 801084e:	4631      	mov	r1, r6
 8010850:	e7df      	b.n	8010812 <__gethex+0x11a>
 8010852:	1bf3      	subs	r3, r6, r7
 8010854:	3b01      	subs	r3, #1
 8010856:	4621      	mov	r1, r4
 8010858:	2b07      	cmp	r3, #7
 801085a:	dc0b      	bgt.n	8010874 <__gethex+0x17c>
 801085c:	ee18 0a10 	vmov	r0, s16
 8010860:	f000 fa70 	bl	8010d44 <_Balloc>
 8010864:	4604      	mov	r4, r0
 8010866:	b940      	cbnz	r0, 801087a <__gethex+0x182>
 8010868:	4b65      	ldr	r3, [pc, #404]	; (8010a00 <__gethex+0x308>)
 801086a:	4602      	mov	r2, r0
 801086c:	21de      	movs	r1, #222	; 0xde
 801086e:	4865      	ldr	r0, [pc, #404]	; (8010a04 <__gethex+0x30c>)
 8010870:	f001 f972 	bl	8011b58 <__assert_func>
 8010874:	3101      	adds	r1, #1
 8010876:	105b      	asrs	r3, r3, #1
 8010878:	e7ee      	b.n	8010858 <__gethex+0x160>
 801087a:	f100 0914 	add.w	r9, r0, #20
 801087e:	f04f 0b00 	mov.w	fp, #0
 8010882:	f1ca 0301 	rsb	r3, sl, #1
 8010886:	f8cd 9008 	str.w	r9, [sp, #8]
 801088a:	f8cd b000 	str.w	fp, [sp]
 801088e:	9306      	str	r3, [sp, #24]
 8010890:	42b7      	cmp	r7, r6
 8010892:	d340      	bcc.n	8010916 <__gethex+0x21e>
 8010894:	9802      	ldr	r0, [sp, #8]
 8010896:	9b00      	ldr	r3, [sp, #0]
 8010898:	f840 3b04 	str.w	r3, [r0], #4
 801089c:	eba0 0009 	sub.w	r0, r0, r9
 80108a0:	1080      	asrs	r0, r0, #2
 80108a2:	0146      	lsls	r6, r0, #5
 80108a4:	6120      	str	r0, [r4, #16]
 80108a6:	4618      	mov	r0, r3
 80108a8:	f000 fb42 	bl	8010f30 <__hi0bits>
 80108ac:	1a30      	subs	r0, r6, r0
 80108ae:	f8d8 6000 	ldr.w	r6, [r8]
 80108b2:	42b0      	cmp	r0, r6
 80108b4:	dd63      	ble.n	801097e <__gethex+0x286>
 80108b6:	1b87      	subs	r7, r0, r6
 80108b8:	4639      	mov	r1, r7
 80108ba:	4620      	mov	r0, r4
 80108bc:	f000 fedc 	bl	8011678 <__any_on>
 80108c0:	4682      	mov	sl, r0
 80108c2:	b1a8      	cbz	r0, 80108f0 <__gethex+0x1f8>
 80108c4:	1e7b      	subs	r3, r7, #1
 80108c6:	1159      	asrs	r1, r3, #5
 80108c8:	f003 021f 	and.w	r2, r3, #31
 80108cc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80108d0:	f04f 0a01 	mov.w	sl, #1
 80108d4:	fa0a f202 	lsl.w	r2, sl, r2
 80108d8:	420a      	tst	r2, r1
 80108da:	d009      	beq.n	80108f0 <__gethex+0x1f8>
 80108dc:	4553      	cmp	r3, sl
 80108de:	dd05      	ble.n	80108ec <__gethex+0x1f4>
 80108e0:	1eb9      	subs	r1, r7, #2
 80108e2:	4620      	mov	r0, r4
 80108e4:	f000 fec8 	bl	8011678 <__any_on>
 80108e8:	2800      	cmp	r0, #0
 80108ea:	d145      	bne.n	8010978 <__gethex+0x280>
 80108ec:	f04f 0a02 	mov.w	sl, #2
 80108f0:	4639      	mov	r1, r7
 80108f2:	4620      	mov	r0, r4
 80108f4:	f7ff fe98 	bl	8010628 <rshift>
 80108f8:	443d      	add	r5, r7
 80108fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80108fe:	42ab      	cmp	r3, r5
 8010900:	da4c      	bge.n	801099c <__gethex+0x2a4>
 8010902:	ee18 0a10 	vmov	r0, s16
 8010906:	4621      	mov	r1, r4
 8010908:	f000 fa5c 	bl	8010dc4 <_Bfree>
 801090c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801090e:	2300      	movs	r3, #0
 8010910:	6013      	str	r3, [r2, #0]
 8010912:	27a3      	movs	r7, #163	; 0xa3
 8010914:	e785      	b.n	8010822 <__gethex+0x12a>
 8010916:	1e73      	subs	r3, r6, #1
 8010918:	9a05      	ldr	r2, [sp, #20]
 801091a:	9303      	str	r3, [sp, #12]
 801091c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010920:	4293      	cmp	r3, r2
 8010922:	d019      	beq.n	8010958 <__gethex+0x260>
 8010924:	f1bb 0f20 	cmp.w	fp, #32
 8010928:	d107      	bne.n	801093a <__gethex+0x242>
 801092a:	9b02      	ldr	r3, [sp, #8]
 801092c:	9a00      	ldr	r2, [sp, #0]
 801092e:	f843 2b04 	str.w	r2, [r3], #4
 8010932:	9302      	str	r3, [sp, #8]
 8010934:	2300      	movs	r3, #0
 8010936:	9300      	str	r3, [sp, #0]
 8010938:	469b      	mov	fp, r3
 801093a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801093e:	f7ff fec5 	bl	80106cc <__hexdig_fun>
 8010942:	9b00      	ldr	r3, [sp, #0]
 8010944:	f000 000f 	and.w	r0, r0, #15
 8010948:	fa00 f00b 	lsl.w	r0, r0, fp
 801094c:	4303      	orrs	r3, r0
 801094e:	9300      	str	r3, [sp, #0]
 8010950:	f10b 0b04 	add.w	fp, fp, #4
 8010954:	9b03      	ldr	r3, [sp, #12]
 8010956:	e00d      	b.n	8010974 <__gethex+0x27c>
 8010958:	9b03      	ldr	r3, [sp, #12]
 801095a:	9a06      	ldr	r2, [sp, #24]
 801095c:	4413      	add	r3, r2
 801095e:	42bb      	cmp	r3, r7
 8010960:	d3e0      	bcc.n	8010924 <__gethex+0x22c>
 8010962:	4618      	mov	r0, r3
 8010964:	9901      	ldr	r1, [sp, #4]
 8010966:	9307      	str	r3, [sp, #28]
 8010968:	4652      	mov	r2, sl
 801096a:	f001 f8d5 	bl	8011b18 <strncmp>
 801096e:	9b07      	ldr	r3, [sp, #28]
 8010970:	2800      	cmp	r0, #0
 8010972:	d1d7      	bne.n	8010924 <__gethex+0x22c>
 8010974:	461e      	mov	r6, r3
 8010976:	e78b      	b.n	8010890 <__gethex+0x198>
 8010978:	f04f 0a03 	mov.w	sl, #3
 801097c:	e7b8      	b.n	80108f0 <__gethex+0x1f8>
 801097e:	da0a      	bge.n	8010996 <__gethex+0x29e>
 8010980:	1a37      	subs	r7, r6, r0
 8010982:	4621      	mov	r1, r4
 8010984:	ee18 0a10 	vmov	r0, s16
 8010988:	463a      	mov	r2, r7
 801098a:	f000 fc37 	bl	80111fc <__lshift>
 801098e:	1bed      	subs	r5, r5, r7
 8010990:	4604      	mov	r4, r0
 8010992:	f100 0914 	add.w	r9, r0, #20
 8010996:	f04f 0a00 	mov.w	sl, #0
 801099a:	e7ae      	b.n	80108fa <__gethex+0x202>
 801099c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80109a0:	42a8      	cmp	r0, r5
 80109a2:	dd72      	ble.n	8010a8a <__gethex+0x392>
 80109a4:	1b45      	subs	r5, r0, r5
 80109a6:	42ae      	cmp	r6, r5
 80109a8:	dc36      	bgt.n	8010a18 <__gethex+0x320>
 80109aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80109ae:	2b02      	cmp	r3, #2
 80109b0:	d02a      	beq.n	8010a08 <__gethex+0x310>
 80109b2:	2b03      	cmp	r3, #3
 80109b4:	d02c      	beq.n	8010a10 <__gethex+0x318>
 80109b6:	2b01      	cmp	r3, #1
 80109b8:	d115      	bne.n	80109e6 <__gethex+0x2ee>
 80109ba:	42ae      	cmp	r6, r5
 80109bc:	d113      	bne.n	80109e6 <__gethex+0x2ee>
 80109be:	2e01      	cmp	r6, #1
 80109c0:	d10b      	bne.n	80109da <__gethex+0x2e2>
 80109c2:	9a04      	ldr	r2, [sp, #16]
 80109c4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80109c8:	6013      	str	r3, [r2, #0]
 80109ca:	2301      	movs	r3, #1
 80109cc:	6123      	str	r3, [r4, #16]
 80109ce:	f8c9 3000 	str.w	r3, [r9]
 80109d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80109d4:	2762      	movs	r7, #98	; 0x62
 80109d6:	601c      	str	r4, [r3, #0]
 80109d8:	e723      	b.n	8010822 <__gethex+0x12a>
 80109da:	1e71      	subs	r1, r6, #1
 80109dc:	4620      	mov	r0, r4
 80109de:	f000 fe4b 	bl	8011678 <__any_on>
 80109e2:	2800      	cmp	r0, #0
 80109e4:	d1ed      	bne.n	80109c2 <__gethex+0x2ca>
 80109e6:	ee18 0a10 	vmov	r0, s16
 80109ea:	4621      	mov	r1, r4
 80109ec:	f000 f9ea 	bl	8010dc4 <_Bfree>
 80109f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80109f2:	2300      	movs	r3, #0
 80109f4:	6013      	str	r3, [r2, #0]
 80109f6:	2750      	movs	r7, #80	; 0x50
 80109f8:	e713      	b.n	8010822 <__gethex+0x12a>
 80109fa:	bf00      	nop
 80109fc:	080176e0 	.word	0x080176e0
 8010a00:	08017664 	.word	0x08017664
 8010a04:	08017675 	.word	0x08017675
 8010a08:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d1eb      	bne.n	80109e6 <__gethex+0x2ee>
 8010a0e:	e7d8      	b.n	80109c2 <__gethex+0x2ca>
 8010a10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d1d5      	bne.n	80109c2 <__gethex+0x2ca>
 8010a16:	e7e6      	b.n	80109e6 <__gethex+0x2ee>
 8010a18:	1e6f      	subs	r7, r5, #1
 8010a1a:	f1ba 0f00 	cmp.w	sl, #0
 8010a1e:	d131      	bne.n	8010a84 <__gethex+0x38c>
 8010a20:	b127      	cbz	r7, 8010a2c <__gethex+0x334>
 8010a22:	4639      	mov	r1, r7
 8010a24:	4620      	mov	r0, r4
 8010a26:	f000 fe27 	bl	8011678 <__any_on>
 8010a2a:	4682      	mov	sl, r0
 8010a2c:	117b      	asrs	r3, r7, #5
 8010a2e:	2101      	movs	r1, #1
 8010a30:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8010a34:	f007 071f 	and.w	r7, r7, #31
 8010a38:	fa01 f707 	lsl.w	r7, r1, r7
 8010a3c:	421f      	tst	r7, r3
 8010a3e:	4629      	mov	r1, r5
 8010a40:	4620      	mov	r0, r4
 8010a42:	bf18      	it	ne
 8010a44:	f04a 0a02 	orrne.w	sl, sl, #2
 8010a48:	1b76      	subs	r6, r6, r5
 8010a4a:	f7ff fded 	bl	8010628 <rshift>
 8010a4e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010a52:	2702      	movs	r7, #2
 8010a54:	f1ba 0f00 	cmp.w	sl, #0
 8010a58:	d048      	beq.n	8010aec <__gethex+0x3f4>
 8010a5a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010a5e:	2b02      	cmp	r3, #2
 8010a60:	d015      	beq.n	8010a8e <__gethex+0x396>
 8010a62:	2b03      	cmp	r3, #3
 8010a64:	d017      	beq.n	8010a96 <__gethex+0x39e>
 8010a66:	2b01      	cmp	r3, #1
 8010a68:	d109      	bne.n	8010a7e <__gethex+0x386>
 8010a6a:	f01a 0f02 	tst.w	sl, #2
 8010a6e:	d006      	beq.n	8010a7e <__gethex+0x386>
 8010a70:	f8d9 0000 	ldr.w	r0, [r9]
 8010a74:	ea4a 0a00 	orr.w	sl, sl, r0
 8010a78:	f01a 0f01 	tst.w	sl, #1
 8010a7c:	d10e      	bne.n	8010a9c <__gethex+0x3a4>
 8010a7e:	f047 0710 	orr.w	r7, r7, #16
 8010a82:	e033      	b.n	8010aec <__gethex+0x3f4>
 8010a84:	f04f 0a01 	mov.w	sl, #1
 8010a88:	e7d0      	b.n	8010a2c <__gethex+0x334>
 8010a8a:	2701      	movs	r7, #1
 8010a8c:	e7e2      	b.n	8010a54 <__gethex+0x35c>
 8010a8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a90:	f1c3 0301 	rsb	r3, r3, #1
 8010a94:	9315      	str	r3, [sp, #84]	; 0x54
 8010a96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d0f0      	beq.n	8010a7e <__gethex+0x386>
 8010a9c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010aa0:	f104 0314 	add.w	r3, r4, #20
 8010aa4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010aa8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010aac:	f04f 0c00 	mov.w	ip, #0
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	f853 2b04 	ldr.w	r2, [r3], #4
 8010ab6:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010aba:	d01c      	beq.n	8010af6 <__gethex+0x3fe>
 8010abc:	3201      	adds	r2, #1
 8010abe:	6002      	str	r2, [r0, #0]
 8010ac0:	2f02      	cmp	r7, #2
 8010ac2:	f104 0314 	add.w	r3, r4, #20
 8010ac6:	d13f      	bne.n	8010b48 <__gethex+0x450>
 8010ac8:	f8d8 2000 	ldr.w	r2, [r8]
 8010acc:	3a01      	subs	r2, #1
 8010ace:	42b2      	cmp	r2, r6
 8010ad0:	d10a      	bne.n	8010ae8 <__gethex+0x3f0>
 8010ad2:	1171      	asrs	r1, r6, #5
 8010ad4:	2201      	movs	r2, #1
 8010ad6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ada:	f006 061f 	and.w	r6, r6, #31
 8010ade:	fa02 f606 	lsl.w	r6, r2, r6
 8010ae2:	421e      	tst	r6, r3
 8010ae4:	bf18      	it	ne
 8010ae6:	4617      	movne	r7, r2
 8010ae8:	f047 0720 	orr.w	r7, r7, #32
 8010aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010aee:	601c      	str	r4, [r3, #0]
 8010af0:	9b04      	ldr	r3, [sp, #16]
 8010af2:	601d      	str	r5, [r3, #0]
 8010af4:	e695      	b.n	8010822 <__gethex+0x12a>
 8010af6:	4299      	cmp	r1, r3
 8010af8:	f843 cc04 	str.w	ip, [r3, #-4]
 8010afc:	d8d8      	bhi.n	8010ab0 <__gethex+0x3b8>
 8010afe:	68a3      	ldr	r3, [r4, #8]
 8010b00:	459b      	cmp	fp, r3
 8010b02:	db19      	blt.n	8010b38 <__gethex+0x440>
 8010b04:	6861      	ldr	r1, [r4, #4]
 8010b06:	ee18 0a10 	vmov	r0, s16
 8010b0a:	3101      	adds	r1, #1
 8010b0c:	f000 f91a 	bl	8010d44 <_Balloc>
 8010b10:	4681      	mov	r9, r0
 8010b12:	b918      	cbnz	r0, 8010b1c <__gethex+0x424>
 8010b14:	4b1a      	ldr	r3, [pc, #104]	; (8010b80 <__gethex+0x488>)
 8010b16:	4602      	mov	r2, r0
 8010b18:	2184      	movs	r1, #132	; 0x84
 8010b1a:	e6a8      	b.n	801086e <__gethex+0x176>
 8010b1c:	6922      	ldr	r2, [r4, #16]
 8010b1e:	3202      	adds	r2, #2
 8010b20:	f104 010c 	add.w	r1, r4, #12
 8010b24:	0092      	lsls	r2, r2, #2
 8010b26:	300c      	adds	r0, #12
 8010b28:	f7fd f99c 	bl	800de64 <memcpy>
 8010b2c:	4621      	mov	r1, r4
 8010b2e:	ee18 0a10 	vmov	r0, s16
 8010b32:	f000 f947 	bl	8010dc4 <_Bfree>
 8010b36:	464c      	mov	r4, r9
 8010b38:	6923      	ldr	r3, [r4, #16]
 8010b3a:	1c5a      	adds	r2, r3, #1
 8010b3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010b40:	6122      	str	r2, [r4, #16]
 8010b42:	2201      	movs	r2, #1
 8010b44:	615a      	str	r2, [r3, #20]
 8010b46:	e7bb      	b.n	8010ac0 <__gethex+0x3c8>
 8010b48:	6922      	ldr	r2, [r4, #16]
 8010b4a:	455a      	cmp	r2, fp
 8010b4c:	dd0b      	ble.n	8010b66 <__gethex+0x46e>
 8010b4e:	2101      	movs	r1, #1
 8010b50:	4620      	mov	r0, r4
 8010b52:	f7ff fd69 	bl	8010628 <rshift>
 8010b56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010b5a:	3501      	adds	r5, #1
 8010b5c:	42ab      	cmp	r3, r5
 8010b5e:	f6ff aed0 	blt.w	8010902 <__gethex+0x20a>
 8010b62:	2701      	movs	r7, #1
 8010b64:	e7c0      	b.n	8010ae8 <__gethex+0x3f0>
 8010b66:	f016 061f 	ands.w	r6, r6, #31
 8010b6a:	d0fa      	beq.n	8010b62 <__gethex+0x46a>
 8010b6c:	449a      	add	sl, r3
 8010b6e:	f1c6 0620 	rsb	r6, r6, #32
 8010b72:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010b76:	f000 f9db 	bl	8010f30 <__hi0bits>
 8010b7a:	42b0      	cmp	r0, r6
 8010b7c:	dbe7      	blt.n	8010b4e <__gethex+0x456>
 8010b7e:	e7f0      	b.n	8010b62 <__gethex+0x46a>
 8010b80:	08017664 	.word	0x08017664

08010b84 <L_shift>:
 8010b84:	f1c2 0208 	rsb	r2, r2, #8
 8010b88:	0092      	lsls	r2, r2, #2
 8010b8a:	b570      	push	{r4, r5, r6, lr}
 8010b8c:	f1c2 0620 	rsb	r6, r2, #32
 8010b90:	6843      	ldr	r3, [r0, #4]
 8010b92:	6804      	ldr	r4, [r0, #0]
 8010b94:	fa03 f506 	lsl.w	r5, r3, r6
 8010b98:	432c      	orrs	r4, r5
 8010b9a:	40d3      	lsrs	r3, r2
 8010b9c:	6004      	str	r4, [r0, #0]
 8010b9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010ba2:	4288      	cmp	r0, r1
 8010ba4:	d3f4      	bcc.n	8010b90 <L_shift+0xc>
 8010ba6:	bd70      	pop	{r4, r5, r6, pc}

08010ba8 <__match>:
 8010ba8:	b530      	push	{r4, r5, lr}
 8010baa:	6803      	ldr	r3, [r0, #0]
 8010bac:	3301      	adds	r3, #1
 8010bae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010bb2:	b914      	cbnz	r4, 8010bba <__match+0x12>
 8010bb4:	6003      	str	r3, [r0, #0]
 8010bb6:	2001      	movs	r0, #1
 8010bb8:	bd30      	pop	{r4, r5, pc}
 8010bba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010bbe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010bc2:	2d19      	cmp	r5, #25
 8010bc4:	bf98      	it	ls
 8010bc6:	3220      	addls	r2, #32
 8010bc8:	42a2      	cmp	r2, r4
 8010bca:	d0f0      	beq.n	8010bae <__match+0x6>
 8010bcc:	2000      	movs	r0, #0
 8010bce:	e7f3      	b.n	8010bb8 <__match+0x10>

08010bd0 <__hexnan>:
 8010bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bd4:	680b      	ldr	r3, [r1, #0]
 8010bd6:	6801      	ldr	r1, [r0, #0]
 8010bd8:	115e      	asrs	r6, r3, #5
 8010bda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010bde:	f013 031f 	ands.w	r3, r3, #31
 8010be2:	b087      	sub	sp, #28
 8010be4:	bf18      	it	ne
 8010be6:	3604      	addne	r6, #4
 8010be8:	2500      	movs	r5, #0
 8010bea:	1f37      	subs	r7, r6, #4
 8010bec:	4682      	mov	sl, r0
 8010bee:	4690      	mov	r8, r2
 8010bf0:	9301      	str	r3, [sp, #4]
 8010bf2:	f846 5c04 	str.w	r5, [r6, #-4]
 8010bf6:	46b9      	mov	r9, r7
 8010bf8:	463c      	mov	r4, r7
 8010bfa:	9502      	str	r5, [sp, #8]
 8010bfc:	46ab      	mov	fp, r5
 8010bfe:	784a      	ldrb	r2, [r1, #1]
 8010c00:	1c4b      	adds	r3, r1, #1
 8010c02:	9303      	str	r3, [sp, #12]
 8010c04:	b342      	cbz	r2, 8010c58 <__hexnan+0x88>
 8010c06:	4610      	mov	r0, r2
 8010c08:	9105      	str	r1, [sp, #20]
 8010c0a:	9204      	str	r2, [sp, #16]
 8010c0c:	f7ff fd5e 	bl	80106cc <__hexdig_fun>
 8010c10:	2800      	cmp	r0, #0
 8010c12:	d14f      	bne.n	8010cb4 <__hexnan+0xe4>
 8010c14:	9a04      	ldr	r2, [sp, #16]
 8010c16:	9905      	ldr	r1, [sp, #20]
 8010c18:	2a20      	cmp	r2, #32
 8010c1a:	d818      	bhi.n	8010c4e <__hexnan+0x7e>
 8010c1c:	9b02      	ldr	r3, [sp, #8]
 8010c1e:	459b      	cmp	fp, r3
 8010c20:	dd13      	ble.n	8010c4a <__hexnan+0x7a>
 8010c22:	454c      	cmp	r4, r9
 8010c24:	d206      	bcs.n	8010c34 <__hexnan+0x64>
 8010c26:	2d07      	cmp	r5, #7
 8010c28:	dc04      	bgt.n	8010c34 <__hexnan+0x64>
 8010c2a:	462a      	mov	r2, r5
 8010c2c:	4649      	mov	r1, r9
 8010c2e:	4620      	mov	r0, r4
 8010c30:	f7ff ffa8 	bl	8010b84 <L_shift>
 8010c34:	4544      	cmp	r4, r8
 8010c36:	d950      	bls.n	8010cda <__hexnan+0x10a>
 8010c38:	2300      	movs	r3, #0
 8010c3a:	f1a4 0904 	sub.w	r9, r4, #4
 8010c3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8010c42:	f8cd b008 	str.w	fp, [sp, #8]
 8010c46:	464c      	mov	r4, r9
 8010c48:	461d      	mov	r5, r3
 8010c4a:	9903      	ldr	r1, [sp, #12]
 8010c4c:	e7d7      	b.n	8010bfe <__hexnan+0x2e>
 8010c4e:	2a29      	cmp	r2, #41	; 0x29
 8010c50:	d156      	bne.n	8010d00 <__hexnan+0x130>
 8010c52:	3102      	adds	r1, #2
 8010c54:	f8ca 1000 	str.w	r1, [sl]
 8010c58:	f1bb 0f00 	cmp.w	fp, #0
 8010c5c:	d050      	beq.n	8010d00 <__hexnan+0x130>
 8010c5e:	454c      	cmp	r4, r9
 8010c60:	d206      	bcs.n	8010c70 <__hexnan+0xa0>
 8010c62:	2d07      	cmp	r5, #7
 8010c64:	dc04      	bgt.n	8010c70 <__hexnan+0xa0>
 8010c66:	462a      	mov	r2, r5
 8010c68:	4649      	mov	r1, r9
 8010c6a:	4620      	mov	r0, r4
 8010c6c:	f7ff ff8a 	bl	8010b84 <L_shift>
 8010c70:	4544      	cmp	r4, r8
 8010c72:	d934      	bls.n	8010cde <__hexnan+0x10e>
 8010c74:	f1a8 0204 	sub.w	r2, r8, #4
 8010c78:	4623      	mov	r3, r4
 8010c7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8010c7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8010c82:	429f      	cmp	r7, r3
 8010c84:	d2f9      	bcs.n	8010c7a <__hexnan+0xaa>
 8010c86:	1b3b      	subs	r3, r7, r4
 8010c88:	f023 0303 	bic.w	r3, r3, #3
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	3401      	adds	r4, #1
 8010c90:	3e03      	subs	r6, #3
 8010c92:	42b4      	cmp	r4, r6
 8010c94:	bf88      	it	hi
 8010c96:	2304      	movhi	r3, #4
 8010c98:	4443      	add	r3, r8
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	f843 2b04 	str.w	r2, [r3], #4
 8010ca0:	429f      	cmp	r7, r3
 8010ca2:	d2fb      	bcs.n	8010c9c <__hexnan+0xcc>
 8010ca4:	683b      	ldr	r3, [r7, #0]
 8010ca6:	b91b      	cbnz	r3, 8010cb0 <__hexnan+0xe0>
 8010ca8:	4547      	cmp	r7, r8
 8010caa:	d127      	bne.n	8010cfc <__hexnan+0x12c>
 8010cac:	2301      	movs	r3, #1
 8010cae:	603b      	str	r3, [r7, #0]
 8010cb0:	2005      	movs	r0, #5
 8010cb2:	e026      	b.n	8010d02 <__hexnan+0x132>
 8010cb4:	3501      	adds	r5, #1
 8010cb6:	2d08      	cmp	r5, #8
 8010cb8:	f10b 0b01 	add.w	fp, fp, #1
 8010cbc:	dd06      	ble.n	8010ccc <__hexnan+0xfc>
 8010cbe:	4544      	cmp	r4, r8
 8010cc0:	d9c3      	bls.n	8010c4a <__hexnan+0x7a>
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	f844 3c04 	str.w	r3, [r4, #-4]
 8010cc8:	2501      	movs	r5, #1
 8010cca:	3c04      	subs	r4, #4
 8010ccc:	6822      	ldr	r2, [r4, #0]
 8010cce:	f000 000f 	and.w	r0, r0, #15
 8010cd2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010cd6:	6022      	str	r2, [r4, #0]
 8010cd8:	e7b7      	b.n	8010c4a <__hexnan+0x7a>
 8010cda:	2508      	movs	r5, #8
 8010cdc:	e7b5      	b.n	8010c4a <__hexnan+0x7a>
 8010cde:	9b01      	ldr	r3, [sp, #4]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d0df      	beq.n	8010ca4 <__hexnan+0xd4>
 8010ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ce8:	f1c3 0320 	rsb	r3, r3, #32
 8010cec:	fa22 f303 	lsr.w	r3, r2, r3
 8010cf0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010cf4:	401a      	ands	r2, r3
 8010cf6:	f846 2c04 	str.w	r2, [r6, #-4]
 8010cfa:	e7d3      	b.n	8010ca4 <__hexnan+0xd4>
 8010cfc:	3f04      	subs	r7, #4
 8010cfe:	e7d1      	b.n	8010ca4 <__hexnan+0xd4>
 8010d00:	2004      	movs	r0, #4
 8010d02:	b007      	add	sp, #28
 8010d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010d08 <_localeconv_r>:
 8010d08:	4800      	ldr	r0, [pc, #0]	; (8010d0c <_localeconv_r+0x4>)
 8010d0a:	4770      	bx	lr
 8010d0c:	20000740 	.word	0x20000740

08010d10 <malloc>:
 8010d10:	4b02      	ldr	r3, [pc, #8]	; (8010d1c <malloc+0xc>)
 8010d12:	4601      	mov	r1, r0
 8010d14:	6818      	ldr	r0, [r3, #0]
 8010d16:	f000 bd2f 	b.w	8011778 <_malloc_r>
 8010d1a:	bf00      	nop
 8010d1c:	200005e8 	.word	0x200005e8

08010d20 <__ascii_mbtowc>:
 8010d20:	b082      	sub	sp, #8
 8010d22:	b901      	cbnz	r1, 8010d26 <__ascii_mbtowc+0x6>
 8010d24:	a901      	add	r1, sp, #4
 8010d26:	b142      	cbz	r2, 8010d3a <__ascii_mbtowc+0x1a>
 8010d28:	b14b      	cbz	r3, 8010d3e <__ascii_mbtowc+0x1e>
 8010d2a:	7813      	ldrb	r3, [r2, #0]
 8010d2c:	600b      	str	r3, [r1, #0]
 8010d2e:	7812      	ldrb	r2, [r2, #0]
 8010d30:	1e10      	subs	r0, r2, #0
 8010d32:	bf18      	it	ne
 8010d34:	2001      	movne	r0, #1
 8010d36:	b002      	add	sp, #8
 8010d38:	4770      	bx	lr
 8010d3a:	4610      	mov	r0, r2
 8010d3c:	e7fb      	b.n	8010d36 <__ascii_mbtowc+0x16>
 8010d3e:	f06f 0001 	mvn.w	r0, #1
 8010d42:	e7f8      	b.n	8010d36 <__ascii_mbtowc+0x16>

08010d44 <_Balloc>:
 8010d44:	b570      	push	{r4, r5, r6, lr}
 8010d46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010d48:	4604      	mov	r4, r0
 8010d4a:	460d      	mov	r5, r1
 8010d4c:	b976      	cbnz	r6, 8010d6c <_Balloc+0x28>
 8010d4e:	2010      	movs	r0, #16
 8010d50:	f7ff ffde 	bl	8010d10 <malloc>
 8010d54:	4602      	mov	r2, r0
 8010d56:	6260      	str	r0, [r4, #36]	; 0x24
 8010d58:	b920      	cbnz	r0, 8010d64 <_Balloc+0x20>
 8010d5a:	4b18      	ldr	r3, [pc, #96]	; (8010dbc <_Balloc+0x78>)
 8010d5c:	4818      	ldr	r0, [pc, #96]	; (8010dc0 <_Balloc+0x7c>)
 8010d5e:	2166      	movs	r1, #102	; 0x66
 8010d60:	f000 fefa 	bl	8011b58 <__assert_func>
 8010d64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010d68:	6006      	str	r6, [r0, #0]
 8010d6a:	60c6      	str	r6, [r0, #12]
 8010d6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010d6e:	68f3      	ldr	r3, [r6, #12]
 8010d70:	b183      	cbz	r3, 8010d94 <_Balloc+0x50>
 8010d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010d74:	68db      	ldr	r3, [r3, #12]
 8010d76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010d7a:	b9b8      	cbnz	r0, 8010dac <_Balloc+0x68>
 8010d7c:	2101      	movs	r1, #1
 8010d7e:	fa01 f605 	lsl.w	r6, r1, r5
 8010d82:	1d72      	adds	r2, r6, #5
 8010d84:	0092      	lsls	r2, r2, #2
 8010d86:	4620      	mov	r0, r4
 8010d88:	f000 fc97 	bl	80116ba <_calloc_r>
 8010d8c:	b160      	cbz	r0, 8010da8 <_Balloc+0x64>
 8010d8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010d92:	e00e      	b.n	8010db2 <_Balloc+0x6e>
 8010d94:	2221      	movs	r2, #33	; 0x21
 8010d96:	2104      	movs	r1, #4
 8010d98:	4620      	mov	r0, r4
 8010d9a:	f000 fc8e 	bl	80116ba <_calloc_r>
 8010d9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010da0:	60f0      	str	r0, [r6, #12]
 8010da2:	68db      	ldr	r3, [r3, #12]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d1e4      	bne.n	8010d72 <_Balloc+0x2e>
 8010da8:	2000      	movs	r0, #0
 8010daa:	bd70      	pop	{r4, r5, r6, pc}
 8010dac:	6802      	ldr	r2, [r0, #0]
 8010dae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010db2:	2300      	movs	r3, #0
 8010db4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010db8:	e7f7      	b.n	8010daa <_Balloc+0x66>
 8010dba:	bf00      	nop
 8010dbc:	080175ee 	.word	0x080175ee
 8010dc0:	080176f4 	.word	0x080176f4

08010dc4 <_Bfree>:
 8010dc4:	b570      	push	{r4, r5, r6, lr}
 8010dc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010dc8:	4605      	mov	r5, r0
 8010dca:	460c      	mov	r4, r1
 8010dcc:	b976      	cbnz	r6, 8010dec <_Bfree+0x28>
 8010dce:	2010      	movs	r0, #16
 8010dd0:	f7ff ff9e 	bl	8010d10 <malloc>
 8010dd4:	4602      	mov	r2, r0
 8010dd6:	6268      	str	r0, [r5, #36]	; 0x24
 8010dd8:	b920      	cbnz	r0, 8010de4 <_Bfree+0x20>
 8010dda:	4b09      	ldr	r3, [pc, #36]	; (8010e00 <_Bfree+0x3c>)
 8010ddc:	4809      	ldr	r0, [pc, #36]	; (8010e04 <_Bfree+0x40>)
 8010dde:	218a      	movs	r1, #138	; 0x8a
 8010de0:	f000 feba 	bl	8011b58 <__assert_func>
 8010de4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010de8:	6006      	str	r6, [r0, #0]
 8010dea:	60c6      	str	r6, [r0, #12]
 8010dec:	b13c      	cbz	r4, 8010dfe <_Bfree+0x3a>
 8010dee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010df0:	6862      	ldr	r2, [r4, #4]
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010df8:	6021      	str	r1, [r4, #0]
 8010dfa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010dfe:	bd70      	pop	{r4, r5, r6, pc}
 8010e00:	080175ee 	.word	0x080175ee
 8010e04:	080176f4 	.word	0x080176f4

08010e08 <__multadd>:
 8010e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e0c:	690e      	ldr	r6, [r1, #16]
 8010e0e:	4607      	mov	r7, r0
 8010e10:	4698      	mov	r8, r3
 8010e12:	460c      	mov	r4, r1
 8010e14:	f101 0014 	add.w	r0, r1, #20
 8010e18:	2300      	movs	r3, #0
 8010e1a:	6805      	ldr	r5, [r0, #0]
 8010e1c:	b2a9      	uxth	r1, r5
 8010e1e:	fb02 8101 	mla	r1, r2, r1, r8
 8010e22:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8010e26:	0c2d      	lsrs	r5, r5, #16
 8010e28:	fb02 c505 	mla	r5, r2, r5, ip
 8010e2c:	b289      	uxth	r1, r1
 8010e2e:	3301      	adds	r3, #1
 8010e30:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8010e34:	429e      	cmp	r6, r3
 8010e36:	f840 1b04 	str.w	r1, [r0], #4
 8010e3a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8010e3e:	dcec      	bgt.n	8010e1a <__multadd+0x12>
 8010e40:	f1b8 0f00 	cmp.w	r8, #0
 8010e44:	d022      	beq.n	8010e8c <__multadd+0x84>
 8010e46:	68a3      	ldr	r3, [r4, #8]
 8010e48:	42b3      	cmp	r3, r6
 8010e4a:	dc19      	bgt.n	8010e80 <__multadd+0x78>
 8010e4c:	6861      	ldr	r1, [r4, #4]
 8010e4e:	4638      	mov	r0, r7
 8010e50:	3101      	adds	r1, #1
 8010e52:	f7ff ff77 	bl	8010d44 <_Balloc>
 8010e56:	4605      	mov	r5, r0
 8010e58:	b928      	cbnz	r0, 8010e66 <__multadd+0x5e>
 8010e5a:	4602      	mov	r2, r0
 8010e5c:	4b0d      	ldr	r3, [pc, #52]	; (8010e94 <__multadd+0x8c>)
 8010e5e:	480e      	ldr	r0, [pc, #56]	; (8010e98 <__multadd+0x90>)
 8010e60:	21b5      	movs	r1, #181	; 0xb5
 8010e62:	f000 fe79 	bl	8011b58 <__assert_func>
 8010e66:	6922      	ldr	r2, [r4, #16]
 8010e68:	3202      	adds	r2, #2
 8010e6a:	f104 010c 	add.w	r1, r4, #12
 8010e6e:	0092      	lsls	r2, r2, #2
 8010e70:	300c      	adds	r0, #12
 8010e72:	f7fc fff7 	bl	800de64 <memcpy>
 8010e76:	4621      	mov	r1, r4
 8010e78:	4638      	mov	r0, r7
 8010e7a:	f7ff ffa3 	bl	8010dc4 <_Bfree>
 8010e7e:	462c      	mov	r4, r5
 8010e80:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8010e84:	3601      	adds	r6, #1
 8010e86:	f8c3 8014 	str.w	r8, [r3, #20]
 8010e8a:	6126      	str	r6, [r4, #16]
 8010e8c:	4620      	mov	r0, r4
 8010e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e92:	bf00      	nop
 8010e94:	08017664 	.word	0x08017664
 8010e98:	080176f4 	.word	0x080176f4

08010e9c <__s2b>:
 8010e9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ea0:	460c      	mov	r4, r1
 8010ea2:	4615      	mov	r5, r2
 8010ea4:	461f      	mov	r7, r3
 8010ea6:	2209      	movs	r2, #9
 8010ea8:	3308      	adds	r3, #8
 8010eaa:	4606      	mov	r6, r0
 8010eac:	fb93 f3f2 	sdiv	r3, r3, r2
 8010eb0:	2100      	movs	r1, #0
 8010eb2:	2201      	movs	r2, #1
 8010eb4:	429a      	cmp	r2, r3
 8010eb6:	db09      	blt.n	8010ecc <__s2b+0x30>
 8010eb8:	4630      	mov	r0, r6
 8010eba:	f7ff ff43 	bl	8010d44 <_Balloc>
 8010ebe:	b940      	cbnz	r0, 8010ed2 <__s2b+0x36>
 8010ec0:	4602      	mov	r2, r0
 8010ec2:	4b19      	ldr	r3, [pc, #100]	; (8010f28 <__s2b+0x8c>)
 8010ec4:	4819      	ldr	r0, [pc, #100]	; (8010f2c <__s2b+0x90>)
 8010ec6:	21ce      	movs	r1, #206	; 0xce
 8010ec8:	f000 fe46 	bl	8011b58 <__assert_func>
 8010ecc:	0052      	lsls	r2, r2, #1
 8010ece:	3101      	adds	r1, #1
 8010ed0:	e7f0      	b.n	8010eb4 <__s2b+0x18>
 8010ed2:	9b08      	ldr	r3, [sp, #32]
 8010ed4:	6143      	str	r3, [r0, #20]
 8010ed6:	2d09      	cmp	r5, #9
 8010ed8:	f04f 0301 	mov.w	r3, #1
 8010edc:	6103      	str	r3, [r0, #16]
 8010ede:	dd16      	ble.n	8010f0e <__s2b+0x72>
 8010ee0:	f104 0909 	add.w	r9, r4, #9
 8010ee4:	46c8      	mov	r8, r9
 8010ee6:	442c      	add	r4, r5
 8010ee8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010eec:	4601      	mov	r1, r0
 8010eee:	3b30      	subs	r3, #48	; 0x30
 8010ef0:	220a      	movs	r2, #10
 8010ef2:	4630      	mov	r0, r6
 8010ef4:	f7ff ff88 	bl	8010e08 <__multadd>
 8010ef8:	45a0      	cmp	r8, r4
 8010efa:	d1f5      	bne.n	8010ee8 <__s2b+0x4c>
 8010efc:	f1a5 0408 	sub.w	r4, r5, #8
 8010f00:	444c      	add	r4, r9
 8010f02:	1b2d      	subs	r5, r5, r4
 8010f04:	1963      	adds	r3, r4, r5
 8010f06:	42bb      	cmp	r3, r7
 8010f08:	db04      	blt.n	8010f14 <__s2b+0x78>
 8010f0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010f0e:	340a      	adds	r4, #10
 8010f10:	2509      	movs	r5, #9
 8010f12:	e7f6      	b.n	8010f02 <__s2b+0x66>
 8010f14:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010f18:	4601      	mov	r1, r0
 8010f1a:	3b30      	subs	r3, #48	; 0x30
 8010f1c:	220a      	movs	r2, #10
 8010f1e:	4630      	mov	r0, r6
 8010f20:	f7ff ff72 	bl	8010e08 <__multadd>
 8010f24:	e7ee      	b.n	8010f04 <__s2b+0x68>
 8010f26:	bf00      	nop
 8010f28:	08017664 	.word	0x08017664
 8010f2c:	080176f4 	.word	0x080176f4

08010f30 <__hi0bits>:
 8010f30:	0c03      	lsrs	r3, r0, #16
 8010f32:	041b      	lsls	r3, r3, #16
 8010f34:	b9d3      	cbnz	r3, 8010f6c <__hi0bits+0x3c>
 8010f36:	0400      	lsls	r0, r0, #16
 8010f38:	2310      	movs	r3, #16
 8010f3a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010f3e:	bf04      	itt	eq
 8010f40:	0200      	lsleq	r0, r0, #8
 8010f42:	3308      	addeq	r3, #8
 8010f44:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010f48:	bf04      	itt	eq
 8010f4a:	0100      	lsleq	r0, r0, #4
 8010f4c:	3304      	addeq	r3, #4
 8010f4e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010f52:	bf04      	itt	eq
 8010f54:	0080      	lsleq	r0, r0, #2
 8010f56:	3302      	addeq	r3, #2
 8010f58:	2800      	cmp	r0, #0
 8010f5a:	db05      	blt.n	8010f68 <__hi0bits+0x38>
 8010f5c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010f60:	f103 0301 	add.w	r3, r3, #1
 8010f64:	bf08      	it	eq
 8010f66:	2320      	moveq	r3, #32
 8010f68:	4618      	mov	r0, r3
 8010f6a:	4770      	bx	lr
 8010f6c:	2300      	movs	r3, #0
 8010f6e:	e7e4      	b.n	8010f3a <__hi0bits+0xa>

08010f70 <__lo0bits>:
 8010f70:	6803      	ldr	r3, [r0, #0]
 8010f72:	f013 0207 	ands.w	r2, r3, #7
 8010f76:	4601      	mov	r1, r0
 8010f78:	d00b      	beq.n	8010f92 <__lo0bits+0x22>
 8010f7a:	07da      	lsls	r2, r3, #31
 8010f7c:	d424      	bmi.n	8010fc8 <__lo0bits+0x58>
 8010f7e:	0798      	lsls	r0, r3, #30
 8010f80:	bf49      	itett	mi
 8010f82:	085b      	lsrmi	r3, r3, #1
 8010f84:	089b      	lsrpl	r3, r3, #2
 8010f86:	2001      	movmi	r0, #1
 8010f88:	600b      	strmi	r3, [r1, #0]
 8010f8a:	bf5c      	itt	pl
 8010f8c:	600b      	strpl	r3, [r1, #0]
 8010f8e:	2002      	movpl	r0, #2
 8010f90:	4770      	bx	lr
 8010f92:	b298      	uxth	r0, r3
 8010f94:	b9b0      	cbnz	r0, 8010fc4 <__lo0bits+0x54>
 8010f96:	0c1b      	lsrs	r3, r3, #16
 8010f98:	2010      	movs	r0, #16
 8010f9a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010f9e:	bf04      	itt	eq
 8010fa0:	0a1b      	lsreq	r3, r3, #8
 8010fa2:	3008      	addeq	r0, #8
 8010fa4:	071a      	lsls	r2, r3, #28
 8010fa6:	bf04      	itt	eq
 8010fa8:	091b      	lsreq	r3, r3, #4
 8010faa:	3004      	addeq	r0, #4
 8010fac:	079a      	lsls	r2, r3, #30
 8010fae:	bf04      	itt	eq
 8010fb0:	089b      	lsreq	r3, r3, #2
 8010fb2:	3002      	addeq	r0, #2
 8010fb4:	07da      	lsls	r2, r3, #31
 8010fb6:	d403      	bmi.n	8010fc0 <__lo0bits+0x50>
 8010fb8:	085b      	lsrs	r3, r3, #1
 8010fba:	f100 0001 	add.w	r0, r0, #1
 8010fbe:	d005      	beq.n	8010fcc <__lo0bits+0x5c>
 8010fc0:	600b      	str	r3, [r1, #0]
 8010fc2:	4770      	bx	lr
 8010fc4:	4610      	mov	r0, r2
 8010fc6:	e7e8      	b.n	8010f9a <__lo0bits+0x2a>
 8010fc8:	2000      	movs	r0, #0
 8010fca:	4770      	bx	lr
 8010fcc:	2020      	movs	r0, #32
 8010fce:	4770      	bx	lr

08010fd0 <__i2b>:
 8010fd0:	b510      	push	{r4, lr}
 8010fd2:	460c      	mov	r4, r1
 8010fd4:	2101      	movs	r1, #1
 8010fd6:	f7ff feb5 	bl	8010d44 <_Balloc>
 8010fda:	4602      	mov	r2, r0
 8010fdc:	b928      	cbnz	r0, 8010fea <__i2b+0x1a>
 8010fde:	4b05      	ldr	r3, [pc, #20]	; (8010ff4 <__i2b+0x24>)
 8010fe0:	4805      	ldr	r0, [pc, #20]	; (8010ff8 <__i2b+0x28>)
 8010fe2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010fe6:	f000 fdb7 	bl	8011b58 <__assert_func>
 8010fea:	2301      	movs	r3, #1
 8010fec:	6144      	str	r4, [r0, #20]
 8010fee:	6103      	str	r3, [r0, #16]
 8010ff0:	bd10      	pop	{r4, pc}
 8010ff2:	bf00      	nop
 8010ff4:	08017664 	.word	0x08017664
 8010ff8:	080176f4 	.word	0x080176f4

08010ffc <__multiply>:
 8010ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011000:	4614      	mov	r4, r2
 8011002:	690a      	ldr	r2, [r1, #16]
 8011004:	6923      	ldr	r3, [r4, #16]
 8011006:	429a      	cmp	r2, r3
 8011008:	bfb8      	it	lt
 801100a:	460b      	movlt	r3, r1
 801100c:	460d      	mov	r5, r1
 801100e:	bfbc      	itt	lt
 8011010:	4625      	movlt	r5, r4
 8011012:	461c      	movlt	r4, r3
 8011014:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8011018:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801101c:	68ab      	ldr	r3, [r5, #8]
 801101e:	6869      	ldr	r1, [r5, #4]
 8011020:	eb0a 0709 	add.w	r7, sl, r9
 8011024:	42bb      	cmp	r3, r7
 8011026:	b085      	sub	sp, #20
 8011028:	bfb8      	it	lt
 801102a:	3101      	addlt	r1, #1
 801102c:	f7ff fe8a 	bl	8010d44 <_Balloc>
 8011030:	b930      	cbnz	r0, 8011040 <__multiply+0x44>
 8011032:	4602      	mov	r2, r0
 8011034:	4b42      	ldr	r3, [pc, #264]	; (8011140 <__multiply+0x144>)
 8011036:	4843      	ldr	r0, [pc, #268]	; (8011144 <__multiply+0x148>)
 8011038:	f240 115d 	movw	r1, #349	; 0x15d
 801103c:	f000 fd8c 	bl	8011b58 <__assert_func>
 8011040:	f100 0614 	add.w	r6, r0, #20
 8011044:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8011048:	4633      	mov	r3, r6
 801104a:	2200      	movs	r2, #0
 801104c:	4543      	cmp	r3, r8
 801104e:	d31e      	bcc.n	801108e <__multiply+0x92>
 8011050:	f105 0c14 	add.w	ip, r5, #20
 8011054:	f104 0314 	add.w	r3, r4, #20
 8011058:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801105c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011060:	9202      	str	r2, [sp, #8]
 8011062:	ebac 0205 	sub.w	r2, ip, r5
 8011066:	3a15      	subs	r2, #21
 8011068:	f022 0203 	bic.w	r2, r2, #3
 801106c:	3204      	adds	r2, #4
 801106e:	f105 0115 	add.w	r1, r5, #21
 8011072:	458c      	cmp	ip, r1
 8011074:	bf38      	it	cc
 8011076:	2204      	movcc	r2, #4
 8011078:	9201      	str	r2, [sp, #4]
 801107a:	9a02      	ldr	r2, [sp, #8]
 801107c:	9303      	str	r3, [sp, #12]
 801107e:	429a      	cmp	r2, r3
 8011080:	d808      	bhi.n	8011094 <__multiply+0x98>
 8011082:	2f00      	cmp	r7, #0
 8011084:	dc55      	bgt.n	8011132 <__multiply+0x136>
 8011086:	6107      	str	r7, [r0, #16]
 8011088:	b005      	add	sp, #20
 801108a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801108e:	f843 2b04 	str.w	r2, [r3], #4
 8011092:	e7db      	b.n	801104c <__multiply+0x50>
 8011094:	f8b3 a000 	ldrh.w	sl, [r3]
 8011098:	f1ba 0f00 	cmp.w	sl, #0
 801109c:	d020      	beq.n	80110e0 <__multiply+0xe4>
 801109e:	f105 0e14 	add.w	lr, r5, #20
 80110a2:	46b1      	mov	r9, r6
 80110a4:	2200      	movs	r2, #0
 80110a6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80110aa:	f8d9 b000 	ldr.w	fp, [r9]
 80110ae:	b2a1      	uxth	r1, r4
 80110b0:	fa1f fb8b 	uxth.w	fp, fp
 80110b4:	fb0a b101 	mla	r1, sl, r1, fp
 80110b8:	4411      	add	r1, r2
 80110ba:	f8d9 2000 	ldr.w	r2, [r9]
 80110be:	0c24      	lsrs	r4, r4, #16
 80110c0:	0c12      	lsrs	r2, r2, #16
 80110c2:	fb0a 2404 	mla	r4, sl, r4, r2
 80110c6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80110ca:	b289      	uxth	r1, r1
 80110cc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80110d0:	45f4      	cmp	ip, lr
 80110d2:	f849 1b04 	str.w	r1, [r9], #4
 80110d6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80110da:	d8e4      	bhi.n	80110a6 <__multiply+0xaa>
 80110dc:	9901      	ldr	r1, [sp, #4]
 80110de:	5072      	str	r2, [r6, r1]
 80110e0:	9a03      	ldr	r2, [sp, #12]
 80110e2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80110e6:	3304      	adds	r3, #4
 80110e8:	f1b9 0f00 	cmp.w	r9, #0
 80110ec:	d01f      	beq.n	801112e <__multiply+0x132>
 80110ee:	6834      	ldr	r4, [r6, #0]
 80110f0:	f105 0114 	add.w	r1, r5, #20
 80110f4:	46b6      	mov	lr, r6
 80110f6:	f04f 0a00 	mov.w	sl, #0
 80110fa:	880a      	ldrh	r2, [r1, #0]
 80110fc:	f8be b002 	ldrh.w	fp, [lr, #2]
 8011100:	fb09 b202 	mla	r2, r9, r2, fp
 8011104:	4492      	add	sl, r2
 8011106:	b2a4      	uxth	r4, r4
 8011108:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801110c:	f84e 4b04 	str.w	r4, [lr], #4
 8011110:	f851 4b04 	ldr.w	r4, [r1], #4
 8011114:	f8be 2000 	ldrh.w	r2, [lr]
 8011118:	0c24      	lsrs	r4, r4, #16
 801111a:	fb09 2404 	mla	r4, r9, r4, r2
 801111e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8011122:	458c      	cmp	ip, r1
 8011124:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011128:	d8e7      	bhi.n	80110fa <__multiply+0xfe>
 801112a:	9a01      	ldr	r2, [sp, #4]
 801112c:	50b4      	str	r4, [r6, r2]
 801112e:	3604      	adds	r6, #4
 8011130:	e7a3      	b.n	801107a <__multiply+0x7e>
 8011132:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011136:	2b00      	cmp	r3, #0
 8011138:	d1a5      	bne.n	8011086 <__multiply+0x8a>
 801113a:	3f01      	subs	r7, #1
 801113c:	e7a1      	b.n	8011082 <__multiply+0x86>
 801113e:	bf00      	nop
 8011140:	08017664 	.word	0x08017664
 8011144:	080176f4 	.word	0x080176f4

08011148 <__pow5mult>:
 8011148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801114c:	4615      	mov	r5, r2
 801114e:	f012 0203 	ands.w	r2, r2, #3
 8011152:	4606      	mov	r6, r0
 8011154:	460f      	mov	r7, r1
 8011156:	d007      	beq.n	8011168 <__pow5mult+0x20>
 8011158:	4c25      	ldr	r4, [pc, #148]	; (80111f0 <__pow5mult+0xa8>)
 801115a:	3a01      	subs	r2, #1
 801115c:	2300      	movs	r3, #0
 801115e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011162:	f7ff fe51 	bl	8010e08 <__multadd>
 8011166:	4607      	mov	r7, r0
 8011168:	10ad      	asrs	r5, r5, #2
 801116a:	d03d      	beq.n	80111e8 <__pow5mult+0xa0>
 801116c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801116e:	b97c      	cbnz	r4, 8011190 <__pow5mult+0x48>
 8011170:	2010      	movs	r0, #16
 8011172:	f7ff fdcd 	bl	8010d10 <malloc>
 8011176:	4602      	mov	r2, r0
 8011178:	6270      	str	r0, [r6, #36]	; 0x24
 801117a:	b928      	cbnz	r0, 8011188 <__pow5mult+0x40>
 801117c:	4b1d      	ldr	r3, [pc, #116]	; (80111f4 <__pow5mult+0xac>)
 801117e:	481e      	ldr	r0, [pc, #120]	; (80111f8 <__pow5mult+0xb0>)
 8011180:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011184:	f000 fce8 	bl	8011b58 <__assert_func>
 8011188:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801118c:	6004      	str	r4, [r0, #0]
 801118e:	60c4      	str	r4, [r0, #12]
 8011190:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011194:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011198:	b94c      	cbnz	r4, 80111ae <__pow5mult+0x66>
 801119a:	f240 2171 	movw	r1, #625	; 0x271
 801119e:	4630      	mov	r0, r6
 80111a0:	f7ff ff16 	bl	8010fd0 <__i2b>
 80111a4:	2300      	movs	r3, #0
 80111a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80111aa:	4604      	mov	r4, r0
 80111ac:	6003      	str	r3, [r0, #0]
 80111ae:	f04f 0900 	mov.w	r9, #0
 80111b2:	07eb      	lsls	r3, r5, #31
 80111b4:	d50a      	bpl.n	80111cc <__pow5mult+0x84>
 80111b6:	4639      	mov	r1, r7
 80111b8:	4622      	mov	r2, r4
 80111ba:	4630      	mov	r0, r6
 80111bc:	f7ff ff1e 	bl	8010ffc <__multiply>
 80111c0:	4639      	mov	r1, r7
 80111c2:	4680      	mov	r8, r0
 80111c4:	4630      	mov	r0, r6
 80111c6:	f7ff fdfd 	bl	8010dc4 <_Bfree>
 80111ca:	4647      	mov	r7, r8
 80111cc:	106d      	asrs	r5, r5, #1
 80111ce:	d00b      	beq.n	80111e8 <__pow5mult+0xa0>
 80111d0:	6820      	ldr	r0, [r4, #0]
 80111d2:	b938      	cbnz	r0, 80111e4 <__pow5mult+0x9c>
 80111d4:	4622      	mov	r2, r4
 80111d6:	4621      	mov	r1, r4
 80111d8:	4630      	mov	r0, r6
 80111da:	f7ff ff0f 	bl	8010ffc <__multiply>
 80111de:	6020      	str	r0, [r4, #0]
 80111e0:	f8c0 9000 	str.w	r9, [r0]
 80111e4:	4604      	mov	r4, r0
 80111e6:	e7e4      	b.n	80111b2 <__pow5mult+0x6a>
 80111e8:	4638      	mov	r0, r7
 80111ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80111ee:	bf00      	nop
 80111f0:	08017848 	.word	0x08017848
 80111f4:	080175ee 	.word	0x080175ee
 80111f8:	080176f4 	.word	0x080176f4

080111fc <__lshift>:
 80111fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011200:	460c      	mov	r4, r1
 8011202:	6849      	ldr	r1, [r1, #4]
 8011204:	6923      	ldr	r3, [r4, #16]
 8011206:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801120a:	68a3      	ldr	r3, [r4, #8]
 801120c:	4607      	mov	r7, r0
 801120e:	4691      	mov	r9, r2
 8011210:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011214:	f108 0601 	add.w	r6, r8, #1
 8011218:	42b3      	cmp	r3, r6
 801121a:	db0b      	blt.n	8011234 <__lshift+0x38>
 801121c:	4638      	mov	r0, r7
 801121e:	f7ff fd91 	bl	8010d44 <_Balloc>
 8011222:	4605      	mov	r5, r0
 8011224:	b948      	cbnz	r0, 801123a <__lshift+0x3e>
 8011226:	4602      	mov	r2, r0
 8011228:	4b28      	ldr	r3, [pc, #160]	; (80112cc <__lshift+0xd0>)
 801122a:	4829      	ldr	r0, [pc, #164]	; (80112d0 <__lshift+0xd4>)
 801122c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011230:	f000 fc92 	bl	8011b58 <__assert_func>
 8011234:	3101      	adds	r1, #1
 8011236:	005b      	lsls	r3, r3, #1
 8011238:	e7ee      	b.n	8011218 <__lshift+0x1c>
 801123a:	2300      	movs	r3, #0
 801123c:	f100 0114 	add.w	r1, r0, #20
 8011240:	f100 0210 	add.w	r2, r0, #16
 8011244:	4618      	mov	r0, r3
 8011246:	4553      	cmp	r3, sl
 8011248:	db33      	blt.n	80112b2 <__lshift+0xb6>
 801124a:	6920      	ldr	r0, [r4, #16]
 801124c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011250:	f104 0314 	add.w	r3, r4, #20
 8011254:	f019 091f 	ands.w	r9, r9, #31
 8011258:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801125c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011260:	d02b      	beq.n	80112ba <__lshift+0xbe>
 8011262:	f1c9 0e20 	rsb	lr, r9, #32
 8011266:	468a      	mov	sl, r1
 8011268:	2200      	movs	r2, #0
 801126a:	6818      	ldr	r0, [r3, #0]
 801126c:	fa00 f009 	lsl.w	r0, r0, r9
 8011270:	4302      	orrs	r2, r0
 8011272:	f84a 2b04 	str.w	r2, [sl], #4
 8011276:	f853 2b04 	ldr.w	r2, [r3], #4
 801127a:	459c      	cmp	ip, r3
 801127c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011280:	d8f3      	bhi.n	801126a <__lshift+0x6e>
 8011282:	ebac 0304 	sub.w	r3, ip, r4
 8011286:	3b15      	subs	r3, #21
 8011288:	f023 0303 	bic.w	r3, r3, #3
 801128c:	3304      	adds	r3, #4
 801128e:	f104 0015 	add.w	r0, r4, #21
 8011292:	4584      	cmp	ip, r0
 8011294:	bf38      	it	cc
 8011296:	2304      	movcc	r3, #4
 8011298:	50ca      	str	r2, [r1, r3]
 801129a:	b10a      	cbz	r2, 80112a0 <__lshift+0xa4>
 801129c:	f108 0602 	add.w	r6, r8, #2
 80112a0:	3e01      	subs	r6, #1
 80112a2:	4638      	mov	r0, r7
 80112a4:	612e      	str	r6, [r5, #16]
 80112a6:	4621      	mov	r1, r4
 80112a8:	f7ff fd8c 	bl	8010dc4 <_Bfree>
 80112ac:	4628      	mov	r0, r5
 80112ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80112b6:	3301      	adds	r3, #1
 80112b8:	e7c5      	b.n	8011246 <__lshift+0x4a>
 80112ba:	3904      	subs	r1, #4
 80112bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80112c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80112c4:	459c      	cmp	ip, r3
 80112c6:	d8f9      	bhi.n	80112bc <__lshift+0xc0>
 80112c8:	e7ea      	b.n	80112a0 <__lshift+0xa4>
 80112ca:	bf00      	nop
 80112cc:	08017664 	.word	0x08017664
 80112d0:	080176f4 	.word	0x080176f4

080112d4 <__mcmp>:
 80112d4:	b530      	push	{r4, r5, lr}
 80112d6:	6902      	ldr	r2, [r0, #16]
 80112d8:	690c      	ldr	r4, [r1, #16]
 80112da:	1b12      	subs	r2, r2, r4
 80112dc:	d10e      	bne.n	80112fc <__mcmp+0x28>
 80112de:	f100 0314 	add.w	r3, r0, #20
 80112e2:	3114      	adds	r1, #20
 80112e4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80112e8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80112ec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80112f0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80112f4:	42a5      	cmp	r5, r4
 80112f6:	d003      	beq.n	8011300 <__mcmp+0x2c>
 80112f8:	d305      	bcc.n	8011306 <__mcmp+0x32>
 80112fa:	2201      	movs	r2, #1
 80112fc:	4610      	mov	r0, r2
 80112fe:	bd30      	pop	{r4, r5, pc}
 8011300:	4283      	cmp	r3, r0
 8011302:	d3f3      	bcc.n	80112ec <__mcmp+0x18>
 8011304:	e7fa      	b.n	80112fc <__mcmp+0x28>
 8011306:	f04f 32ff 	mov.w	r2, #4294967295
 801130a:	e7f7      	b.n	80112fc <__mcmp+0x28>

0801130c <__mdiff>:
 801130c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011310:	460c      	mov	r4, r1
 8011312:	4606      	mov	r6, r0
 8011314:	4611      	mov	r1, r2
 8011316:	4620      	mov	r0, r4
 8011318:	4617      	mov	r7, r2
 801131a:	f7ff ffdb 	bl	80112d4 <__mcmp>
 801131e:	1e05      	subs	r5, r0, #0
 8011320:	d110      	bne.n	8011344 <__mdiff+0x38>
 8011322:	4629      	mov	r1, r5
 8011324:	4630      	mov	r0, r6
 8011326:	f7ff fd0d 	bl	8010d44 <_Balloc>
 801132a:	b930      	cbnz	r0, 801133a <__mdiff+0x2e>
 801132c:	4b39      	ldr	r3, [pc, #228]	; (8011414 <__mdiff+0x108>)
 801132e:	4602      	mov	r2, r0
 8011330:	f240 2132 	movw	r1, #562	; 0x232
 8011334:	4838      	ldr	r0, [pc, #224]	; (8011418 <__mdiff+0x10c>)
 8011336:	f000 fc0f 	bl	8011b58 <__assert_func>
 801133a:	2301      	movs	r3, #1
 801133c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011340:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011344:	bfa4      	itt	ge
 8011346:	463b      	movge	r3, r7
 8011348:	4627      	movge	r7, r4
 801134a:	4630      	mov	r0, r6
 801134c:	6879      	ldr	r1, [r7, #4]
 801134e:	bfa6      	itte	ge
 8011350:	461c      	movge	r4, r3
 8011352:	2500      	movge	r5, #0
 8011354:	2501      	movlt	r5, #1
 8011356:	f7ff fcf5 	bl	8010d44 <_Balloc>
 801135a:	b920      	cbnz	r0, 8011366 <__mdiff+0x5a>
 801135c:	4b2d      	ldr	r3, [pc, #180]	; (8011414 <__mdiff+0x108>)
 801135e:	4602      	mov	r2, r0
 8011360:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011364:	e7e6      	b.n	8011334 <__mdiff+0x28>
 8011366:	693e      	ldr	r6, [r7, #16]
 8011368:	60c5      	str	r5, [r0, #12]
 801136a:	6925      	ldr	r5, [r4, #16]
 801136c:	f107 0114 	add.w	r1, r7, #20
 8011370:	f104 0914 	add.w	r9, r4, #20
 8011374:	f100 0e14 	add.w	lr, r0, #20
 8011378:	f107 0210 	add.w	r2, r7, #16
 801137c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8011380:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8011384:	46f2      	mov	sl, lr
 8011386:	2700      	movs	r7, #0
 8011388:	f859 3b04 	ldr.w	r3, [r9], #4
 801138c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011390:	fa1f f883 	uxth.w	r8, r3
 8011394:	fa17 f78b 	uxtah	r7, r7, fp
 8011398:	0c1b      	lsrs	r3, r3, #16
 801139a:	eba7 0808 	sub.w	r8, r7, r8
 801139e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80113a2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80113a6:	fa1f f888 	uxth.w	r8, r8
 80113aa:	141f      	asrs	r7, r3, #16
 80113ac:	454d      	cmp	r5, r9
 80113ae:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80113b2:	f84a 3b04 	str.w	r3, [sl], #4
 80113b6:	d8e7      	bhi.n	8011388 <__mdiff+0x7c>
 80113b8:	1b2b      	subs	r3, r5, r4
 80113ba:	3b15      	subs	r3, #21
 80113bc:	f023 0303 	bic.w	r3, r3, #3
 80113c0:	3304      	adds	r3, #4
 80113c2:	3415      	adds	r4, #21
 80113c4:	42a5      	cmp	r5, r4
 80113c6:	bf38      	it	cc
 80113c8:	2304      	movcc	r3, #4
 80113ca:	4419      	add	r1, r3
 80113cc:	4473      	add	r3, lr
 80113ce:	469e      	mov	lr, r3
 80113d0:	460d      	mov	r5, r1
 80113d2:	4565      	cmp	r5, ip
 80113d4:	d30e      	bcc.n	80113f4 <__mdiff+0xe8>
 80113d6:	f10c 0203 	add.w	r2, ip, #3
 80113da:	1a52      	subs	r2, r2, r1
 80113dc:	f022 0203 	bic.w	r2, r2, #3
 80113e0:	3903      	subs	r1, #3
 80113e2:	458c      	cmp	ip, r1
 80113e4:	bf38      	it	cc
 80113e6:	2200      	movcc	r2, #0
 80113e8:	441a      	add	r2, r3
 80113ea:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80113ee:	b17b      	cbz	r3, 8011410 <__mdiff+0x104>
 80113f0:	6106      	str	r6, [r0, #16]
 80113f2:	e7a5      	b.n	8011340 <__mdiff+0x34>
 80113f4:	f855 8b04 	ldr.w	r8, [r5], #4
 80113f8:	fa17 f488 	uxtah	r4, r7, r8
 80113fc:	1422      	asrs	r2, r4, #16
 80113fe:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8011402:	b2a4      	uxth	r4, r4
 8011404:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8011408:	f84e 4b04 	str.w	r4, [lr], #4
 801140c:	1417      	asrs	r7, r2, #16
 801140e:	e7e0      	b.n	80113d2 <__mdiff+0xc6>
 8011410:	3e01      	subs	r6, #1
 8011412:	e7ea      	b.n	80113ea <__mdiff+0xde>
 8011414:	08017664 	.word	0x08017664
 8011418:	080176f4 	.word	0x080176f4

0801141c <__ulp>:
 801141c:	b082      	sub	sp, #8
 801141e:	ed8d 0b00 	vstr	d0, [sp]
 8011422:	9b01      	ldr	r3, [sp, #4]
 8011424:	4912      	ldr	r1, [pc, #72]	; (8011470 <__ulp+0x54>)
 8011426:	4019      	ands	r1, r3
 8011428:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801142c:	2900      	cmp	r1, #0
 801142e:	dd05      	ble.n	801143c <__ulp+0x20>
 8011430:	2200      	movs	r2, #0
 8011432:	460b      	mov	r3, r1
 8011434:	ec43 2b10 	vmov	d0, r2, r3
 8011438:	b002      	add	sp, #8
 801143a:	4770      	bx	lr
 801143c:	4249      	negs	r1, r1
 801143e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8011442:	ea4f 5021 	mov.w	r0, r1, asr #20
 8011446:	f04f 0200 	mov.w	r2, #0
 801144a:	f04f 0300 	mov.w	r3, #0
 801144e:	da04      	bge.n	801145a <__ulp+0x3e>
 8011450:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8011454:	fa41 f300 	asr.w	r3, r1, r0
 8011458:	e7ec      	b.n	8011434 <__ulp+0x18>
 801145a:	f1a0 0114 	sub.w	r1, r0, #20
 801145e:	291e      	cmp	r1, #30
 8011460:	bfda      	itte	le
 8011462:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8011466:	fa20 f101 	lsrle.w	r1, r0, r1
 801146a:	2101      	movgt	r1, #1
 801146c:	460a      	mov	r2, r1
 801146e:	e7e1      	b.n	8011434 <__ulp+0x18>
 8011470:	7ff00000 	.word	0x7ff00000

08011474 <__b2d>:
 8011474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011476:	6905      	ldr	r5, [r0, #16]
 8011478:	f100 0714 	add.w	r7, r0, #20
 801147c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011480:	1f2e      	subs	r6, r5, #4
 8011482:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011486:	4620      	mov	r0, r4
 8011488:	f7ff fd52 	bl	8010f30 <__hi0bits>
 801148c:	f1c0 0320 	rsb	r3, r0, #32
 8011490:	280a      	cmp	r0, #10
 8011492:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8011510 <__b2d+0x9c>
 8011496:	600b      	str	r3, [r1, #0]
 8011498:	dc14      	bgt.n	80114c4 <__b2d+0x50>
 801149a:	f1c0 0e0b 	rsb	lr, r0, #11
 801149e:	fa24 f10e 	lsr.w	r1, r4, lr
 80114a2:	42b7      	cmp	r7, r6
 80114a4:	ea41 030c 	orr.w	r3, r1, ip
 80114a8:	bf34      	ite	cc
 80114aa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80114ae:	2100      	movcs	r1, #0
 80114b0:	3015      	adds	r0, #21
 80114b2:	fa04 f000 	lsl.w	r0, r4, r0
 80114b6:	fa21 f10e 	lsr.w	r1, r1, lr
 80114ba:	ea40 0201 	orr.w	r2, r0, r1
 80114be:	ec43 2b10 	vmov	d0, r2, r3
 80114c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114c4:	42b7      	cmp	r7, r6
 80114c6:	bf3a      	itte	cc
 80114c8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80114cc:	f1a5 0608 	subcc.w	r6, r5, #8
 80114d0:	2100      	movcs	r1, #0
 80114d2:	380b      	subs	r0, #11
 80114d4:	d017      	beq.n	8011506 <__b2d+0x92>
 80114d6:	f1c0 0c20 	rsb	ip, r0, #32
 80114da:	fa04 f500 	lsl.w	r5, r4, r0
 80114de:	42be      	cmp	r6, r7
 80114e0:	fa21 f40c 	lsr.w	r4, r1, ip
 80114e4:	ea45 0504 	orr.w	r5, r5, r4
 80114e8:	bf8c      	ite	hi
 80114ea:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80114ee:	2400      	movls	r4, #0
 80114f0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80114f4:	fa01 f000 	lsl.w	r0, r1, r0
 80114f8:	fa24 f40c 	lsr.w	r4, r4, ip
 80114fc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011500:	ea40 0204 	orr.w	r2, r0, r4
 8011504:	e7db      	b.n	80114be <__b2d+0x4a>
 8011506:	ea44 030c 	orr.w	r3, r4, ip
 801150a:	460a      	mov	r2, r1
 801150c:	e7d7      	b.n	80114be <__b2d+0x4a>
 801150e:	bf00      	nop
 8011510:	3ff00000 	.word	0x3ff00000

08011514 <__d2b>:
 8011514:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011518:	4689      	mov	r9, r1
 801151a:	2101      	movs	r1, #1
 801151c:	ec57 6b10 	vmov	r6, r7, d0
 8011520:	4690      	mov	r8, r2
 8011522:	f7ff fc0f 	bl	8010d44 <_Balloc>
 8011526:	4604      	mov	r4, r0
 8011528:	b930      	cbnz	r0, 8011538 <__d2b+0x24>
 801152a:	4602      	mov	r2, r0
 801152c:	4b25      	ldr	r3, [pc, #148]	; (80115c4 <__d2b+0xb0>)
 801152e:	4826      	ldr	r0, [pc, #152]	; (80115c8 <__d2b+0xb4>)
 8011530:	f240 310a 	movw	r1, #778	; 0x30a
 8011534:	f000 fb10 	bl	8011b58 <__assert_func>
 8011538:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801153c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011540:	bb35      	cbnz	r5, 8011590 <__d2b+0x7c>
 8011542:	2e00      	cmp	r6, #0
 8011544:	9301      	str	r3, [sp, #4]
 8011546:	d028      	beq.n	801159a <__d2b+0x86>
 8011548:	4668      	mov	r0, sp
 801154a:	9600      	str	r6, [sp, #0]
 801154c:	f7ff fd10 	bl	8010f70 <__lo0bits>
 8011550:	9900      	ldr	r1, [sp, #0]
 8011552:	b300      	cbz	r0, 8011596 <__d2b+0x82>
 8011554:	9a01      	ldr	r2, [sp, #4]
 8011556:	f1c0 0320 	rsb	r3, r0, #32
 801155a:	fa02 f303 	lsl.w	r3, r2, r3
 801155e:	430b      	orrs	r3, r1
 8011560:	40c2      	lsrs	r2, r0
 8011562:	6163      	str	r3, [r4, #20]
 8011564:	9201      	str	r2, [sp, #4]
 8011566:	9b01      	ldr	r3, [sp, #4]
 8011568:	61a3      	str	r3, [r4, #24]
 801156a:	2b00      	cmp	r3, #0
 801156c:	bf14      	ite	ne
 801156e:	2202      	movne	r2, #2
 8011570:	2201      	moveq	r2, #1
 8011572:	6122      	str	r2, [r4, #16]
 8011574:	b1d5      	cbz	r5, 80115ac <__d2b+0x98>
 8011576:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801157a:	4405      	add	r5, r0
 801157c:	f8c9 5000 	str.w	r5, [r9]
 8011580:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011584:	f8c8 0000 	str.w	r0, [r8]
 8011588:	4620      	mov	r0, r4
 801158a:	b003      	add	sp, #12
 801158c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011590:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011594:	e7d5      	b.n	8011542 <__d2b+0x2e>
 8011596:	6161      	str	r1, [r4, #20]
 8011598:	e7e5      	b.n	8011566 <__d2b+0x52>
 801159a:	a801      	add	r0, sp, #4
 801159c:	f7ff fce8 	bl	8010f70 <__lo0bits>
 80115a0:	9b01      	ldr	r3, [sp, #4]
 80115a2:	6163      	str	r3, [r4, #20]
 80115a4:	2201      	movs	r2, #1
 80115a6:	6122      	str	r2, [r4, #16]
 80115a8:	3020      	adds	r0, #32
 80115aa:	e7e3      	b.n	8011574 <__d2b+0x60>
 80115ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80115b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80115b4:	f8c9 0000 	str.w	r0, [r9]
 80115b8:	6918      	ldr	r0, [r3, #16]
 80115ba:	f7ff fcb9 	bl	8010f30 <__hi0bits>
 80115be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80115c2:	e7df      	b.n	8011584 <__d2b+0x70>
 80115c4:	08017664 	.word	0x08017664
 80115c8:	080176f4 	.word	0x080176f4

080115cc <__ratio>:
 80115cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80115d0:	4688      	mov	r8, r1
 80115d2:	4669      	mov	r1, sp
 80115d4:	4681      	mov	r9, r0
 80115d6:	f7ff ff4d 	bl	8011474 <__b2d>
 80115da:	a901      	add	r1, sp, #4
 80115dc:	4640      	mov	r0, r8
 80115de:	ec55 4b10 	vmov	r4, r5, d0
 80115e2:	f7ff ff47 	bl	8011474 <__b2d>
 80115e6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80115ea:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80115ee:	eba3 0c02 	sub.w	ip, r3, r2
 80115f2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80115f6:	1a9b      	subs	r3, r3, r2
 80115f8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80115fc:	ec51 0b10 	vmov	r0, r1, d0
 8011600:	2b00      	cmp	r3, #0
 8011602:	bfd6      	itet	le
 8011604:	460a      	movle	r2, r1
 8011606:	462a      	movgt	r2, r5
 8011608:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801160c:	468b      	mov	fp, r1
 801160e:	462f      	mov	r7, r5
 8011610:	bfd4      	ite	le
 8011612:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8011616:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801161a:	4620      	mov	r0, r4
 801161c:	ee10 2a10 	vmov	r2, s0
 8011620:	465b      	mov	r3, fp
 8011622:	4639      	mov	r1, r7
 8011624:	f7ef f912 	bl	800084c <__aeabi_ddiv>
 8011628:	ec41 0b10 	vmov	d0, r0, r1
 801162c:	b003      	add	sp, #12
 801162e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011632 <__copybits>:
 8011632:	3901      	subs	r1, #1
 8011634:	b570      	push	{r4, r5, r6, lr}
 8011636:	1149      	asrs	r1, r1, #5
 8011638:	6914      	ldr	r4, [r2, #16]
 801163a:	3101      	adds	r1, #1
 801163c:	f102 0314 	add.w	r3, r2, #20
 8011640:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011644:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011648:	1f05      	subs	r5, r0, #4
 801164a:	42a3      	cmp	r3, r4
 801164c:	d30c      	bcc.n	8011668 <__copybits+0x36>
 801164e:	1aa3      	subs	r3, r4, r2
 8011650:	3b11      	subs	r3, #17
 8011652:	f023 0303 	bic.w	r3, r3, #3
 8011656:	3211      	adds	r2, #17
 8011658:	42a2      	cmp	r2, r4
 801165a:	bf88      	it	hi
 801165c:	2300      	movhi	r3, #0
 801165e:	4418      	add	r0, r3
 8011660:	2300      	movs	r3, #0
 8011662:	4288      	cmp	r0, r1
 8011664:	d305      	bcc.n	8011672 <__copybits+0x40>
 8011666:	bd70      	pop	{r4, r5, r6, pc}
 8011668:	f853 6b04 	ldr.w	r6, [r3], #4
 801166c:	f845 6f04 	str.w	r6, [r5, #4]!
 8011670:	e7eb      	b.n	801164a <__copybits+0x18>
 8011672:	f840 3b04 	str.w	r3, [r0], #4
 8011676:	e7f4      	b.n	8011662 <__copybits+0x30>

08011678 <__any_on>:
 8011678:	f100 0214 	add.w	r2, r0, #20
 801167c:	6900      	ldr	r0, [r0, #16]
 801167e:	114b      	asrs	r3, r1, #5
 8011680:	4298      	cmp	r0, r3
 8011682:	b510      	push	{r4, lr}
 8011684:	db11      	blt.n	80116aa <__any_on+0x32>
 8011686:	dd0a      	ble.n	801169e <__any_on+0x26>
 8011688:	f011 011f 	ands.w	r1, r1, #31
 801168c:	d007      	beq.n	801169e <__any_on+0x26>
 801168e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011692:	fa24 f001 	lsr.w	r0, r4, r1
 8011696:	fa00 f101 	lsl.w	r1, r0, r1
 801169a:	428c      	cmp	r4, r1
 801169c:	d10b      	bne.n	80116b6 <__any_on+0x3e>
 801169e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80116a2:	4293      	cmp	r3, r2
 80116a4:	d803      	bhi.n	80116ae <__any_on+0x36>
 80116a6:	2000      	movs	r0, #0
 80116a8:	bd10      	pop	{r4, pc}
 80116aa:	4603      	mov	r3, r0
 80116ac:	e7f7      	b.n	801169e <__any_on+0x26>
 80116ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80116b2:	2900      	cmp	r1, #0
 80116b4:	d0f5      	beq.n	80116a2 <__any_on+0x2a>
 80116b6:	2001      	movs	r0, #1
 80116b8:	e7f6      	b.n	80116a8 <__any_on+0x30>

080116ba <_calloc_r>:
 80116ba:	b513      	push	{r0, r1, r4, lr}
 80116bc:	434a      	muls	r2, r1
 80116be:	4611      	mov	r1, r2
 80116c0:	9201      	str	r2, [sp, #4]
 80116c2:	f000 f859 	bl	8011778 <_malloc_r>
 80116c6:	4604      	mov	r4, r0
 80116c8:	b118      	cbz	r0, 80116d2 <_calloc_r+0x18>
 80116ca:	9a01      	ldr	r2, [sp, #4]
 80116cc:	2100      	movs	r1, #0
 80116ce:	f7fc fbd7 	bl	800de80 <memset>
 80116d2:	4620      	mov	r0, r4
 80116d4:	b002      	add	sp, #8
 80116d6:	bd10      	pop	{r4, pc}

080116d8 <_free_r>:
 80116d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80116da:	2900      	cmp	r1, #0
 80116dc:	d048      	beq.n	8011770 <_free_r+0x98>
 80116de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80116e2:	9001      	str	r0, [sp, #4]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	f1a1 0404 	sub.w	r4, r1, #4
 80116ea:	bfb8      	it	lt
 80116ec:	18e4      	addlt	r4, r4, r3
 80116ee:	f000 fa7d 	bl	8011bec <__malloc_lock>
 80116f2:	4a20      	ldr	r2, [pc, #128]	; (8011774 <_free_r+0x9c>)
 80116f4:	9801      	ldr	r0, [sp, #4]
 80116f6:	6813      	ldr	r3, [r2, #0]
 80116f8:	4615      	mov	r5, r2
 80116fa:	b933      	cbnz	r3, 801170a <_free_r+0x32>
 80116fc:	6063      	str	r3, [r4, #4]
 80116fe:	6014      	str	r4, [r2, #0]
 8011700:	b003      	add	sp, #12
 8011702:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011706:	f000 ba77 	b.w	8011bf8 <__malloc_unlock>
 801170a:	42a3      	cmp	r3, r4
 801170c:	d90b      	bls.n	8011726 <_free_r+0x4e>
 801170e:	6821      	ldr	r1, [r4, #0]
 8011710:	1862      	adds	r2, r4, r1
 8011712:	4293      	cmp	r3, r2
 8011714:	bf04      	itt	eq
 8011716:	681a      	ldreq	r2, [r3, #0]
 8011718:	685b      	ldreq	r3, [r3, #4]
 801171a:	6063      	str	r3, [r4, #4]
 801171c:	bf04      	itt	eq
 801171e:	1852      	addeq	r2, r2, r1
 8011720:	6022      	streq	r2, [r4, #0]
 8011722:	602c      	str	r4, [r5, #0]
 8011724:	e7ec      	b.n	8011700 <_free_r+0x28>
 8011726:	461a      	mov	r2, r3
 8011728:	685b      	ldr	r3, [r3, #4]
 801172a:	b10b      	cbz	r3, 8011730 <_free_r+0x58>
 801172c:	42a3      	cmp	r3, r4
 801172e:	d9fa      	bls.n	8011726 <_free_r+0x4e>
 8011730:	6811      	ldr	r1, [r2, #0]
 8011732:	1855      	adds	r5, r2, r1
 8011734:	42a5      	cmp	r5, r4
 8011736:	d10b      	bne.n	8011750 <_free_r+0x78>
 8011738:	6824      	ldr	r4, [r4, #0]
 801173a:	4421      	add	r1, r4
 801173c:	1854      	adds	r4, r2, r1
 801173e:	42a3      	cmp	r3, r4
 8011740:	6011      	str	r1, [r2, #0]
 8011742:	d1dd      	bne.n	8011700 <_free_r+0x28>
 8011744:	681c      	ldr	r4, [r3, #0]
 8011746:	685b      	ldr	r3, [r3, #4]
 8011748:	6053      	str	r3, [r2, #4]
 801174a:	4421      	add	r1, r4
 801174c:	6011      	str	r1, [r2, #0]
 801174e:	e7d7      	b.n	8011700 <_free_r+0x28>
 8011750:	d902      	bls.n	8011758 <_free_r+0x80>
 8011752:	230c      	movs	r3, #12
 8011754:	6003      	str	r3, [r0, #0]
 8011756:	e7d3      	b.n	8011700 <_free_r+0x28>
 8011758:	6825      	ldr	r5, [r4, #0]
 801175a:	1961      	adds	r1, r4, r5
 801175c:	428b      	cmp	r3, r1
 801175e:	bf04      	itt	eq
 8011760:	6819      	ldreq	r1, [r3, #0]
 8011762:	685b      	ldreq	r3, [r3, #4]
 8011764:	6063      	str	r3, [r4, #4]
 8011766:	bf04      	itt	eq
 8011768:	1949      	addeq	r1, r1, r5
 801176a:	6021      	streq	r1, [r4, #0]
 801176c:	6054      	str	r4, [r2, #4]
 801176e:	e7c7      	b.n	8011700 <_free_r+0x28>
 8011770:	b003      	add	sp, #12
 8011772:	bd30      	pop	{r4, r5, pc}
 8011774:	20000824 	.word	0x20000824

08011778 <_malloc_r>:
 8011778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801177a:	1ccd      	adds	r5, r1, #3
 801177c:	f025 0503 	bic.w	r5, r5, #3
 8011780:	3508      	adds	r5, #8
 8011782:	2d0c      	cmp	r5, #12
 8011784:	bf38      	it	cc
 8011786:	250c      	movcc	r5, #12
 8011788:	2d00      	cmp	r5, #0
 801178a:	4606      	mov	r6, r0
 801178c:	db01      	blt.n	8011792 <_malloc_r+0x1a>
 801178e:	42a9      	cmp	r1, r5
 8011790:	d903      	bls.n	801179a <_malloc_r+0x22>
 8011792:	230c      	movs	r3, #12
 8011794:	6033      	str	r3, [r6, #0]
 8011796:	2000      	movs	r0, #0
 8011798:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801179a:	f000 fa27 	bl	8011bec <__malloc_lock>
 801179e:	4921      	ldr	r1, [pc, #132]	; (8011824 <_malloc_r+0xac>)
 80117a0:	680a      	ldr	r2, [r1, #0]
 80117a2:	4614      	mov	r4, r2
 80117a4:	b99c      	cbnz	r4, 80117ce <_malloc_r+0x56>
 80117a6:	4f20      	ldr	r7, [pc, #128]	; (8011828 <_malloc_r+0xb0>)
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	b923      	cbnz	r3, 80117b6 <_malloc_r+0x3e>
 80117ac:	4621      	mov	r1, r4
 80117ae:	4630      	mov	r0, r6
 80117b0:	f000 f9a2 	bl	8011af8 <_sbrk_r>
 80117b4:	6038      	str	r0, [r7, #0]
 80117b6:	4629      	mov	r1, r5
 80117b8:	4630      	mov	r0, r6
 80117ba:	f000 f99d 	bl	8011af8 <_sbrk_r>
 80117be:	1c43      	adds	r3, r0, #1
 80117c0:	d123      	bne.n	801180a <_malloc_r+0x92>
 80117c2:	230c      	movs	r3, #12
 80117c4:	6033      	str	r3, [r6, #0]
 80117c6:	4630      	mov	r0, r6
 80117c8:	f000 fa16 	bl	8011bf8 <__malloc_unlock>
 80117cc:	e7e3      	b.n	8011796 <_malloc_r+0x1e>
 80117ce:	6823      	ldr	r3, [r4, #0]
 80117d0:	1b5b      	subs	r3, r3, r5
 80117d2:	d417      	bmi.n	8011804 <_malloc_r+0x8c>
 80117d4:	2b0b      	cmp	r3, #11
 80117d6:	d903      	bls.n	80117e0 <_malloc_r+0x68>
 80117d8:	6023      	str	r3, [r4, #0]
 80117da:	441c      	add	r4, r3
 80117dc:	6025      	str	r5, [r4, #0]
 80117de:	e004      	b.n	80117ea <_malloc_r+0x72>
 80117e0:	6863      	ldr	r3, [r4, #4]
 80117e2:	42a2      	cmp	r2, r4
 80117e4:	bf0c      	ite	eq
 80117e6:	600b      	streq	r3, [r1, #0]
 80117e8:	6053      	strne	r3, [r2, #4]
 80117ea:	4630      	mov	r0, r6
 80117ec:	f000 fa04 	bl	8011bf8 <__malloc_unlock>
 80117f0:	f104 000b 	add.w	r0, r4, #11
 80117f4:	1d23      	adds	r3, r4, #4
 80117f6:	f020 0007 	bic.w	r0, r0, #7
 80117fa:	1ac2      	subs	r2, r0, r3
 80117fc:	d0cc      	beq.n	8011798 <_malloc_r+0x20>
 80117fe:	1a1b      	subs	r3, r3, r0
 8011800:	50a3      	str	r3, [r4, r2]
 8011802:	e7c9      	b.n	8011798 <_malloc_r+0x20>
 8011804:	4622      	mov	r2, r4
 8011806:	6864      	ldr	r4, [r4, #4]
 8011808:	e7cc      	b.n	80117a4 <_malloc_r+0x2c>
 801180a:	1cc4      	adds	r4, r0, #3
 801180c:	f024 0403 	bic.w	r4, r4, #3
 8011810:	42a0      	cmp	r0, r4
 8011812:	d0e3      	beq.n	80117dc <_malloc_r+0x64>
 8011814:	1a21      	subs	r1, r4, r0
 8011816:	4630      	mov	r0, r6
 8011818:	f000 f96e 	bl	8011af8 <_sbrk_r>
 801181c:	3001      	adds	r0, #1
 801181e:	d1dd      	bne.n	80117dc <_malloc_r+0x64>
 8011820:	e7cf      	b.n	80117c2 <_malloc_r+0x4a>
 8011822:	bf00      	nop
 8011824:	20000824 	.word	0x20000824
 8011828:	20000828 	.word	0x20000828

0801182c <__ssputs_r>:
 801182c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011830:	688e      	ldr	r6, [r1, #8]
 8011832:	429e      	cmp	r6, r3
 8011834:	4682      	mov	sl, r0
 8011836:	460c      	mov	r4, r1
 8011838:	4690      	mov	r8, r2
 801183a:	461f      	mov	r7, r3
 801183c:	d838      	bhi.n	80118b0 <__ssputs_r+0x84>
 801183e:	898a      	ldrh	r2, [r1, #12]
 8011840:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011844:	d032      	beq.n	80118ac <__ssputs_r+0x80>
 8011846:	6825      	ldr	r5, [r4, #0]
 8011848:	6909      	ldr	r1, [r1, #16]
 801184a:	eba5 0901 	sub.w	r9, r5, r1
 801184e:	6965      	ldr	r5, [r4, #20]
 8011850:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011854:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011858:	3301      	adds	r3, #1
 801185a:	444b      	add	r3, r9
 801185c:	106d      	asrs	r5, r5, #1
 801185e:	429d      	cmp	r5, r3
 8011860:	bf38      	it	cc
 8011862:	461d      	movcc	r5, r3
 8011864:	0553      	lsls	r3, r2, #21
 8011866:	d531      	bpl.n	80118cc <__ssputs_r+0xa0>
 8011868:	4629      	mov	r1, r5
 801186a:	f7ff ff85 	bl	8011778 <_malloc_r>
 801186e:	4606      	mov	r6, r0
 8011870:	b950      	cbnz	r0, 8011888 <__ssputs_r+0x5c>
 8011872:	230c      	movs	r3, #12
 8011874:	f8ca 3000 	str.w	r3, [sl]
 8011878:	89a3      	ldrh	r3, [r4, #12]
 801187a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801187e:	81a3      	strh	r3, [r4, #12]
 8011880:	f04f 30ff 	mov.w	r0, #4294967295
 8011884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011888:	6921      	ldr	r1, [r4, #16]
 801188a:	464a      	mov	r2, r9
 801188c:	f7fc faea 	bl	800de64 <memcpy>
 8011890:	89a3      	ldrh	r3, [r4, #12]
 8011892:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801189a:	81a3      	strh	r3, [r4, #12]
 801189c:	6126      	str	r6, [r4, #16]
 801189e:	6165      	str	r5, [r4, #20]
 80118a0:	444e      	add	r6, r9
 80118a2:	eba5 0509 	sub.w	r5, r5, r9
 80118a6:	6026      	str	r6, [r4, #0]
 80118a8:	60a5      	str	r5, [r4, #8]
 80118aa:	463e      	mov	r6, r7
 80118ac:	42be      	cmp	r6, r7
 80118ae:	d900      	bls.n	80118b2 <__ssputs_r+0x86>
 80118b0:	463e      	mov	r6, r7
 80118b2:	4632      	mov	r2, r6
 80118b4:	6820      	ldr	r0, [r4, #0]
 80118b6:	4641      	mov	r1, r8
 80118b8:	f000 f97e 	bl	8011bb8 <memmove>
 80118bc:	68a3      	ldr	r3, [r4, #8]
 80118be:	6822      	ldr	r2, [r4, #0]
 80118c0:	1b9b      	subs	r3, r3, r6
 80118c2:	4432      	add	r2, r6
 80118c4:	60a3      	str	r3, [r4, #8]
 80118c6:	6022      	str	r2, [r4, #0]
 80118c8:	2000      	movs	r0, #0
 80118ca:	e7db      	b.n	8011884 <__ssputs_r+0x58>
 80118cc:	462a      	mov	r2, r5
 80118ce:	f000 f999 	bl	8011c04 <_realloc_r>
 80118d2:	4606      	mov	r6, r0
 80118d4:	2800      	cmp	r0, #0
 80118d6:	d1e1      	bne.n	801189c <__ssputs_r+0x70>
 80118d8:	6921      	ldr	r1, [r4, #16]
 80118da:	4650      	mov	r0, sl
 80118dc:	f7ff fefc 	bl	80116d8 <_free_r>
 80118e0:	e7c7      	b.n	8011872 <__ssputs_r+0x46>
	...

080118e4 <_svfiprintf_r>:
 80118e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118e8:	4698      	mov	r8, r3
 80118ea:	898b      	ldrh	r3, [r1, #12]
 80118ec:	061b      	lsls	r3, r3, #24
 80118ee:	b09d      	sub	sp, #116	; 0x74
 80118f0:	4607      	mov	r7, r0
 80118f2:	460d      	mov	r5, r1
 80118f4:	4614      	mov	r4, r2
 80118f6:	d50e      	bpl.n	8011916 <_svfiprintf_r+0x32>
 80118f8:	690b      	ldr	r3, [r1, #16]
 80118fa:	b963      	cbnz	r3, 8011916 <_svfiprintf_r+0x32>
 80118fc:	2140      	movs	r1, #64	; 0x40
 80118fe:	f7ff ff3b 	bl	8011778 <_malloc_r>
 8011902:	6028      	str	r0, [r5, #0]
 8011904:	6128      	str	r0, [r5, #16]
 8011906:	b920      	cbnz	r0, 8011912 <_svfiprintf_r+0x2e>
 8011908:	230c      	movs	r3, #12
 801190a:	603b      	str	r3, [r7, #0]
 801190c:	f04f 30ff 	mov.w	r0, #4294967295
 8011910:	e0d1      	b.n	8011ab6 <_svfiprintf_r+0x1d2>
 8011912:	2340      	movs	r3, #64	; 0x40
 8011914:	616b      	str	r3, [r5, #20]
 8011916:	2300      	movs	r3, #0
 8011918:	9309      	str	r3, [sp, #36]	; 0x24
 801191a:	2320      	movs	r3, #32
 801191c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011920:	f8cd 800c 	str.w	r8, [sp, #12]
 8011924:	2330      	movs	r3, #48	; 0x30
 8011926:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8011ad0 <_svfiprintf_r+0x1ec>
 801192a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801192e:	f04f 0901 	mov.w	r9, #1
 8011932:	4623      	mov	r3, r4
 8011934:	469a      	mov	sl, r3
 8011936:	f813 2b01 	ldrb.w	r2, [r3], #1
 801193a:	b10a      	cbz	r2, 8011940 <_svfiprintf_r+0x5c>
 801193c:	2a25      	cmp	r2, #37	; 0x25
 801193e:	d1f9      	bne.n	8011934 <_svfiprintf_r+0x50>
 8011940:	ebba 0b04 	subs.w	fp, sl, r4
 8011944:	d00b      	beq.n	801195e <_svfiprintf_r+0x7a>
 8011946:	465b      	mov	r3, fp
 8011948:	4622      	mov	r2, r4
 801194a:	4629      	mov	r1, r5
 801194c:	4638      	mov	r0, r7
 801194e:	f7ff ff6d 	bl	801182c <__ssputs_r>
 8011952:	3001      	adds	r0, #1
 8011954:	f000 80aa 	beq.w	8011aac <_svfiprintf_r+0x1c8>
 8011958:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801195a:	445a      	add	r2, fp
 801195c:	9209      	str	r2, [sp, #36]	; 0x24
 801195e:	f89a 3000 	ldrb.w	r3, [sl]
 8011962:	2b00      	cmp	r3, #0
 8011964:	f000 80a2 	beq.w	8011aac <_svfiprintf_r+0x1c8>
 8011968:	2300      	movs	r3, #0
 801196a:	f04f 32ff 	mov.w	r2, #4294967295
 801196e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011972:	f10a 0a01 	add.w	sl, sl, #1
 8011976:	9304      	str	r3, [sp, #16]
 8011978:	9307      	str	r3, [sp, #28]
 801197a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801197e:	931a      	str	r3, [sp, #104]	; 0x68
 8011980:	4654      	mov	r4, sl
 8011982:	2205      	movs	r2, #5
 8011984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011988:	4851      	ldr	r0, [pc, #324]	; (8011ad0 <_svfiprintf_r+0x1ec>)
 801198a:	f7ee fc29 	bl	80001e0 <memchr>
 801198e:	9a04      	ldr	r2, [sp, #16]
 8011990:	b9d8      	cbnz	r0, 80119ca <_svfiprintf_r+0xe6>
 8011992:	06d0      	lsls	r0, r2, #27
 8011994:	bf44      	itt	mi
 8011996:	2320      	movmi	r3, #32
 8011998:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801199c:	0711      	lsls	r1, r2, #28
 801199e:	bf44      	itt	mi
 80119a0:	232b      	movmi	r3, #43	; 0x2b
 80119a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80119a6:	f89a 3000 	ldrb.w	r3, [sl]
 80119aa:	2b2a      	cmp	r3, #42	; 0x2a
 80119ac:	d015      	beq.n	80119da <_svfiprintf_r+0xf6>
 80119ae:	9a07      	ldr	r2, [sp, #28]
 80119b0:	4654      	mov	r4, sl
 80119b2:	2000      	movs	r0, #0
 80119b4:	f04f 0c0a 	mov.w	ip, #10
 80119b8:	4621      	mov	r1, r4
 80119ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80119be:	3b30      	subs	r3, #48	; 0x30
 80119c0:	2b09      	cmp	r3, #9
 80119c2:	d94e      	bls.n	8011a62 <_svfiprintf_r+0x17e>
 80119c4:	b1b0      	cbz	r0, 80119f4 <_svfiprintf_r+0x110>
 80119c6:	9207      	str	r2, [sp, #28]
 80119c8:	e014      	b.n	80119f4 <_svfiprintf_r+0x110>
 80119ca:	eba0 0308 	sub.w	r3, r0, r8
 80119ce:	fa09 f303 	lsl.w	r3, r9, r3
 80119d2:	4313      	orrs	r3, r2
 80119d4:	9304      	str	r3, [sp, #16]
 80119d6:	46a2      	mov	sl, r4
 80119d8:	e7d2      	b.n	8011980 <_svfiprintf_r+0x9c>
 80119da:	9b03      	ldr	r3, [sp, #12]
 80119dc:	1d19      	adds	r1, r3, #4
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	9103      	str	r1, [sp, #12]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	bfbb      	ittet	lt
 80119e6:	425b      	neglt	r3, r3
 80119e8:	f042 0202 	orrlt.w	r2, r2, #2
 80119ec:	9307      	strge	r3, [sp, #28]
 80119ee:	9307      	strlt	r3, [sp, #28]
 80119f0:	bfb8      	it	lt
 80119f2:	9204      	strlt	r2, [sp, #16]
 80119f4:	7823      	ldrb	r3, [r4, #0]
 80119f6:	2b2e      	cmp	r3, #46	; 0x2e
 80119f8:	d10c      	bne.n	8011a14 <_svfiprintf_r+0x130>
 80119fa:	7863      	ldrb	r3, [r4, #1]
 80119fc:	2b2a      	cmp	r3, #42	; 0x2a
 80119fe:	d135      	bne.n	8011a6c <_svfiprintf_r+0x188>
 8011a00:	9b03      	ldr	r3, [sp, #12]
 8011a02:	1d1a      	adds	r2, r3, #4
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	9203      	str	r2, [sp, #12]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	bfb8      	it	lt
 8011a0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011a10:	3402      	adds	r4, #2
 8011a12:	9305      	str	r3, [sp, #20]
 8011a14:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8011ae0 <_svfiprintf_r+0x1fc>
 8011a18:	7821      	ldrb	r1, [r4, #0]
 8011a1a:	2203      	movs	r2, #3
 8011a1c:	4650      	mov	r0, sl
 8011a1e:	f7ee fbdf 	bl	80001e0 <memchr>
 8011a22:	b140      	cbz	r0, 8011a36 <_svfiprintf_r+0x152>
 8011a24:	2340      	movs	r3, #64	; 0x40
 8011a26:	eba0 000a 	sub.w	r0, r0, sl
 8011a2a:	fa03 f000 	lsl.w	r0, r3, r0
 8011a2e:	9b04      	ldr	r3, [sp, #16]
 8011a30:	4303      	orrs	r3, r0
 8011a32:	3401      	adds	r4, #1
 8011a34:	9304      	str	r3, [sp, #16]
 8011a36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a3a:	4826      	ldr	r0, [pc, #152]	; (8011ad4 <_svfiprintf_r+0x1f0>)
 8011a3c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a40:	2206      	movs	r2, #6
 8011a42:	f7ee fbcd 	bl	80001e0 <memchr>
 8011a46:	2800      	cmp	r0, #0
 8011a48:	d038      	beq.n	8011abc <_svfiprintf_r+0x1d8>
 8011a4a:	4b23      	ldr	r3, [pc, #140]	; (8011ad8 <_svfiprintf_r+0x1f4>)
 8011a4c:	bb1b      	cbnz	r3, 8011a96 <_svfiprintf_r+0x1b2>
 8011a4e:	9b03      	ldr	r3, [sp, #12]
 8011a50:	3307      	adds	r3, #7
 8011a52:	f023 0307 	bic.w	r3, r3, #7
 8011a56:	3308      	adds	r3, #8
 8011a58:	9303      	str	r3, [sp, #12]
 8011a5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a5c:	4433      	add	r3, r6
 8011a5e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a60:	e767      	b.n	8011932 <_svfiprintf_r+0x4e>
 8011a62:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a66:	460c      	mov	r4, r1
 8011a68:	2001      	movs	r0, #1
 8011a6a:	e7a5      	b.n	80119b8 <_svfiprintf_r+0xd4>
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	3401      	adds	r4, #1
 8011a70:	9305      	str	r3, [sp, #20]
 8011a72:	4619      	mov	r1, r3
 8011a74:	f04f 0c0a 	mov.w	ip, #10
 8011a78:	4620      	mov	r0, r4
 8011a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a7e:	3a30      	subs	r2, #48	; 0x30
 8011a80:	2a09      	cmp	r2, #9
 8011a82:	d903      	bls.n	8011a8c <_svfiprintf_r+0x1a8>
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d0c5      	beq.n	8011a14 <_svfiprintf_r+0x130>
 8011a88:	9105      	str	r1, [sp, #20]
 8011a8a:	e7c3      	b.n	8011a14 <_svfiprintf_r+0x130>
 8011a8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a90:	4604      	mov	r4, r0
 8011a92:	2301      	movs	r3, #1
 8011a94:	e7f0      	b.n	8011a78 <_svfiprintf_r+0x194>
 8011a96:	ab03      	add	r3, sp, #12
 8011a98:	9300      	str	r3, [sp, #0]
 8011a9a:	462a      	mov	r2, r5
 8011a9c:	4b0f      	ldr	r3, [pc, #60]	; (8011adc <_svfiprintf_r+0x1f8>)
 8011a9e:	a904      	add	r1, sp, #16
 8011aa0:	4638      	mov	r0, r7
 8011aa2:	f7fc fa95 	bl	800dfd0 <_printf_float>
 8011aa6:	1c42      	adds	r2, r0, #1
 8011aa8:	4606      	mov	r6, r0
 8011aaa:	d1d6      	bne.n	8011a5a <_svfiprintf_r+0x176>
 8011aac:	89ab      	ldrh	r3, [r5, #12]
 8011aae:	065b      	lsls	r3, r3, #25
 8011ab0:	f53f af2c 	bmi.w	801190c <_svfiprintf_r+0x28>
 8011ab4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ab6:	b01d      	add	sp, #116	; 0x74
 8011ab8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011abc:	ab03      	add	r3, sp, #12
 8011abe:	9300      	str	r3, [sp, #0]
 8011ac0:	462a      	mov	r2, r5
 8011ac2:	4b06      	ldr	r3, [pc, #24]	; (8011adc <_svfiprintf_r+0x1f8>)
 8011ac4:	a904      	add	r1, sp, #16
 8011ac6:	4638      	mov	r0, r7
 8011ac8:	f7fc fd26 	bl	800e518 <_printf_i>
 8011acc:	e7eb      	b.n	8011aa6 <_svfiprintf_r+0x1c2>
 8011ace:	bf00      	nop
 8011ad0:	08017854 	.word	0x08017854
 8011ad4:	0801785e 	.word	0x0801785e
 8011ad8:	0800dfd1 	.word	0x0800dfd1
 8011adc:	0801182d 	.word	0x0801182d
 8011ae0:	0801785a 	.word	0x0801785a
 8011ae4:	00000000 	.word	0x00000000

08011ae8 <nan>:
 8011ae8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011af0 <nan+0x8>
 8011aec:	4770      	bx	lr
 8011aee:	bf00      	nop
 8011af0:	00000000 	.word	0x00000000
 8011af4:	7ff80000 	.word	0x7ff80000

08011af8 <_sbrk_r>:
 8011af8:	b538      	push	{r3, r4, r5, lr}
 8011afa:	4d06      	ldr	r5, [pc, #24]	; (8011b14 <_sbrk_r+0x1c>)
 8011afc:	2300      	movs	r3, #0
 8011afe:	4604      	mov	r4, r0
 8011b00:	4608      	mov	r0, r1
 8011b02:	602b      	str	r3, [r5, #0]
 8011b04:	f7f1 f9fc 	bl	8002f00 <_sbrk>
 8011b08:	1c43      	adds	r3, r0, #1
 8011b0a:	d102      	bne.n	8011b12 <_sbrk_r+0x1a>
 8011b0c:	682b      	ldr	r3, [r5, #0]
 8011b0e:	b103      	cbz	r3, 8011b12 <_sbrk_r+0x1a>
 8011b10:	6023      	str	r3, [r4, #0]
 8011b12:	bd38      	pop	{r3, r4, r5, pc}
 8011b14:	20003cbc 	.word	0x20003cbc

08011b18 <strncmp>:
 8011b18:	b510      	push	{r4, lr}
 8011b1a:	b16a      	cbz	r2, 8011b38 <strncmp+0x20>
 8011b1c:	3901      	subs	r1, #1
 8011b1e:	1884      	adds	r4, r0, r2
 8011b20:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011b24:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011b28:	4293      	cmp	r3, r2
 8011b2a:	d103      	bne.n	8011b34 <strncmp+0x1c>
 8011b2c:	42a0      	cmp	r0, r4
 8011b2e:	d001      	beq.n	8011b34 <strncmp+0x1c>
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d1f5      	bne.n	8011b20 <strncmp+0x8>
 8011b34:	1a98      	subs	r0, r3, r2
 8011b36:	bd10      	pop	{r4, pc}
 8011b38:	4610      	mov	r0, r2
 8011b3a:	e7fc      	b.n	8011b36 <strncmp+0x1e>

08011b3c <__ascii_wctomb>:
 8011b3c:	b149      	cbz	r1, 8011b52 <__ascii_wctomb+0x16>
 8011b3e:	2aff      	cmp	r2, #255	; 0xff
 8011b40:	bf85      	ittet	hi
 8011b42:	238a      	movhi	r3, #138	; 0x8a
 8011b44:	6003      	strhi	r3, [r0, #0]
 8011b46:	700a      	strbls	r2, [r1, #0]
 8011b48:	f04f 30ff 	movhi.w	r0, #4294967295
 8011b4c:	bf98      	it	ls
 8011b4e:	2001      	movls	r0, #1
 8011b50:	4770      	bx	lr
 8011b52:	4608      	mov	r0, r1
 8011b54:	4770      	bx	lr
	...

08011b58 <__assert_func>:
 8011b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011b5a:	4614      	mov	r4, r2
 8011b5c:	461a      	mov	r2, r3
 8011b5e:	4b09      	ldr	r3, [pc, #36]	; (8011b84 <__assert_func+0x2c>)
 8011b60:	681b      	ldr	r3, [r3, #0]
 8011b62:	4605      	mov	r5, r0
 8011b64:	68d8      	ldr	r0, [r3, #12]
 8011b66:	b14c      	cbz	r4, 8011b7c <__assert_func+0x24>
 8011b68:	4b07      	ldr	r3, [pc, #28]	; (8011b88 <__assert_func+0x30>)
 8011b6a:	9100      	str	r1, [sp, #0]
 8011b6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011b70:	4906      	ldr	r1, [pc, #24]	; (8011b8c <__assert_func+0x34>)
 8011b72:	462b      	mov	r3, r5
 8011b74:	f000 f80e 	bl	8011b94 <fiprintf>
 8011b78:	f000 fa84 	bl	8012084 <abort>
 8011b7c:	4b04      	ldr	r3, [pc, #16]	; (8011b90 <__assert_func+0x38>)
 8011b7e:	461c      	mov	r4, r3
 8011b80:	e7f3      	b.n	8011b6a <__assert_func+0x12>
 8011b82:	bf00      	nop
 8011b84:	200005e8 	.word	0x200005e8
 8011b88:	08017865 	.word	0x08017865
 8011b8c:	08017872 	.word	0x08017872
 8011b90:	080178a0 	.word	0x080178a0

08011b94 <fiprintf>:
 8011b94:	b40e      	push	{r1, r2, r3}
 8011b96:	b503      	push	{r0, r1, lr}
 8011b98:	4601      	mov	r1, r0
 8011b9a:	ab03      	add	r3, sp, #12
 8011b9c:	4805      	ldr	r0, [pc, #20]	; (8011bb4 <fiprintf+0x20>)
 8011b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ba2:	6800      	ldr	r0, [r0, #0]
 8011ba4:	9301      	str	r3, [sp, #4]
 8011ba6:	f000 f87d 	bl	8011ca4 <_vfiprintf_r>
 8011baa:	b002      	add	sp, #8
 8011bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8011bb0:	b003      	add	sp, #12
 8011bb2:	4770      	bx	lr
 8011bb4:	200005e8 	.word	0x200005e8

08011bb8 <memmove>:
 8011bb8:	4288      	cmp	r0, r1
 8011bba:	b510      	push	{r4, lr}
 8011bbc:	eb01 0402 	add.w	r4, r1, r2
 8011bc0:	d902      	bls.n	8011bc8 <memmove+0x10>
 8011bc2:	4284      	cmp	r4, r0
 8011bc4:	4623      	mov	r3, r4
 8011bc6:	d807      	bhi.n	8011bd8 <memmove+0x20>
 8011bc8:	1e43      	subs	r3, r0, #1
 8011bca:	42a1      	cmp	r1, r4
 8011bcc:	d008      	beq.n	8011be0 <memmove+0x28>
 8011bce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011bd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011bd6:	e7f8      	b.n	8011bca <memmove+0x12>
 8011bd8:	4402      	add	r2, r0
 8011bda:	4601      	mov	r1, r0
 8011bdc:	428a      	cmp	r2, r1
 8011bde:	d100      	bne.n	8011be2 <memmove+0x2a>
 8011be0:	bd10      	pop	{r4, pc}
 8011be2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011be6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011bea:	e7f7      	b.n	8011bdc <memmove+0x24>

08011bec <__malloc_lock>:
 8011bec:	4801      	ldr	r0, [pc, #4]	; (8011bf4 <__malloc_lock+0x8>)
 8011bee:	f000 bc09 	b.w	8012404 <__retarget_lock_acquire_recursive>
 8011bf2:	bf00      	nop
 8011bf4:	20003cc4 	.word	0x20003cc4

08011bf8 <__malloc_unlock>:
 8011bf8:	4801      	ldr	r0, [pc, #4]	; (8011c00 <__malloc_unlock+0x8>)
 8011bfa:	f000 bc04 	b.w	8012406 <__retarget_lock_release_recursive>
 8011bfe:	bf00      	nop
 8011c00:	20003cc4 	.word	0x20003cc4

08011c04 <_realloc_r>:
 8011c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c06:	4607      	mov	r7, r0
 8011c08:	4614      	mov	r4, r2
 8011c0a:	460e      	mov	r6, r1
 8011c0c:	b921      	cbnz	r1, 8011c18 <_realloc_r+0x14>
 8011c0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011c12:	4611      	mov	r1, r2
 8011c14:	f7ff bdb0 	b.w	8011778 <_malloc_r>
 8011c18:	b922      	cbnz	r2, 8011c24 <_realloc_r+0x20>
 8011c1a:	f7ff fd5d 	bl	80116d8 <_free_r>
 8011c1e:	4625      	mov	r5, r4
 8011c20:	4628      	mov	r0, r5
 8011c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c24:	f000 fc54 	bl	80124d0 <_malloc_usable_size_r>
 8011c28:	42a0      	cmp	r0, r4
 8011c2a:	d20f      	bcs.n	8011c4c <_realloc_r+0x48>
 8011c2c:	4621      	mov	r1, r4
 8011c2e:	4638      	mov	r0, r7
 8011c30:	f7ff fda2 	bl	8011778 <_malloc_r>
 8011c34:	4605      	mov	r5, r0
 8011c36:	2800      	cmp	r0, #0
 8011c38:	d0f2      	beq.n	8011c20 <_realloc_r+0x1c>
 8011c3a:	4631      	mov	r1, r6
 8011c3c:	4622      	mov	r2, r4
 8011c3e:	f7fc f911 	bl	800de64 <memcpy>
 8011c42:	4631      	mov	r1, r6
 8011c44:	4638      	mov	r0, r7
 8011c46:	f7ff fd47 	bl	80116d8 <_free_r>
 8011c4a:	e7e9      	b.n	8011c20 <_realloc_r+0x1c>
 8011c4c:	4635      	mov	r5, r6
 8011c4e:	e7e7      	b.n	8011c20 <_realloc_r+0x1c>

08011c50 <__sfputc_r>:
 8011c50:	6893      	ldr	r3, [r2, #8]
 8011c52:	3b01      	subs	r3, #1
 8011c54:	2b00      	cmp	r3, #0
 8011c56:	b410      	push	{r4}
 8011c58:	6093      	str	r3, [r2, #8]
 8011c5a:	da08      	bge.n	8011c6e <__sfputc_r+0x1e>
 8011c5c:	6994      	ldr	r4, [r2, #24]
 8011c5e:	42a3      	cmp	r3, r4
 8011c60:	db01      	blt.n	8011c66 <__sfputc_r+0x16>
 8011c62:	290a      	cmp	r1, #10
 8011c64:	d103      	bne.n	8011c6e <__sfputc_r+0x1e>
 8011c66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c6a:	f000 b94b 	b.w	8011f04 <__swbuf_r>
 8011c6e:	6813      	ldr	r3, [r2, #0]
 8011c70:	1c58      	adds	r0, r3, #1
 8011c72:	6010      	str	r0, [r2, #0]
 8011c74:	7019      	strb	r1, [r3, #0]
 8011c76:	4608      	mov	r0, r1
 8011c78:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011c7c:	4770      	bx	lr

08011c7e <__sfputs_r>:
 8011c7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c80:	4606      	mov	r6, r0
 8011c82:	460f      	mov	r7, r1
 8011c84:	4614      	mov	r4, r2
 8011c86:	18d5      	adds	r5, r2, r3
 8011c88:	42ac      	cmp	r4, r5
 8011c8a:	d101      	bne.n	8011c90 <__sfputs_r+0x12>
 8011c8c:	2000      	movs	r0, #0
 8011c8e:	e007      	b.n	8011ca0 <__sfputs_r+0x22>
 8011c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c94:	463a      	mov	r2, r7
 8011c96:	4630      	mov	r0, r6
 8011c98:	f7ff ffda 	bl	8011c50 <__sfputc_r>
 8011c9c:	1c43      	adds	r3, r0, #1
 8011c9e:	d1f3      	bne.n	8011c88 <__sfputs_r+0xa>
 8011ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ca4 <_vfiprintf_r>:
 8011ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ca8:	460d      	mov	r5, r1
 8011caa:	b09d      	sub	sp, #116	; 0x74
 8011cac:	4614      	mov	r4, r2
 8011cae:	4698      	mov	r8, r3
 8011cb0:	4606      	mov	r6, r0
 8011cb2:	b118      	cbz	r0, 8011cbc <_vfiprintf_r+0x18>
 8011cb4:	6983      	ldr	r3, [r0, #24]
 8011cb6:	b90b      	cbnz	r3, 8011cbc <_vfiprintf_r+0x18>
 8011cb8:	f000 fb06 	bl	80122c8 <__sinit>
 8011cbc:	4b89      	ldr	r3, [pc, #548]	; (8011ee4 <_vfiprintf_r+0x240>)
 8011cbe:	429d      	cmp	r5, r3
 8011cc0:	d11b      	bne.n	8011cfa <_vfiprintf_r+0x56>
 8011cc2:	6875      	ldr	r5, [r6, #4]
 8011cc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cc6:	07d9      	lsls	r1, r3, #31
 8011cc8:	d405      	bmi.n	8011cd6 <_vfiprintf_r+0x32>
 8011cca:	89ab      	ldrh	r3, [r5, #12]
 8011ccc:	059a      	lsls	r2, r3, #22
 8011cce:	d402      	bmi.n	8011cd6 <_vfiprintf_r+0x32>
 8011cd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011cd2:	f000 fb97 	bl	8012404 <__retarget_lock_acquire_recursive>
 8011cd6:	89ab      	ldrh	r3, [r5, #12]
 8011cd8:	071b      	lsls	r3, r3, #28
 8011cda:	d501      	bpl.n	8011ce0 <_vfiprintf_r+0x3c>
 8011cdc:	692b      	ldr	r3, [r5, #16]
 8011cde:	b9eb      	cbnz	r3, 8011d1c <_vfiprintf_r+0x78>
 8011ce0:	4629      	mov	r1, r5
 8011ce2:	4630      	mov	r0, r6
 8011ce4:	f000 f960 	bl	8011fa8 <__swsetup_r>
 8011ce8:	b1c0      	cbz	r0, 8011d1c <_vfiprintf_r+0x78>
 8011cea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cec:	07dc      	lsls	r4, r3, #31
 8011cee:	d50e      	bpl.n	8011d0e <_vfiprintf_r+0x6a>
 8011cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8011cf4:	b01d      	add	sp, #116	; 0x74
 8011cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cfa:	4b7b      	ldr	r3, [pc, #492]	; (8011ee8 <_vfiprintf_r+0x244>)
 8011cfc:	429d      	cmp	r5, r3
 8011cfe:	d101      	bne.n	8011d04 <_vfiprintf_r+0x60>
 8011d00:	68b5      	ldr	r5, [r6, #8]
 8011d02:	e7df      	b.n	8011cc4 <_vfiprintf_r+0x20>
 8011d04:	4b79      	ldr	r3, [pc, #484]	; (8011eec <_vfiprintf_r+0x248>)
 8011d06:	429d      	cmp	r5, r3
 8011d08:	bf08      	it	eq
 8011d0a:	68f5      	ldreq	r5, [r6, #12]
 8011d0c:	e7da      	b.n	8011cc4 <_vfiprintf_r+0x20>
 8011d0e:	89ab      	ldrh	r3, [r5, #12]
 8011d10:	0598      	lsls	r0, r3, #22
 8011d12:	d4ed      	bmi.n	8011cf0 <_vfiprintf_r+0x4c>
 8011d14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011d16:	f000 fb76 	bl	8012406 <__retarget_lock_release_recursive>
 8011d1a:	e7e9      	b.n	8011cf0 <_vfiprintf_r+0x4c>
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8011d20:	2320      	movs	r3, #32
 8011d22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011d26:	f8cd 800c 	str.w	r8, [sp, #12]
 8011d2a:	2330      	movs	r3, #48	; 0x30
 8011d2c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011ef0 <_vfiprintf_r+0x24c>
 8011d30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011d34:	f04f 0901 	mov.w	r9, #1
 8011d38:	4623      	mov	r3, r4
 8011d3a:	469a      	mov	sl, r3
 8011d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d40:	b10a      	cbz	r2, 8011d46 <_vfiprintf_r+0xa2>
 8011d42:	2a25      	cmp	r2, #37	; 0x25
 8011d44:	d1f9      	bne.n	8011d3a <_vfiprintf_r+0x96>
 8011d46:	ebba 0b04 	subs.w	fp, sl, r4
 8011d4a:	d00b      	beq.n	8011d64 <_vfiprintf_r+0xc0>
 8011d4c:	465b      	mov	r3, fp
 8011d4e:	4622      	mov	r2, r4
 8011d50:	4629      	mov	r1, r5
 8011d52:	4630      	mov	r0, r6
 8011d54:	f7ff ff93 	bl	8011c7e <__sfputs_r>
 8011d58:	3001      	adds	r0, #1
 8011d5a:	f000 80aa 	beq.w	8011eb2 <_vfiprintf_r+0x20e>
 8011d5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011d60:	445a      	add	r2, fp
 8011d62:	9209      	str	r2, [sp, #36]	; 0x24
 8011d64:	f89a 3000 	ldrb.w	r3, [sl]
 8011d68:	2b00      	cmp	r3, #0
 8011d6a:	f000 80a2 	beq.w	8011eb2 <_vfiprintf_r+0x20e>
 8011d6e:	2300      	movs	r3, #0
 8011d70:	f04f 32ff 	mov.w	r2, #4294967295
 8011d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d78:	f10a 0a01 	add.w	sl, sl, #1
 8011d7c:	9304      	str	r3, [sp, #16]
 8011d7e:	9307      	str	r3, [sp, #28]
 8011d80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011d84:	931a      	str	r3, [sp, #104]	; 0x68
 8011d86:	4654      	mov	r4, sl
 8011d88:	2205      	movs	r2, #5
 8011d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d8e:	4858      	ldr	r0, [pc, #352]	; (8011ef0 <_vfiprintf_r+0x24c>)
 8011d90:	f7ee fa26 	bl	80001e0 <memchr>
 8011d94:	9a04      	ldr	r2, [sp, #16]
 8011d96:	b9d8      	cbnz	r0, 8011dd0 <_vfiprintf_r+0x12c>
 8011d98:	06d1      	lsls	r1, r2, #27
 8011d9a:	bf44      	itt	mi
 8011d9c:	2320      	movmi	r3, #32
 8011d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011da2:	0713      	lsls	r3, r2, #28
 8011da4:	bf44      	itt	mi
 8011da6:	232b      	movmi	r3, #43	; 0x2b
 8011da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011dac:	f89a 3000 	ldrb.w	r3, [sl]
 8011db0:	2b2a      	cmp	r3, #42	; 0x2a
 8011db2:	d015      	beq.n	8011de0 <_vfiprintf_r+0x13c>
 8011db4:	9a07      	ldr	r2, [sp, #28]
 8011db6:	4654      	mov	r4, sl
 8011db8:	2000      	movs	r0, #0
 8011dba:	f04f 0c0a 	mov.w	ip, #10
 8011dbe:	4621      	mov	r1, r4
 8011dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011dc4:	3b30      	subs	r3, #48	; 0x30
 8011dc6:	2b09      	cmp	r3, #9
 8011dc8:	d94e      	bls.n	8011e68 <_vfiprintf_r+0x1c4>
 8011dca:	b1b0      	cbz	r0, 8011dfa <_vfiprintf_r+0x156>
 8011dcc:	9207      	str	r2, [sp, #28]
 8011dce:	e014      	b.n	8011dfa <_vfiprintf_r+0x156>
 8011dd0:	eba0 0308 	sub.w	r3, r0, r8
 8011dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8011dd8:	4313      	orrs	r3, r2
 8011dda:	9304      	str	r3, [sp, #16]
 8011ddc:	46a2      	mov	sl, r4
 8011dde:	e7d2      	b.n	8011d86 <_vfiprintf_r+0xe2>
 8011de0:	9b03      	ldr	r3, [sp, #12]
 8011de2:	1d19      	adds	r1, r3, #4
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	9103      	str	r1, [sp, #12]
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	bfbb      	ittet	lt
 8011dec:	425b      	neglt	r3, r3
 8011dee:	f042 0202 	orrlt.w	r2, r2, #2
 8011df2:	9307      	strge	r3, [sp, #28]
 8011df4:	9307      	strlt	r3, [sp, #28]
 8011df6:	bfb8      	it	lt
 8011df8:	9204      	strlt	r2, [sp, #16]
 8011dfa:	7823      	ldrb	r3, [r4, #0]
 8011dfc:	2b2e      	cmp	r3, #46	; 0x2e
 8011dfe:	d10c      	bne.n	8011e1a <_vfiprintf_r+0x176>
 8011e00:	7863      	ldrb	r3, [r4, #1]
 8011e02:	2b2a      	cmp	r3, #42	; 0x2a
 8011e04:	d135      	bne.n	8011e72 <_vfiprintf_r+0x1ce>
 8011e06:	9b03      	ldr	r3, [sp, #12]
 8011e08:	1d1a      	adds	r2, r3, #4
 8011e0a:	681b      	ldr	r3, [r3, #0]
 8011e0c:	9203      	str	r2, [sp, #12]
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	bfb8      	it	lt
 8011e12:	f04f 33ff 	movlt.w	r3, #4294967295
 8011e16:	3402      	adds	r4, #2
 8011e18:	9305      	str	r3, [sp, #20]
 8011e1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011f00 <_vfiprintf_r+0x25c>
 8011e1e:	7821      	ldrb	r1, [r4, #0]
 8011e20:	2203      	movs	r2, #3
 8011e22:	4650      	mov	r0, sl
 8011e24:	f7ee f9dc 	bl	80001e0 <memchr>
 8011e28:	b140      	cbz	r0, 8011e3c <_vfiprintf_r+0x198>
 8011e2a:	2340      	movs	r3, #64	; 0x40
 8011e2c:	eba0 000a 	sub.w	r0, r0, sl
 8011e30:	fa03 f000 	lsl.w	r0, r3, r0
 8011e34:	9b04      	ldr	r3, [sp, #16]
 8011e36:	4303      	orrs	r3, r0
 8011e38:	3401      	adds	r4, #1
 8011e3a:	9304      	str	r3, [sp, #16]
 8011e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e40:	482c      	ldr	r0, [pc, #176]	; (8011ef4 <_vfiprintf_r+0x250>)
 8011e42:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011e46:	2206      	movs	r2, #6
 8011e48:	f7ee f9ca 	bl	80001e0 <memchr>
 8011e4c:	2800      	cmp	r0, #0
 8011e4e:	d03f      	beq.n	8011ed0 <_vfiprintf_r+0x22c>
 8011e50:	4b29      	ldr	r3, [pc, #164]	; (8011ef8 <_vfiprintf_r+0x254>)
 8011e52:	bb1b      	cbnz	r3, 8011e9c <_vfiprintf_r+0x1f8>
 8011e54:	9b03      	ldr	r3, [sp, #12]
 8011e56:	3307      	adds	r3, #7
 8011e58:	f023 0307 	bic.w	r3, r3, #7
 8011e5c:	3308      	adds	r3, #8
 8011e5e:	9303      	str	r3, [sp, #12]
 8011e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011e62:	443b      	add	r3, r7
 8011e64:	9309      	str	r3, [sp, #36]	; 0x24
 8011e66:	e767      	b.n	8011d38 <_vfiprintf_r+0x94>
 8011e68:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e6c:	460c      	mov	r4, r1
 8011e6e:	2001      	movs	r0, #1
 8011e70:	e7a5      	b.n	8011dbe <_vfiprintf_r+0x11a>
 8011e72:	2300      	movs	r3, #0
 8011e74:	3401      	adds	r4, #1
 8011e76:	9305      	str	r3, [sp, #20]
 8011e78:	4619      	mov	r1, r3
 8011e7a:	f04f 0c0a 	mov.w	ip, #10
 8011e7e:	4620      	mov	r0, r4
 8011e80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e84:	3a30      	subs	r2, #48	; 0x30
 8011e86:	2a09      	cmp	r2, #9
 8011e88:	d903      	bls.n	8011e92 <_vfiprintf_r+0x1ee>
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d0c5      	beq.n	8011e1a <_vfiprintf_r+0x176>
 8011e8e:	9105      	str	r1, [sp, #20]
 8011e90:	e7c3      	b.n	8011e1a <_vfiprintf_r+0x176>
 8011e92:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e96:	4604      	mov	r4, r0
 8011e98:	2301      	movs	r3, #1
 8011e9a:	e7f0      	b.n	8011e7e <_vfiprintf_r+0x1da>
 8011e9c:	ab03      	add	r3, sp, #12
 8011e9e:	9300      	str	r3, [sp, #0]
 8011ea0:	462a      	mov	r2, r5
 8011ea2:	4b16      	ldr	r3, [pc, #88]	; (8011efc <_vfiprintf_r+0x258>)
 8011ea4:	a904      	add	r1, sp, #16
 8011ea6:	4630      	mov	r0, r6
 8011ea8:	f7fc f892 	bl	800dfd0 <_printf_float>
 8011eac:	4607      	mov	r7, r0
 8011eae:	1c78      	adds	r0, r7, #1
 8011eb0:	d1d6      	bne.n	8011e60 <_vfiprintf_r+0x1bc>
 8011eb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011eb4:	07d9      	lsls	r1, r3, #31
 8011eb6:	d405      	bmi.n	8011ec4 <_vfiprintf_r+0x220>
 8011eb8:	89ab      	ldrh	r3, [r5, #12]
 8011eba:	059a      	lsls	r2, r3, #22
 8011ebc:	d402      	bmi.n	8011ec4 <_vfiprintf_r+0x220>
 8011ebe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ec0:	f000 faa1 	bl	8012406 <__retarget_lock_release_recursive>
 8011ec4:	89ab      	ldrh	r3, [r5, #12]
 8011ec6:	065b      	lsls	r3, r3, #25
 8011ec8:	f53f af12 	bmi.w	8011cf0 <_vfiprintf_r+0x4c>
 8011ecc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011ece:	e711      	b.n	8011cf4 <_vfiprintf_r+0x50>
 8011ed0:	ab03      	add	r3, sp, #12
 8011ed2:	9300      	str	r3, [sp, #0]
 8011ed4:	462a      	mov	r2, r5
 8011ed6:	4b09      	ldr	r3, [pc, #36]	; (8011efc <_vfiprintf_r+0x258>)
 8011ed8:	a904      	add	r1, sp, #16
 8011eda:	4630      	mov	r0, r6
 8011edc:	f7fc fb1c 	bl	800e518 <_printf_i>
 8011ee0:	e7e4      	b.n	8011eac <_vfiprintf_r+0x208>
 8011ee2:	bf00      	nop
 8011ee4:	080178c4 	.word	0x080178c4
 8011ee8:	080178e4 	.word	0x080178e4
 8011eec:	080178a4 	.word	0x080178a4
 8011ef0:	08017854 	.word	0x08017854
 8011ef4:	0801785e 	.word	0x0801785e
 8011ef8:	0800dfd1 	.word	0x0800dfd1
 8011efc:	08011c7f 	.word	0x08011c7f
 8011f00:	0801785a 	.word	0x0801785a

08011f04 <__swbuf_r>:
 8011f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f06:	460e      	mov	r6, r1
 8011f08:	4614      	mov	r4, r2
 8011f0a:	4605      	mov	r5, r0
 8011f0c:	b118      	cbz	r0, 8011f16 <__swbuf_r+0x12>
 8011f0e:	6983      	ldr	r3, [r0, #24]
 8011f10:	b90b      	cbnz	r3, 8011f16 <__swbuf_r+0x12>
 8011f12:	f000 f9d9 	bl	80122c8 <__sinit>
 8011f16:	4b21      	ldr	r3, [pc, #132]	; (8011f9c <__swbuf_r+0x98>)
 8011f18:	429c      	cmp	r4, r3
 8011f1a:	d12b      	bne.n	8011f74 <__swbuf_r+0x70>
 8011f1c:	686c      	ldr	r4, [r5, #4]
 8011f1e:	69a3      	ldr	r3, [r4, #24]
 8011f20:	60a3      	str	r3, [r4, #8]
 8011f22:	89a3      	ldrh	r3, [r4, #12]
 8011f24:	071a      	lsls	r2, r3, #28
 8011f26:	d52f      	bpl.n	8011f88 <__swbuf_r+0x84>
 8011f28:	6923      	ldr	r3, [r4, #16]
 8011f2a:	b36b      	cbz	r3, 8011f88 <__swbuf_r+0x84>
 8011f2c:	6923      	ldr	r3, [r4, #16]
 8011f2e:	6820      	ldr	r0, [r4, #0]
 8011f30:	1ac0      	subs	r0, r0, r3
 8011f32:	6963      	ldr	r3, [r4, #20]
 8011f34:	b2f6      	uxtb	r6, r6
 8011f36:	4283      	cmp	r3, r0
 8011f38:	4637      	mov	r7, r6
 8011f3a:	dc04      	bgt.n	8011f46 <__swbuf_r+0x42>
 8011f3c:	4621      	mov	r1, r4
 8011f3e:	4628      	mov	r0, r5
 8011f40:	f000 f92e 	bl	80121a0 <_fflush_r>
 8011f44:	bb30      	cbnz	r0, 8011f94 <__swbuf_r+0x90>
 8011f46:	68a3      	ldr	r3, [r4, #8]
 8011f48:	3b01      	subs	r3, #1
 8011f4a:	60a3      	str	r3, [r4, #8]
 8011f4c:	6823      	ldr	r3, [r4, #0]
 8011f4e:	1c5a      	adds	r2, r3, #1
 8011f50:	6022      	str	r2, [r4, #0]
 8011f52:	701e      	strb	r6, [r3, #0]
 8011f54:	6963      	ldr	r3, [r4, #20]
 8011f56:	3001      	adds	r0, #1
 8011f58:	4283      	cmp	r3, r0
 8011f5a:	d004      	beq.n	8011f66 <__swbuf_r+0x62>
 8011f5c:	89a3      	ldrh	r3, [r4, #12]
 8011f5e:	07db      	lsls	r3, r3, #31
 8011f60:	d506      	bpl.n	8011f70 <__swbuf_r+0x6c>
 8011f62:	2e0a      	cmp	r6, #10
 8011f64:	d104      	bne.n	8011f70 <__swbuf_r+0x6c>
 8011f66:	4621      	mov	r1, r4
 8011f68:	4628      	mov	r0, r5
 8011f6a:	f000 f919 	bl	80121a0 <_fflush_r>
 8011f6e:	b988      	cbnz	r0, 8011f94 <__swbuf_r+0x90>
 8011f70:	4638      	mov	r0, r7
 8011f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f74:	4b0a      	ldr	r3, [pc, #40]	; (8011fa0 <__swbuf_r+0x9c>)
 8011f76:	429c      	cmp	r4, r3
 8011f78:	d101      	bne.n	8011f7e <__swbuf_r+0x7a>
 8011f7a:	68ac      	ldr	r4, [r5, #8]
 8011f7c:	e7cf      	b.n	8011f1e <__swbuf_r+0x1a>
 8011f7e:	4b09      	ldr	r3, [pc, #36]	; (8011fa4 <__swbuf_r+0xa0>)
 8011f80:	429c      	cmp	r4, r3
 8011f82:	bf08      	it	eq
 8011f84:	68ec      	ldreq	r4, [r5, #12]
 8011f86:	e7ca      	b.n	8011f1e <__swbuf_r+0x1a>
 8011f88:	4621      	mov	r1, r4
 8011f8a:	4628      	mov	r0, r5
 8011f8c:	f000 f80c 	bl	8011fa8 <__swsetup_r>
 8011f90:	2800      	cmp	r0, #0
 8011f92:	d0cb      	beq.n	8011f2c <__swbuf_r+0x28>
 8011f94:	f04f 37ff 	mov.w	r7, #4294967295
 8011f98:	e7ea      	b.n	8011f70 <__swbuf_r+0x6c>
 8011f9a:	bf00      	nop
 8011f9c:	080178c4 	.word	0x080178c4
 8011fa0:	080178e4 	.word	0x080178e4
 8011fa4:	080178a4 	.word	0x080178a4

08011fa8 <__swsetup_r>:
 8011fa8:	4b32      	ldr	r3, [pc, #200]	; (8012074 <__swsetup_r+0xcc>)
 8011faa:	b570      	push	{r4, r5, r6, lr}
 8011fac:	681d      	ldr	r5, [r3, #0]
 8011fae:	4606      	mov	r6, r0
 8011fb0:	460c      	mov	r4, r1
 8011fb2:	b125      	cbz	r5, 8011fbe <__swsetup_r+0x16>
 8011fb4:	69ab      	ldr	r3, [r5, #24]
 8011fb6:	b913      	cbnz	r3, 8011fbe <__swsetup_r+0x16>
 8011fb8:	4628      	mov	r0, r5
 8011fba:	f000 f985 	bl	80122c8 <__sinit>
 8011fbe:	4b2e      	ldr	r3, [pc, #184]	; (8012078 <__swsetup_r+0xd0>)
 8011fc0:	429c      	cmp	r4, r3
 8011fc2:	d10f      	bne.n	8011fe4 <__swsetup_r+0x3c>
 8011fc4:	686c      	ldr	r4, [r5, #4]
 8011fc6:	89a3      	ldrh	r3, [r4, #12]
 8011fc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011fcc:	0719      	lsls	r1, r3, #28
 8011fce:	d42c      	bmi.n	801202a <__swsetup_r+0x82>
 8011fd0:	06dd      	lsls	r5, r3, #27
 8011fd2:	d411      	bmi.n	8011ff8 <__swsetup_r+0x50>
 8011fd4:	2309      	movs	r3, #9
 8011fd6:	6033      	str	r3, [r6, #0]
 8011fd8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011fdc:	81a3      	strh	r3, [r4, #12]
 8011fde:	f04f 30ff 	mov.w	r0, #4294967295
 8011fe2:	e03e      	b.n	8012062 <__swsetup_r+0xba>
 8011fe4:	4b25      	ldr	r3, [pc, #148]	; (801207c <__swsetup_r+0xd4>)
 8011fe6:	429c      	cmp	r4, r3
 8011fe8:	d101      	bne.n	8011fee <__swsetup_r+0x46>
 8011fea:	68ac      	ldr	r4, [r5, #8]
 8011fec:	e7eb      	b.n	8011fc6 <__swsetup_r+0x1e>
 8011fee:	4b24      	ldr	r3, [pc, #144]	; (8012080 <__swsetup_r+0xd8>)
 8011ff0:	429c      	cmp	r4, r3
 8011ff2:	bf08      	it	eq
 8011ff4:	68ec      	ldreq	r4, [r5, #12]
 8011ff6:	e7e6      	b.n	8011fc6 <__swsetup_r+0x1e>
 8011ff8:	0758      	lsls	r0, r3, #29
 8011ffa:	d512      	bpl.n	8012022 <__swsetup_r+0x7a>
 8011ffc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ffe:	b141      	cbz	r1, 8012012 <__swsetup_r+0x6a>
 8012000:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012004:	4299      	cmp	r1, r3
 8012006:	d002      	beq.n	801200e <__swsetup_r+0x66>
 8012008:	4630      	mov	r0, r6
 801200a:	f7ff fb65 	bl	80116d8 <_free_r>
 801200e:	2300      	movs	r3, #0
 8012010:	6363      	str	r3, [r4, #52]	; 0x34
 8012012:	89a3      	ldrh	r3, [r4, #12]
 8012014:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012018:	81a3      	strh	r3, [r4, #12]
 801201a:	2300      	movs	r3, #0
 801201c:	6063      	str	r3, [r4, #4]
 801201e:	6923      	ldr	r3, [r4, #16]
 8012020:	6023      	str	r3, [r4, #0]
 8012022:	89a3      	ldrh	r3, [r4, #12]
 8012024:	f043 0308 	orr.w	r3, r3, #8
 8012028:	81a3      	strh	r3, [r4, #12]
 801202a:	6923      	ldr	r3, [r4, #16]
 801202c:	b94b      	cbnz	r3, 8012042 <__swsetup_r+0x9a>
 801202e:	89a3      	ldrh	r3, [r4, #12]
 8012030:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012034:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012038:	d003      	beq.n	8012042 <__swsetup_r+0x9a>
 801203a:	4621      	mov	r1, r4
 801203c:	4630      	mov	r0, r6
 801203e:	f000 fa07 	bl	8012450 <__smakebuf_r>
 8012042:	89a0      	ldrh	r0, [r4, #12]
 8012044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012048:	f010 0301 	ands.w	r3, r0, #1
 801204c:	d00a      	beq.n	8012064 <__swsetup_r+0xbc>
 801204e:	2300      	movs	r3, #0
 8012050:	60a3      	str	r3, [r4, #8]
 8012052:	6963      	ldr	r3, [r4, #20]
 8012054:	425b      	negs	r3, r3
 8012056:	61a3      	str	r3, [r4, #24]
 8012058:	6923      	ldr	r3, [r4, #16]
 801205a:	b943      	cbnz	r3, 801206e <__swsetup_r+0xc6>
 801205c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012060:	d1ba      	bne.n	8011fd8 <__swsetup_r+0x30>
 8012062:	bd70      	pop	{r4, r5, r6, pc}
 8012064:	0781      	lsls	r1, r0, #30
 8012066:	bf58      	it	pl
 8012068:	6963      	ldrpl	r3, [r4, #20]
 801206a:	60a3      	str	r3, [r4, #8]
 801206c:	e7f4      	b.n	8012058 <__swsetup_r+0xb0>
 801206e:	2000      	movs	r0, #0
 8012070:	e7f7      	b.n	8012062 <__swsetup_r+0xba>
 8012072:	bf00      	nop
 8012074:	200005e8 	.word	0x200005e8
 8012078:	080178c4 	.word	0x080178c4
 801207c:	080178e4 	.word	0x080178e4
 8012080:	080178a4 	.word	0x080178a4

08012084 <abort>:
 8012084:	b508      	push	{r3, lr}
 8012086:	2006      	movs	r0, #6
 8012088:	f000 fa52 	bl	8012530 <raise>
 801208c:	2001      	movs	r0, #1
 801208e:	f7f0 febf 	bl	8002e10 <_exit>
	...

08012094 <__sflush_r>:
 8012094:	898a      	ldrh	r2, [r1, #12]
 8012096:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801209a:	4605      	mov	r5, r0
 801209c:	0710      	lsls	r0, r2, #28
 801209e:	460c      	mov	r4, r1
 80120a0:	d458      	bmi.n	8012154 <__sflush_r+0xc0>
 80120a2:	684b      	ldr	r3, [r1, #4]
 80120a4:	2b00      	cmp	r3, #0
 80120a6:	dc05      	bgt.n	80120b4 <__sflush_r+0x20>
 80120a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80120aa:	2b00      	cmp	r3, #0
 80120ac:	dc02      	bgt.n	80120b4 <__sflush_r+0x20>
 80120ae:	2000      	movs	r0, #0
 80120b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80120b6:	2e00      	cmp	r6, #0
 80120b8:	d0f9      	beq.n	80120ae <__sflush_r+0x1a>
 80120ba:	2300      	movs	r3, #0
 80120bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80120c0:	682f      	ldr	r7, [r5, #0]
 80120c2:	602b      	str	r3, [r5, #0]
 80120c4:	d032      	beq.n	801212c <__sflush_r+0x98>
 80120c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80120c8:	89a3      	ldrh	r3, [r4, #12]
 80120ca:	075a      	lsls	r2, r3, #29
 80120cc:	d505      	bpl.n	80120da <__sflush_r+0x46>
 80120ce:	6863      	ldr	r3, [r4, #4]
 80120d0:	1ac0      	subs	r0, r0, r3
 80120d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80120d4:	b10b      	cbz	r3, 80120da <__sflush_r+0x46>
 80120d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80120d8:	1ac0      	subs	r0, r0, r3
 80120da:	2300      	movs	r3, #0
 80120dc:	4602      	mov	r2, r0
 80120de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80120e0:	6a21      	ldr	r1, [r4, #32]
 80120e2:	4628      	mov	r0, r5
 80120e4:	47b0      	blx	r6
 80120e6:	1c43      	adds	r3, r0, #1
 80120e8:	89a3      	ldrh	r3, [r4, #12]
 80120ea:	d106      	bne.n	80120fa <__sflush_r+0x66>
 80120ec:	6829      	ldr	r1, [r5, #0]
 80120ee:	291d      	cmp	r1, #29
 80120f0:	d82c      	bhi.n	801214c <__sflush_r+0xb8>
 80120f2:	4a2a      	ldr	r2, [pc, #168]	; (801219c <__sflush_r+0x108>)
 80120f4:	40ca      	lsrs	r2, r1
 80120f6:	07d6      	lsls	r6, r2, #31
 80120f8:	d528      	bpl.n	801214c <__sflush_r+0xb8>
 80120fa:	2200      	movs	r2, #0
 80120fc:	6062      	str	r2, [r4, #4]
 80120fe:	04d9      	lsls	r1, r3, #19
 8012100:	6922      	ldr	r2, [r4, #16]
 8012102:	6022      	str	r2, [r4, #0]
 8012104:	d504      	bpl.n	8012110 <__sflush_r+0x7c>
 8012106:	1c42      	adds	r2, r0, #1
 8012108:	d101      	bne.n	801210e <__sflush_r+0x7a>
 801210a:	682b      	ldr	r3, [r5, #0]
 801210c:	b903      	cbnz	r3, 8012110 <__sflush_r+0x7c>
 801210e:	6560      	str	r0, [r4, #84]	; 0x54
 8012110:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012112:	602f      	str	r7, [r5, #0]
 8012114:	2900      	cmp	r1, #0
 8012116:	d0ca      	beq.n	80120ae <__sflush_r+0x1a>
 8012118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801211c:	4299      	cmp	r1, r3
 801211e:	d002      	beq.n	8012126 <__sflush_r+0x92>
 8012120:	4628      	mov	r0, r5
 8012122:	f7ff fad9 	bl	80116d8 <_free_r>
 8012126:	2000      	movs	r0, #0
 8012128:	6360      	str	r0, [r4, #52]	; 0x34
 801212a:	e7c1      	b.n	80120b0 <__sflush_r+0x1c>
 801212c:	6a21      	ldr	r1, [r4, #32]
 801212e:	2301      	movs	r3, #1
 8012130:	4628      	mov	r0, r5
 8012132:	47b0      	blx	r6
 8012134:	1c41      	adds	r1, r0, #1
 8012136:	d1c7      	bne.n	80120c8 <__sflush_r+0x34>
 8012138:	682b      	ldr	r3, [r5, #0]
 801213a:	2b00      	cmp	r3, #0
 801213c:	d0c4      	beq.n	80120c8 <__sflush_r+0x34>
 801213e:	2b1d      	cmp	r3, #29
 8012140:	d001      	beq.n	8012146 <__sflush_r+0xb2>
 8012142:	2b16      	cmp	r3, #22
 8012144:	d101      	bne.n	801214a <__sflush_r+0xb6>
 8012146:	602f      	str	r7, [r5, #0]
 8012148:	e7b1      	b.n	80120ae <__sflush_r+0x1a>
 801214a:	89a3      	ldrh	r3, [r4, #12]
 801214c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012150:	81a3      	strh	r3, [r4, #12]
 8012152:	e7ad      	b.n	80120b0 <__sflush_r+0x1c>
 8012154:	690f      	ldr	r7, [r1, #16]
 8012156:	2f00      	cmp	r7, #0
 8012158:	d0a9      	beq.n	80120ae <__sflush_r+0x1a>
 801215a:	0793      	lsls	r3, r2, #30
 801215c:	680e      	ldr	r6, [r1, #0]
 801215e:	bf08      	it	eq
 8012160:	694b      	ldreq	r3, [r1, #20]
 8012162:	600f      	str	r7, [r1, #0]
 8012164:	bf18      	it	ne
 8012166:	2300      	movne	r3, #0
 8012168:	eba6 0807 	sub.w	r8, r6, r7
 801216c:	608b      	str	r3, [r1, #8]
 801216e:	f1b8 0f00 	cmp.w	r8, #0
 8012172:	dd9c      	ble.n	80120ae <__sflush_r+0x1a>
 8012174:	6a21      	ldr	r1, [r4, #32]
 8012176:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012178:	4643      	mov	r3, r8
 801217a:	463a      	mov	r2, r7
 801217c:	4628      	mov	r0, r5
 801217e:	47b0      	blx	r6
 8012180:	2800      	cmp	r0, #0
 8012182:	dc06      	bgt.n	8012192 <__sflush_r+0xfe>
 8012184:	89a3      	ldrh	r3, [r4, #12]
 8012186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801218a:	81a3      	strh	r3, [r4, #12]
 801218c:	f04f 30ff 	mov.w	r0, #4294967295
 8012190:	e78e      	b.n	80120b0 <__sflush_r+0x1c>
 8012192:	4407      	add	r7, r0
 8012194:	eba8 0800 	sub.w	r8, r8, r0
 8012198:	e7e9      	b.n	801216e <__sflush_r+0xda>
 801219a:	bf00      	nop
 801219c:	20400001 	.word	0x20400001

080121a0 <_fflush_r>:
 80121a0:	b538      	push	{r3, r4, r5, lr}
 80121a2:	690b      	ldr	r3, [r1, #16]
 80121a4:	4605      	mov	r5, r0
 80121a6:	460c      	mov	r4, r1
 80121a8:	b913      	cbnz	r3, 80121b0 <_fflush_r+0x10>
 80121aa:	2500      	movs	r5, #0
 80121ac:	4628      	mov	r0, r5
 80121ae:	bd38      	pop	{r3, r4, r5, pc}
 80121b0:	b118      	cbz	r0, 80121ba <_fflush_r+0x1a>
 80121b2:	6983      	ldr	r3, [r0, #24]
 80121b4:	b90b      	cbnz	r3, 80121ba <_fflush_r+0x1a>
 80121b6:	f000 f887 	bl	80122c8 <__sinit>
 80121ba:	4b14      	ldr	r3, [pc, #80]	; (801220c <_fflush_r+0x6c>)
 80121bc:	429c      	cmp	r4, r3
 80121be:	d11b      	bne.n	80121f8 <_fflush_r+0x58>
 80121c0:	686c      	ldr	r4, [r5, #4]
 80121c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d0ef      	beq.n	80121aa <_fflush_r+0xa>
 80121ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80121cc:	07d0      	lsls	r0, r2, #31
 80121ce:	d404      	bmi.n	80121da <_fflush_r+0x3a>
 80121d0:	0599      	lsls	r1, r3, #22
 80121d2:	d402      	bmi.n	80121da <_fflush_r+0x3a>
 80121d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121d6:	f000 f915 	bl	8012404 <__retarget_lock_acquire_recursive>
 80121da:	4628      	mov	r0, r5
 80121dc:	4621      	mov	r1, r4
 80121de:	f7ff ff59 	bl	8012094 <__sflush_r>
 80121e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80121e4:	07da      	lsls	r2, r3, #31
 80121e6:	4605      	mov	r5, r0
 80121e8:	d4e0      	bmi.n	80121ac <_fflush_r+0xc>
 80121ea:	89a3      	ldrh	r3, [r4, #12]
 80121ec:	059b      	lsls	r3, r3, #22
 80121ee:	d4dd      	bmi.n	80121ac <_fflush_r+0xc>
 80121f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80121f2:	f000 f908 	bl	8012406 <__retarget_lock_release_recursive>
 80121f6:	e7d9      	b.n	80121ac <_fflush_r+0xc>
 80121f8:	4b05      	ldr	r3, [pc, #20]	; (8012210 <_fflush_r+0x70>)
 80121fa:	429c      	cmp	r4, r3
 80121fc:	d101      	bne.n	8012202 <_fflush_r+0x62>
 80121fe:	68ac      	ldr	r4, [r5, #8]
 8012200:	e7df      	b.n	80121c2 <_fflush_r+0x22>
 8012202:	4b04      	ldr	r3, [pc, #16]	; (8012214 <_fflush_r+0x74>)
 8012204:	429c      	cmp	r4, r3
 8012206:	bf08      	it	eq
 8012208:	68ec      	ldreq	r4, [r5, #12]
 801220a:	e7da      	b.n	80121c2 <_fflush_r+0x22>
 801220c:	080178c4 	.word	0x080178c4
 8012210:	080178e4 	.word	0x080178e4
 8012214:	080178a4 	.word	0x080178a4

08012218 <std>:
 8012218:	2300      	movs	r3, #0
 801221a:	b510      	push	{r4, lr}
 801221c:	4604      	mov	r4, r0
 801221e:	e9c0 3300 	strd	r3, r3, [r0]
 8012222:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012226:	6083      	str	r3, [r0, #8]
 8012228:	8181      	strh	r1, [r0, #12]
 801222a:	6643      	str	r3, [r0, #100]	; 0x64
 801222c:	81c2      	strh	r2, [r0, #14]
 801222e:	6183      	str	r3, [r0, #24]
 8012230:	4619      	mov	r1, r3
 8012232:	2208      	movs	r2, #8
 8012234:	305c      	adds	r0, #92	; 0x5c
 8012236:	f7fb fe23 	bl	800de80 <memset>
 801223a:	4b05      	ldr	r3, [pc, #20]	; (8012250 <std+0x38>)
 801223c:	6263      	str	r3, [r4, #36]	; 0x24
 801223e:	4b05      	ldr	r3, [pc, #20]	; (8012254 <std+0x3c>)
 8012240:	62a3      	str	r3, [r4, #40]	; 0x28
 8012242:	4b05      	ldr	r3, [pc, #20]	; (8012258 <std+0x40>)
 8012244:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012246:	4b05      	ldr	r3, [pc, #20]	; (801225c <std+0x44>)
 8012248:	6224      	str	r4, [r4, #32]
 801224a:	6323      	str	r3, [r4, #48]	; 0x30
 801224c:	bd10      	pop	{r4, pc}
 801224e:	bf00      	nop
 8012250:	08012569 	.word	0x08012569
 8012254:	0801258b 	.word	0x0801258b
 8012258:	080125c3 	.word	0x080125c3
 801225c:	080125e7 	.word	0x080125e7

08012260 <_cleanup_r>:
 8012260:	4901      	ldr	r1, [pc, #4]	; (8012268 <_cleanup_r+0x8>)
 8012262:	f000 b8af 	b.w	80123c4 <_fwalk_reent>
 8012266:	bf00      	nop
 8012268:	080121a1 	.word	0x080121a1

0801226c <__sfmoreglue>:
 801226c:	b570      	push	{r4, r5, r6, lr}
 801226e:	1e4a      	subs	r2, r1, #1
 8012270:	2568      	movs	r5, #104	; 0x68
 8012272:	4355      	muls	r5, r2
 8012274:	460e      	mov	r6, r1
 8012276:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801227a:	f7ff fa7d 	bl	8011778 <_malloc_r>
 801227e:	4604      	mov	r4, r0
 8012280:	b140      	cbz	r0, 8012294 <__sfmoreglue+0x28>
 8012282:	2100      	movs	r1, #0
 8012284:	e9c0 1600 	strd	r1, r6, [r0]
 8012288:	300c      	adds	r0, #12
 801228a:	60a0      	str	r0, [r4, #8]
 801228c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012290:	f7fb fdf6 	bl	800de80 <memset>
 8012294:	4620      	mov	r0, r4
 8012296:	bd70      	pop	{r4, r5, r6, pc}

08012298 <__sfp_lock_acquire>:
 8012298:	4801      	ldr	r0, [pc, #4]	; (80122a0 <__sfp_lock_acquire+0x8>)
 801229a:	f000 b8b3 	b.w	8012404 <__retarget_lock_acquire_recursive>
 801229e:	bf00      	nop
 80122a0:	20003cc8 	.word	0x20003cc8

080122a4 <__sfp_lock_release>:
 80122a4:	4801      	ldr	r0, [pc, #4]	; (80122ac <__sfp_lock_release+0x8>)
 80122a6:	f000 b8ae 	b.w	8012406 <__retarget_lock_release_recursive>
 80122aa:	bf00      	nop
 80122ac:	20003cc8 	.word	0x20003cc8

080122b0 <__sinit_lock_acquire>:
 80122b0:	4801      	ldr	r0, [pc, #4]	; (80122b8 <__sinit_lock_acquire+0x8>)
 80122b2:	f000 b8a7 	b.w	8012404 <__retarget_lock_acquire_recursive>
 80122b6:	bf00      	nop
 80122b8:	20003cc3 	.word	0x20003cc3

080122bc <__sinit_lock_release>:
 80122bc:	4801      	ldr	r0, [pc, #4]	; (80122c4 <__sinit_lock_release+0x8>)
 80122be:	f000 b8a2 	b.w	8012406 <__retarget_lock_release_recursive>
 80122c2:	bf00      	nop
 80122c4:	20003cc3 	.word	0x20003cc3

080122c8 <__sinit>:
 80122c8:	b510      	push	{r4, lr}
 80122ca:	4604      	mov	r4, r0
 80122cc:	f7ff fff0 	bl	80122b0 <__sinit_lock_acquire>
 80122d0:	69a3      	ldr	r3, [r4, #24]
 80122d2:	b11b      	cbz	r3, 80122dc <__sinit+0x14>
 80122d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80122d8:	f7ff bff0 	b.w	80122bc <__sinit_lock_release>
 80122dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80122e0:	6523      	str	r3, [r4, #80]	; 0x50
 80122e2:	4b13      	ldr	r3, [pc, #76]	; (8012330 <__sinit+0x68>)
 80122e4:	4a13      	ldr	r2, [pc, #76]	; (8012334 <__sinit+0x6c>)
 80122e6:	681b      	ldr	r3, [r3, #0]
 80122e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80122ea:	42a3      	cmp	r3, r4
 80122ec:	bf04      	itt	eq
 80122ee:	2301      	moveq	r3, #1
 80122f0:	61a3      	streq	r3, [r4, #24]
 80122f2:	4620      	mov	r0, r4
 80122f4:	f000 f820 	bl	8012338 <__sfp>
 80122f8:	6060      	str	r0, [r4, #4]
 80122fa:	4620      	mov	r0, r4
 80122fc:	f000 f81c 	bl	8012338 <__sfp>
 8012300:	60a0      	str	r0, [r4, #8]
 8012302:	4620      	mov	r0, r4
 8012304:	f000 f818 	bl	8012338 <__sfp>
 8012308:	2200      	movs	r2, #0
 801230a:	60e0      	str	r0, [r4, #12]
 801230c:	2104      	movs	r1, #4
 801230e:	6860      	ldr	r0, [r4, #4]
 8012310:	f7ff ff82 	bl	8012218 <std>
 8012314:	68a0      	ldr	r0, [r4, #8]
 8012316:	2201      	movs	r2, #1
 8012318:	2109      	movs	r1, #9
 801231a:	f7ff ff7d 	bl	8012218 <std>
 801231e:	68e0      	ldr	r0, [r4, #12]
 8012320:	2202      	movs	r2, #2
 8012322:	2112      	movs	r1, #18
 8012324:	f7ff ff78 	bl	8012218 <std>
 8012328:	2301      	movs	r3, #1
 801232a:	61a3      	str	r3, [r4, #24]
 801232c:	e7d2      	b.n	80122d4 <__sinit+0xc>
 801232e:	bf00      	nop
 8012330:	08017450 	.word	0x08017450
 8012334:	08012261 	.word	0x08012261

08012338 <__sfp>:
 8012338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801233a:	4607      	mov	r7, r0
 801233c:	f7ff ffac 	bl	8012298 <__sfp_lock_acquire>
 8012340:	4b1e      	ldr	r3, [pc, #120]	; (80123bc <__sfp+0x84>)
 8012342:	681e      	ldr	r6, [r3, #0]
 8012344:	69b3      	ldr	r3, [r6, #24]
 8012346:	b913      	cbnz	r3, 801234e <__sfp+0x16>
 8012348:	4630      	mov	r0, r6
 801234a:	f7ff ffbd 	bl	80122c8 <__sinit>
 801234e:	3648      	adds	r6, #72	; 0x48
 8012350:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012354:	3b01      	subs	r3, #1
 8012356:	d503      	bpl.n	8012360 <__sfp+0x28>
 8012358:	6833      	ldr	r3, [r6, #0]
 801235a:	b30b      	cbz	r3, 80123a0 <__sfp+0x68>
 801235c:	6836      	ldr	r6, [r6, #0]
 801235e:	e7f7      	b.n	8012350 <__sfp+0x18>
 8012360:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012364:	b9d5      	cbnz	r5, 801239c <__sfp+0x64>
 8012366:	4b16      	ldr	r3, [pc, #88]	; (80123c0 <__sfp+0x88>)
 8012368:	60e3      	str	r3, [r4, #12]
 801236a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801236e:	6665      	str	r5, [r4, #100]	; 0x64
 8012370:	f000 f847 	bl	8012402 <__retarget_lock_init_recursive>
 8012374:	f7ff ff96 	bl	80122a4 <__sfp_lock_release>
 8012378:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801237c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012380:	6025      	str	r5, [r4, #0]
 8012382:	61a5      	str	r5, [r4, #24]
 8012384:	2208      	movs	r2, #8
 8012386:	4629      	mov	r1, r5
 8012388:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801238c:	f7fb fd78 	bl	800de80 <memset>
 8012390:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012394:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012398:	4620      	mov	r0, r4
 801239a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801239c:	3468      	adds	r4, #104	; 0x68
 801239e:	e7d9      	b.n	8012354 <__sfp+0x1c>
 80123a0:	2104      	movs	r1, #4
 80123a2:	4638      	mov	r0, r7
 80123a4:	f7ff ff62 	bl	801226c <__sfmoreglue>
 80123a8:	4604      	mov	r4, r0
 80123aa:	6030      	str	r0, [r6, #0]
 80123ac:	2800      	cmp	r0, #0
 80123ae:	d1d5      	bne.n	801235c <__sfp+0x24>
 80123b0:	f7ff ff78 	bl	80122a4 <__sfp_lock_release>
 80123b4:	230c      	movs	r3, #12
 80123b6:	603b      	str	r3, [r7, #0]
 80123b8:	e7ee      	b.n	8012398 <__sfp+0x60>
 80123ba:	bf00      	nop
 80123bc:	08017450 	.word	0x08017450
 80123c0:	ffff0001 	.word	0xffff0001

080123c4 <_fwalk_reent>:
 80123c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123c8:	4606      	mov	r6, r0
 80123ca:	4688      	mov	r8, r1
 80123cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80123d0:	2700      	movs	r7, #0
 80123d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80123d6:	f1b9 0901 	subs.w	r9, r9, #1
 80123da:	d505      	bpl.n	80123e8 <_fwalk_reent+0x24>
 80123dc:	6824      	ldr	r4, [r4, #0]
 80123de:	2c00      	cmp	r4, #0
 80123e0:	d1f7      	bne.n	80123d2 <_fwalk_reent+0xe>
 80123e2:	4638      	mov	r0, r7
 80123e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123e8:	89ab      	ldrh	r3, [r5, #12]
 80123ea:	2b01      	cmp	r3, #1
 80123ec:	d907      	bls.n	80123fe <_fwalk_reent+0x3a>
 80123ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80123f2:	3301      	adds	r3, #1
 80123f4:	d003      	beq.n	80123fe <_fwalk_reent+0x3a>
 80123f6:	4629      	mov	r1, r5
 80123f8:	4630      	mov	r0, r6
 80123fa:	47c0      	blx	r8
 80123fc:	4307      	orrs	r7, r0
 80123fe:	3568      	adds	r5, #104	; 0x68
 8012400:	e7e9      	b.n	80123d6 <_fwalk_reent+0x12>

08012402 <__retarget_lock_init_recursive>:
 8012402:	4770      	bx	lr

08012404 <__retarget_lock_acquire_recursive>:
 8012404:	4770      	bx	lr

08012406 <__retarget_lock_release_recursive>:
 8012406:	4770      	bx	lr

08012408 <__swhatbuf_r>:
 8012408:	b570      	push	{r4, r5, r6, lr}
 801240a:	460e      	mov	r6, r1
 801240c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012410:	2900      	cmp	r1, #0
 8012412:	b096      	sub	sp, #88	; 0x58
 8012414:	4614      	mov	r4, r2
 8012416:	461d      	mov	r5, r3
 8012418:	da07      	bge.n	801242a <__swhatbuf_r+0x22>
 801241a:	2300      	movs	r3, #0
 801241c:	602b      	str	r3, [r5, #0]
 801241e:	89b3      	ldrh	r3, [r6, #12]
 8012420:	061a      	lsls	r2, r3, #24
 8012422:	d410      	bmi.n	8012446 <__swhatbuf_r+0x3e>
 8012424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012428:	e00e      	b.n	8012448 <__swhatbuf_r+0x40>
 801242a:	466a      	mov	r2, sp
 801242c:	f000 f902 	bl	8012634 <_fstat_r>
 8012430:	2800      	cmp	r0, #0
 8012432:	dbf2      	blt.n	801241a <__swhatbuf_r+0x12>
 8012434:	9a01      	ldr	r2, [sp, #4]
 8012436:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801243a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801243e:	425a      	negs	r2, r3
 8012440:	415a      	adcs	r2, r3
 8012442:	602a      	str	r2, [r5, #0]
 8012444:	e7ee      	b.n	8012424 <__swhatbuf_r+0x1c>
 8012446:	2340      	movs	r3, #64	; 0x40
 8012448:	2000      	movs	r0, #0
 801244a:	6023      	str	r3, [r4, #0]
 801244c:	b016      	add	sp, #88	; 0x58
 801244e:	bd70      	pop	{r4, r5, r6, pc}

08012450 <__smakebuf_r>:
 8012450:	898b      	ldrh	r3, [r1, #12]
 8012452:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012454:	079d      	lsls	r5, r3, #30
 8012456:	4606      	mov	r6, r0
 8012458:	460c      	mov	r4, r1
 801245a:	d507      	bpl.n	801246c <__smakebuf_r+0x1c>
 801245c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012460:	6023      	str	r3, [r4, #0]
 8012462:	6123      	str	r3, [r4, #16]
 8012464:	2301      	movs	r3, #1
 8012466:	6163      	str	r3, [r4, #20]
 8012468:	b002      	add	sp, #8
 801246a:	bd70      	pop	{r4, r5, r6, pc}
 801246c:	ab01      	add	r3, sp, #4
 801246e:	466a      	mov	r2, sp
 8012470:	f7ff ffca 	bl	8012408 <__swhatbuf_r>
 8012474:	9900      	ldr	r1, [sp, #0]
 8012476:	4605      	mov	r5, r0
 8012478:	4630      	mov	r0, r6
 801247a:	f7ff f97d 	bl	8011778 <_malloc_r>
 801247e:	b948      	cbnz	r0, 8012494 <__smakebuf_r+0x44>
 8012480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012484:	059a      	lsls	r2, r3, #22
 8012486:	d4ef      	bmi.n	8012468 <__smakebuf_r+0x18>
 8012488:	f023 0303 	bic.w	r3, r3, #3
 801248c:	f043 0302 	orr.w	r3, r3, #2
 8012490:	81a3      	strh	r3, [r4, #12]
 8012492:	e7e3      	b.n	801245c <__smakebuf_r+0xc>
 8012494:	4b0d      	ldr	r3, [pc, #52]	; (80124cc <__smakebuf_r+0x7c>)
 8012496:	62b3      	str	r3, [r6, #40]	; 0x28
 8012498:	89a3      	ldrh	r3, [r4, #12]
 801249a:	6020      	str	r0, [r4, #0]
 801249c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124a0:	81a3      	strh	r3, [r4, #12]
 80124a2:	9b00      	ldr	r3, [sp, #0]
 80124a4:	6163      	str	r3, [r4, #20]
 80124a6:	9b01      	ldr	r3, [sp, #4]
 80124a8:	6120      	str	r0, [r4, #16]
 80124aa:	b15b      	cbz	r3, 80124c4 <__smakebuf_r+0x74>
 80124ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80124b0:	4630      	mov	r0, r6
 80124b2:	f000 f8d1 	bl	8012658 <_isatty_r>
 80124b6:	b128      	cbz	r0, 80124c4 <__smakebuf_r+0x74>
 80124b8:	89a3      	ldrh	r3, [r4, #12]
 80124ba:	f023 0303 	bic.w	r3, r3, #3
 80124be:	f043 0301 	orr.w	r3, r3, #1
 80124c2:	81a3      	strh	r3, [r4, #12]
 80124c4:	89a0      	ldrh	r0, [r4, #12]
 80124c6:	4305      	orrs	r5, r0
 80124c8:	81a5      	strh	r5, [r4, #12]
 80124ca:	e7cd      	b.n	8012468 <__smakebuf_r+0x18>
 80124cc:	08012261 	.word	0x08012261

080124d0 <_malloc_usable_size_r>:
 80124d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80124d4:	1f18      	subs	r0, r3, #4
 80124d6:	2b00      	cmp	r3, #0
 80124d8:	bfbc      	itt	lt
 80124da:	580b      	ldrlt	r3, [r1, r0]
 80124dc:	18c0      	addlt	r0, r0, r3
 80124de:	4770      	bx	lr

080124e0 <_raise_r>:
 80124e0:	291f      	cmp	r1, #31
 80124e2:	b538      	push	{r3, r4, r5, lr}
 80124e4:	4604      	mov	r4, r0
 80124e6:	460d      	mov	r5, r1
 80124e8:	d904      	bls.n	80124f4 <_raise_r+0x14>
 80124ea:	2316      	movs	r3, #22
 80124ec:	6003      	str	r3, [r0, #0]
 80124ee:	f04f 30ff 	mov.w	r0, #4294967295
 80124f2:	bd38      	pop	{r3, r4, r5, pc}
 80124f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80124f6:	b112      	cbz	r2, 80124fe <_raise_r+0x1e>
 80124f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80124fc:	b94b      	cbnz	r3, 8012512 <_raise_r+0x32>
 80124fe:	4620      	mov	r0, r4
 8012500:	f000 f830 	bl	8012564 <_getpid_r>
 8012504:	462a      	mov	r2, r5
 8012506:	4601      	mov	r1, r0
 8012508:	4620      	mov	r0, r4
 801250a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801250e:	f000 b817 	b.w	8012540 <_kill_r>
 8012512:	2b01      	cmp	r3, #1
 8012514:	d00a      	beq.n	801252c <_raise_r+0x4c>
 8012516:	1c59      	adds	r1, r3, #1
 8012518:	d103      	bne.n	8012522 <_raise_r+0x42>
 801251a:	2316      	movs	r3, #22
 801251c:	6003      	str	r3, [r0, #0]
 801251e:	2001      	movs	r0, #1
 8012520:	e7e7      	b.n	80124f2 <_raise_r+0x12>
 8012522:	2400      	movs	r4, #0
 8012524:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012528:	4628      	mov	r0, r5
 801252a:	4798      	blx	r3
 801252c:	2000      	movs	r0, #0
 801252e:	e7e0      	b.n	80124f2 <_raise_r+0x12>

08012530 <raise>:
 8012530:	4b02      	ldr	r3, [pc, #8]	; (801253c <raise+0xc>)
 8012532:	4601      	mov	r1, r0
 8012534:	6818      	ldr	r0, [r3, #0]
 8012536:	f7ff bfd3 	b.w	80124e0 <_raise_r>
 801253a:	bf00      	nop
 801253c:	200005e8 	.word	0x200005e8

08012540 <_kill_r>:
 8012540:	b538      	push	{r3, r4, r5, lr}
 8012542:	4d07      	ldr	r5, [pc, #28]	; (8012560 <_kill_r+0x20>)
 8012544:	2300      	movs	r3, #0
 8012546:	4604      	mov	r4, r0
 8012548:	4608      	mov	r0, r1
 801254a:	4611      	mov	r1, r2
 801254c:	602b      	str	r3, [r5, #0]
 801254e:	f7f0 fc4f 	bl	8002df0 <_kill>
 8012552:	1c43      	adds	r3, r0, #1
 8012554:	d102      	bne.n	801255c <_kill_r+0x1c>
 8012556:	682b      	ldr	r3, [r5, #0]
 8012558:	b103      	cbz	r3, 801255c <_kill_r+0x1c>
 801255a:	6023      	str	r3, [r4, #0]
 801255c:	bd38      	pop	{r3, r4, r5, pc}
 801255e:	bf00      	nop
 8012560:	20003cbc 	.word	0x20003cbc

08012564 <_getpid_r>:
 8012564:	f7f0 bc3c 	b.w	8002de0 <_getpid>

08012568 <__sread>:
 8012568:	b510      	push	{r4, lr}
 801256a:	460c      	mov	r4, r1
 801256c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012570:	f000 f894 	bl	801269c <_read_r>
 8012574:	2800      	cmp	r0, #0
 8012576:	bfab      	itete	ge
 8012578:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801257a:	89a3      	ldrhlt	r3, [r4, #12]
 801257c:	181b      	addge	r3, r3, r0
 801257e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012582:	bfac      	ite	ge
 8012584:	6563      	strge	r3, [r4, #84]	; 0x54
 8012586:	81a3      	strhlt	r3, [r4, #12]
 8012588:	bd10      	pop	{r4, pc}

0801258a <__swrite>:
 801258a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801258e:	461f      	mov	r7, r3
 8012590:	898b      	ldrh	r3, [r1, #12]
 8012592:	05db      	lsls	r3, r3, #23
 8012594:	4605      	mov	r5, r0
 8012596:	460c      	mov	r4, r1
 8012598:	4616      	mov	r6, r2
 801259a:	d505      	bpl.n	80125a8 <__swrite+0x1e>
 801259c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125a0:	2302      	movs	r3, #2
 80125a2:	2200      	movs	r2, #0
 80125a4:	f000 f868 	bl	8012678 <_lseek_r>
 80125a8:	89a3      	ldrh	r3, [r4, #12]
 80125aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80125ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80125b2:	81a3      	strh	r3, [r4, #12]
 80125b4:	4632      	mov	r2, r6
 80125b6:	463b      	mov	r3, r7
 80125b8:	4628      	mov	r0, r5
 80125ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80125be:	f000 b817 	b.w	80125f0 <_write_r>

080125c2 <__sseek>:
 80125c2:	b510      	push	{r4, lr}
 80125c4:	460c      	mov	r4, r1
 80125c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125ca:	f000 f855 	bl	8012678 <_lseek_r>
 80125ce:	1c43      	adds	r3, r0, #1
 80125d0:	89a3      	ldrh	r3, [r4, #12]
 80125d2:	bf15      	itete	ne
 80125d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80125d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80125da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80125de:	81a3      	strheq	r3, [r4, #12]
 80125e0:	bf18      	it	ne
 80125e2:	81a3      	strhne	r3, [r4, #12]
 80125e4:	bd10      	pop	{r4, pc}

080125e6 <__sclose>:
 80125e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80125ea:	f000 b813 	b.w	8012614 <_close_r>
	...

080125f0 <_write_r>:
 80125f0:	b538      	push	{r3, r4, r5, lr}
 80125f2:	4d07      	ldr	r5, [pc, #28]	; (8012610 <_write_r+0x20>)
 80125f4:	4604      	mov	r4, r0
 80125f6:	4608      	mov	r0, r1
 80125f8:	4611      	mov	r1, r2
 80125fa:	2200      	movs	r2, #0
 80125fc:	602a      	str	r2, [r5, #0]
 80125fe:	461a      	mov	r2, r3
 8012600:	f7f0 fc2d 	bl	8002e5e <_write>
 8012604:	1c43      	adds	r3, r0, #1
 8012606:	d102      	bne.n	801260e <_write_r+0x1e>
 8012608:	682b      	ldr	r3, [r5, #0]
 801260a:	b103      	cbz	r3, 801260e <_write_r+0x1e>
 801260c:	6023      	str	r3, [r4, #0]
 801260e:	bd38      	pop	{r3, r4, r5, pc}
 8012610:	20003cbc 	.word	0x20003cbc

08012614 <_close_r>:
 8012614:	b538      	push	{r3, r4, r5, lr}
 8012616:	4d06      	ldr	r5, [pc, #24]	; (8012630 <_close_r+0x1c>)
 8012618:	2300      	movs	r3, #0
 801261a:	4604      	mov	r4, r0
 801261c:	4608      	mov	r0, r1
 801261e:	602b      	str	r3, [r5, #0]
 8012620:	f7f0 fc39 	bl	8002e96 <_close>
 8012624:	1c43      	adds	r3, r0, #1
 8012626:	d102      	bne.n	801262e <_close_r+0x1a>
 8012628:	682b      	ldr	r3, [r5, #0]
 801262a:	b103      	cbz	r3, 801262e <_close_r+0x1a>
 801262c:	6023      	str	r3, [r4, #0]
 801262e:	bd38      	pop	{r3, r4, r5, pc}
 8012630:	20003cbc 	.word	0x20003cbc

08012634 <_fstat_r>:
 8012634:	b538      	push	{r3, r4, r5, lr}
 8012636:	4d07      	ldr	r5, [pc, #28]	; (8012654 <_fstat_r+0x20>)
 8012638:	2300      	movs	r3, #0
 801263a:	4604      	mov	r4, r0
 801263c:	4608      	mov	r0, r1
 801263e:	4611      	mov	r1, r2
 8012640:	602b      	str	r3, [r5, #0]
 8012642:	f7f0 fc34 	bl	8002eae <_fstat>
 8012646:	1c43      	adds	r3, r0, #1
 8012648:	d102      	bne.n	8012650 <_fstat_r+0x1c>
 801264a:	682b      	ldr	r3, [r5, #0]
 801264c:	b103      	cbz	r3, 8012650 <_fstat_r+0x1c>
 801264e:	6023      	str	r3, [r4, #0]
 8012650:	bd38      	pop	{r3, r4, r5, pc}
 8012652:	bf00      	nop
 8012654:	20003cbc 	.word	0x20003cbc

08012658 <_isatty_r>:
 8012658:	b538      	push	{r3, r4, r5, lr}
 801265a:	4d06      	ldr	r5, [pc, #24]	; (8012674 <_isatty_r+0x1c>)
 801265c:	2300      	movs	r3, #0
 801265e:	4604      	mov	r4, r0
 8012660:	4608      	mov	r0, r1
 8012662:	602b      	str	r3, [r5, #0]
 8012664:	f7f0 fc33 	bl	8002ece <_isatty>
 8012668:	1c43      	adds	r3, r0, #1
 801266a:	d102      	bne.n	8012672 <_isatty_r+0x1a>
 801266c:	682b      	ldr	r3, [r5, #0]
 801266e:	b103      	cbz	r3, 8012672 <_isatty_r+0x1a>
 8012670:	6023      	str	r3, [r4, #0]
 8012672:	bd38      	pop	{r3, r4, r5, pc}
 8012674:	20003cbc 	.word	0x20003cbc

08012678 <_lseek_r>:
 8012678:	b538      	push	{r3, r4, r5, lr}
 801267a:	4d07      	ldr	r5, [pc, #28]	; (8012698 <_lseek_r+0x20>)
 801267c:	4604      	mov	r4, r0
 801267e:	4608      	mov	r0, r1
 8012680:	4611      	mov	r1, r2
 8012682:	2200      	movs	r2, #0
 8012684:	602a      	str	r2, [r5, #0]
 8012686:	461a      	mov	r2, r3
 8012688:	f7f0 fc2c 	bl	8002ee4 <_lseek>
 801268c:	1c43      	adds	r3, r0, #1
 801268e:	d102      	bne.n	8012696 <_lseek_r+0x1e>
 8012690:	682b      	ldr	r3, [r5, #0]
 8012692:	b103      	cbz	r3, 8012696 <_lseek_r+0x1e>
 8012694:	6023      	str	r3, [r4, #0]
 8012696:	bd38      	pop	{r3, r4, r5, pc}
 8012698:	20003cbc 	.word	0x20003cbc

0801269c <_read_r>:
 801269c:	b538      	push	{r3, r4, r5, lr}
 801269e:	4d07      	ldr	r5, [pc, #28]	; (80126bc <_read_r+0x20>)
 80126a0:	4604      	mov	r4, r0
 80126a2:	4608      	mov	r0, r1
 80126a4:	4611      	mov	r1, r2
 80126a6:	2200      	movs	r2, #0
 80126a8:	602a      	str	r2, [r5, #0]
 80126aa:	461a      	mov	r2, r3
 80126ac:	f7f0 fbba 	bl	8002e24 <_read>
 80126b0:	1c43      	adds	r3, r0, #1
 80126b2:	d102      	bne.n	80126ba <_read_r+0x1e>
 80126b4:	682b      	ldr	r3, [r5, #0]
 80126b6:	b103      	cbz	r3, 80126ba <_read_r+0x1e>
 80126b8:	6023      	str	r3, [r4, #0]
 80126ba:	bd38      	pop	{r3, r4, r5, pc}
 80126bc:	20003cbc 	.word	0x20003cbc

080126c0 <atan>:
 80126c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126c4:	ec55 4b10 	vmov	r4, r5, d0
 80126c8:	4bc3      	ldr	r3, [pc, #780]	; (80129d8 <atan+0x318>)
 80126ca:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80126ce:	429e      	cmp	r6, r3
 80126d0:	46ab      	mov	fp, r5
 80126d2:	dd18      	ble.n	8012706 <atan+0x46>
 80126d4:	4bc1      	ldr	r3, [pc, #772]	; (80129dc <atan+0x31c>)
 80126d6:	429e      	cmp	r6, r3
 80126d8:	dc01      	bgt.n	80126de <atan+0x1e>
 80126da:	d109      	bne.n	80126f0 <atan+0x30>
 80126dc:	b144      	cbz	r4, 80126f0 <atan+0x30>
 80126de:	4622      	mov	r2, r4
 80126e0:	462b      	mov	r3, r5
 80126e2:	4620      	mov	r0, r4
 80126e4:	4629      	mov	r1, r5
 80126e6:	f7ed fdd1 	bl	800028c <__adddf3>
 80126ea:	4604      	mov	r4, r0
 80126ec:	460d      	mov	r5, r1
 80126ee:	e006      	b.n	80126fe <atan+0x3e>
 80126f0:	f1bb 0f00 	cmp.w	fp, #0
 80126f4:	f300 8131 	bgt.w	801295a <atan+0x29a>
 80126f8:	a59b      	add	r5, pc, #620	; (adr r5, 8012968 <atan+0x2a8>)
 80126fa:	e9d5 4500 	ldrd	r4, r5, [r5]
 80126fe:	ec45 4b10 	vmov	d0, r4, r5
 8012702:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012706:	4bb6      	ldr	r3, [pc, #728]	; (80129e0 <atan+0x320>)
 8012708:	429e      	cmp	r6, r3
 801270a:	dc14      	bgt.n	8012736 <atan+0x76>
 801270c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8012710:	429e      	cmp	r6, r3
 8012712:	dc0d      	bgt.n	8012730 <atan+0x70>
 8012714:	a396      	add	r3, pc, #600	; (adr r3, 8012970 <atan+0x2b0>)
 8012716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801271a:	ee10 0a10 	vmov	r0, s0
 801271e:	4629      	mov	r1, r5
 8012720:	f7ed fdb4 	bl	800028c <__adddf3>
 8012724:	4baf      	ldr	r3, [pc, #700]	; (80129e4 <atan+0x324>)
 8012726:	2200      	movs	r2, #0
 8012728:	f7ee f9f6 	bl	8000b18 <__aeabi_dcmpgt>
 801272c:	2800      	cmp	r0, #0
 801272e:	d1e6      	bne.n	80126fe <atan+0x3e>
 8012730:	f04f 3aff 	mov.w	sl, #4294967295
 8012734:	e02b      	b.n	801278e <atan+0xce>
 8012736:	f000 f963 	bl	8012a00 <fabs>
 801273a:	4bab      	ldr	r3, [pc, #684]	; (80129e8 <atan+0x328>)
 801273c:	429e      	cmp	r6, r3
 801273e:	ec55 4b10 	vmov	r4, r5, d0
 8012742:	f300 80bf 	bgt.w	80128c4 <atan+0x204>
 8012746:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801274a:	429e      	cmp	r6, r3
 801274c:	f300 80a0 	bgt.w	8012890 <atan+0x1d0>
 8012750:	ee10 2a10 	vmov	r2, s0
 8012754:	ee10 0a10 	vmov	r0, s0
 8012758:	462b      	mov	r3, r5
 801275a:	4629      	mov	r1, r5
 801275c:	f7ed fd96 	bl	800028c <__adddf3>
 8012760:	4ba0      	ldr	r3, [pc, #640]	; (80129e4 <atan+0x324>)
 8012762:	2200      	movs	r2, #0
 8012764:	f7ed fd90 	bl	8000288 <__aeabi_dsub>
 8012768:	2200      	movs	r2, #0
 801276a:	4606      	mov	r6, r0
 801276c:	460f      	mov	r7, r1
 801276e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012772:	4620      	mov	r0, r4
 8012774:	4629      	mov	r1, r5
 8012776:	f7ed fd89 	bl	800028c <__adddf3>
 801277a:	4602      	mov	r2, r0
 801277c:	460b      	mov	r3, r1
 801277e:	4630      	mov	r0, r6
 8012780:	4639      	mov	r1, r7
 8012782:	f7ee f863 	bl	800084c <__aeabi_ddiv>
 8012786:	f04f 0a00 	mov.w	sl, #0
 801278a:	4604      	mov	r4, r0
 801278c:	460d      	mov	r5, r1
 801278e:	4622      	mov	r2, r4
 8012790:	462b      	mov	r3, r5
 8012792:	4620      	mov	r0, r4
 8012794:	4629      	mov	r1, r5
 8012796:	f7ed ff2f 	bl	80005f8 <__aeabi_dmul>
 801279a:	4602      	mov	r2, r0
 801279c:	460b      	mov	r3, r1
 801279e:	4680      	mov	r8, r0
 80127a0:	4689      	mov	r9, r1
 80127a2:	f7ed ff29 	bl	80005f8 <__aeabi_dmul>
 80127a6:	a374      	add	r3, pc, #464	; (adr r3, 8012978 <atan+0x2b8>)
 80127a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ac:	4606      	mov	r6, r0
 80127ae:	460f      	mov	r7, r1
 80127b0:	f7ed ff22 	bl	80005f8 <__aeabi_dmul>
 80127b4:	a372      	add	r3, pc, #456	; (adr r3, 8012980 <atan+0x2c0>)
 80127b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ba:	f7ed fd67 	bl	800028c <__adddf3>
 80127be:	4632      	mov	r2, r6
 80127c0:	463b      	mov	r3, r7
 80127c2:	f7ed ff19 	bl	80005f8 <__aeabi_dmul>
 80127c6:	a370      	add	r3, pc, #448	; (adr r3, 8012988 <atan+0x2c8>)
 80127c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127cc:	f7ed fd5e 	bl	800028c <__adddf3>
 80127d0:	4632      	mov	r2, r6
 80127d2:	463b      	mov	r3, r7
 80127d4:	f7ed ff10 	bl	80005f8 <__aeabi_dmul>
 80127d8:	a36d      	add	r3, pc, #436	; (adr r3, 8012990 <atan+0x2d0>)
 80127da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127de:	f7ed fd55 	bl	800028c <__adddf3>
 80127e2:	4632      	mov	r2, r6
 80127e4:	463b      	mov	r3, r7
 80127e6:	f7ed ff07 	bl	80005f8 <__aeabi_dmul>
 80127ea:	a36b      	add	r3, pc, #428	; (adr r3, 8012998 <atan+0x2d8>)
 80127ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127f0:	f7ed fd4c 	bl	800028c <__adddf3>
 80127f4:	4632      	mov	r2, r6
 80127f6:	463b      	mov	r3, r7
 80127f8:	f7ed fefe 	bl	80005f8 <__aeabi_dmul>
 80127fc:	a368      	add	r3, pc, #416	; (adr r3, 80129a0 <atan+0x2e0>)
 80127fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012802:	f7ed fd43 	bl	800028c <__adddf3>
 8012806:	4642      	mov	r2, r8
 8012808:	464b      	mov	r3, r9
 801280a:	f7ed fef5 	bl	80005f8 <__aeabi_dmul>
 801280e:	a366      	add	r3, pc, #408	; (adr r3, 80129a8 <atan+0x2e8>)
 8012810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012814:	4680      	mov	r8, r0
 8012816:	4689      	mov	r9, r1
 8012818:	4630      	mov	r0, r6
 801281a:	4639      	mov	r1, r7
 801281c:	f7ed feec 	bl	80005f8 <__aeabi_dmul>
 8012820:	a363      	add	r3, pc, #396	; (adr r3, 80129b0 <atan+0x2f0>)
 8012822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012826:	f7ed fd2f 	bl	8000288 <__aeabi_dsub>
 801282a:	4632      	mov	r2, r6
 801282c:	463b      	mov	r3, r7
 801282e:	f7ed fee3 	bl	80005f8 <__aeabi_dmul>
 8012832:	a361      	add	r3, pc, #388	; (adr r3, 80129b8 <atan+0x2f8>)
 8012834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012838:	f7ed fd26 	bl	8000288 <__aeabi_dsub>
 801283c:	4632      	mov	r2, r6
 801283e:	463b      	mov	r3, r7
 8012840:	f7ed feda 	bl	80005f8 <__aeabi_dmul>
 8012844:	a35e      	add	r3, pc, #376	; (adr r3, 80129c0 <atan+0x300>)
 8012846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284a:	f7ed fd1d 	bl	8000288 <__aeabi_dsub>
 801284e:	4632      	mov	r2, r6
 8012850:	463b      	mov	r3, r7
 8012852:	f7ed fed1 	bl	80005f8 <__aeabi_dmul>
 8012856:	a35c      	add	r3, pc, #368	; (adr r3, 80129c8 <atan+0x308>)
 8012858:	e9d3 2300 	ldrd	r2, r3, [r3]
 801285c:	f7ed fd14 	bl	8000288 <__aeabi_dsub>
 8012860:	4632      	mov	r2, r6
 8012862:	463b      	mov	r3, r7
 8012864:	f7ed fec8 	bl	80005f8 <__aeabi_dmul>
 8012868:	4602      	mov	r2, r0
 801286a:	460b      	mov	r3, r1
 801286c:	4640      	mov	r0, r8
 801286e:	4649      	mov	r1, r9
 8012870:	f7ed fd0c 	bl	800028c <__adddf3>
 8012874:	4622      	mov	r2, r4
 8012876:	462b      	mov	r3, r5
 8012878:	f7ed febe 	bl	80005f8 <__aeabi_dmul>
 801287c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8012880:	4602      	mov	r2, r0
 8012882:	460b      	mov	r3, r1
 8012884:	d14b      	bne.n	801291e <atan+0x25e>
 8012886:	4620      	mov	r0, r4
 8012888:	4629      	mov	r1, r5
 801288a:	f7ed fcfd 	bl	8000288 <__aeabi_dsub>
 801288e:	e72c      	b.n	80126ea <atan+0x2a>
 8012890:	ee10 0a10 	vmov	r0, s0
 8012894:	4b53      	ldr	r3, [pc, #332]	; (80129e4 <atan+0x324>)
 8012896:	2200      	movs	r2, #0
 8012898:	4629      	mov	r1, r5
 801289a:	f7ed fcf5 	bl	8000288 <__aeabi_dsub>
 801289e:	4b51      	ldr	r3, [pc, #324]	; (80129e4 <atan+0x324>)
 80128a0:	4606      	mov	r6, r0
 80128a2:	460f      	mov	r7, r1
 80128a4:	2200      	movs	r2, #0
 80128a6:	4620      	mov	r0, r4
 80128a8:	4629      	mov	r1, r5
 80128aa:	f7ed fcef 	bl	800028c <__adddf3>
 80128ae:	4602      	mov	r2, r0
 80128b0:	460b      	mov	r3, r1
 80128b2:	4630      	mov	r0, r6
 80128b4:	4639      	mov	r1, r7
 80128b6:	f7ed ffc9 	bl	800084c <__aeabi_ddiv>
 80128ba:	f04f 0a01 	mov.w	sl, #1
 80128be:	4604      	mov	r4, r0
 80128c0:	460d      	mov	r5, r1
 80128c2:	e764      	b.n	801278e <atan+0xce>
 80128c4:	4b49      	ldr	r3, [pc, #292]	; (80129ec <atan+0x32c>)
 80128c6:	429e      	cmp	r6, r3
 80128c8:	da1d      	bge.n	8012906 <atan+0x246>
 80128ca:	ee10 0a10 	vmov	r0, s0
 80128ce:	4b48      	ldr	r3, [pc, #288]	; (80129f0 <atan+0x330>)
 80128d0:	2200      	movs	r2, #0
 80128d2:	4629      	mov	r1, r5
 80128d4:	f7ed fcd8 	bl	8000288 <__aeabi_dsub>
 80128d8:	4b45      	ldr	r3, [pc, #276]	; (80129f0 <atan+0x330>)
 80128da:	4606      	mov	r6, r0
 80128dc:	460f      	mov	r7, r1
 80128de:	2200      	movs	r2, #0
 80128e0:	4620      	mov	r0, r4
 80128e2:	4629      	mov	r1, r5
 80128e4:	f7ed fe88 	bl	80005f8 <__aeabi_dmul>
 80128e8:	4b3e      	ldr	r3, [pc, #248]	; (80129e4 <atan+0x324>)
 80128ea:	2200      	movs	r2, #0
 80128ec:	f7ed fcce 	bl	800028c <__adddf3>
 80128f0:	4602      	mov	r2, r0
 80128f2:	460b      	mov	r3, r1
 80128f4:	4630      	mov	r0, r6
 80128f6:	4639      	mov	r1, r7
 80128f8:	f7ed ffa8 	bl	800084c <__aeabi_ddiv>
 80128fc:	f04f 0a02 	mov.w	sl, #2
 8012900:	4604      	mov	r4, r0
 8012902:	460d      	mov	r5, r1
 8012904:	e743      	b.n	801278e <atan+0xce>
 8012906:	462b      	mov	r3, r5
 8012908:	ee10 2a10 	vmov	r2, s0
 801290c:	4939      	ldr	r1, [pc, #228]	; (80129f4 <atan+0x334>)
 801290e:	2000      	movs	r0, #0
 8012910:	f7ed ff9c 	bl	800084c <__aeabi_ddiv>
 8012914:	f04f 0a03 	mov.w	sl, #3
 8012918:	4604      	mov	r4, r0
 801291a:	460d      	mov	r5, r1
 801291c:	e737      	b.n	801278e <atan+0xce>
 801291e:	4b36      	ldr	r3, [pc, #216]	; (80129f8 <atan+0x338>)
 8012920:	4e36      	ldr	r6, [pc, #216]	; (80129fc <atan+0x33c>)
 8012922:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8012926:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801292a:	e9da 2300 	ldrd	r2, r3, [sl]
 801292e:	f7ed fcab 	bl	8000288 <__aeabi_dsub>
 8012932:	4622      	mov	r2, r4
 8012934:	462b      	mov	r3, r5
 8012936:	f7ed fca7 	bl	8000288 <__aeabi_dsub>
 801293a:	4602      	mov	r2, r0
 801293c:	460b      	mov	r3, r1
 801293e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8012942:	f7ed fca1 	bl	8000288 <__aeabi_dsub>
 8012946:	f1bb 0f00 	cmp.w	fp, #0
 801294a:	4604      	mov	r4, r0
 801294c:	460d      	mov	r5, r1
 801294e:	f6bf aed6 	bge.w	80126fe <atan+0x3e>
 8012952:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012956:	461d      	mov	r5, r3
 8012958:	e6d1      	b.n	80126fe <atan+0x3e>
 801295a:	a51d      	add	r5, pc, #116	; (adr r5, 80129d0 <atan+0x310>)
 801295c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012960:	e6cd      	b.n	80126fe <atan+0x3e>
 8012962:	bf00      	nop
 8012964:	f3af 8000 	nop.w
 8012968:	54442d18 	.word	0x54442d18
 801296c:	bff921fb 	.word	0xbff921fb
 8012970:	8800759c 	.word	0x8800759c
 8012974:	7e37e43c 	.word	0x7e37e43c
 8012978:	e322da11 	.word	0xe322da11
 801297c:	3f90ad3a 	.word	0x3f90ad3a
 8012980:	24760deb 	.word	0x24760deb
 8012984:	3fa97b4b 	.word	0x3fa97b4b
 8012988:	a0d03d51 	.word	0xa0d03d51
 801298c:	3fb10d66 	.word	0x3fb10d66
 8012990:	c54c206e 	.word	0xc54c206e
 8012994:	3fb745cd 	.word	0x3fb745cd
 8012998:	920083ff 	.word	0x920083ff
 801299c:	3fc24924 	.word	0x3fc24924
 80129a0:	5555550d 	.word	0x5555550d
 80129a4:	3fd55555 	.word	0x3fd55555
 80129a8:	2c6a6c2f 	.word	0x2c6a6c2f
 80129ac:	bfa2b444 	.word	0xbfa2b444
 80129b0:	52defd9a 	.word	0x52defd9a
 80129b4:	3fadde2d 	.word	0x3fadde2d
 80129b8:	af749a6d 	.word	0xaf749a6d
 80129bc:	3fb3b0f2 	.word	0x3fb3b0f2
 80129c0:	fe231671 	.word	0xfe231671
 80129c4:	3fbc71c6 	.word	0x3fbc71c6
 80129c8:	9998ebc4 	.word	0x9998ebc4
 80129cc:	3fc99999 	.word	0x3fc99999
 80129d0:	54442d18 	.word	0x54442d18
 80129d4:	3ff921fb 	.word	0x3ff921fb
 80129d8:	440fffff 	.word	0x440fffff
 80129dc:	7ff00000 	.word	0x7ff00000
 80129e0:	3fdbffff 	.word	0x3fdbffff
 80129e4:	3ff00000 	.word	0x3ff00000
 80129e8:	3ff2ffff 	.word	0x3ff2ffff
 80129ec:	40038000 	.word	0x40038000
 80129f0:	3ff80000 	.word	0x3ff80000
 80129f4:	bff00000 	.word	0xbff00000
 80129f8:	08017928 	.word	0x08017928
 80129fc:	08017908 	.word	0x08017908

08012a00 <fabs>:
 8012a00:	ec51 0b10 	vmov	r0, r1, d0
 8012a04:	ee10 2a10 	vmov	r2, s0
 8012a08:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012a0c:	ec43 2b10 	vmov	d0, r2, r3
 8012a10:	4770      	bx	lr
	...

08012a14 <sqrt>:
 8012a14:	b538      	push	{r3, r4, r5, lr}
 8012a16:	ed2d 8b02 	vpush	{d8}
 8012a1a:	ec55 4b10 	vmov	r4, r5, d0
 8012a1e:	f000 f82d 	bl	8012a7c <__ieee754_sqrt>
 8012a22:	4b15      	ldr	r3, [pc, #84]	; (8012a78 <sqrt+0x64>)
 8012a24:	eeb0 8a40 	vmov.f32	s16, s0
 8012a28:	eef0 8a60 	vmov.f32	s17, s1
 8012a2c:	f993 3000 	ldrsb.w	r3, [r3]
 8012a30:	3301      	adds	r3, #1
 8012a32:	d019      	beq.n	8012a68 <sqrt+0x54>
 8012a34:	4622      	mov	r2, r4
 8012a36:	462b      	mov	r3, r5
 8012a38:	4620      	mov	r0, r4
 8012a3a:	4629      	mov	r1, r5
 8012a3c:	f7ee f876 	bl	8000b2c <__aeabi_dcmpun>
 8012a40:	b990      	cbnz	r0, 8012a68 <sqrt+0x54>
 8012a42:	2200      	movs	r2, #0
 8012a44:	2300      	movs	r3, #0
 8012a46:	4620      	mov	r0, r4
 8012a48:	4629      	mov	r1, r5
 8012a4a:	f7ee f847 	bl	8000adc <__aeabi_dcmplt>
 8012a4e:	b158      	cbz	r0, 8012a68 <sqrt+0x54>
 8012a50:	f7fb f9de 	bl	800de10 <__errno>
 8012a54:	2321      	movs	r3, #33	; 0x21
 8012a56:	6003      	str	r3, [r0, #0]
 8012a58:	2200      	movs	r2, #0
 8012a5a:	2300      	movs	r3, #0
 8012a5c:	4610      	mov	r0, r2
 8012a5e:	4619      	mov	r1, r3
 8012a60:	f7ed fef4 	bl	800084c <__aeabi_ddiv>
 8012a64:	ec41 0b18 	vmov	d8, r0, r1
 8012a68:	eeb0 0a48 	vmov.f32	s0, s16
 8012a6c:	eef0 0a68 	vmov.f32	s1, s17
 8012a70:	ecbd 8b02 	vpop	{d8}
 8012a74:	bd38      	pop	{r3, r4, r5, pc}
 8012a76:	bf00      	nop
 8012a78:	200007bc 	.word	0x200007bc

08012a7c <__ieee754_sqrt>:
 8012a7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a80:	ec55 4b10 	vmov	r4, r5, d0
 8012a84:	4e56      	ldr	r6, [pc, #344]	; (8012be0 <__ieee754_sqrt+0x164>)
 8012a86:	43ae      	bics	r6, r5
 8012a88:	ee10 0a10 	vmov	r0, s0
 8012a8c:	ee10 3a10 	vmov	r3, s0
 8012a90:	4629      	mov	r1, r5
 8012a92:	462a      	mov	r2, r5
 8012a94:	d110      	bne.n	8012ab8 <__ieee754_sqrt+0x3c>
 8012a96:	ee10 2a10 	vmov	r2, s0
 8012a9a:	462b      	mov	r3, r5
 8012a9c:	f7ed fdac 	bl	80005f8 <__aeabi_dmul>
 8012aa0:	4602      	mov	r2, r0
 8012aa2:	460b      	mov	r3, r1
 8012aa4:	4620      	mov	r0, r4
 8012aa6:	4629      	mov	r1, r5
 8012aa8:	f7ed fbf0 	bl	800028c <__adddf3>
 8012aac:	4604      	mov	r4, r0
 8012aae:	460d      	mov	r5, r1
 8012ab0:	ec45 4b10 	vmov	d0, r4, r5
 8012ab4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ab8:	2d00      	cmp	r5, #0
 8012aba:	dc10      	bgt.n	8012ade <__ieee754_sqrt+0x62>
 8012abc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012ac0:	4330      	orrs	r0, r6
 8012ac2:	d0f5      	beq.n	8012ab0 <__ieee754_sqrt+0x34>
 8012ac4:	b15d      	cbz	r5, 8012ade <__ieee754_sqrt+0x62>
 8012ac6:	ee10 2a10 	vmov	r2, s0
 8012aca:	462b      	mov	r3, r5
 8012acc:	ee10 0a10 	vmov	r0, s0
 8012ad0:	f7ed fbda 	bl	8000288 <__aeabi_dsub>
 8012ad4:	4602      	mov	r2, r0
 8012ad6:	460b      	mov	r3, r1
 8012ad8:	f7ed feb8 	bl	800084c <__aeabi_ddiv>
 8012adc:	e7e6      	b.n	8012aac <__ieee754_sqrt+0x30>
 8012ade:	1509      	asrs	r1, r1, #20
 8012ae0:	d076      	beq.n	8012bd0 <__ieee754_sqrt+0x154>
 8012ae2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012ae6:	07ce      	lsls	r6, r1, #31
 8012ae8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8012aec:	bf5e      	ittt	pl
 8012aee:	0fda      	lsrpl	r2, r3, #31
 8012af0:	005b      	lslpl	r3, r3, #1
 8012af2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8012af6:	0fda      	lsrs	r2, r3, #31
 8012af8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8012afc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8012b00:	2000      	movs	r0, #0
 8012b02:	106d      	asrs	r5, r5, #1
 8012b04:	005b      	lsls	r3, r3, #1
 8012b06:	f04f 0e16 	mov.w	lr, #22
 8012b0a:	4684      	mov	ip, r0
 8012b0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8012b10:	eb0c 0401 	add.w	r4, ip, r1
 8012b14:	4294      	cmp	r4, r2
 8012b16:	bfde      	ittt	le
 8012b18:	1b12      	suble	r2, r2, r4
 8012b1a:	eb04 0c01 	addle.w	ip, r4, r1
 8012b1e:	1840      	addle	r0, r0, r1
 8012b20:	0052      	lsls	r2, r2, #1
 8012b22:	f1be 0e01 	subs.w	lr, lr, #1
 8012b26:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8012b2a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8012b2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012b32:	d1ed      	bne.n	8012b10 <__ieee754_sqrt+0x94>
 8012b34:	4671      	mov	r1, lr
 8012b36:	2720      	movs	r7, #32
 8012b38:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8012b3c:	4562      	cmp	r2, ip
 8012b3e:	eb04 060e 	add.w	r6, r4, lr
 8012b42:	dc02      	bgt.n	8012b4a <__ieee754_sqrt+0xce>
 8012b44:	d113      	bne.n	8012b6e <__ieee754_sqrt+0xf2>
 8012b46:	429e      	cmp	r6, r3
 8012b48:	d811      	bhi.n	8012b6e <__ieee754_sqrt+0xf2>
 8012b4a:	2e00      	cmp	r6, #0
 8012b4c:	eb06 0e04 	add.w	lr, r6, r4
 8012b50:	da43      	bge.n	8012bda <__ieee754_sqrt+0x15e>
 8012b52:	f1be 0f00 	cmp.w	lr, #0
 8012b56:	db40      	blt.n	8012bda <__ieee754_sqrt+0x15e>
 8012b58:	f10c 0801 	add.w	r8, ip, #1
 8012b5c:	eba2 020c 	sub.w	r2, r2, ip
 8012b60:	429e      	cmp	r6, r3
 8012b62:	bf88      	it	hi
 8012b64:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8012b68:	1b9b      	subs	r3, r3, r6
 8012b6a:	4421      	add	r1, r4
 8012b6c:	46c4      	mov	ip, r8
 8012b6e:	0052      	lsls	r2, r2, #1
 8012b70:	3f01      	subs	r7, #1
 8012b72:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8012b76:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8012b7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8012b7e:	d1dd      	bne.n	8012b3c <__ieee754_sqrt+0xc0>
 8012b80:	4313      	orrs	r3, r2
 8012b82:	d006      	beq.n	8012b92 <__ieee754_sqrt+0x116>
 8012b84:	1c4c      	adds	r4, r1, #1
 8012b86:	bf13      	iteet	ne
 8012b88:	3101      	addne	r1, #1
 8012b8a:	3001      	addeq	r0, #1
 8012b8c:	4639      	moveq	r1, r7
 8012b8e:	f021 0101 	bicne.w	r1, r1, #1
 8012b92:	1043      	asrs	r3, r0, #1
 8012b94:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012b98:	0849      	lsrs	r1, r1, #1
 8012b9a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012b9e:	07c2      	lsls	r2, r0, #31
 8012ba0:	bf48      	it	mi
 8012ba2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8012ba6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8012baa:	460c      	mov	r4, r1
 8012bac:	463d      	mov	r5, r7
 8012bae:	e77f      	b.n	8012ab0 <__ieee754_sqrt+0x34>
 8012bb0:	0ada      	lsrs	r2, r3, #11
 8012bb2:	3815      	subs	r0, #21
 8012bb4:	055b      	lsls	r3, r3, #21
 8012bb6:	2a00      	cmp	r2, #0
 8012bb8:	d0fa      	beq.n	8012bb0 <__ieee754_sqrt+0x134>
 8012bba:	02d7      	lsls	r7, r2, #11
 8012bbc:	d50a      	bpl.n	8012bd4 <__ieee754_sqrt+0x158>
 8012bbe:	f1c1 0420 	rsb	r4, r1, #32
 8012bc2:	fa23 f404 	lsr.w	r4, r3, r4
 8012bc6:	1e4d      	subs	r5, r1, #1
 8012bc8:	408b      	lsls	r3, r1
 8012bca:	4322      	orrs	r2, r4
 8012bcc:	1b41      	subs	r1, r0, r5
 8012bce:	e788      	b.n	8012ae2 <__ieee754_sqrt+0x66>
 8012bd0:	4608      	mov	r0, r1
 8012bd2:	e7f0      	b.n	8012bb6 <__ieee754_sqrt+0x13a>
 8012bd4:	0052      	lsls	r2, r2, #1
 8012bd6:	3101      	adds	r1, #1
 8012bd8:	e7ef      	b.n	8012bba <__ieee754_sqrt+0x13e>
 8012bda:	46e0      	mov	r8, ip
 8012bdc:	e7be      	b.n	8012b5c <__ieee754_sqrt+0xe0>
 8012bde:	bf00      	nop
 8012be0:	7ff00000 	.word	0x7ff00000

08012be4 <_init>:
 8012be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012be6:	bf00      	nop
 8012be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012bea:	bc08      	pop	{r3}
 8012bec:	469e      	mov	lr, r3
 8012bee:	4770      	bx	lr

08012bf0 <_fini>:
 8012bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012bf2:	bf00      	nop
 8012bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012bf6:	bc08      	pop	{r3}
 8012bf8:	469e      	mov	lr, r3
 8012bfa:	4770      	bx	lr
