// Seed: 1633680985
module module_0 (
    output uwire module_0,
    output wor   id_1,
    output wor   id_2,
    input  tri0  id_3
);
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input tri1 id_2,
    inout tri1 id_3,
    output supply1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11,
    input tri1 id_12,
    input supply1 id_13
);
  assign id_3 = id_10;
  module_0(
      id_3, id_4, id_6, id_9
  );
endmodule
