;redcode
;assert 1
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMN -1, @-24
	JMN @312, #200
	SLT 12, @10
	SLT 12, @10
	SLT 10, 30
	CMP #9, 0
	CMP #9, 0
	ADD 12, @10
	CMP @121, 106
	SUB #-121, 503
	SUB #-121, 503
	SUB #-121, 503
	SUB @127, 106
	SUB @127, 106
	SUB @-121, 103
	SUB @-121, 103
	JMN 0, 1
	SPL 39, 211
	ADD -1, <-20
	SPL 39, 211
	ADD -1, <-20
	MOV #721, -90
	JMZ -1, @-20
	SUB @-127, 900
	SLT 12, @10
	SLT 12, @10
	SLT 12, @10
	DJN -31, @-120
	SUB #-121, 503
	SUB 12, @10
	ADD -7, <28
	SUB 12, @10
	SUB 0, <-30
	SUB #-121, 503
	ADD @-127, 100
	JMP @72, #200
	ADD @-127, 100
	ADD @-127, 100
	CMP 12, @10
	ADD @-127, 100
	SUB #72, @209
	JMN @312, #200
	CMP -207, <-120
	SPL 0, #209
	CMP -207, <-120
	MOV -1, <-20
