Search.setIndex({"alltitles": {"Active pull requests": [[0, null]], "Cores VeeR EL2": [[11, null]], "Coverage dashboard": [[1, null], [2, null], [3, null], [4, null], [5, null], [6, null], [7, null], [8, null], [9, null], [10, null], [13, null]], "Individual test reports": [[1, "individual-test-reports"], [2, "individual-test-reports"], [3, "individual-test-reports"], [4, "individual-test-reports"], [5, "individual-test-reports"], [6, "individual-test-reports"], [7, "individual-test-reports"], [8, "individual-test-reports"], [9, "individual-test-reports"], [10, "individual-test-reports"], [13, "individual-test-reports"]], "Main branch": [[12, null]], "Summary reports (all tests)": [[1, "summary-reports-all-tests"], [2, "summary-reports-all-tests"], [3, "summary-reports-all-tests"], [4, "summary-reports-all-tests"], [5, "summary-reports-all-tests"], [6, "summary-reports-all-tests"], [7, "summary-reports-all-tests"], [8, "summary-reports-all-tests"], [9, "summary-reports-all-tests"], [10, "summary-reports-all-tests"], [13, "summary-reports-all-tests"]]}, "docurls": ["dev.html", "dev/230/coverage_dashboard.html", "dev/246/coverage_dashboard.html", "dev/271/coverage_dashboard.html", "dev/279/coverage_dashboard.html", "dev/282/coverage_dashboard.html", "dev/293/coverage_dashboard.html", "dev/311/coverage_dashboard.html", "dev/321/coverage_dashboard.html", "dev/332/coverage_dashboard.html", "dev/334/coverage_dashboard.html", "index.html", "main.html", "main/coverage_dashboard.html"], "envversion": {"sphinx": 62, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.todo": 2}, "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"152": [], "196": [], "197": [], "200": [], "202": [], "207": [], "213": [], "217": [], "223": [], "225": [], "226": [], "228": [], "230": 0, "236": [], "237": [], "238": [], "239": [], "240": [], "241": [], "242": [], "243": [], "245": [], "246": 0, "247": [], "248": [], "249": [], "252": [], "254": [], "255": [], "260": [], "262": [], "264": [], "265": [], "267": [], "268": [], "269": [], "270": [], "271": 0, "274": [], "278": [], "279": 0, "281": [], "282": 0, "283": [], "284": [], "285": [], "286": [], "287": [], "288": [], "289": [], "290": [], "291": [], "293": 0, "294": [], "296": [], "297": [], "298": [], "299": [], "300": [], "302": [], "303": [], "307": [], "308": [], "309": [], "310": [], "311": 0, "312": [], "314": [], "316": [], "317": [], "318": [], "319": [], "320": [], "321": 0, "322": [], "323": [], "324": [], "327": [], "328": [], "329": [], "330": [], "331": [], "332": 0, "333": [], "334": 0, "75": [], "activ": 11, "ahb_bitmanip": [5, 6, 7, 8], "ahb_bitmanip_0_0": [9, 10, 13], "ahb_bitmanip_0_1": [9, 10, 13], "ahb_bitmanip_1_0": [9, 10, 13], "ahb_bitmanip_1_1": [9, 10, 13], "ahb_cmark": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_cmark_0_0": [9, 10, 13], "ahb_cmark_0_1": [9, 10, 13], "ahb_cmark_1_0": [9, 10, 13], "ahb_cmark_1_1": [9, 10, 13], "ahb_cmark_dccm": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_cmark_dccm_0_0": [9, 10, 13], "ahb_cmark_dccm_0_1": [9, 10, 13], "ahb_cmark_dccm_1_0": [9, 10, 13], "ahb_cmark_dccm_1_1": [9, 10, 13], "ahb_cmark_iccm": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_cmark_iccm_0_0": [9, 10, 13], "ahb_cmark_iccm_0_1": [9, 10, 13], "ahb_cmark_iccm_1_0": [9, 10, 13], "ahb_cmark_iccm_1_1": [9, 10, 13], "ahb_csr_access": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_csr_access_1_0": [9, 10, 13], "ahb_csr_access_1_1": [9, 10, 13], "ahb_csr_misa": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_csr_misa_0_0": [9, 10, 13], "ahb_csr_misa_0_1": [9, 10, 13], "ahb_csr_misa_1_0": [9, 10, 13], "ahb_csr_misa_1_1": [9, 10, 13], "ahb_csr_mseccfg": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_csr_mseccfg_1_0": [9, 10, 13], "ahb_csr_mseccfg_1_1": [9, 10, 13], "ahb_csr_mstatu": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_csr_mstatus_1_0": [9, 10, 13], "ahb_csr_mstatus_1_1": [9, 10, 13], "ahb_dhri": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_dhry_0_0": [9, 10, 13], "ahb_dhry_0_1": [9, 10, 13], "ahb_dhry_1_0": [9, 10, 13], "ahb_dhry_1_1": [9, 10, 13], "ahb_ecc": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_ecc_0_0": [9, 10, 13], "ahb_ecc_0_1": [9, 10, 13], "ahb_ecc_1_0": [9, 10, 13], "ahb_ecc_1_1": [9, 10, 13], "ahb_hello_world": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_hello_world_0_0": [9, 10, 13], "ahb_hello_world_0_1": [9, 10, 13], "ahb_hello_world_1_0": [9, 10, 13], "ahb_hello_world_1_1": [9, 10, 13], "ahb_hello_world_dccm": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_hello_world_dccm_0_0": [9, 10, 13], "ahb_hello_world_dccm_0_1": [9, 10, 13], "ahb_hello_world_dccm_1_0": [9, 10, 13], "ahb_hello_world_dccm_1_1": [9, 10, 13], "ahb_hello_world_iccm": [1, 2, 3, 4, 5], "ahb_icach": [5, 6, 7, 8], "ahb_icache_0_0": [9, 10, 13], "ahb_icache_0_1": [9, 10, 13], "ahb_icache_1_0": [9, 10, 13], "ahb_icache_1_1": [9, 10, 13], "ahb_insn": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_insns_1_0": [9, 10, 13], "ahb_insns_1_1": [9, 10, 13], "ahb_irq": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_irq_0_0": [9, 10, 13], "ahb_irq_0_1": [9, 10, 13], "ahb_irq_1_0": [9, 10, 13], "ahb_irq_1_1": [9, 10, 13], "ahb_mmap_check": 4, "ahb_modesw": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_modesw_1_0": [9, 10, 13], "ahb_modesw_1_1": [9, 10, 13], "ahb_perf_count": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_perf_counters_1_0": [9, 10, 13], "ahb_perf_counters_1_1": [9, 10, 13], "ahb_pmp": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_pmp_0_0": [9, 10, 13], "ahb_pmp_0_1": [9, 10, 13], "ahb_pmp_1_0": [9, 10, 13], "ahb_pmp_1_1": [9, 10, 13], "ahb_pmp_random_0_0": 9, "ahb_pmp_random_0_1": 9, "ahb_pmp_random_1_0": 9, "ahb_pmp_random_1_1": 9, "ahb_write_unalign": [1, 2, 3, 4, 5, 6, 7, 8], "ahb_write_unaligned_0_0": [9, 10, 13], "ahb_write_unaligned_0_1": [9, 10, 13], "ahb_write_unaligned_1_0": [9, 10, 13], "ahb_write_unaligned_1_1": [9, 10, 13], "axi_bitmanip": [5, 6, 7, 8], "axi_bitmanip_0_0": [9, 10, 13], "axi_bitmanip_0_1": [9, 10, 13], "axi_bitmanip_1_0": [9, 10, 13], "axi_bitmanip_1_1": [9, 10, 13], "axi_clk_overrid": [1, 2, 3, 4, 5, 6, 7, 8], "axi_cmark": [1, 2, 3, 4, 5, 6, 7, 8], "axi_cmark_0_0": [9, 10, 13], "axi_cmark_0_1": [9, 10, 13], "axi_cmark_1_0": [9, 10, 13], "axi_cmark_1_1": [9, 10, 13], "axi_cmark_dccm": [1, 2, 3, 4, 5, 6, 7, 8], "axi_cmark_dccm_0_0": [9, 10, 13], "axi_cmark_dccm_0_1": [9, 10, 13], "axi_cmark_dccm_1_0": [9, 10, 13], "axi_cmark_dccm_1_1": [9, 10, 13], "axi_cmark_iccm": [1, 2, 3, 4, 5, 6, 7, 8], "axi_cmark_iccm_0_0": [9, 10, 13], "axi_cmark_iccm_0_1": [9, 10, 13], "axi_cmark_iccm_1_0": [9, 10, 13], "axi_cmark_iccm_1_1": [9, 10, 13], "axi_core_paus": [1, 2, 3, 4, 5, 6, 7, 8], "axi_csr_access": [1, 2, 3, 4, 5, 6, 7, 8], "axi_csr_access_1_0": [9, 10, 13], "axi_csr_access_1_1": [9, 10, 13], "axi_csr_misa": [1, 2, 3, 4, 5, 6, 7, 8], "axi_csr_misa_0_0": [9, 10, 13], "axi_csr_misa_0_1": [9, 10, 13], "axi_csr_misa_1_0": [9, 10, 13], "axi_csr_misa_1_1": [9, 10, 13], "axi_csr_mseccfg": [1, 2, 3, 4, 5, 6, 7, 8], "axi_csr_mseccfg_1_0": [9, 10, 13], "axi_csr_mseccfg_1_1": [9, 10, 13], "axi_csr_mstatu": [1, 2, 3, 4, 5, 6, 7, 8], "axi_csr_mstatus_1_0": [9, 10, 13], "axi_csr_mstatus_1_1": [9, 10, 13], "axi_dbus_nonblocking_load_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dbus_store_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dhri": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dhry_0_0": [9, 10, 13], "axi_dhry_0_1": [9, 10, 13], "axi_dhry_1_0": [9, 10, 13], "axi_dhry_1_1": [9, 10, 13], "axi_dside_access_across_region_boundari": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dside_access_region_prediction_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dside_core_local_access_unmapped_address_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dside_pic_access_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_dside_size_misaligned_access_to_non_idempotent_address": [1, 2, 3, 4, 5, 6, 7, 8], "axi_ebreak_ecal": [1, 2, 3, 4, 5, 6, 7, 8], "axi_ecc": [1, 2, 3, 4, 5, 6, 7, 8], "axi_ecc_0_0": [9, 10, 13], "axi_ecc_0_1": [9, 10, 13], "axi_ecc_1_0": [9, 10, 13], "axi_ecc_1_1": [9, 10, 13], "axi_hello_world": [1, 2, 3, 4, 5, 6, 7, 8], "axi_hello_world_0_0": [9, 10, 13], "axi_hello_world_0_1": [9, 10, 13], "axi_hello_world_1_0": [9, 10, 13], "axi_hello_world_1_1": [9, 10, 13], "axi_hello_world_dccm": [1, 2, 3, 4, 5, 6, 7, 8], "axi_hello_world_dccm_0_0": [9, 10, 13], "axi_hello_world_dccm_0_1": [9, 10, 13], "axi_hello_world_dccm_1_0": [9, 10, 13], "axi_hello_world_dccm_1_1": [9, 10, 13], "axi_hello_world_iccm": [1, 2, 3, 4, 5, 6, 7, 8], "axi_hello_world_iccm_0_0": [9, 10, 13], "axi_hello_world_iccm_0_1": [9, 10, 13], "axi_icach": [5, 6, 7, 8], "axi_icache_0_0": [9, 10, 13], "axi_icache_0_1": [9, 10, 13], "axi_icache_1_0": [9, 10, 13], "axi_icache_1_1": [9, 10, 13], "axi_illegal_instruct": [1, 2, 3, 4, 5, 6, 7, 8], "axi_insn": [1, 2, 3, 4, 5, 6, 7, 8], "axi_insns_1_0": [9, 10, 13], "axi_insns_1_1": [9, 10, 13], "axi_internal_timer_int": [1, 2, 3, 4, 5, 6, 7, 8], "axi_irq": [1, 2, 3, 4, 5, 6, 7, 8], "axi_irq_0_0": [9, 10, 13], "axi_irq_0_1": [9, 10, 13], "axi_irq_1_0": [9, 10, 13], "axi_irq_1_1": [9, 10, 13], "axi_iside_core_local_unmapped_address_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_iside_fetch_precise_bus_error": [1, 2, 3, 4, 5, 6, 7, 8], "axi_lsu_trigger_hit": [1, 2, 3, 4, 5, 6, 7, 8], "axi_machine_external_int": [1, 2, 3, 4, 5, 6, 7, 8], "axi_machine_external_vec_int": [1, 2, 3, 4, 5, 6, 7, 8], "axi_mmap_check": 4, "axi_modesw": [1, 2, 3, 4, 5, 6, 7, 8], "axi_modesw_1_0": [9, 10, 13], "axi_modesw_1_1": [9, 10, 13], "axi_nmi_pin_assert": [1, 2, 3, 4, 5, 6, 7, 8], "axi_perf_count": [1, 2, 3, 4, 5, 6, 7, 8], "axi_perf_counters_1_0": [9, 10, 13], "axi_perf_counters_1_1": [9, 10, 13], "axi_pmp": [1, 2, 3, 4, 5, 6, 7, 8], "axi_pmp_0_0": [9, 10, 13], "axi_pmp_0_1": [9, 10, 13], "axi_pmp_1_0": [9, 10, 13], "axi_pmp_1_1": [9, 10, 13], "axi_pmp_random_0_0": 9, "axi_pmp_random_0_1": 9, "axi_pmp_random_1_0": 9, "axi_pmp_random_1_1": 9, "axi_write_unalign": [1, 2, 3, 4, 5, 6, 7, 8], "axi_write_unaligned_0_0": [9, 10, 13], "axi_write_unaligned_0_1": [9, 10, 13], "axi_write_unaligned_1_0": [9, 10, 13], "axi_write_unaligned_1_1": [9, 10, 13], "branch": 11, "coverag": [0, 12], "data": [], "dccm_test_readwrit": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dccm_test_readwrite_ahb_lit": [], "dccm_test_readwrite_axi4": [], "dccm_test_readwrite_default": [], "dccm_test_readwrite_default_ahb": [], "dccm_test_readwrite_high_perf": [], "dccm_test_readwrite_typical_pd": [], "dcls_test_lockstep": 2, "dec_ib_test_dec_ib": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dec_ib_test_dec_ib_ahb_lit": [], "dec_ib_test_dec_ib_axi4": [], "dec_ib_test_dec_ib_default": [], "dec_ib_test_dec_ib_default_ahb": [], "dec_ib_test_dec_ib_high_perf": [], "dec_ib_test_dec_ib_typical_pd": [], "dec_pmp_ctl_test_dec_pmp_ctl": [9, 10, 13], "dec_tl_test_dec_tl": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dec_tl_test_dec_tl_ahb_lit": [], "dec_tl_test_dec_tl_axi4": [], "dec_tl_test_dec_tl_default": [], "dec_tl_test_dec_tl_default_ahb": [], "dec_tl_test_dec_tl_high_perf": [], "dec_tl_test_dec_tl_typical_pd": [], "dec_tlu_ctl_test_dec_tl": [8, 9, 10, 13], "dma_test_address": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_address_ahb_lit": [], "dma_test_address_axi4": [], "dma_test_address_default": [], "dma_test_address_default_ahb": [], "dma_test_address_high_perf": [], "dma_test_address_typical_pd": [], "dma_test_debug_address": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_debug_address_ahb_lit": [], "dma_test_debug_address_axi4": [], "dma_test_debug_address_default": [], "dma_test_debug_address_default_ahb": [], "dma_test_debug_address_high_perf": [], "dma_test_debug_address_typical_pd": [], "dma_test_debug_read": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_debug_read_ahb_lit": [], "dma_test_debug_read_axi4": [], "dma_test_debug_read_default": [], "dma_test_debug_read_default_ahb": [], "dma_test_debug_read_high_perf": [], "dma_test_debug_read_typical_pd": [], "dma_test_debug_writ": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_debug_write_ahb_lit": [], "dma_test_debug_write_axi4": [], "dma_test_debug_write_default": [], "dma_test_debug_write_default_ahb": [], "dma_test_debug_write_high_perf": [], "dma_test_debug_write_typical_pd": [], "dma_test_ecc": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_ecc_ahb_lit": [], "dma_test_ecc_axi4": [], "dma_test_ecc_default": [], "dma_test_ecc_default_ahb": [], "dma_test_ecc_high_perf": [], "dma_test_ecc_typical_pd": [], "dma_test_read": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_read_ahb_lit": [], "dma_test_read_axi4": [], "dma_test_read_default": [], "dma_test_read_default_ahb": [], "dma_test_read_high_perf": [], "dma_test_read_typical_pd": [], "dma_test_reset": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_reset_ahb_lit": [], "dma_test_reset_axi4": [], "dma_test_reset_default": [], "dma_test_reset_default_ahb": [], "dma_test_reset_high_perf": [], "dma_test_reset_typical_pd": [], "dma_test_writ": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dma_test_write_ahb_lit": [], "dma_test_write_axi4": [], "dma_test_write_default": [], "dma_test_write_default_ahb": [], "dma_test_write_high_perf": [], "dma_test_write_typical_pd": [], "dmi_test_dmi_read_writ": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dmi_test_dmi_read_write_ahb_lit": [], "dmi_test_dmi_read_write_axi4": [], "dmi_test_dmi_read_write_default": [], "dmi_test_dmi_read_write_default_ahb": [], "dmi_test_dmi_read_write_high_perf": [], "dmi_test_dmi_read_write_typical_pd": [], "dmi_test_jtag_ir": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dmi_test_jtag_ir_ahb_lit": [], "dmi_test_jtag_ir_axi4": [], "dmi_test_jtag_ir_default": [], "dmi_test_jtag_ir_default_ahb": [], "dmi_test_jtag_ir_high_perf": [], "dmi_test_jtag_ir_typical_pd": [], "document": [0, 12], "dv__riscv_arithmetic_basic_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_bitmanip_balanced_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_bitmanip_full_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_ebreak_debug_mode_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_ebreak_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_full_interrupt_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_hint_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_illegal_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_jump_stress_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_loop_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_mmu_stress_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_no_fence_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_non_compressed_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_pmp_disable_all_regions_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_pmp_full_random_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_pmp_out_of_bounds_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_pmp_region_exec_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_pmp_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_rand_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_rand_jump_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_unaligned_load_store_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv__riscv_user_mode_rand_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_riscv_arithmetic_basic_test": [], "dv_riscv_ebreak_debug_mode_test": [], "dv_riscv_ebreak_test": [], "dv_riscv_full_interrupt_test": [], "dv_riscv_hint_instr_test": [], "dv_riscv_jump_stress_test": [], "dv_riscv_loop_test": [], "dv_riscv_mmu_stress_test": [], "dv_riscv_no_fence_test": [], "dv_riscv_non_compressed_instr_test": [], "dv_riscv_pmp_disable_all_regions_test_v": [], "dv_riscv_pmp_disable_all_regions_v": [], "dv_riscv_pmp_full_random_test_v": [], "dv_riscv_pmp_out_of_bounds_test_v": [], "dv_riscv_pmp_region_exec_test_v": [], "dv_riscv_pmp_test": [], "dv_riscv_rand_instr_test": [], "dv_riscv_rand_jump_test": [], "dv_riscv_unaligned_load_store_test": [], "dv_u_riscv_arithmetic_basic_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_bitmanip_balanced_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_bitmanip_full_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_ebreak_debug_mode_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_ebreak_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_full_interrupt_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_hint_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_illegal_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_jump_stress_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_loop_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_mmu_stress_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_no_fence_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_non_compressed_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_pmp_disable_all_regions_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_pmp_full_random_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_pmp_out_of_bounds_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_pmp_region_exec_test_v": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_pmp_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_rand_instr_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_rand_jump_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_unaligned_load_store_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dv_u_riscv_user_mode_rand_test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exceptions_axi_clk_override_": [9, 10, 13], "exceptions_axi_cmark_": [9, 10, 13], "exceptions_axi_core_pause_": [9, 10, 13], "exceptions_axi_dbus_nonblocking_load_error_": [9, 10, 13], "exceptions_axi_dbus_store_error_": [9, 10, 13], "exceptions_axi_dside_access_across_region_boundary_": [9, 10, 13], "exceptions_axi_dside_access_region_prediction_error_": [9, 10, 13], "exceptions_axi_dside_core_local_access_unmapped_address_error_": [9, 10, 13], "exceptions_axi_dside_pic_access_error_": [9, 10, 13], "exceptions_axi_dside_size_misaligned_access_to_non_idempotent_address_": [9, 10, 13], "exceptions_axi_ebreak_ecall_": [9, 10, 13], "exceptions_axi_illegal_instruction_": [9, 10, 13], "exceptions_axi_internal_timer_ints_": [9, 10, 13], "exceptions_axi_iside_core_local_unmapped_address_error_": [9, 10, 13], "exceptions_axi_iside_fetch_precise_bus_error_": [9, 10, 13], "exceptions_axi_lsu_trigger_hit_": [9, 10, 13], "exceptions_axi_machine_external_ints_": [9, 10, 13], "exceptions_axi_machine_external_vec_ints_": [9, 10, 13], "exceptions_axi_nmi_pin_assertion_": [9, 10, 13], "exu_alu_test_arith": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_arith_ahb_lit": [], "exu_alu_test_arith_axi4": [], "exu_alu_test_arith_default": [], "exu_alu_test_arith_default_ahb": [], "exu_alu_test_arith_high_perf": [], "exu_alu_test_arith_typical_pd": [], "exu_alu_test_log": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_logic_ahb_lit": [], "exu_alu_test_logic_axi4": [], "exu_alu_test_logic_default": [], "exu_alu_test_logic_default_ahb": [], "exu_alu_test_logic_high_perf": [], "exu_alu_test_logic_typical_pd": [], "exu_alu_test_zb": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_zba": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_zba_ahb_lit": [], "exu_alu_test_zba_axi4": [], "exu_alu_test_zba_default": [], "exu_alu_test_zba_default_ahb": [], "exu_alu_test_zba_high_perf": [], "exu_alu_test_zba_typical_pd": [], "exu_alu_test_zbb": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_zbb_ahb_lit": [], "exu_alu_test_zbb_axi4": [], "exu_alu_test_zbb_default": [], "exu_alu_test_zbb_default_ahb": [], "exu_alu_test_zbb_high_perf": [], "exu_alu_test_zbb_typical_pd": [], "exu_alu_test_zbp": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_alu_test_zbp_ahb_lit": [], "exu_alu_test_zbp_axi4": [], "exu_alu_test_zbp_default": [], "exu_alu_test_zbp_default_ahb": [], "exu_alu_test_zbp_high_perf": [], "exu_alu_test_zbp_typical_pd": [], "exu_alu_test_zbs_ahb_lit": [], "exu_alu_test_zbs_axi4": [], "exu_alu_test_zbs_default": [], "exu_alu_test_zbs_default_ahb": [], "exu_alu_test_zbs_high_perf": [], "exu_alu_test_zbs_typical_pd": [], "exu_div_test_div": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_div_test_div_ahb_lit": [], "exu_div_test_div_axi4": [], "exu_div_test_div_default": [], "exu_div_test_div_default_ahb": [], "exu_div_test_div_high_perf": [], "exu_div_test_div_typical_pd": [], "exu_mul_test_mul": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "exu_mul_test_mul_ahb_lit": [], "exu_mul_test_mul_axi4": [], "exu_mul_test_mul_default": [], "exu_mul_test_mul_default_ahb": [], "exu_mul_test_mul_high_perf": [], "exu_mul_test_mul_typical_pd": [], "iccm_test_readwrit": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "iccm_test_readwrite_ahb_lit": [], "iccm_test_readwrite_axi4": [], "iccm_test_readwrite_default": [], "iccm_test_readwrite_default_ahb": [], "iccm_test_readwrite_high_perf": [], "iccm_test_readwrite_typical_pd": [], "ifu_compress_test_compress": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "ifu_compress_test_compress_ahb_lit": [], "ifu_compress_test_compress_axi4": [], "ifu_compress_test_compress_default": [], "ifu_compress_test_compress_default_ahb": [], "ifu_compress_test_compress_high_perf": [], "ifu_compress_test_compress_typical_pd": [], "ifu_ic_data_test_ic_data": 7, "ifu_ic_mem_test_ic_mem": 7, "ifu_ic_tag_test_ic_tag": 7, "lib_ahb_to_axi4_test_read": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lib_ahb_to_axi4_test_read_ahb_lit": [], "lib_ahb_to_axi4_test_read_axi4": [], "lib_ahb_to_axi4_test_read_default": [], "lib_ahb_to_axi4_test_read_default_ahb": [], "lib_ahb_to_axi4_test_read_high_perf": [], "lib_ahb_to_axi4_test_read_typical_pd": [], "lib_ahb_to_axi4_test_writ": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lib_ahb_to_axi4_test_write_ahb_lit": [], "lib_ahb_to_axi4_test_write_axi4": [], "lib_ahb_to_axi4_test_write_default": [], "lib_ahb_to_axi4_test_write_default_ahb": [], "lib_ahb_to_axi4_test_write_high_perf": [], "lib_ahb_to_axi4_test_write_typical_pd": [], "lib_axi4_to_ahb_test_axi": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lib_axi4_to_ahb_test_axi_ahb_lit": [], "lib_axi4_to_ahb_test_axi_axi4": [], "lib_axi4_to_ahb_test_axi_default": [], "lib_axi4_to_ahb_test_axi_default_ahb": [], "lib_axi4_to_ahb_test_axi_high_perf": [], "lib_axi4_to_ahb_test_axi_read_channel": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lib_axi4_to_ahb_test_axi_read_channel_ahb_lit": [], "lib_axi4_to_ahb_test_axi_read_channel_axi4": [], "lib_axi4_to_ahb_test_axi_read_channel_default": [], "lib_axi4_to_ahb_test_axi_read_channel_default_ahb": [], "lib_axi4_to_ahb_test_axi_read_channel_high_perf": [], "lib_axi4_to_ahb_test_axi_read_channel_multipl": [6, 7, 8, 9, 10, 13], "lib_axi4_to_ahb_test_axi_read_channel_typical_pd": [], "lib_axi4_to_ahb_test_axi_typical_pd": [], "lib_axi4_to_ahb_test_axi_write_channel": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lib_axi4_to_ahb_test_axi_write_channel_ahb_lit": [], "lib_axi4_to_ahb_test_axi_write_channel_axi4": [], "lib_axi4_to_ahb_test_axi_write_channel_default": [], "lib_axi4_to_ahb_test_axi_write_channel_default_ahb": [], "lib_axi4_to_ahb_test_axi_write_channel_high_perf": [], "lib_axi4_to_ahb_test_axi_write_channel_typical_pd": [], "lsu_tl_test_lsu_tl": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "lsu_tl_test_lsu_tl_ahb_lit": [], "lsu_tl_test_lsu_tl_axi4": [], "lsu_tl_test_lsu_tl_default": [], "lsu_tl_test_lsu_tl_default_ahb": [], "lsu_tl_test_lsu_tl_high_perf": [], "lsu_tl_test_lsu_tl_typical_pd": [], "main": 11, "openocd__mem_test_ahb_lit": [], "openocd__mem_test_axi4": [], "openocd_ahb_lit": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "openocd_axi4": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "openocd_breakpoint_test_ahb_lit": [], "openocd_breakpoint_test_axi4": [], "openocd_gdb_test_ahb_lit": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "openocd_gdb_test_axi4": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "openocd_periph_test_ahb_lit": [], "openocd_periph_test_axi4": [], "openocd_reg_test_ahb_lit": [], "openocd_reg_test_axi4": [], "pic_gw_test_gatewai": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_gw_test_gateway_ahb_lit": [], "pic_gw_test_gateway_axi4": [], "pic_gw_test_gateway_default": [], "pic_gw_test_gateway_default_ahb": [], "pic_gw_test_gateway_high_perf": [], "pic_gw_test_gateway_typical_pd": [], "pic_test_clken": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_test_clken_ahb_lit": [], "pic_test_clken_axi4": [], "pic_test_clken_default": [], "pic_test_clken_default_ahb": [], "pic_test_clken_high_perf": [], "pic_test_clken_typical_pd": [], "pic_test_config": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_test_config_ahb_lit": [], "pic_test_config_axi4": [], "pic_test_config_default": [], "pic_test_config_default_ahb": [], "pic_test_config_high_perf": [], "pic_test_config_typical_pd": [], "pic_test_pend": [8, 9, 10, 13], "pic_test_priorit": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_test_prioritization_ahb_lit": [], "pic_test_prioritization_axi4": [], "pic_test_prioritization_default": [], "pic_test_prioritization_default_ahb": [], "pic_test_prioritization_high_perf": [], "pic_test_prioritization_typical_pd": [], "pic_test_reset": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_test_reset_ahb_lit": [], "pic_test_reset_axi4": [], "pic_test_reset_default": [], "pic_test_reset_default_ahb": [], "pic_test_reset_high_perf": [], "pic_test_reset_typical_pd": [], "pic_test_serv": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pic_test_servicing_ahb_lit": [], "pic_test_servicing_axi4": [], "pic_test_servicing_default": [], "pic_test_servicing_default_ahb": [], "pic_test_servicing_high_perf": [], "pic_test_servicing_typical_pd": [], "pmp_random_test_pmp_random": [9, 10, 13], "pmp_test_address_match": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pmp_test_address_matching_ahb_lit": [], "pmp_test_address_matching_axi4": [], "pmp_test_address_matching_default": [], "pmp_test_address_matching_default_ahb": [], "pmp_test_address_matching_high_perf": [], "pmp_test_address_matching_typical_pd": [], "pmp_test_multiple_config": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pmp_test_multiple_configs_ahb_lit": [], "pmp_test_multiple_configs_axi4": [], "pmp_test_multiple_configs_default": [], "pmp_test_multiple_configs_default_ahb": [], "pmp_test_multiple_configs_high_perf": [], "pmp_test_multiple_configs_typical_pd": [], "pmp_test_xwr_access": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "pmp_test_xwr_access_ahb_lit": [], "pmp_test_xwr_access_axi4": [], "pmp_test_xwr_access_default": [], "pmp_test_xwr_access_default_ahb": [], "pmp_test_xwr_access_high_perf": [], "pmp_test_xwr_access_typical_pd": [], "pull": 11, "request": 11, "riscof": [], "riscof_": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "riscof_u": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "riscv": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "test": [0, 12], "test_pyuvm": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "verif": [0, 12]}, "titles": ["Active pull requests", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Coverage dashboard", "Cores VeeR EL2", "Main branch", "Coverage dashboard"], "titleterms": {"activ": 0, "all": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "branch": 12, "caliptra": [], "core": 11, "coverag": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "dashboard": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "el2": 11, "individu": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "main": 12, "pull": 0, "report": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "request": 0, "rtl": [], "summari": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "test": [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 13], "veer": 11}})