//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21554848
// Cuda compilation tools, release 8.0, V8.0.61
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_35
.address_size 64

	// .globl	addexchange

.visible .entry addexchange(
	.param .u64 addexchange_param_0,
	.param .u64 addexchange_param_1,
	.param .u64 addexchange_param_2,
	.param .u64 addexchange_param_3,
	.param .u64 addexchange_param_4,
	.param .u64 addexchange_param_5,
	.param .u64 addexchange_param_6,
	.param .f32 addexchange_param_7,
	.param .u64 addexchange_param_8,
	.param .u64 addexchange_param_9,
	.param .f32 addexchange_param_10,
	.param .f32 addexchange_param_11,
	.param .f32 addexchange_param_12,
	.param .u32 addexchange_param_13,
	.param .u32 addexchange_param_14,
	.param .u32 addexchange_param_15,
	.param .u8 addexchange_param_16
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<169>;
	.reg .b32 	%r<152>;
	.reg .b64 	%rd<79>;


	ld.param.u64 	%rd13, [addexchange_param_0];
	ld.param.u64 	%rd14, [addexchange_param_1];
	ld.param.u64 	%rd15, [addexchange_param_2];
	ld.param.u64 	%rd17, [addexchange_param_3];
	ld.param.u64 	%rd18, [addexchange_param_4];
	ld.param.u64 	%rd19, [addexchange_param_5];
	ld.param.u64 	%rd16, [addexchange_param_6];
	ld.param.f32 	%f167, [addexchange_param_7];
	ld.param.u64 	%rd20, [addexchange_param_8];
	ld.param.u64 	%rd21, [addexchange_param_9];
	ld.param.f32 	%f84, [addexchange_param_10];
	ld.param.f32 	%f85, [addexchange_param_11];
	ld.param.f32 	%f86, [addexchange_param_12];
	ld.param.u32 	%r55, [addexchange_param_13];
	ld.param.u32 	%r56, [addexchange_param_14];
	ld.param.u32 	%r57, [addexchange_param_15];
	ld.param.u8 	%rs5, [addexchange_param_16];
	cvta.to.global.u64 	%rd1, %rd20;
	cvta.to.global.u64 	%rd2, %rd21;
	cvta.to.global.u64 	%rd3, %rd19;
	cvta.to.global.u64 	%rd4, %rd18;
	cvta.to.global.u64 	%rd5, %rd17;
	mov.u32 	%r58, %ntid.x;
	mov.u32 	%r59, %ctaid.x;
	mov.u32 	%r60, %tid.x;
	mad.lo.s32 	%r1, %r58, %r59, %r60;
	mov.u32 	%r61, %ntid.y;
	mov.u32 	%r62, %ctaid.y;
	mov.u32 	%r63, %tid.y;
	mad.lo.s32 	%r2, %r61, %r62, %r63;
	mov.u32 	%r64, %ntid.z;
	mov.u32 	%r65, %ctaid.z;
	mov.u32 	%r66, %tid.z;
	mad.lo.s32 	%r3, %r64, %r65, %r66;
	setp.ge.s32	%p1, %r2, %r56;
	setp.ge.s32	%p2, %r1, %r55;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r57;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_57;

	mul.lo.s32 	%r4, %r3, %r56;
	add.s32 	%r67, %r4, %r2;
	mul.lo.s32 	%r5, %r67, %r55;
	add.s32 	%r68, %r5, %r1;
	cvt.s64.s32	%rd6, %r68;
	mul.wide.s32 	%rd22, %r68, 4;
	add.s64 	%rd23, %rd5, %rd22;
	add.s64 	%rd24, %rd4, %rd22;
	add.s64 	%rd25, %rd3, %rd22;
	ld.global.nc.f32 	%f1, [%rd23];
	ld.global.nc.f32 	%f2, [%rd24];
	mul.f32 	%f87, %f2, %f2;
	fma.rn.f32 	%f88, %f1, %f1, %f87;
	ld.global.nc.f32 	%f3, [%rd25];
	fma.rn.f32 	%f89, %f3, %f3, %f88;
	setp.eq.f32	%p6, %f89, 0f00000000;
	@%p6 bra 	BB0_57;

	add.s64 	%rd26, %rd2, %rd6;
	ld.global.nc.u8 	%rs1, [%rd26];
	cvt.u32.u16	%r69, %rs1;
	and.b32  	%r6, %r69, 255;
	and.b16  	%rs2, %rs5, 1;
	setp.eq.s16	%p7, %rs2, 0;
	add.s32 	%r7, %r1, -1;
	@%p7 bra 	BB0_4;

	rem.s32 	%r70, %r7, %r55;
	add.s32 	%r71, %r70, %r55;
	rem.s32 	%r140, %r71, %r55;
	bra.uni 	BB0_5;

BB0_4:
	mov.u32 	%r72, 0;
	max.s32 	%r140, %r7, %r72;

BB0_5:
	add.s32 	%r73, %r140, %r5;
	cvt.s64.s32	%rd7, %r73;
	mul.wide.s32 	%rd27, %r73, 4;
	add.s64 	%rd28, %rd5, %rd27;
	add.s64 	%rd29, %rd4, %rd27;
	add.s64 	%rd30, %rd3, %rd27;
	ld.global.nc.f32 	%f146, [%rd28];
	ld.global.nc.f32 	%f147, [%rd29];
	ld.global.nc.f32 	%f148, [%rd30];
	mul.f32 	%f90, %f147, %f147;
	fma.rn.f32 	%f91, %f146, %f146, %f90;
	fma.rn.f32 	%f92, %f148, %f148, %f91;
	setp.neu.f32	%p8, %f92, 0f00000000;
	@%p8 bra 	BB0_7;

	mov.f32 	%f148, %f3;
	mov.f32 	%f147, %f2;
	mov.f32 	%f146, %f1;

BB0_7:
	add.s64 	%rd31, %rd2, %rd7;
	ld.global.nc.u8 	%rs6, [%rd31];
	setp.gt.u16	%p9, %rs6, %rs1;
	cvt.u32.u16	%r74, %rs6;
	and.b32  	%r11, %r74, 255;
	@%p9 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	add.s32 	%r78, %r11, 1;
	mul.lo.s32 	%r79, %r78, %r11;
	shr.u32 	%r80, %r79, 1;
	add.s32 	%r141, %r80, %r6;
	bra.uni 	BB0_10;

BB0_8:
	add.s32 	%r75, %r6, 1;
	mul.lo.s32 	%r76, %r75, %r6;
	shr.u32 	%r77, %r76, 1;
	add.s32 	%r141, %r11, %r77;

BB0_10:
	mul.wide.s32 	%rd32, %r141, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.nc.f32 	%f93, [%rd33];
	mul.f32 	%f94, %f93, %f84;
	sub.f32 	%f95, %f146, %f1;
	sub.f32 	%f96, %f147, %f2;
	sub.f32 	%f97, %f148, %f3;
	fma.rn.f32 	%f13, %f95, %f94, 0f00000000;
	fma.rn.f32 	%f14, %f96, %f94, 0f00000000;
	fma.rn.f32 	%f15, %f97, %f94, 0f00000000;
	add.s32 	%r15, %r1, 1;
	@%p7 bra 	BB0_12;

	rem.s32 	%r81, %r15, %r55;
	add.s32 	%r82, %r81, %r55;
	rem.s32 	%r142, %r82, %r55;
	bra.uni 	BB0_13;

BB0_12:
	add.s32 	%r83, %r55, -1;
	min.s32 	%r142, %r15, %r83;

BB0_13:
	add.s32 	%r84, %r142, %r5;
	cvt.s64.s32	%rd8, %r84;
	mul.wide.s32 	%rd34, %r84, 4;
	add.s64 	%rd35, %rd5, %rd34;
	add.s64 	%rd36, %rd4, %rd34;
	add.s64 	%rd37, %rd3, %rd34;
	ld.global.nc.f32 	%f149, [%rd35];
	ld.global.nc.f32 	%f150, [%rd36];
	ld.global.nc.f32 	%f151, [%rd37];
	mul.f32 	%f98, %f150, %f150;
	fma.rn.f32 	%f99, %f149, %f149, %f98;
	fma.rn.f32 	%f100, %f151, %f151, %f99;
	setp.neu.f32	%p11, %f100, 0f00000000;
	@%p11 bra 	BB0_15;

	mov.f32 	%f151, %f3;
	mov.f32 	%f150, %f2;
	mov.f32 	%f149, %f1;

BB0_15:
	add.s64 	%rd38, %rd2, %rd8;
	ld.global.nc.u8 	%rs9, [%rd38];
	setp.gt.u16	%p12, %rs9, %rs1;
	cvt.u32.u16	%r85, %rs9;
	and.b32  	%r19, %r85, 255;
	@%p12 bra 	BB0_17;
	bra.uni 	BB0_16;

BB0_17:
	add.s32 	%r89, %r19, 1;
	mul.lo.s32 	%r90, %r89, %r19;
	shr.u32 	%r91, %r90, 1;
	add.s32 	%r143, %r91, %r6;
	bra.uni 	BB0_18;

BB0_16:
	add.s32 	%r86, %r6, 1;
	mul.lo.s32 	%r87, %r86, %r6;
	shr.u32 	%r88, %r87, 1;
	add.s32 	%r143, %r19, %r88;

BB0_18:
	mul.wide.s32 	%rd39, %r143, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.nc.f32 	%f101, [%rd40];
	mul.f32 	%f102, %f101, %f84;
	sub.f32 	%f103, %f149, %f1;
	sub.f32 	%f104, %f150, %f2;
	sub.f32 	%f105, %f151, %f3;
	fma.rn.f32 	%f25, %f103, %f102, %f13;
	fma.rn.f32 	%f26, %f104, %f102, %f14;
	fma.rn.f32 	%f27, %f105, %f102, %f15;
	and.b16  	%rs3, %rs5, 2;
	setp.eq.s16	%p13, %rs3, 0;
	add.s32 	%r23, %r2, -1;
	@%p13 bra 	BB0_20;

	rem.s32 	%r92, %r23, %r56;
	add.s32 	%r93, %r92, %r56;
	rem.s32 	%r144, %r93, %r56;
	bra.uni 	BB0_21;

BB0_20:
	mov.u32 	%r94, 0;
	max.s32 	%r144, %r23, %r94;

BB0_21:
	add.s32 	%r95, %r144, %r4;
	mad.lo.s32 	%r96, %r95, %r55, %r1;
	cvt.s64.s32	%rd9, %r96;
	mul.wide.s32 	%rd41, %r96, 4;
	add.s64 	%rd42, %rd5, %rd41;
	add.s64 	%rd43, %rd4, %rd41;
	add.s64 	%rd44, %rd3, %rd41;
	ld.global.nc.f32 	%f152, [%rd42];
	ld.global.nc.f32 	%f153, [%rd43];
	ld.global.nc.f32 	%f154, [%rd44];
	mul.f32 	%f106, %f153, %f153;
	fma.rn.f32 	%f107, %f152, %f152, %f106;
	fma.rn.f32 	%f108, %f154, %f154, %f107;
	setp.neu.f32	%p14, %f108, 0f00000000;
	@%p14 bra 	BB0_23;

	mov.f32 	%f154, %f3;
	mov.f32 	%f153, %f2;
	mov.f32 	%f152, %f1;

BB0_23:
	add.s64 	%rd45, %rd2, %rd9;
	ld.global.nc.u8 	%rs12, [%rd45];
	setp.gt.u16	%p15, %rs12, %rs1;
	cvt.u32.u16	%r97, %rs12;
	and.b32  	%r27, %r97, 255;
	@%p15 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	add.s32 	%r101, %r27, 1;
	mul.lo.s32 	%r102, %r101, %r27;
	shr.u32 	%r103, %r102, 1;
	add.s32 	%r145, %r103, %r6;
	bra.uni 	BB0_26;

BB0_24:
	add.s32 	%r98, %r6, 1;
	mul.lo.s32 	%r99, %r98, %r6;
	shr.u32 	%r100, %r99, 1;
	add.s32 	%r145, %r27, %r100;

BB0_26:
	mul.wide.s32 	%rd46, %r145, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.nc.f32 	%f109, [%rd47];
	mul.f32 	%f110, %f109, %f85;
	sub.f32 	%f111, %f152, %f1;
	sub.f32 	%f112, %f153, %f2;
	sub.f32 	%f113, %f154, %f3;
	fma.rn.f32 	%f37, %f111, %f110, %f25;
	fma.rn.f32 	%f38, %f112, %f110, %f26;
	fma.rn.f32 	%f39, %f113, %f110, %f27;
	add.s32 	%r31, %r2, 1;
	@%p13 bra 	BB0_28;

	rem.s32 	%r104, %r31, %r56;
	add.s32 	%r105, %r104, %r56;
	rem.s32 	%r146, %r105, %r56;
	bra.uni 	BB0_29;

BB0_28:
	add.s32 	%r106, %r56, -1;
	min.s32 	%r146, %r31, %r106;

BB0_29:
	add.s32 	%r107, %r146, %r4;
	mad.lo.s32 	%r108, %r107, %r55, %r1;
	cvt.s64.s32	%rd10, %r108;
	mul.wide.s32 	%rd48, %r108, 4;
	add.s64 	%rd49, %rd5, %rd48;
	add.s64 	%rd50, %rd4, %rd48;
	add.s64 	%rd51, %rd3, %rd48;
	ld.global.nc.f32 	%f155, [%rd49];
	ld.global.nc.f32 	%f156, [%rd50];
	ld.global.nc.f32 	%f157, [%rd51];
	mul.f32 	%f114, %f156, %f156;
	fma.rn.f32 	%f115, %f155, %f155, %f114;
	fma.rn.f32 	%f116, %f157, %f157, %f115;
	setp.neu.f32	%p17, %f116, 0f00000000;
	@%p17 bra 	BB0_31;

	mov.f32 	%f157, %f3;
	mov.f32 	%f156, %f2;
	mov.f32 	%f155, %f1;

BB0_31:
	add.s64 	%rd52, %rd2, %rd10;
	ld.global.nc.u8 	%rs16, [%rd52];
	setp.gt.u16	%p18, %rs16, %rs1;
	cvt.u32.u16	%r109, %rs16;
	and.b32  	%r35, %r109, 255;
	@%p18 bra 	BB0_33;
	bra.uni 	BB0_32;

BB0_33:
	add.s32 	%r113, %r35, 1;
	mul.lo.s32 	%r114, %r113, %r35;
	shr.u32 	%r115, %r114, 1;
	add.s32 	%r147, %r115, %r6;
	bra.uni 	BB0_34;

BB0_32:
	add.s32 	%r110, %r6, 1;
	mul.lo.s32 	%r111, %r110, %r6;
	shr.u32 	%r112, %r111, 1;
	add.s32 	%r147, %r35, %r112;

BB0_34:
	mul.wide.s32 	%rd53, %r147, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.nc.f32 	%f117, [%rd54];
	mul.f32 	%f118, %f117, %f85;
	sub.f32 	%f119, %f155, %f1;
	sub.f32 	%f120, %f156, %f2;
	sub.f32 	%f121, %f157, %f3;
	fma.rn.f32 	%f164, %f119, %f118, %f37;
	fma.rn.f32 	%f165, %f120, %f118, %f38;
	fma.rn.f32 	%f166, %f121, %f118, %f39;
	setp.eq.s32	%p19, %r57, 1;
	@%p19 bra 	BB0_52;

	and.b16  	%rs4, %rs5, 4;
	setp.eq.s16	%p20, %rs4, 0;
	add.s32 	%r39, %r3, -1;
	@%p20 bra 	BB0_37;

	rem.s32 	%r116, %r39, %r57;
	add.s32 	%r117, %r116, %r57;
	rem.s32 	%r148, %r117, %r57;
	bra.uni 	BB0_38;

BB0_37:
	mov.u32 	%r118, 0;
	max.s32 	%r148, %r39, %r118;

BB0_38:
	mad.lo.s32 	%r119, %r148, %r56, %r2;
	mad.lo.s32 	%r120, %r119, %r55, %r1;
	cvt.s64.s32	%rd11, %r120;
	mul.wide.s32 	%rd55, %r120, 4;
	add.s64 	%rd56, %rd5, %rd55;
	add.s64 	%rd57, %rd4, %rd55;
	add.s64 	%rd58, %rd3, %rd55;
	ld.global.nc.f32 	%f158, [%rd56];
	ld.global.nc.f32 	%f159, [%rd57];
	ld.global.nc.f32 	%f160, [%rd58];
	mul.f32 	%f122, %f159, %f159;
	fma.rn.f32 	%f123, %f158, %f158, %f122;
	fma.rn.f32 	%f124, %f160, %f160, %f123;
	setp.neu.f32	%p21, %f124, 0f00000000;
	@%p21 bra 	BB0_40;

	mov.f32 	%f160, %f3;
	mov.f32 	%f159, %f2;
	mov.f32 	%f158, %f1;

BB0_40:
	add.s64 	%rd59, %rd2, %rd11;
	ld.global.nc.u8 	%rs19, [%rd59];
	setp.gt.u16	%p22, %rs19, %rs1;
	cvt.u32.u16	%r121, %rs19;
	and.b32  	%r43, %r121, 255;
	@%p22 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	add.s32 	%r125, %r43, 1;
	mul.lo.s32 	%r126, %r125, %r43;
	shr.u32 	%r127, %r126, 1;
	add.s32 	%r149, %r127, %r6;
	bra.uni 	BB0_43;

BB0_41:
	add.s32 	%r122, %r6, 1;
	mul.lo.s32 	%r123, %r122, %r6;
	shr.u32 	%r124, %r123, 1;
	add.s32 	%r149, %r43, %r124;

BB0_43:
	mul.wide.s32 	%rd60, %r149, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.nc.f32 	%f125, [%rd61];
	mul.f32 	%f126, %f125, %f86;
	sub.f32 	%f127, %f158, %f1;
	sub.f32 	%f128, %f159, %f2;
	sub.f32 	%f129, %f160, %f3;
	fma.rn.f32 	%f61, %f127, %f126, %f164;
	fma.rn.f32 	%f62, %f128, %f126, %f165;
	fma.rn.f32 	%f63, %f129, %f126, %f166;
	add.s32 	%r47, %r3, 1;
	@%p20 bra 	BB0_45;

	rem.s32 	%r128, %r47, %r57;
	add.s32 	%r129, %r128, %r57;
	rem.s32 	%r150, %r129, %r57;
	bra.uni 	BB0_46;

BB0_45:
	add.s32 	%r130, %r57, -1;
	min.s32 	%r150, %r47, %r130;

BB0_46:
	mad.lo.s32 	%r131, %r150, %r56, %r2;
	mad.lo.s32 	%r132, %r131, %r55, %r1;
	cvt.s64.s32	%rd12, %r132;
	mul.wide.s32 	%rd62, %r132, 4;
	add.s64 	%rd63, %rd5, %rd62;
	add.s64 	%rd64, %rd4, %rd62;
	add.s64 	%rd65, %rd3, %rd62;
	ld.global.nc.f32 	%f161, [%rd63];
	ld.global.nc.f32 	%f162, [%rd64];
	ld.global.nc.f32 	%f163, [%rd65];
	mul.f32 	%f130, %f162, %f162;
	fma.rn.f32 	%f131, %f161, %f161, %f130;
	fma.rn.f32 	%f132, %f163, %f163, %f131;
	setp.neu.f32	%p24, %f132, 0f00000000;
	@%p24 bra 	BB0_48;

	mov.f32 	%f163, %f3;
	mov.f32 	%f162, %f2;
	mov.f32 	%f161, %f1;

BB0_48:
	add.s64 	%rd66, %rd2, %rd12;
	ld.global.nc.u8 	%rs23, [%rd66];
	setp.gt.u16	%p25, %rs23, %rs1;
	cvt.u32.u16	%r133, %rs23;
	and.b32  	%r51, %r133, 255;
	@%p25 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_50:
	add.s32 	%r137, %r51, 1;
	mul.lo.s32 	%r138, %r137, %r51;
	shr.u32 	%r139, %r138, 1;
	add.s32 	%r151, %r139, %r6;
	bra.uni 	BB0_51;

BB0_49:
	add.s32 	%r134, %r6, 1;
	mul.lo.s32 	%r135, %r134, %r6;
	shr.u32 	%r136, %r135, 1;
	add.s32 	%r151, %r51, %r136;

BB0_51:
	mul.wide.s32 	%rd67, %r151, 4;
	add.s64 	%rd68, %rd1, %rd67;
	ld.global.nc.f32 	%f133, [%rd68];
	mul.f32 	%f134, %f133, %f86;
	sub.f32 	%f135, %f161, %f1;
	sub.f32 	%f136, %f162, %f2;
	sub.f32 	%f137, %f163, %f3;
	fma.rn.f32 	%f164, %f135, %f134, %f61;
	fma.rn.f32 	%f165, %f136, %f134, %f62;
	fma.rn.f32 	%f166, %f137, %f134, %f63;

BB0_52:
	setp.eq.s64	%p26, %rd16, 0;
	@%p26 bra 	BB0_54;

	cvta.to.global.u64 	%rd69, %rd16;
	shl.b64 	%rd70, %rd6, 2;
	add.s64 	%rd71, %rd69, %rd70;
	ld.global.nc.f32 	%f138, [%rd71];
	mul.f32 	%f167, %f138, %f167;

BB0_54:
	setp.eq.f32	%p27, %f167, 0f00000000;
	mov.f32 	%f168, 0f00000000;
	@%p27 bra 	BB0_56;

	rcp.rn.f32 	%f168, %f167;

BB0_56:
	cvta.to.global.u64 	%rd72, %rd15;
	cvta.to.global.u64 	%rd73, %rd14;
	cvta.to.global.u64 	%rd74, %rd13;
	shl.b64 	%rd75, %rd6, 2;
	add.s64 	%rd76, %rd74, %rd75;
	ld.global.f32 	%f140, [%rd76];
	fma.rn.f32 	%f141, %f164, %f168, %f140;
	st.global.f32 	[%rd76], %f141;
	add.s64 	%rd77, %rd73, %rd75;
	ld.global.f32 	%f142, [%rd77];
	fma.rn.f32 	%f143, %f165, %f168, %f142;
	st.global.f32 	[%rd77], %f143;
	add.s64 	%rd78, %rd72, %rd75;
	ld.global.f32 	%f144, [%rd78];
	fma.rn.f32 	%f145, %f166, %f168, %f144;
	st.global.f32 	[%rd78], %f145;

BB0_57:
	ret;
}


