<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>An Exercise in using Formal Induction</title>
  <meta name="description" content="In many ways I’m still quite the beginner when it comes to proving designsusing formal methods:I’ve only usedformal methodsfor about about five months.  Howe...">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/blog/2018/03/10/induction-exercise.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

  ga('create', 'UA-102570964-1', 'auto');
  ga('send', 'pageview');

</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/#training">Formal training</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>


<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">An Exercise in using Formal Induction</h1>
    <p class="post-meta"><time datetime="2018-03-10T00:00:00-05:00" itemprop="datePublished">Mar 10, 2018</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>In many ways I’m still quite the beginner when it comes to proving designs
using <a href="/blog/2017/10/19/formal-intro.html">formal methods</a>:
I’ve only used
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>
for about about five months.  However, over those five months I’ve found
so many bugs in my “<em>working</em>” code that I’ve started using
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>
for every new component and design I’ve built since.</p>

<p>I’ve also found myself counseling others on the
<a href="https://irclog.whitequark.org/yosys">#yosys</a>
<a href="https://freenode.net">IRC forum</a>.  It’s been rather strange, though, since
I very much feel as though I myself am quite the beginner, and yet I’m
answering questions and explaining things as though I’d been doing this
for years.</p>

<p>I haven’t.</p>

<p>However, I’d like to share with you today an <a href="/examples/kitest.v">example
piece</a> of code that really
taught me a lot about
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>,
and in particular about the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> step.
It’s come up recently as I’ve tried to explain
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>
to someone with even less experience than I have, and I’ve found that it
makes a good and simple example to learn from.</p>

<p>I’ll be honest–my own mentors haven’t thought that much of the
<a href="/examples/kitest.v">example below</a>.  Their response
has been something like, “Oh, yes, of course.” Yet to me, I’ve found
<a href="/examples/kitest.v">this example</a>
to be <em>very</em> instructive.</p>

<h2 id="the-example-code">The Example Code</h2>

<p>The <a href="/examples/kitest.v">basic example</a>
consists of two shift registers, <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code>, although
the example would also work if you were comparing <a href="/dsp/2017/10/27/lfsr.html">Fibonacci versus Galois
linear feedback shift registers
(LFSR)s</a>–it just wouldn’t be
nearly as clear.  However, the example does require that the two
shift register outputs need to be identical.</p>

<table align="center" style="float: none"><caption>Fig 1. Two identical shift registers</caption><tr><td><img src="/img/kitest.svg" alt="" width="480" /></td></tr></table>

<p>We’ll allow our two shift registers to have a parameterized
length, <code class="highlighter-rouge">LN</code>, although for the purposes of today’s discussion we’ll only
set this length to a constant 16, <code class="highlighter-rouge">LN=16</code>.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">module</span>	<span class="n">kitest</span><span class="p">(</span><span class="n">i_clk</span><span class="o">,</span> <span class="n">i_reset</span><span class="o">,</span> <span class="n">i_ce</span><span class="o">,</span> <span class="n">i_in</span><span class="o">,</span> <span class="n">o_bit</span><span class="p">)</span><span class="o">;</span>
	<span class="k">parameter</span>		<span class="n">LN</span><span class="o">=</span><span class="mi">16</span><span class="o">;</span>
	<span class="c1">//
</span>	<span class="kt">input</span>	<span class="kt">wire</span>		<span class="n">i_clk</span><span class="o">,</span> <span class="n">i_reset</span><span class="o">,</span> <span class="n">i_ce</span><span class="o">,</span> <span class="n">i_in</span><span class="o">;</span>
	<span class="kt">output</span>	<span class="kt">wire</span>		<span class="n">o_bit</span><span class="o">;</span>

	<span class="kt">reg</span>	<span class="p">[(</span><span class="n">LN</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>	<span class="n">sa</span><span class="o">,</span> <span class="n">sb</span><span class="o">;</span></code></pre></figure>

<p>For this example to be instructive, both shift registers must have <em>identical</em>
logic.  Therefore, we’ll initialize both registers to zero.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">initial</span>	<span class="n">sa</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span>
	<span class="k">initial</span>	<span class="n">sb</span> <span class="o">=</span> <span class="mi">0</span><span class="o">;</span></code></pre></figure>

<p>We’ll clear both registers on any synchronous reset.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_reset</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="n">sa</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
		<span class="n">sb</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="o">;</span>
	<span class="k">end</span></code></pre></figure>

<p>Finally, any time <code class="highlighter-rouge">i_ce</code> is true, the input value will be placed into the
least significant bit (LSB) of each shift register, while we shift the rest
of the register to the left.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i_ce</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="n">sa</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="n">sa</span><span class="p">[(</span><span class="n">LN</span><span class="o">-</span><span class="mi">2</span><span class="p">)</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">,</span> <span class="n">i_in</span> <span class="o">};</span>
		<span class="n">sb</span> <span class="o">&lt;=</span> <span class="o">{</span> <span class="n">sb</span><span class="p">[(</span><span class="n">LN</span><span class="o">-</span><span class="mi">2</span><span class="p">)</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">,</span> <span class="n">i_in</span> <span class="o">};</span>
	<span class="k">end</span></code></pre></figure>

<p>In all other clocks, <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> will remain unchained.</p>

<p>Our <a href="/examples/kitest.v">example</a>
needs an output, so let’s set our output value to be the
exclusive OR of the most significant bits in each register.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">assign</span>	<span class="n">o_bit</span> <span class="o">=</span> <span class="n">sa</span><span class="p">[</span><span class="n">LN</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span> <span class="o">^</span> <span class="n">sb</span><span class="p">[</span><span class="n">LN</span><span class="o">-</span><span class="mi">1</span><span class="p">]</span><span class="o">;</span></code></pre></figure>

<p>If these two shift registers are truly identical, then we should be able to
assert this fact to the
<a href="/blog/2017/10/19/formal-intro.html">formal</a>
solver, as in:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="cp">`ifdef</span>	<span class="n">FORMAL</span>
	<span class="k">assert</span> <span class="k">property</span><span class="p">(</span><span class="o">!</span><span class="n">o_bit</span><span class="p">)</span><span class="o">;</span></code></pre></figure>

<p>If you stop here and try to prove this one property,</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="cp">`endif</span>
<span class="k">endmodule</span></code></pre></figure>

<p>it will pass a bounded model check, but not
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>.</p>

<p>Once I understood why
<a href="/examples/kitest.v">this simple design</a>
struggled with
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>,
I was suddenly able to figure out why various designs were struggling with
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>,
and I then understood how to deal with it.  Therefore, let’s
spend the rest of this article discussing the difficulty with
<a href="/examples/kitest.v">this design</a>,
and also how we might go about solving it.</p>

<h2 id="running-symbiyosys">Running SymbiYosys</h2>

<p>If you have <a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
installed, then all it takes is a
<a href="/examples/kitest.sby">very simple script</a> to run this test.
Since adjusting parameters is fairly easy with
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>, we’ll use it for
our tests today.</p>

<p>There are four basic parts to any
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
script: the options, the formal engine, the
<a href="http://www.clifford.at/yosys">yosys</a>
script, and the list of component files involved.</p>

<p>In our case, we’ll want to use the formal mode <em>prove</em>.  This will run both
the bounded model checker (BMC), <em>and</em> the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> engine.
Other modes I’ve worked with include <em>bmc</em>, which just runs the bounded
model checker, and <em>cover</em>, which checks cover properties.
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
also supports a mode for checking liveness, called mode <em>live</em>, but I have
yet to try that mode.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[options]
mode prove</code></pre></figure>

<table align="center" style="float: right"><caption>Fig 2. Forall time proofs have two parts</caption><tr><td><img src="/img/formal-forall-time.svg" alt="" width="240" /></td></tr></table>

<p>We’ll also be adjusting the depth of the proof.  This is the number of logic
steps the formal solver uses to test our design.  In <em>bmc</em> mode, this will
be the number of clock cycles, measured from the beginning of time, that
are checked for any assertion failures.  For the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> step, in
<em>prove</em> mode, this will decide the number of clock cycles for both the <em>bmc</em>
pass and the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> pass.  For
the <a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> pass,
all but the last cycle will assume your <code class="highlighter-rouge">assert</code>’s are true.  On the last cycle,
however, the formal engine will try to find one example where it can show that
an assertion fails.</p>

<p>In my initial
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
<a href="/examples/kitest.sby">script</a>,
I’ll set this depth to 31.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">depth 31</code></pre></figure>

<p>As I mentioned, we’ll be adjusting this value during today’s
<a href="/examples/kitest.v">exercise</a>.</p>

<p>We’ll also need to specify which formal solving engine we want to use.  In
this case, the <a href="http://yices.csl.sri.com">yices</a>
engine will work quite nicely.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[engines]
smtbmc yices</code></pre></figure>

<p>Other engines are available, and may produce different results.</p>

<p>We’ll then provide
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
with a very simple set of
<a href="http://www.clifford.at/yosys">yosys</a>
commands to build <a href="/examples/kitest.v">our test</a>,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[script]
read_verilog -formal kitest.v
prep -top kitest

[files]
kitest.v</code></pre></figure>

<p>Be aware when you are working with
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
that the <code class="highlighter-rouge">[files]</code> section
will specify where your source files are coming from.
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a> will then copy
these files to a working directory before running
<a href="http://www.clifford.at/yosys">yosys</a>,
so the <code class="highlighter-rouge">read_verilog</code> command within the
<a href="http://www.clifford.at/yosys">yosys</a>
<code class="highlighter-rouge">[script]</code> section will reference all files
from within the current directory where
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a> placed them.</p>

<p>Let’s save this script to a file,
<a href="/examples/kitest.sby">kitest.sby</a>.
Put together, the whole
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
<a href="/examples/kitest.sby">script</a>
will look like,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[options]
mode prove
depth 31

[engines]
smtbmc yices

[script]
read_verilog -formal kitest.v
prep -top kitest

[files]
kitest.v</code></pre></figure>

<p>Assuming you have
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>,
<a href="http://www.clifford.at/yosys">yosys</a>, and
<a href="http://yices.csl.sri.com">yices</a>
installed, then all it then takes to run
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
is the command,</p>

<figure class="highlight"><pre><code class="language-bash" data-lang="bash"><span class="gp">% </span>sby -f kitest.sby</code></pre></figure>

<p>Pay attention to the last line returned by
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>.  If all goes
well, you’ll get the line:</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">SBY [kitest] DONE (PASS, rc=0)</code></pre></figure>

<p>However, if our design passes BMC (which it will) but
fails <a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>, then
this last line will instead read,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">SBY [kitest] DONE (UNKNOWN, rc=4)</code></pre></figure>

<p>In the next section, we’ll look at what happens when we apply
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
to <a href="/examples/kitest.v">our example</a>.</p>

<h2 id="exploring-what-happens">Exploring what happens</h2>

<p>Let’s spend some time exploring what happens within
<a href="/examples/kitest.v">this example design</a>, and see what
it will take to get us to fully prove our property that the output bit will
always be zero.</p>

<p>We’ll start out by describing a set of tests, each containing a different
approach to handling this problem.  We’ll use the local parameter
<code class="highlighter-rouge">FORMAL_TEST</code> to select from among several possible options for proving
this.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">localparam</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>	<span class="n">FORMAL_TEST</span> <span class="o">=</span> <span class="mb">3'b001</span><span class="o">;</span>

	<span class="k">generate</span> <span class="k">if</span> <span class="p">(</span><span class="n">FORMAL_TEST</span> <span class="o">==</span> <span class="mb">3'b000</span><span class="p">)</span>
	<span class="k">begin</span>

		<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span>
			<span class="k">assume</span><span class="p">(</span><span class="n">i_ce</span><span class="p">)</span><span class="o">;</span>

	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">FORMAL_TEST</span> <span class="o">==</span> <span class="mb">3'b001</span><span class="p">)</span>
	<span class="k">begin</span>

		<span class="c1">// No extra logic
</span>
	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">FORMAL_TEST</span> <span class="o">==</span> <span class="mb">3'b010</span><span class="p">)</span>
	<span class="k">begin</span>

		<span class="k">assert</span> <span class="k">property</span><span class="p">(</span><span class="n">sa</span> <span class="o">==</span> <span class="n">sb</span><span class="p">)</span><span class="o">;</span>

	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">FORMAL_TEST</span> <span class="o">==</span> <span class="mb">3'b011</span><span class="p">)</span>
	<span class="k">begin</span>

		<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">$</span><span class="nb">past</span><span class="p">(</span><span class="n">i_ce</span><span class="p">))</span>
			<span class="k">assume</span><span class="p">(</span><span class="n">i_ce</span><span class="p">)</span><span class="o">;</span>

	<span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">FORMAL_TEST</span> <span class="o">==</span> <span class="mb">3'b100</span><span class="p">)</span>
	<span class="k">begin</span>

		<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">((</span><span class="o">!</span><span class="p">$</span><span class="nb">past</span><span class="p">(</span><span class="n">i_ce</span><span class="p">))</span><span class="o">&amp;&amp;</span><span class="p">(</span><span class="o">!</span><span class="p">$</span><span class="nb">past</span><span class="p">(</span><span class="n">i_ce</span><span class="o">,</span><span class="mi">2</span><span class="p">)))</span>
			<span class="k">assume</span><span class="p">(</span><span class="n">i_ce</span><span class="p">)</span><span class="o">;</span>

	<span class="c1">// else
</span>	<span class="c1">//	No formal logic
</span>	<span class="k">end</span> <span class="k">endgenerate</span></code></pre></figure>

<p>Now, let’s work our way through these tests, shall we?</p>

<p>When <code class="highlighter-rouge">FORMAL_TEST</code> is zero, the test passes–much as we might expect.
Since it does pass, there’s no trace generated to examine and we can move
on.  We’ll come back to this, though, in a moment.</p>

<p>When <code class="highlighter-rouge">FORMAL_TEST</code> is set to <code class="highlighter-rouge">3'b001</code>, however, the test fails.  Why would
this be?  It doesn’t make sense, right?  I mean, if you look at the
<a href="/examples/kitest.v">code</a>,
you can clearly (by examination) tell that <code class="highlighter-rouge">sa==sb</code>, and so there must be
something wrong with the
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>,
therefore, if it can’t tell that these two are equal.</p>

<p>Well, not quite.  Let’s dig a little deeper.</p>

<p>In particular, let’s pull up the trace associated with this failure.  If
you look through the
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
output, you’ll find the line ending with</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">.... Writing trace to VCD file: engine_0/trace_induct.vcd</code></pre></figure>

<p>We can open <code class="highlighter-rouge">trace_induct.vcd</code> in <a href="http://gtkwave.sourceforge.net">GTKWave</a>
and look at what’s going on here.  You’ll find this file in the
<code class="highlighter-rouge">kitest/engine_0</code> directory where
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
placed it.</p>

<table align="center" style="float: none"><caption>Fig 3. Induction fails</caption><tr><td><img src="/img/kitest-2.png" alt="" width="911" /></td></tr></table>

<p>If you look through the trace, you’ll notice that <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> are
indeed different.</p>

<p>What?  How can this be?</p>

<p>To understand this, you need to understand a bit about how formal
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> works.
The <a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> step
works by picking random initial values for every registered signal within
the design.  Well, okay, that’s not quite right.  The values aren’t truly
chosen <em>randomly</em>, they are actually chosen <em>exhaustively</em>.  Were they chosen
randomly, it might be possible to miss some choices that would cause the design
to fail.  The benefit of formal, however, is that it will try every possible
combination in order to find one that will cause  your design to fail.
To you as a developer looking at the traces through your code, it might feel
like these values are chosen <em>randomly</em>, although there’s actually a method
to this madness.</p>

<p>Either way, the engine knows nothing about whether or not the design could
ever achieve the initial values it chooses.  It only knows whether or not any
of these violate any assumptions or assertions.</p>

<p>For the first 31 steps of this test, the only constraint upon <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> is
that their most significant bits are equal.  The engine has kept this true for
us.  Nothing in <a href="/examples/kitest.v">our example</a>
constrains the rest of the shift register, either <code class="highlighter-rouge">sa[LN-2:0]</code> or <code class="highlighter-rouge">sb[LN-2:0]</code>,
so those values can be anything.</p>

<p>Then, in step 31, the engine chooses to set <code class="highlighter-rouge">i_ce</code> high.  This forces a
comparison between <code class="highlighter-rouge">sa[LN-1]</code> and <code class="highlighter-rouge">sb[LN-1]</code> on step 32, where the comparison
(which is formed by our assertion) fails.</p>

<p>This is obviously not what we want, so
what can we do to fix this?  The most obvious answer is to
assert that <code class="highlighter-rouge">sa==sb</code>.  This is <code class="highlighter-rouge">FORMAL_TEST</code> <code class="highlighter-rouge">3'b010</code>.  This test passes
very quickly, with little fanfare.  This works.</p>

<p>What else might we do?</p>

<p>Suppose we went back and examined our first test again, with our depth
set to 15 instead of 31.  You’ll need to adjust the depth option within the
<a href="https://symbiyosys.readthedocs.io/en/latest">SymbiYosys</a>
<a href="/examples/kitest.sby">configuration script</a>
to do this.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">depth 15</code></pre></figure>

<p>As before, we can pull up the trace to see what happened.</p>

<table align="center" style="float: none"><caption>Fig 4. Induction fails, where it succeeded before</caption><tr><td><img src="/img/kitest-0.png" alt="" width="918" /></td></tr></table>

<p>In this trace, <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> are different again.  This time,
though, the difference starts out in bit zero on the first timestep (not shown).
On every clock following, this one differing bit moves one step closer to our
assertion that the most significant bits of <code class="highlighter-rouge">sa</code> and<code class="highlighter-rouge">sb</code> are identical.  As
this assertion is applied in the first 15 steps, it is applied as an
assumption–forcing the fifteen most significant bits of <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> to be
identical.  However, on step 16, the assertion
is treated not as an assumption but rather as a full-blown assertion.
This time it fails, because we never told the formal engine that bits zero
in both shift registers were initially identical.</p>

<p>This suggests that this test will pass for a depth of 16.  Feel free to try
that one on your own.</p>

<p>Now let’s move on and try <code class="highlighter-rouge">FORMAL_TEST</code> <code class="highlighter-rouge">3'b011</code>.</p>

<p>In this test, <code class="highlighter-rouge">i_ce</code> is never allowed to be zero for two clocks in a row.
It is allowed to be true on every clock, or to alternate between true and
false, or some combination between the two.</p>

<p>Let’s make one more change as well.  We’ll set the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>
depth to 30 steps in <a href="/examples/kitest.sby">kitest.sby</a>.</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">depth 30</code></pre></figure>

<p>This test also fails.</p>

<p>As before, we can pull up the trace to see what happened.</p>

<table align="center" style="float: none"><caption>Fig 5. Induction fails, i_ce is now true every other step</caption><tr><td><img src="/img/kitest-3.png" alt="" width="915" /></td></tr></table>

<p>This looks very much like the last test that failed: both failed because the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> engine
allowed <code class="highlighter-rouge">sa</code> and <code class="highlighter-rouge">sb</code> to start out with different least significant bit.</p>

<p>The only thing that’s different here is <code class="highlighter-rouge">i_ce</code>.  In this case, the
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>
engine has chosen to alternate <code class="highlighter-rouge">i_ce</code> with high and low.
Why?  Because the alternating <code class="highlighter-rouge">i_ce</code> value pushes the assertion regarding
this bit far enough forward in formal steps that the proof now fails.</p>

<p>However, it failed on the <em>last</em> step.  I know,
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>
always only ever fails on its last step.  That’s not what I mean.  What I mean
is that if we just extend the search depth by one clock,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">depth 31</code></pre></figure>

<p>then this test will pass.</p>

<p>The last test, <code class="highlighter-rouge">FORMAL_TEST</code> <code class="highlighter-rouge">3'b100</code>, is very similar to test <code class="highlighter-rouge">3b011</code>.  I’ll
leave this one as homework for you.</p>

<p>I’ll also leave as homework for you the task of insisting that <code class="highlighter-rouge">i_ce</code> is
true at least one of every eight clocks cycles.  How many induction steps will
that take to succeed?</p>

<p>I like this example, because it does a good job fleshing out how the
<a href="/blog/2017/10/19/formal-intro.html">formal</a>
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a> proof
works.</p>

<p>Reality turns out to be very similar to this example, although it never looks
as simple.  In most of the designs I’ve worked with, there’s always been some
amount of state that I can’t quite capture with a proper <code class="highlighter-rouge">assert</code> statement.
By using a longer
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>
length, though, I can often force the state within my designs to flush itself.</p>

<p>Even this doesn’t always work.</p>

<p>You may remember <a href="/zipcpu/2017/11/07/wb-formal.html">my discussion of the formal
properties</a>
of a <a href="/doc/wbspec_b4.pdf">wishbone
bus</a>.  Nothing within <a href="/doc/wbspec_b4.pdf">the
specification</a>
forces a slave to drop its <code class="highlighter-rouge">STALL</code> output to accept a new request within a
given number of cycles.  Likewise, nothing within the specification forces
a slave to respond to the request by raising the <code class="highlighter-rouge">ACK</code> signal within a
given number of clock cycles.  This creates a possibility where there may
be some amount of hidden state.  In order to deal with that possibility,
just like we forced <code class="highlighter-rouge">i_ce</code> to be high at least one in <code class="highlighter-rouge">N</code> clock cycles, <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/ex/fwb_master.v">I
would force</a>
the stall line, <code class="highlighter-rouge">STALL</code>, to be dropped if it was ever asserted for too long.
In a similar fashion, <a href="https://github.com/ZipCPU/zipcpu/blob/master/rtl/ex/fwb_slave.v">I would
prevent</a>
the slave from waiting too many clock cycles before acknowledging a request.</p>

<h2 id="other-approaches">Other Approaches</h2>

<p>If you have a chance to try some other formal engines, you may find they
work better in this example.
For example, the pdr engine,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[engines]
abc pdr</code></pre></figure>

<p><a href="https://arieg.bitbucket.io/avy">avy</a>,</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[engines]
aiger avy</code></pre></figure>

<p>and <a href="https://bitbucket.org/sterin/super_prove_build">suprove</a></p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">[engines]
aiger suprove</code></pre></figure>

<p>don’t seem to struggle with this problem.</p>

<h2 id="conclusion">Conclusion</h2>

<p><a href="https://en.wikipedia.org/wiki/Mathematical_induction">Induction</a>
may be the more difficult step of using
<a href="/blog/2017/10/19/formal-intro.html">formal methods</a>.
It need not be, but you need to understand how it works in order to understand
the reasons while it might fail.  The
<a href="/examples/kitest.v">example above</a> is, in my estimation,
simple enough to show the difficulties with
<a href="https://en.wikipedia.org/wiki/Mathematical_induction">induction</a>.
If you understand the details of
<a href="/examples/kitest.v">this example</a>,
this example, you should be ready to fully formally prove
your own designs.</p>

  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>And thine house and thy kingdom shall be established for ever before thee: thy throne shall be established for ever. (2Sam 7:16)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
