# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../uart.srcs/sources_1/new/SerialRX.vhd" \
"../../../../uart.srcs/sim_1/imports/Old_Lab5/SerialRx_tb.vhd" \

# Do not sort compile order
nosort
