
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.45

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ data_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.60    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  0.88   slack (MET)


Startpoint: data_in[0] (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.01    0.00    0.00    0.20 ^ data_in[0] (in)
                                         data_in[0] (net)
                  0.00    0.00    0.20 ^ _72_/A0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.04    0.20    0.40 ^ _72_/X (sky130_fd_sc_hd__mux4_2)
                                         _32_ (net)
                  0.04    0.00    0.40 ^ data_out[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ data_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: select[0] (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ select[0] (in)
                                         select[0] (net)
                  0.00    0.00    0.20 ^ _70_/A (sky130_fd_sc_hd__buf_6)
     8    0.05    0.10    0.13    0.33 ^ _70_/X (sky130_fd_sc_hd__buf_6)
                                         _00_ (net)
                  0.10    0.00    0.33 ^ _72_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.49    0.81 v _72_/X (sky130_fd_sc_hd__mux4_2)
                                         _32_ (net)
                  0.08    0.00    0.81 v data_out[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.81   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.14    4.86   library setup time
                                  4.86   data required time
-----------------------------------------------------------------------------
                                  4.86   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ data_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: select[0] (input port clocked by core_clock)
Endpoint: data_out[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ select[0] (in)
                                         select[0] (net)
                  0.00    0.00    0.20 ^ _70_/A (sky130_fd_sc_hd__buf_6)
     8    0.05    0.10    0.13    0.33 ^ _70_/X (sky130_fd_sc_hd__buf_6)
                                         _00_ (net)
                  0.10    0.00    0.33 ^ _72_/S0 (sky130_fd_sc_hd__mux4_2)
     1    0.00    0.08    0.49    0.81 v _72_/X (sky130_fd_sc_hd__mux4_2)
                                         _32_ (net)
                  0.08    0.00    0.81 v data_out[0]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.81   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ data_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.14    4.86   library setup time
                                  4.86   data required time
-----------------------------------------------------------------------------
                                  4.86   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  4.05   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.89e-04   0.00e+00   3.73e-10   2.89e-04  82.3%
Combinational          4.51e-05   1.73e-05   2.49e-10   6.24e-05  17.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.34e-04   1.73e-05   6.22e-10   3.51e-04 100.0%
                          95.1%       4.9%       0.0%
