library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity controller7 is
	port(clkCount : in std_logic_vector(2 downto 0);
			aluSelect : out std_logic_vector(2 downto 0);
			enable_alu, same_alu : out std_logic
			);
end controller7;

architecture Behavioral of controller7 is

signal ca :std_logic;
begin
	same_alu <= '0';
	process(clkCount,ca)
		begin
		if ca='U' then
			ca<='0';
		end if;
		if ca = '0' then 
			if clkCount = "000" then
				aluSelect <= "101";
				enable_alu <= '1';
			elsif clkCount = "111" then
				ca<= '1';
			end if;
			
		elsif ca = '1' and clkCount<"111" then
			enable_alu <= '0';
		end if;
	end process;

end Behavioral;

