INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/VIVADO/DSP_in_VLSI_HW5_FFT32_pipeline_v2/DSP_in_VLSI_HW5_FFT32_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT32_pipeline
INFO: [VRFC 10-311] analyzing module delay_element
INFO: [VRFC 10-311] analyzing module delay_element__parameterized0
INFO: [VRFC 10-311] analyzing module delay_element__parameterized0_0
INFO: [VRFC 10-311] analyzing module delay_element__parameterized1
INFO: [VRFC 10-311] analyzing module delay_element__parameterized1_1
INFO: [VRFC 10-311] analyzing module delay_element__parameterized2
INFO: [VRFC 10-311] analyzing module delay_element__parameterized2_2
INFO: [VRFC 10-311] analyzing module delay_element__parameterized3
INFO: [VRFC 10-311] analyzing module delay_element__parameterized3_3
INFO: [VRFC 10-311] analyzing module pin_pon_buffer
INFO: [VRFC 10-311] analyzing module twiddle_mul
INFO: [VRFC 10-311] analyzing module twiddle_mul_4
INFO: [VRFC 10-311] analyzing module twiddle_mul_5
INFO: [VRFC 10-311] analyzing module twiddle_mul_6
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW5/TESTBED/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-311] analyzing module clk_gen
