// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/01/2023 10:46:09"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7bonus_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	clk);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	clk;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \write~combout ;
wire \CPU|controller|write~1_combout ;
wire \CPU|controller|Equal17~0_combout ;
wire \CPU|controller|Equal21~0_combout ;
wire \CPU|controller|writenum[0]~0_combout ;
wire \CPU|controller|Equal30~0_combout ;
wire \CPU|controller|Equal32~0_combout ;
wire \CPU|decode|shift[0]~0_combout ;
wire \CPU|DP|Bin[9]~1_combout ;
wire \CPU|controller|readA[1]~1_combout ;
wire \CPU|controller|readA[2]~2_combout ;
wire \CPU|DP|Mux0~1_combout ;
wire \read_data~16_combout ;
wire \CPU|controller|write~0_combout ;
wire \CPU|DP|Mux4~0_combout ;
wire \CPU|DP|Mux5~0_combout ;
wire \CPU|DP|Mux6~0_combout ;
wire \CPU|controller|vsel[1]~0_combout ;
wire \CPU|DP|Mux7~0_combout ;
wire \CPU|controller|Equal32~2_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~0_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~1_combout ;
wire \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ;
wire \CPU|PC_reg|Add0~18 ;
wire \CPU|PC_reg|Add0~21_sumout ;
wire \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ;
wire \CPU|PC_reg|Add1~18 ;
wire \CPU|PC_reg|Add1~21_sumout ;
wire \CPU|PC_reg|next_pc[1]~5_combout ;
wire \CPU|PC_reg|Add0~22 ;
wire \CPU|PC_reg|Add0~25_sumout ;
wire \CPU|PC_reg|Add1~22 ;
wire \CPU|PC_reg|Add1~25_sumout ;
wire \CPU|PC_reg|next_pc[2]~6_combout ;
wire \CPU|PC_reg|Add1~26 ;
wire \CPU|PC_reg|Add1~2 ;
wire \CPU|PC_reg|Add1~30 ;
wire \CPU|PC_reg|Add1~33_sumout ;
wire \CPU|PC_reg|Add0~26 ;
wire \CPU|PC_reg|Add0~2 ;
wire \CPU|PC_reg|Add0~30 ;
wire \CPU|PC_reg|Add0~33_sumout ;
wire \CPU|PC_reg|next_pc[5]~8_combout ;
wire \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ;
wire \CPU|PC_reg|Add0~34 ;
wire \CPU|PC_reg|Add0~5_sumout ;
wire \CPU|PC_reg|Add1~34 ;
wire \CPU|PC_reg|Add1~5_sumout ;
wire \CPU|PC_reg|next_pc[6]~1_combout ;
wire \CPU|PC_reg|Add0~6 ;
wire \CPU|PC_reg|Add0~9_sumout ;
wire \CPU|PC_reg|Add1~6 ;
wire \CPU|PC_reg|Add1~9_sumout ;
wire \CPU|PC_reg|next_pc[7]~2_combout ;
wire \CPU|DP|Mux8~0_combout ;
wire \CPU|DP|Mux9~0_combout ;
wire \CPU|DP|Mux10~0_combout ;
wire \CPU|DP|Mux11~0_combout ;
wire \CPU|DP|Mux12~0_combout ;
wire \CPU|DP|Mux13~0_combout ;
wire \CPU|DP|Mux14~0_combout ;
wire \CPU|DP|Mux15~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ;
wire \CPU|DP|Bin[12]~10_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|DP|alu|out[5]~1_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 ;
wire \CPU|DP|Bin[11]~16_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6 ;
wire \CPU|DP|Bin[10]~15_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 ;
wire \CPU|DP|Bin[6]~7_combout ;
wire \CPU|DP|Bin[5]~6_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14 ;
wire \CPU|DP|Bin[2]~3_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ;
wire \CPU|DP|SHIFTER|Mux15~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|DP|alu|Add3~34_cout ;
wire \CPU|DP|alu|Add3~2 ;
wire \CPU|DP|alu|Add3~6 ;
wire \CPU|DP|alu|Add3~10 ;
wire \CPU|DP|alu|Add3~14 ;
wire \CPU|DP|alu|Add3~18 ;
wire \CPU|DP|alu|Add3~22 ;
wire \CPU|DP|alu|Add3~26 ;
wire \CPU|DP|alu|Add3~30 ;
wire \CPU|DP|alu|Add3~54 ;
wire \CPU|DP|alu|Add3~58 ;
wire \CPU|DP|alu|Add3~62 ;
wire \CPU|DP|alu|Add3~66 ;
wire \CPU|DP|alu|Add3~41_sumout ;
wire \CPU|DP|alu|Add0~2 ;
wire \CPU|DP|alu|Add0~6 ;
wire \CPU|DP|alu|Add0~10 ;
wire \CPU|DP|alu|Add0~14 ;
wire \CPU|DP|alu|Add0~18 ;
wire \CPU|DP|alu|Add0~22 ;
wire \CPU|DP|alu|Add0~26 ;
wire \CPU|DP|alu|Add0~30 ;
wire \CPU|DP|alu|Add0~50 ;
wire \CPU|DP|alu|Add0~54 ;
wire \CPU|DP|alu|Add0~58 ;
wire \CPU|DP|alu|Add0~62 ;
wire \CPU|DP|alu|Add0~37_sumout ;
wire \CPU|DP|alu|out[12]~29_combout ;
wire \CPU|controller|loadc~1_combout ;
wire \CPU|DP|Mux3~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 ;
wire \CPU|DP|Bin[13]~11_combout ;
wire \CPU|DP|alu|Add3~42 ;
wire \CPU|DP|alu|Add3~45_sumout ;
wire \CPU|DP|alu|Add0~38 ;
wire \CPU|DP|alu|Add0~41_sumout ;
wire \CPU|DP|alu|out[13]~25_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|DP|Ain[15]~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|DP|Bin[15]~9_combout ;
wire \CPU|DP|Bin[14]~12_combout ;
wire \CPU|DP|alu|Add3~46 ;
wire \CPU|DP|alu|Add3~50 ;
wire \CPU|DP|alu|Add3~37_sumout ;
wire \CPU|DP|alu|Add0~42 ;
wire \CPU|DP|alu|Add0~46 ;
wire \CPU|DP|alu|Add0~33_sumout ;
wire \CPU|DP|alu|out[15]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|DP|Mux2~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU|DP|alu|Add3~49_sumout ;
wire \CPU|DP|alu|Add0~45_sumout ;
wire \CPU|DP|alu|out[14]~17_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|DP|Mux1~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|DP|alu|Add3~65_sumout ;
wire \CPU|DP|alu|Add0~61_sumout ;
wire \CPU|DP|alu|out[11]~13_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \read_data[8]~9_combout ;
wire \CPU|controller|Equal32~3_combout ;
wire \CPU|controller|readA[0]~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU|DP|alu|Add3~61_sumout ;
wire \CPU|DP|alu|Add0~57_sumout ;
wire \CPU|DP|alu|out[10]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \SW[2]~input_o ;
wire \read_data[2]~12_combout ;
wire \CPU|controller|readB[0]~0_combout ;
wire \CPU|controller|readB[2]~3_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ;
wire \CPU|DP|Bin[9]~14_combout ;
wire \CPU|DP|alu|Add3~57_sumout ;
wire \CPU|DP|alu|Add0~53_sumout ;
wire \CPU|DP|alu|out[9]~9_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \SW[1]~input_o ;
wire \read_data[1]~7_combout ;
wire \CPU|controller|readB[1]~2_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ;
wire \CPU|DP|Bin[4]~5_combout ;
wire \CPU|DP|alu|Add3~17_sumout ;
wire \CPU|DP|alu|Add0~17_sumout ;
wire \CPU|DP|alu|out[4]~45_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SW[0]~input_o ;
wire \read_data[0]~5_combout ;
wire \CPU|controller|readB[0]~1_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ;
wire \CPU|DP|Bin[7]~8_combout ;
wire \CPU|DP|alu|Add3~29_sumout ;
wire \CPU|DP|alu|Add0~29_sumout ;
wire \CPU|DP|alu|out[7]~33_combout ;
wire \CPU|controller|Equal25~0_combout ;
wire \CPU|mem_addr[7]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \read_data[10]~10_combout ;
wire \CPU|controller|writenum[2]~3_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|DP|alu|Add3~25_sumout ;
wire \CPU|DP|alu|Add0~25_sumout ;
wire \CPU|DP|alu|out[6]~37_combout ;
wire \CPU|mem_addr[6]~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \SW[6]~input_o ;
wire \read_data[6]~14_combout ;
wire \CPU|controller|writenum[1]~2_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|DP|alu|Add3~21_sumout ;
wire \CPU|DP|alu|Add0~21_sumout ;
wire \CPU|DP|alu|out[5]~41_combout ;
wire \CPU|mem_addr[5]~7_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \read_data[9]~11_combout ;
wire \CPU|DP|alu|Equal0~0_combout ;
wire \CPU|DP|alu|Z[2]~0_combout ;
wire \CPU|controller|Equal32~4_combout ;
wire \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ;
wire \CPU|DP|alu|Equal3~0_combout ;
wire \CPU|DP|alu|Equal3~2_combout ;
wire \CPU|DP|alu|Equal3~3_combout ;
wire \CPU|DP|alu|Equal3~1_combout ;
wire \CPU|decode|Selector0~0_combout ;
wire \CPU|decode|Selector0~1_combout ;
wire \CPU|PC_reg|Add1~29_sumout ;
wire \CPU|PC_reg|Add0~29_sumout ;
wire \CPU|PC_reg|next_pc[4]~7_combout ;
wire \CPU|mem_addr[4]~6_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \SW[5]~input_o ;
wire \read_data[5]~13_combout ;
wire \CPU|controller|writenum[0]~1_combout ;
wire \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 ;
wire \CPU|DP|Bin[3]~4_combout ;
wire \CPU|DP|alu|Add3~13_sumout ;
wire \CPU|DP|alu|Add0~13_sumout ;
wire \CPU|DP|alu|out[3]~49_combout ;
wire \CPU|PC_reg|Add1~1_sumout ;
wire \CPU|PC_reg|Add0~1_sumout ;
wire \CPU|PC_reg|next_pc[3]~0_combout ;
wire \CPU|mem_addr[3]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SW[7]~input_o ;
wire \read_data[7]~15_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|DP|Mux0~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|DP|alu|Add3~9_sumout ;
wire \CPU|DP|alu|Add0~9_sumout ;
wire \CPU|DP|alu|out[2]~53_combout ;
wire \CPU|mem_addr[2]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \SW[3]~input_o ;
wire \read_data[3]~8_combout ;
wire \CPU|DP|Bin[9]~0_combout ;
wire \CPU|DP|Bin[1]~2_combout ;
wire \CPU|DP|alu|Add3~5_sumout ;
wire \CPU|DP|alu|Add0~5_sumout ;
wire \CPU|DP|alu|out[1]~57_combout ;
wire \CPU|mem_addr[1]~4_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \read_data[12]~4_combout ;
wire \CPU|controller|state~10_combout ;
wire \CPU|controller|state~11_combout ;
wire \CPU|controller|state~7_combout ;
wire \CPU|controller|WideOr1~5_combout ;
wire \CPU|controller|state~8_combout ;
wire \CPU|controller|Equal27~0_combout ;
wire \CPU|controller|WideOr1~0_combout ;
wire \CPU|controller|Equal17~1_combout ;
wire \CPU|controller|state~0_combout ;
wire \CPU|controller|state~9_combout ;
wire \CPU|controller|Equal0~2_combout ;
wire \CPU|controller|Equal7~0_combout ;
wire \CPU|controller|state~1_combout ;
wire \CPU|controller|state~12_combout ;
wire \CPU|controller|state~13_combout ;
wire \CPU|controller|allow_branch~0_combout ;
wire \CPU|PC_reg|Add0~17_sumout ;
wire \CPU|PC_reg|Add1~17_sumout ;
wire \CPU|PC_reg|next_pc[0]~4_combout ;
wire \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ;
wire \CPU|mem_addr[0]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \read_data[11]~3_combout ;
wire \CPU|controller|Equal0~1_combout ;
wire \CPU|controller|WideOr1~3_combout ;
wire \CPU|controller|Equal26~0_combout ;
wire \CPU|controller|WideOr1~4_combout ;
wire \CPU|controller|WideNor9~0_combout ;
wire \CPU|controller|WideOr1~2_combout ;
wire \CPU|controller|state~6_combout ;
wire \CPU|controller|Equal1~0_combout ;
wire \CPU|controller|Equal2~0_combout ;
wire \CPU|controller|Equal0~0_combout ;
wire \CPU|controller|state~14_combout ;
wire \CPU|controller|WideOr5~2_combout ;
wire \CPU|controller|state~3_combout ;
wire \CPU|controller|WideOr5~0_combout ;
wire \CPU|controller|WideOr5~1_combout ;
wire \CPU|controller|state~15_combout ;
wire \CPU|controller|Equal24~0_combout ;
wire \CPU|controller|loadc~0_combout ;
wire \CPU|controller|state~2_combout ;
wire \CPU|controller|state~4_combout ;
wire \CPU|controller|state~5_combout ;
wire \CPU|controller|addr_sel~0_combout ;
wire \read_data[14]~2_combout ;
wire \CPU|controller|Equal12~0_combout ;
wire \CPU|PC_reg|Add0~10 ;
wire \CPU|PC_reg|Add0~13_sumout ;
wire \CPU|PC_reg|Add1~10 ;
wire \CPU|PC_reg|Add1~13_sumout ;
wire \CPU|PC_reg|next_pc[8]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \SW[4]~input_o ;
wire \read_data[4]~6_combout ;
wire \CPU|DP|Bin[8]~13_combout ;
wire \CPU|DP|alu|Add3~53_sumout ;
wire \CPU|DP|alu|Add0~49_sumout ;
wire \CPU|DP|alu|out[8]~21_combout ;
wire \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder_combout ;
wire \read_data[15]~0_combout ;
wire \CPU|controller|WideOr1~1_combout ;
wire \CPU|controller|Equal32~1_combout ;
wire \CPU|controller|state~16_combout ;
wire \CPU|controller|state~17_combout ;
wire \CPU|controller|mem_cmd[0]~0_combout ;
wire \read_data[13]~1_combout ;
wire \CPU|DP|alu|out[5]~0_combout ;
wire \CPU|DP|alu|out[0]~3_combout ;
wire \CPU|DP|alu|out[0]~4_combout ;
wire \CPU|DP|alu|Add3~1_sumout ;
wire \CPU|DP|alu|Add0~1_sumout ;
wire \CPU|DP|alu|out[0]~61_combout ;
wire \led_con|enable~1_combout ;
wire \led_con|enable~2_combout ;
wire \led_con|enable~0_combout ;
wire \led_con|enable~combout ;
wire [15:0] \CPU|instruction_reg|instr_reg|out ;
wire [8:0] \CPU|data_addr_reg|data_addr_DFF|out ;
wire [2:0] \CPU|DP|statusDFF|out ;
wire [8:0] \CPU|PC_reg|PC_DFF|out ;
wire [7:0] \led_con|LEDR_reg|out ;
wire [4:0] \CPU|controller|state ;
wire [15:0] \CPU|DP|CDFF|out ;

wire [39:0] \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a1  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a2  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a3  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a4  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a5  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a6  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a7  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a8  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a9  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a10  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a11  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a12  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a13  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a14  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a15  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  = \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\led_con|LEDR_reg|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\led_con|LEDR_reg|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\led_con|LEDR_reg|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\led_con|LEDR_reg|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\led_con|LEDR_reg|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\led_con|LEDR_reg|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\led_con|LEDR_reg|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\led_con|LEDR_reg|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CPU|controller|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N51
cyclonev_lcell_comb write(
// Equation(s):
// \write~combout  = ( \CPU|controller|mem_cmd[0]~0_combout  & ( (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [8]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam write.extended_lut = "off";
defparam write.lut_mask = 64'h00000000F5A0F5A0;
defparam write.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \CPU|controller|write~1 (
// Equation(s):
// \CPU|controller|write~1_combout  = ( \CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [1] & \CPU|controller|state [0])) ) ) # ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & 
// (!\CPU|controller|state [1] $ (!\CPU|controller|state [0])))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~1 .extended_lut = "off";
defparam \CPU|controller|write~1 .lut_mask = 64'h0220022000A000A0;
defparam \CPU|controller|write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N15
cyclonev_lcell_comb \CPU|controller|Equal17~0 (
// Equation(s):
// \CPU|controller|Equal17~0_combout  = ( \CPU|controller|state [1] & ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] & !\CPU|controller|state [3])) ) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(gnd),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal17~0 .extended_lut = "off";
defparam \CPU|controller|Equal17~0 .lut_mask = 64'h0000A00000000000;
defparam \CPU|controller|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N3
cyclonev_lcell_comb \CPU|controller|Equal21~0 (
// Equation(s):
// \CPU|controller|Equal21~0_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [0] & (\CPU|controller|state [2] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal21~0 .extended_lut = "off";
defparam \CPU|controller|Equal21~0 .lut_mask = 64'h0008000800000000;
defparam \CPU|controller|Equal21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \CPU|controller|writenum[0]~0 (
// Equation(s):
// \CPU|controller|writenum[0]~0_combout  = ( !\CPU|controller|state [3] & ( (\CPU|controller|state [0] & (!\CPU|controller|state [1] & (!\CPU|controller|state [2] $ (!\CPU|controller|state [4])))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(!\CPU|controller|state [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[0]~0 .extended_lut = "off";
defparam \CPU|controller|writenum[0]~0 .lut_mask = 64'h1020000010200000;
defparam \CPU|controller|writenum[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \CPU|controller|Equal30~0 (
// Equation(s):
// \CPU|controller|Equal30~0_combout  = ( \CPU|controller|state [2] & ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [4] & !\CPU|controller|state [1])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal30~0 .extended_lut = "off";
defparam \CPU|controller|Equal30~0 .lut_mask = 64'h0000000000000A00;
defparam \CPU|controller|Equal30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \CPU|controller|Equal32~0 (
// Equation(s):
// \CPU|controller|Equal32~0_combout  = ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [0] & (\CPU|controller|state [4] & (!\CPU|controller|state [2] & !\CPU|controller|state [1]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~0 .extended_lut = "off";
defparam \CPU|controller|Equal32~0 .lut_mask = 64'h2000200000000000;
defparam \CPU|controller|Equal32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \CPU|decode|shift[0]~0 (
// Equation(s):
// \CPU|decode|shift[0]~0_combout  = ( \CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out [15] & !\CPU|instruction_reg|instr_reg|out [13]) ) ) # ( !\CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out 
// [15] & \CPU|instruction_reg|instr_reg|out [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~0 .extended_lut = "off";
defparam \CPU|decode|shift[0]~0 .lut_mask = 64'h000F000F0F000F00;
defparam \CPU|decode|shift[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \CPU|DP|Bin[9]~1 (
// Equation(s):
// \CPU|DP|Bin[9]~1_combout  = ( \CPU|decode|shift[0]~0_combout  & ( (!\CPU|controller|Equal32~0_combout  & !\CPU|instruction_reg|instr_reg|out [4]) ) ) # ( !\CPU|decode|shift[0]~0_combout  & ( !\CPU|controller|Equal32~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal32~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(gnd),
	.dataf(!\CPU|decode|shift[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~1 .extended_lut = "off";
defparam \CPU|DP|Bin[9]~1 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \CPU|DP|Bin[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N51
cyclonev_lcell_comb \CPU|controller|readA[1]~1 (
// Equation(s):
// \CPU|controller|readA[1]~1_combout  = ( \CPU|controller|state [1] & ( \CPU|instruction_reg|instr_reg|out [9] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (!\CPU|controller|state [0] & !\CPU|controller|state [4]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readA[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readA[1]~1 .extended_lut = "off";
defparam \CPU|controller|readA[1]~1 .lut_mask = 64'h0000000000008000;
defparam \CPU|controller|readA[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \CPU|controller|readA[2]~2 (
// Equation(s):
// \CPU|controller|readA[2]~2_combout  = ( !\CPU|controller|state [2] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [1] & (!\CPU|controller|state [3] & (!\CPU|controller|state [4] & \CPU|instruction_reg|instr_reg|out [10]))) ) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|instruction_reg|instr_reg|out [10]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readA[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readA[2]~2 .extended_lut = "off";
defparam \CPU|controller|readA[2]~2 .lut_mask = 64'h0040000000000000;
defparam \CPU|controller|readA[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N39
cyclonev_lcell_comb \CPU|DP|Mux0~1 (
// Equation(s):
// \CPU|DP|Mux0~1_combout  = ( \CPU|controller|state [1] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & (!\CPU|controller|state [4] & !\CPU|controller|state [0]))) ) ) # ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [3] & 
// (\CPU|controller|state [2] & (\CPU|controller|state [4] & \CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|Mux0~1 .lut_mask = 64'h0002000220002000;
defparam \CPU|DP|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N30
cyclonev_lcell_comb \read_data~16 (
// Equation(s):
// \read_data~16_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [8] & ( !\CPU|controller|mem_cmd[0]~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out [8] & !\CPU|controller|addr_sel~0_combout ) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [8] & ( 
// !\CPU|controller|mem_cmd[0]~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out [8]) # (\CPU|controller|addr_sel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.dataf(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data~16 .extended_lut = "off";
defparam \read_data~16 .lut_mask = 64'hCFCFC0C000000000;
defparam \read_data~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N12
cyclonev_lcell_comb \CPU|controller|write~0 (
// Equation(s):
// \CPU|controller|write~0_combout  = ( !\CPU|controller|state [3] & ( (\CPU|controller|state [0] & (!\CPU|controller|state [1] & \CPU|controller|state [4])) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~0 .extended_lut = "off";
defparam \CPU|controller|write~0 .lut_mask = 64'h0030003000000000;
defparam \CPU|controller|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N57
cyclonev_lcell_comb \CPU|DP|Mux4~0 (
// Equation(s):
// \CPU|DP|Mux4~0_combout  = ( \CPU|DP|CDFF|out [11] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( !\CPU|DP|CDFF|out [11] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|DP|Mux0~1_combout  & (((\CPU|controller|write~0_combout  & \read_data~16_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( \CPU|DP|CDFF|out [11] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [11] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\read_data~16_combout ),
	.datae(!\CPU|DP|CDFF|out [11]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|Mux4~0 .lut_mask = 64'h1010D0D0101CD0DC;
defparam \CPU|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N39
cyclonev_lcell_comb \CPU|DP|Mux5~0 (
// Equation(s):
// \CPU|DP|Mux5~0_combout  = ( \CPU|DP|CDFF|out [10] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout )) # (\read_data~16_combout ))) # (\CPU|DP|Mux0~1_combout  & 
// (((!\CPU|controller|write~0_combout  & \CPU|instruction_reg|instr_reg|out [7])))) ) ) ) # ( !\CPU|DP|CDFF|out [10] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|DP|Mux0~1_combout  & (\read_data~16_combout  & (\CPU|controller|write~0_combout 
// ))) # (\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout  & \CPU|instruction_reg|instr_reg|out [7])))) ) ) ) # ( \CPU|DP|CDFF|out [10] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [10] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (\CPU|DP|Mux0~1_combout  & (!\CPU|controller|write~0_combout  & 
// \CPU|instruction_reg|instr_reg|out [7])) ) ) )

	.dataa(!\read_data~16_combout ),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(!\CPU|DP|CDFF|out [10]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|Mux5~0 .lut_mask = 64'h0030C0F00434C4F4;
defparam \CPU|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N21
cyclonev_lcell_comb \CPU|DP|Mux6~0 (
// Equation(s):
// \CPU|DP|Mux6~0_combout  = ( \CPU|DP|CDFF|out [9] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( !\CPU|DP|CDFF|out [9] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|DP|Mux0~1_combout  & (((\CPU|controller|write~0_combout  & \read_data~16_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( \CPU|DP|CDFF|out [9] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [9] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\read_data~16_combout ),
	.datae(!\CPU|DP|CDFF|out [9]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|Mux6~0 .lut_mask = 64'h1010D0D0101CD0DC;
defparam \CPU|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \CPU|controller|vsel[1]~0 (
// Equation(s):
// \CPU|controller|vsel[1]~0_combout  = ( !\CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [4] & (!\CPU|controller|state [2] & !\CPU|controller|state [3])) ) ) ) # ( \CPU|controller|state [1] & ( !\CPU|controller|state [0] 
// & ( (!\CPU|controller|state [4] & (\CPU|controller|state [2] & !\CPU|controller|state [3])) ) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [3]),
	.datad(gnd),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|vsel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|vsel[1]~0 .extended_lut = "off";
defparam \CPU|controller|vsel[1]~0 .lut_mask = 64'h0000202040400000;
defparam \CPU|controller|vsel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N24
cyclonev_lcell_comb \CPU|DP|Mux7~0 (
// Equation(s):
// \CPU|DP|Mux7~0_combout  = ( \CPU|controller|write~0_combout  & ( \read_data[8]~9_combout  & ( (\CPU|controller|vsel[1]~0_combout ) # (\CPU|PC_reg|PC_DFF|out [8]) ) ) ) # ( !\CPU|controller|write~0_combout  & ( \read_data[8]~9_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|DP|CDFF|out [8]))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) ) ) ) # ( \CPU|controller|write~0_combout  & ( !\read_data[8]~9_combout  & ( (\CPU|PC_reg|PC_DFF|out [8] & 
// !\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\CPU|controller|write~0_combout  & ( !\read_data[8]~9_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|DP|CDFF|out [8]))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out 
// [7])) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [8]),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\CPU|DP|CDFF|out [8]),
	.datad(!\CPU|controller|vsel[1]~0_combout ),
	.datae(!\CPU|controller|write~0_combout ),
	.dataf(!\read_data[8]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|Mux7~0 .lut_mask = 64'h0F3355000F3355FF;
defparam \CPU|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N0
cyclonev_lcell_comb \CPU|controller|Equal32~2 (
// Equation(s):
// \CPU|controller|Equal32~2_combout  = ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [0] & (!\CPU|controller|state [2] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~2 .extended_lut = "off";
defparam \CPU|controller|Equal32~2 .lut_mask = 64'h8000800000000000;
defparam \CPU|controller|Equal32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N3
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~0 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~0_combout  = ( \CPU|controller|state [3] & ( ((\CPU|controller|state [0] & (\CPU|controller|state [2] & !\CPU|controller|state [1]))) # (\CPU|controller|state [4]) ) ) # ( !\CPU|controller|state [3] & ( (!\CPU|controller|state 
// [2] & (!\CPU|controller|state [4] & (!\CPU|controller|state [0] $ (\CPU|controller|state [1])))) # (\CPU|controller|state [2] & (((\CPU|controller|state [4] & \CPU|controller|state [1])))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .lut_mask = 64'h804380431F0F1F0F;
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~1 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~1_combout  = ( \CPU|controller|allow_branch~0_combout  & ( (\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ((!\CPU|decode|Selector0~1_combout ) # (\CPU|controller|Equal12~0_combout ))) ) ) # ( !\CPU|controller|allow_branch~0_combout  & ( 
// \CPU|PC_reg|PC_DFF|out[8]~0_combout  ) )

	.dataa(!\CPU|decode|Selector0~1_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|allow_branch~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .lut_mask = 64'h0F0F0F0F0B0B0B0B;
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N34
dffeas \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N53
dffeas \CPU|PC_reg|PC_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \CPU|PC_reg|Add0~17 (
// Equation(s):
// \CPU|PC_reg|Add0~17_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))
// \CPU|PC_reg|Add0~18  = CARRY(( \CPU|PC_reg|PC_DFF|out [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~17_sumout ),
	.cout(\CPU|PC_reg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|PC_reg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \CPU|PC_reg|Add0~21 (
// Equation(s):
// \CPU|PC_reg|Add0~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [1] ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))
// \CPU|PC_reg|Add0~22  = CARRY(( \CPU|PC_reg|PC_DFF|out [1] ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~21_sumout ),
	.cout(\CPU|PC_reg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N55
dffeas \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N30
cyclonev_lcell_comb \CPU|PC_reg|Add1~17 (
// Equation(s):
// \CPU|PC_reg|Add1~17_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [0]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [0])))) ) + ( \CPU|PC_reg|PC_DFF|out [0] ) + ( !VCC ))
// \CPU|PC_reg|Add1~18  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [0]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [0])))) ) + ( \CPU|PC_reg|PC_DFF|out [0] ) + ( !VCC ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [0]),
	.datad(!\CPU|instruction_reg|instr_reg|out [0]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~17_sumout ),
	.cout(\CPU|PC_reg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~17 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N33
cyclonev_lcell_comb \CPU|PC_reg|Add1~21 (
// Equation(s):
// \CPU|PC_reg|Add1~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [1])))) ) + ( \CPU|PC_reg|Add1~18  ))
// \CPU|PC_reg|Add1~22  = CARRY(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [1])))) ) + ( \CPU|PC_reg|Add1~18  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [1]),
	.datad(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [1]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~21_sumout ),
	.cout(\CPU|PC_reg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~21 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[1]~5 (
// Equation(s):
// \CPU|PC_reg|next_pc[1]~5_combout  = ( \CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~21_sumout )))) # (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out 
// [1])))) ) ) # ( !\CPU|PC_reg|Add1~21_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~21_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [1]))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|DP|CDFF|out [1]),
	.datad(!\CPU|PC_reg|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[1]~5 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[1]~5 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \CPU|PC_reg|next_pc[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \CPU|PC_reg|PC_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \CPU|PC_reg|Add0~25 (
// Equation(s):
// \CPU|PC_reg|Add0~25_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))
// \CPU|PC_reg|Add0~26  = CARRY(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~25_sumout ),
	.cout(\CPU|PC_reg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N36
cyclonev_lcell_comb \CPU|PC_reg|Add1~25 (
// Equation(s):
// \CPU|PC_reg|Add1~25_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [2])))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~22  ))
// \CPU|PC_reg|Add1~26  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [2])))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~22  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~25_sumout ),
	.cout(\CPU|PC_reg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~25 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \CPU|PC_reg|next_pc[2]~6 (
// Equation(s):
// \CPU|PC_reg|next_pc[2]~6_combout  = ( \CPU|PC_reg|Add1~25_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~25_sumout )))) # (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out 
// [2])))) ) ) # ( !\CPU|PC_reg|Add1~25_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~25_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [2])))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~25_sumout ),
	.datad(!\CPU|DP|CDFF|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[2]~6 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[2]~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \CPU|PC_reg|next_pc[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N58
dffeas \CPU|PC_reg|PC_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N39
cyclonev_lcell_comb \CPU|PC_reg|Add1~1 (
// Equation(s):
// \CPU|PC_reg|Add1~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [3])))) ) + ( \CPU|PC_reg|Add1~26  ))
// \CPU|PC_reg|Add1~2  = CARRY(( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [3])))) ) + ( \CPU|PC_reg|Add1~26  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [3]),
	.datad(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [3]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~1_sumout ),
	.cout(\CPU|PC_reg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~1 .lut_mask = 64'h0000FE10000000FF;
defparam \CPU|PC_reg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N42
cyclonev_lcell_comb \CPU|PC_reg|Add1~29 (
// Equation(s):
// \CPU|PC_reg|Add1~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [4] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [4]))))) ) + ( \CPU|PC_reg|Add1~2  ))
// \CPU|PC_reg|Add1~30  = CARRY(( \CPU|PC_reg|PC_DFF|out [4] ) + ( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [4]))))) ) + ( \CPU|PC_reg|Add1~2  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|PC_reg|PC_DFF|out [4]),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [4]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~29_sumout ),
	.cout(\CPU|PC_reg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~29 .lut_mask = 64'h0000F1E0000000FF;
defparam \CPU|PC_reg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N45
cyclonev_lcell_comb \CPU|PC_reg|Add1~33 (
// Equation(s):
// \CPU|PC_reg|Add1~33_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [5])))) ) + ( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~30  ))
// \CPU|PC_reg|Add1~34  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [5])))) ) + ( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~30  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [5]),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~33_sumout ),
	.cout(\CPU|PC_reg|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~33 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \CPU|PC_reg|Add0~1 (
// Equation(s):
// \CPU|PC_reg|Add0~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))
// \CPU|PC_reg|Add0~2  = CARRY(( \CPU|PC_reg|PC_DFF|out [3] ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~1_sumout ),
	.cout(\CPU|PC_reg|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N12
cyclonev_lcell_comb \CPU|PC_reg|Add0~29 (
// Equation(s):
// \CPU|PC_reg|Add0~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))
// \CPU|PC_reg|Add0~30  = CARRY(( \CPU|PC_reg|PC_DFF|out [4] ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~29_sumout ),
	.cout(\CPU|PC_reg|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \CPU|PC_reg|Add0~33 (
// Equation(s):
// \CPU|PC_reg|Add0~33_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))
// \CPU|PC_reg|Add0~34  = CARRY(( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~33_sumout ),
	.cout(\CPU|PC_reg|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \CPU|PC_reg|next_pc[5]~8 (
// Equation(s):
// \CPU|PC_reg|next_pc[5]~8_combout  = ( \CPU|PC_reg|Add0~33_sumout  & ( (!\CPU|controller|allow_branch~0_combout ) # ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~33_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [5]))) ) 
// ) # ( !\CPU|PC_reg|Add0~33_sumout  & ( (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~33_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [5])))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|DP|CDFF|out [5]),
	.datad(!\CPU|PC_reg|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[5]~8 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[5]~8 .lut_mask = 64'h01230123CDEFCDEF;
defparam \CPU|PC_reg|next_pc[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N41
dffeas \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \CPU|PC_reg|Add0~5 (
// Equation(s):
// \CPU|PC_reg|Add0~5_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))
// \CPU|PC_reg|Add0~6  = CARRY(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~5_sumout ),
	.cout(\CPU|PC_reg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N48
cyclonev_lcell_comb \CPU|PC_reg|Add1~5 (
// Equation(s):
// \CPU|PC_reg|Add1~5_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [6])))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))
// \CPU|PC_reg|Add1~6  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|CDFF|out [6])))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|CDFF|out [6]),
	.datad(!\CPU|instruction_reg|instr_reg|out [6]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~5_sumout ),
	.cout(\CPU|PC_reg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~5 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \CPU|PC_reg|next_pc[6]~1 (
// Equation(s):
// \CPU|PC_reg|next_pc[6]~1_combout  = ( \CPU|DP|CDFF|out [6] & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~5_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add1~5_sumout )) # (\CPU|controller|Equal12~0_combout 
// ))) ) ) # ( !\CPU|DP|CDFF|out [6] & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~5_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~5_sumout )))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~5_sumout ),
	.datad(!\CPU|PC_reg|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[6]~1 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[6]~1 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \CPU|PC_reg|next_pc[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N49
dffeas \CPU|PC_reg|PC_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \CPU|PC_reg|Add0~9 (
// Equation(s):
// \CPU|PC_reg|Add0~9_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [7] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))
// \CPU|PC_reg|Add0~10  = CARRY(( \CPU|PC_reg|PC_DFF|out [7] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~9_sumout ),
	.cout(\CPU|PC_reg|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N51
cyclonev_lcell_comb \CPU|PC_reg|Add1~9 (
// Equation(s):
// \CPU|PC_reg|Add1~9_sumout  = SUM(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [7]))))) ) + ( \CPU|PC_reg|PC_DFF|out [7] ) + ( \CPU|PC_reg|Add1~6  ))
// \CPU|PC_reg|Add1~10  = CARRY(( (!\CPU|controller|Equal12~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [7]))))) ) + ( \CPU|PC_reg|PC_DFF|out [7] ) + ( \CPU|PC_reg|Add1~6  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|CDFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [7]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~9_sumout ),
	.cout(\CPU|PC_reg|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~9 .lut_mask = 64'h0000FF0000000E1F;
defparam \CPU|PC_reg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \CPU|PC_reg|next_pc[7]~2 (
// Equation(s):
// \CPU|PC_reg|next_pc[7]~2_combout  = ( \CPU|PC_reg|Add1~9_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out 
// [7])))) ) ) # ( !\CPU|PC_reg|Add1~9_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [7])))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add0~9_sumout ),
	.datad(!\CPU|DP|CDFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[7]~2 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[7]~2 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \CPU|PC_reg|next_pc[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N31
dffeas \CPU|PC_reg|PC_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[7]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N18
cyclonev_lcell_comb \CPU|DP|Mux8~0 (
// Equation(s):
// \CPU|DP|Mux8~0_combout  = ( \CPU|controller|write~0_combout  & ( \read_data[7]~15_combout  & ( (\CPU|PC_reg|PC_DFF|out [7]) # (\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\CPU|controller|write~0_combout  & ( \read_data[7]~15_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|CDFF|out [7])) # (\CPU|controller|vsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( \CPU|controller|write~0_combout  & ( !\read_data[7]~15_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & \CPU|PC_reg|PC_DFF|out [7]) ) ) ) # ( !\CPU|controller|write~0_combout  & ( !\read_data[7]~15_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|CDFF|out [7])) # (\CPU|controller|vsel[1]~0_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [7]))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|DP|CDFF|out [7]),
	.datac(!\CPU|PC_reg|PC_DFF|out [7]),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(!\CPU|controller|write~0_combout ),
	.dataf(!\read_data[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|Mux8~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \CPU|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N45
cyclonev_lcell_comb \CPU|DP|Mux9~0 (
// Equation(s):
// \CPU|DP|Mux9~0_combout  = ( \CPU|PC_reg|PC_DFF|out [6] & ( \CPU|DP|CDFF|out [6] & ( (!\CPU|controller|vsel[1]~0_combout ) # ((!\CPU|controller|write~0_combout  & (\CPU|instruction_reg|instr_reg|out [6])) # (\CPU|controller|write~0_combout  & 
// ((\read_data[6]~14_combout )))) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [6] & ( \CPU|DP|CDFF|out [6] & ( (!\CPU|controller|write~0_combout  & (((!\CPU|controller|vsel[1]~0_combout )) # (\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|controller|write~0_combout  & (((\CPU|controller|vsel[1]~0_combout  & \read_data[6]~14_combout )))) ) ) ) # ( \CPU|PC_reg|PC_DFF|out [6] & ( !\CPU|DP|CDFF|out [6] & ( (!\CPU|controller|write~0_combout  & (\CPU|instruction_reg|instr_reg|out [6] & 
// (\CPU|controller|vsel[1]~0_combout ))) # (\CPU|controller|write~0_combout  & (((!\CPU|controller|vsel[1]~0_combout ) # (\read_data[6]~14_combout )))) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [6] & ( !\CPU|DP|CDFF|out [6] & ( (\CPU|controller|vsel[1]~0_combout  & 
// ((!\CPU|controller|write~0_combout  & (\CPU|instruction_reg|instr_reg|out [6])) # (\CPU|controller|write~0_combout  & ((\read_data[6]~14_combout ))))) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\read_data[6]~14_combout ),
	.datae(!\CPU|PC_reg|PC_DFF|out [6]),
	.dataf(!\CPU|DP|CDFF|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|Mux9~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \CPU|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N40
dffeas \CPU|PC_reg|PC_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \CPU|DP|Mux10~0 (
// Equation(s):
// \CPU|DP|Mux10~0_combout  = ( \CPU|instruction_reg|instr_reg|out [5] & ( \read_data[5]~13_combout  & ( ((!\CPU|controller|write~0_combout  & (\CPU|DP|CDFF|out [5])) # (\CPU|controller|write~0_combout  & ((\CPU|PC_reg|PC_DFF|out [5])))) # 
// (\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [5] & ( \read_data[5]~13_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|controller|write~0_combout  & (\CPU|DP|CDFF|out [5])) # 
// (\CPU|controller|write~0_combout  & ((\CPU|PC_reg|PC_DFF|out [5]))))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|controller|write~0_combout )) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [5] & ( !\read_data[5]~13_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|controller|write~0_combout  & (\CPU|DP|CDFF|out [5])) # (\CPU|controller|write~0_combout  & ((\CPU|PC_reg|PC_DFF|out [5]))))) # (\CPU|controller|vsel[1]~0_combout  & (!\CPU|controller|write~0_combout )) ) ) ) 
// # ( !\CPU|instruction_reg|instr_reg|out [5] & ( !\read_data[5]~13_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|controller|write~0_combout  & (\CPU|DP|CDFF|out [5])) # (\CPU|controller|write~0_combout  & ((\CPU|PC_reg|PC_DFF|out [5]))))) ) ) 
// )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|controller|write~0_combout ),
	.datac(!\CPU|DP|CDFF|out [5]),
	.datad(!\CPU|PC_reg|PC_DFF|out [5]),
	.datae(!\CPU|instruction_reg|instr_reg|out [5]),
	.dataf(!\read_data[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|Mux10~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \CPU|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \CPU|DP|Mux11~0 (
// Equation(s):
// \CPU|DP|Mux11~0_combout  = ( \CPU|controller|vsel[1]~0_combout  & ( \CPU|DP|CDFF|out [4] & ( (!\CPU|controller|write~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|controller|write~0_combout  & (\read_data[4]~6_combout )) ) ) ) # ( 
// !\CPU|controller|vsel[1]~0_combout  & ( \CPU|DP|CDFF|out [4] & ( (!\CPU|controller|write~0_combout ) # (\CPU|PC_reg|PC_DFF|out [4]) ) ) ) # ( \CPU|controller|vsel[1]~0_combout  & ( !\CPU|DP|CDFF|out [4] & ( (!\CPU|controller|write~0_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|controller|write~0_combout  & (\read_data[4]~6_combout )) ) ) ) # ( !\CPU|controller|vsel[1]~0_combout  & ( !\CPU|DP|CDFF|out [4] & ( (\CPU|PC_reg|PC_DFF|out [4] & \CPU|controller|write~0_combout ) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [4]),
	.datab(!\read_data[4]~6_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|controller|vsel[1]~0_combout ),
	.dataf(!\CPU|DP|CDFF|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|Mux11~0 .lut_mask = 64'h00550F33FF550F33;
defparam \CPU|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_lcell_comb \CPU|DP|Mux12~0 (
// Equation(s):
// \CPU|DP|Mux12~0_combout  = ( \CPU|controller|vsel[1]~0_combout  & ( \read_data[3]~8_combout  & ( (\CPU|controller|write~0_combout ) # (\CPU|instruction_reg|instr_reg|out [3]) ) ) ) # ( !\CPU|controller|vsel[1]~0_combout  & ( \read_data[3]~8_combout  & ( 
// (!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [3]))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q )) ) ) ) # ( \CPU|controller|vsel[1]~0_combout  & ( !\read_data[3]~8_combout  & ( 
// (\CPU|instruction_reg|instr_reg|out [3] & !\CPU|controller|write~0_combout ) ) ) ) # ( !\CPU|controller|vsel[1]~0_combout  & ( !\read_data[3]~8_combout  & ( (!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [3]))) # (\CPU|controller|write~0_combout  
// & (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [3]),
	.datab(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\CPU|DP|CDFF|out [3]),
	.datae(!\CPU|controller|vsel[1]~0_combout ),
	.dataf(!\read_data[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|Mux12~0 .lut_mask = 64'h03F3505003F35F5F;
defparam \CPU|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N6
cyclonev_lcell_comb \CPU|DP|Mux13~0 (
// Equation(s):
// \CPU|DP|Mux13~0_combout  = ( \read_data[2]~12_combout  & ( \CPU|instruction_reg|instr_reg|out [2] & ( ((!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [2]))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out [2]))) # 
// (\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\read_data[2]~12_combout  & ( \CPU|instruction_reg|instr_reg|out [2] & ( (!\CPU|controller|write~0_combout  & (((\CPU|controller|vsel[1]~0_combout ) # (\CPU|DP|CDFF|out [2])))) # 
// (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out [2] & ((!\CPU|controller|vsel[1]~0_combout )))) ) ) ) # ( \read_data[2]~12_combout  & ( !\CPU|instruction_reg|instr_reg|out [2] & ( (!\CPU|controller|write~0_combout  & (((\CPU|DP|CDFF|out [2] & 
// !\CPU|controller|vsel[1]~0_combout )))) # (\CPU|controller|write~0_combout  & (((\CPU|controller|vsel[1]~0_combout )) # (\CPU|PC_reg|PC_DFF|out [2]))) ) ) ) # ( !\read_data[2]~12_combout  & ( !\CPU|instruction_reg|instr_reg|out [2] & ( 
// (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [2]))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out [2])))) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [2]),
	.datac(!\CPU|DP|CDFF|out [2]),
	.datad(!\CPU|controller|vsel[1]~0_combout ),
	.datae(!\read_data[2]~12_combout ),
	.dataf(!\CPU|instruction_reg|instr_reg|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|Mux13~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \CPU|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N0
cyclonev_lcell_comb \CPU|DP|Mux14~0 (
// Equation(s):
// \CPU|DP|Mux14~0_combout  = ( \CPU|controller|write~0_combout  & ( \read_data[1]~7_combout  & ( (\CPU|controller|vsel[1]~0_combout ) # (\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ) ) ) ) # ( !\CPU|controller|write~0_combout  & ( \read_data[1]~7_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|CDFF|out [1])) # (\CPU|controller|vsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [1]))) ) ) ) # ( \CPU|controller|write~0_combout  & ( !\read_data[1]~7_combout  & ( 
// (\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & !\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\CPU|controller|write~0_combout  & ( !\read_data[1]~7_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|DP|CDFF|out [1])) # 
// (\CPU|controller|vsel[1]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [1]))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datab(!\CPU|DP|CDFF|out [1]),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [1]),
	.datae(!\CPU|controller|write~0_combout ),
	.dataf(!\read_data[1]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|Mux14~0 .lut_mask = 64'h303F5050303F5F5F;
defparam \CPU|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \CPU|DP|Mux15~0 (
// Equation(s):
// \CPU|DP|Mux15~0_combout  = ( \CPU|instruction_reg|instr_reg|out [0] & ( \read_data[0]~5_combout  & ( ((!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [0]))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ))) # 
// (\CPU|controller|vsel[1]~0_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [0] & ( \read_data[0]~5_combout  & ( (!\CPU|controller|write~0_combout  & (((!\CPU|controller|vsel[1]~0_combout  & \CPU|DP|CDFF|out [0])))) # 
// (\CPU|controller|write~0_combout  & (((\CPU|controller|vsel[1]~0_combout )) # (\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [0] & ( !\read_data[0]~5_combout  & ( (!\CPU|controller|write~0_combout  & 
// (((\CPU|DP|CDFF|out [0]) # (\CPU|controller|vsel[1]~0_combout )))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  & (!\CPU|controller|vsel[1]~0_combout ))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [0] & ( 
// !\read_data[0]~5_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((!\CPU|controller|write~0_combout  & ((\CPU|DP|CDFF|out [0]))) # (\CPU|controller|write~0_combout  & (\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datab(!\CPU|controller|write~0_combout ),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\CPU|DP|CDFF|out [0]),
	.datae(!\CPU|instruction_reg|instr_reg|out [0]),
	.dataf(!\read_data[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|Mux15~0 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \CPU|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\CPU|controller|write~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\CPU|controller|Equal21~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|Mux15~0_combout ,\CPU|DP|Mux14~0_combout ,\CPU|DP|Mux13~0_combout ,\CPU|DP|Mux12~0_combout ,\CPU|DP|Mux11~0_combout ,\CPU|DP|Mux10~0_combout ,\CPU|DP|Mux9~0_combout ,
\CPU|DP|Mux8~0_combout ,\CPU|DP|Mux7~0_combout ,\CPU|DP|Mux6~0_combout ,\CPU|DP|Mux5~0_combout ,\CPU|DP|Mux4~0_combout ,\CPU|DP|Mux3~0_combout ,\CPU|DP|Mux2~0_combout ,\CPU|DP|Mux1~0_combout ,\CPU|DP|Mux0~0_combout }),
	.portaaddr({\CPU|controller|writenum[2]~3_combout ,\CPU|controller|writenum[1]~2_combout ,\CPU|controller|writenum[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|controller|readB[2]~3_combout ,\CPU|controller|readB[1]~2_combout ,\CPU|controller|readB[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "cpu:CPU|datapath:DP|regfile:REGFILE|altsyncram:R0_rtl_1|altsyncram_0tp1:auto_generated|ALTSYNCRAM";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N42
cyclonev_lcell_comb \CPU|DP|Bin[12]~10 (
// Equation(s):
// \CPU|DP|Bin[12]~10_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2  & ( (!\CPU|DP|Bin[9]~1_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout ))) # 
// (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout ) # ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2  & ( 
// (!\CPU|DP|Bin[9]~1_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout ))) # (\CPU|DP|Bin[9]~1_combout  & (\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2  & ( (!\CPU|DP|Bin[9]~1_combout  & (!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout ) # ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// (!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|DP|Bin[9]~1_combout  & (\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[12]~10 .extended_lut = "off";
defparam \CPU|DP|Bin[12]~10 .lut_mask = 64'h018945CD23AB67EF;
defparam \CPU|DP|Bin[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU|controller|write~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\CPU|controller|Equal17~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|Mux15~0_combout ,\CPU|DP|Mux14~0_combout ,\CPU|DP|Mux13~0_combout ,\CPU|DP|Mux12~0_combout ,\CPU|DP|Mux11~0_combout ,\CPU|DP|Mux10~0_combout ,\CPU|DP|Mux9~0_combout ,
\CPU|DP|Mux8~0_combout ,\CPU|DP|Mux7~0_combout ,\CPU|DP|Mux6~0_combout ,\CPU|DP|Mux5~0_combout ,\CPU|DP|Mux4~0_combout ,\CPU|DP|Mux3~0_combout ,\CPU|DP|Mux2~0_combout ,\CPU|DP|Mux1~0_combout ,\CPU|DP|Mux0~0_combout }),
	.portaaddr({\CPU|controller|writenum[2]~3_combout ,\CPU|controller|writenum[1]~2_combout ,\CPU|controller|writenum[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|controller|readA[2]~2_combout ,\CPU|controller|readA[1]~1_combout ,\CPU|controller|readA[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:CPU|datapath:DP|regfile:REGFILE|altsyncram:R0_rtl_0|altsyncram_0tp1:auto_generated|ALTSYNCRAM";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N27
cyclonev_lcell_comb \CPU|DP|alu|out[5]~1 (
// Equation(s):
// \CPU|DP|alu|out[5]~1_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [12] & \CPU|instruction_reg|instr_reg|out [15])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [12]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[5]~1 .extended_lut = "off";
defparam \CPU|DP|alu|out[5]~1 .lut_mask = 64'h0005000500000000;
defparam \CPU|DP|alu|out[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N36
cyclonev_lcell_comb \CPU|DP|Bin[11]~16 (
// Equation(s):
// \CPU|DP|Bin[11]~16_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4  & ( (!\CPU|DP|Bin[9]~1_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout ))) # 
// (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout ) # ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4  & ( 
// (!\CPU|DP|Bin[9]~1_combout  & (!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout ) # ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4  & ( (!\CPU|DP|Bin[9]~1_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout ))) # (\CPU|DP|Bin[9]~1_combout  & 
// (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// (!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~1_combout  & (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 )))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[11]~16 .extended_lut = "off";
defparam \CPU|DP|Bin[11]~16 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \CPU|DP|Bin[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N0
cyclonev_lcell_comb \CPU|DP|Bin[10]~15 (
// Equation(s):
// \CPU|DP|Bin[10]~15_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( ((!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 )))) # (\CPU|DP|Bin[9]~1_combout  & (\CPU|DP|Bin[9]~0_combout )) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( (!\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 )))) # (\CPU|DP|Bin[9]~1_combout  & (!\CPU|DP|Bin[9]~0_combout )) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( 
// (!\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 )))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[10]~15 .extended_lut = "off";
defparam \CPU|DP|Bin[10]~15 .lut_mask = 64'h028A46CE139B57DF;
defparam \CPU|DP|Bin[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \CPU|DP|Bin[6]~7 (
// Equation(s):
// \CPU|DP|Bin[6]~7_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 )))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|DP|Bin[9]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  & !\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( (!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[9]~1_combout )))) # (\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|DP|Bin[9]~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~7 .extended_lut = "off";
defparam \CPU|DP|Bin[6]~7 .lut_mask = 64'h4700473347CC47FF;
defparam \CPU|DP|Bin[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \CPU|DP|Bin[5]~6 (
// Equation(s):
// \CPU|DP|Bin[5]~6_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 )))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[9]~1_combout )))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( (!\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & !\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[5]~6 .extended_lut = "off";
defparam \CPU|DP|Bin[5]~6 .lut_mask = 64'h470047CC473347FF;
defparam \CPU|DP|Bin[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \CPU|DP|Bin[2]~3 (
// Equation(s):
// \CPU|DP|Bin[2]~3_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [2])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 )))) # (\CPU|DP|Bin[9]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [2] & ((!\CPU|DP|Bin[9]~0_combout )))) # (\CPU|DP|Bin[9]~1_combout  & (((\CPU|DP|Bin[9]~0_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~1_combout  & (((\CPU|DP|Bin[9]~0_combout )) # (\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|DP|Bin[9]~1_combout  & 
// (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  & !\CPU|DP|Bin[9]~0_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [2])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [2]),
	.datab(!\CPU|DP|Bin[9]~1_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ),
	.datad(!\CPU|DP|Bin[9]~0_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[2]~3 .extended_lut = "off";
defparam \CPU|DP|Bin[2]~3 .lut_mask = 64'h470047CC473347FF;
defparam \CPU|DP|Bin[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~0 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~0_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|decode|shift[0]~0_combout  & (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 )))) # (\CPU|decode|shift[0]~0_combout  & 
// (((!\CPU|instruction_reg|instr_reg|out [3] & \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 )) # (\CPU|instruction_reg|instr_reg|out [4]))) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( 
// (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ((!\CPU|decode|shift[0]~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [4] & !\CPU|instruction_reg|instr_reg|out [3])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|decode|shift[0]~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~0 .lut_mask = 64'h00F800F805FD05FD;
defparam \CPU|DP|SHIFTER|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \CPU|DP|alu|Add3~34 (
// Equation(s):
// \CPU|DP|alu|Add3~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|DP|alu|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~34 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|DP|alu|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N3
cyclonev_lcell_comb \CPU|DP|alu|Add3~1 (
// Equation(s):
// \CPU|DP|alu|Add3~1_sumout  = SUM(( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal32~0_combout  & (!\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ) ) + ( \CPU|DP|alu|Add3~34_cout  ))
// \CPU|DP|alu|Add3~2  = CARRY(( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal32~0_combout  & (!\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ) ) + ( \CPU|DP|alu|Add3~34_cout  ))

	.dataa(!\CPU|controller|Equal32~0_combout ),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~1_sumout ),
	.cout(\CPU|DP|alu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~1 .lut_mask = 64'h0000FF330000FA50;
defparam \CPU|DP|alu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \CPU|DP|alu|Add3~5 (
// Equation(s):
// \CPU|DP|alu|Add3~5_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ) ) + ( !\CPU|DP|Bin[1]~2_combout  ) + ( \CPU|DP|alu|Add3~2  ))
// \CPU|DP|alu|Add3~6  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ) ) + ( !\CPU|DP|Bin[1]~2_combout  ) + ( \CPU|DP|alu|Add3~2  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[1]~2_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~5_sumout ),
	.cout(\CPU|DP|alu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~5 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \CPU|DP|alu|Add3~9 (
// Equation(s):
// \CPU|DP|alu|Add3~9_sumout  = SUM(( !\CPU|DP|Bin[2]~3_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ) ) + ( \CPU|DP|alu|Add3~6  ))
// \CPU|DP|alu|Add3~10  = CARRY(( !\CPU|DP|Bin[2]~3_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ) ) + ( \CPU|DP|alu|Add3~6  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~9_sumout ),
	.cout(\CPU|DP|alu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~9 .lut_mask = 64'h0000FF550000FF00;
defparam \CPU|DP|alu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \CPU|DP|alu|Add3~13 (
// Equation(s):
// \CPU|DP|alu|Add3~13_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ) ) + ( !\CPU|DP|Bin[3]~4_combout  ) + ( \CPU|DP|alu|Add3~10  ))
// \CPU|DP|alu|Add3~14  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ) ) + ( !\CPU|DP|Bin[3]~4_combout  ) + ( \CPU|DP|alu|Add3~10  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[3]~4_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~13_sumout ),
	.cout(\CPU|DP|alu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~13 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \CPU|DP|alu|Add3~17 (
// Equation(s):
// \CPU|DP|alu|Add3~17_sumout  = SUM(( !\CPU|DP|Bin[4]~5_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ) ) + ( \CPU|DP|alu|Add3~14  ))
// \CPU|DP|alu|Add3~18  = CARRY(( !\CPU|DP|Bin[4]~5_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ) ) + ( \CPU|DP|alu|Add3~14  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|Bin[4]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~17_sumout ),
	.cout(\CPU|DP|alu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~17 .lut_mask = 64'h0000FF550000FF00;
defparam \CPU|DP|alu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \CPU|DP|alu|Add3~21 (
// Equation(s):
// \CPU|DP|alu|Add3~21_sumout  = SUM(( !\CPU|DP|Bin[5]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ) ) + ( \CPU|DP|alu|Add3~18  ))
// \CPU|DP|alu|Add3~22  = CARRY(( !\CPU|DP|Bin[5]~6_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ) ) + ( \CPU|DP|alu|Add3~18  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\CPU|DP|Bin[5]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~21_sumout ),
	.cout(\CPU|DP|alu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~21 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N21
cyclonev_lcell_comb \CPU|DP|alu|Add3~25 (
// Equation(s):
// \CPU|DP|alu|Add3~25_sumout  = SUM(( !\CPU|DP|Bin[6]~7_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ) ) + ( \CPU|DP|alu|Add3~22  ))
// \CPU|DP|alu|Add3~26  = CARRY(( !\CPU|DP|Bin[6]~7_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ) ) + ( \CPU|DP|alu|Add3~22  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\CPU|DP|Bin[6]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~25_sumout ),
	.cout(\CPU|DP|alu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~25 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \CPU|DP|alu|Add3~29 (
// Equation(s):
// \CPU|DP|alu|Add3~29_sumout  = SUM(( !\CPU|DP|Bin[7]~8_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ) ) + ( \CPU|DP|alu|Add3~26  ))
// \CPU|DP|alu|Add3~30  = CARRY(( !\CPU|DP|Bin[7]~8_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ) ) + ( \CPU|DP|alu|Add3~26  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\CPU|DP|Bin[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~29_sumout ),
	.cout(\CPU|DP|alu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~29 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \CPU|DP|alu|Add3~53 (
// Equation(s):
// \CPU|DP|alu|Add3~53_sumout  = SUM(( !\CPU|DP|Bin[8]~13_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) ) + ( \CPU|DP|alu|Add3~30  ))
// \CPU|DP|alu|Add3~54  = CARRY(( !\CPU|DP|Bin[8]~13_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) ) + ( \CPU|DP|alu|Add3~30  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\CPU|DP|Bin[8]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~53_sumout ),
	.cout(\CPU|DP|alu|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~53 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \CPU|DP|alu|Add3~57 (
// Equation(s):
// \CPU|DP|alu|Add3~57_sumout  = SUM(( !\CPU|DP|Bin[9]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ) ) + ( \CPU|DP|alu|Add3~54  ))
// \CPU|DP|alu|Add3~58  = CARRY(( !\CPU|DP|Bin[9]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ) ) + ( \CPU|DP|alu|Add3~54  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\CPU|DP|Bin[9]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~57_sumout ),
	.cout(\CPU|DP|alu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~57 .lut_mask = 64'h0000DDDD0000F0F0;
defparam \CPU|DP|alu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \CPU|DP|alu|Add3~61 (
// Equation(s):
// \CPU|DP|alu|Add3~61_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ) ) + ( !\CPU|DP|Bin[10]~15_combout  ) + ( \CPU|DP|alu|Add3~58  ))
// \CPU|DP|alu|Add3~62  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ) ) + ( !\CPU|DP|Bin[10]~15_combout  ) + ( \CPU|DP|alu|Add3~58  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[10]~15_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~61_sumout ),
	.cout(\CPU|DP|alu|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~61 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N36
cyclonev_lcell_comb \CPU|DP|alu|Add3~65 (
// Equation(s):
// \CPU|DP|alu|Add3~65_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ) ) + ( !\CPU|DP|Bin[11]~16_combout  ) + ( \CPU|DP|alu|Add3~62  ))
// \CPU|DP|alu|Add3~66  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ) ) + ( !\CPU|DP|Bin[11]~16_combout  ) + ( \CPU|DP|alu|Add3~62  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[11]~16_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~65_sumout ),
	.cout(\CPU|DP|alu|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~65 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~65 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \CPU|DP|alu|Add3~41 (
// Equation(s):
// \CPU|DP|alu|Add3~41_sumout  = SUM(( !\CPU|DP|Bin[12]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ) ) + ( \CPU|DP|alu|Add3~66  ))
// \CPU|DP|alu|Add3~42  = CARRY(( !\CPU|DP|Bin[12]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ) ) + ( \CPU|DP|alu|Add3~66  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\CPU|DP|Bin[12]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~41_sumout ),
	.cout(\CPU|DP|alu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~41 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N0
cyclonev_lcell_comb \CPU|DP|alu|Add0~1 (
// Equation(s):
// \CPU|DP|alu|Add0~1_sumout  = SUM(( (!\CPU|controller|Equal32~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal32~0_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ) ) + ( !VCC ))
// \CPU|DP|alu|Add0~2  = CARRY(( (!\CPU|controller|Equal32~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal32~0_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) + ( (!\CPU|controller|Equal24~0_combout  & 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ) ) + ( !VCC ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [0]),
	.datac(!\CPU|controller|Equal32~0_combout ),
	.datad(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~1_sumout ),
	.cout(\CPU|DP|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~1 .lut_mask = 64'h0000FF55000003F3;
defparam \CPU|DP|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N3
cyclonev_lcell_comb \CPU|DP|alu|Add0~5 (
// Equation(s):
// \CPU|DP|alu|Add0~5_sumout  = SUM(( \CPU|DP|Bin[1]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ) ) + ( \CPU|DP|alu|Add0~2  ))
// \CPU|DP|alu|Add0~6  = CARRY(( \CPU|DP|Bin[1]~2_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ) ) + ( \CPU|DP|alu|Add0~2  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\CPU|DP|Bin[1]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~5_sumout ),
	.cout(\CPU|DP|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~5 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N6
cyclonev_lcell_comb \CPU|DP|alu|Add0~9 (
// Equation(s):
// \CPU|DP|alu|Add0~9_sumout  = SUM(( \CPU|DP|Bin[2]~3_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ) ) + ( \CPU|DP|alu|Add0~6  ))
// \CPU|DP|alu|Add0~10  = CARRY(( \CPU|DP|Bin[2]~3_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ) ) + ( \CPU|DP|alu|Add0~6  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~9_sumout ),
	.cout(\CPU|DP|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~9 .lut_mask = 64'h0000FF5500000F0F;
defparam \CPU|DP|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N9
cyclonev_lcell_comb \CPU|DP|alu|Add0~13 (
// Equation(s):
// \CPU|DP|alu|Add0~13_sumout  = SUM(( \CPU|DP|Bin[3]~4_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ) ) + ( \CPU|DP|alu|Add0~10  ))
// \CPU|DP|alu|Add0~14  = CARRY(( \CPU|DP|Bin[3]~4_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ) ) + ( \CPU|DP|alu|Add0~10  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\CPU|DP|Bin[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~13_sumout ),
	.cout(\CPU|DP|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~13 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N12
cyclonev_lcell_comb \CPU|DP|alu|Add0~17 (
// Equation(s):
// \CPU|DP|alu|Add0~17_sumout  = SUM(( \CPU|DP|Bin[4]~5_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ) ) + ( \CPU|DP|alu|Add0~14  ))
// \CPU|DP|alu|Add0~18  = CARRY(( \CPU|DP|Bin[4]~5_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ) ) + ( \CPU|DP|alu|Add0~14  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[4]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~17_sumout ),
	.cout(\CPU|DP|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~17 .lut_mask = 64'h0000FF5500000F0F;
defparam \CPU|DP|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N15
cyclonev_lcell_comb \CPU|DP|alu|Add0~21 (
// Equation(s):
// \CPU|DP|alu|Add0~21_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ) ) + ( \CPU|DP|Bin[5]~6_combout  ) + ( \CPU|DP|alu|Add0~18  ))
// \CPU|DP|alu|Add0~22  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ) ) + ( \CPU|DP|Bin[5]~6_combout  ) + ( \CPU|DP|alu|Add0~18  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[5]~6_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~21_sumout ),
	.cout(\CPU|DP|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~21 .lut_mask = 64'h0000F0F0000000AA;
defparam \CPU|DP|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N18
cyclonev_lcell_comb \CPU|DP|alu|Add0~25 (
// Equation(s):
// \CPU|DP|alu|Add0~25_sumout  = SUM(( \CPU|DP|Bin[6]~7_combout  ) + ( (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~22  ))
// \CPU|DP|alu|Add0~26  = CARRY(( \CPU|DP|Bin[6]~7_combout  ) + ( (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~22  ))

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[6]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~25_sumout ),
	.cout(\CPU|DP|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~25 .lut_mask = 64'h0000CFCF000000FF;
defparam \CPU|DP|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N21
cyclonev_lcell_comb \CPU|DP|alu|Add0~29 (
// Equation(s):
// \CPU|DP|alu|Add0~29_sumout  = SUM(( \CPU|DP|Bin[7]~8_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ) ) + ( \CPU|DP|alu|Add0~26  ))
// \CPU|DP|alu|Add0~30  = CARRY(( \CPU|DP|Bin[7]~8_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ) ) + ( \CPU|DP|alu|Add0~26  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\CPU|DP|Bin[7]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~29_sumout ),
	.cout(\CPU|DP|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~29 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N24
cyclonev_lcell_comb \CPU|DP|alu|Add0~49 (
// Equation(s):
// \CPU|DP|alu|Add0~49_sumout  = SUM(( \CPU|DP|Bin[8]~13_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) ) + ( \CPU|DP|alu|Add0~30  ))
// \CPU|DP|alu|Add0~50  = CARRY(( \CPU|DP|Bin[8]~13_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) ) + ( \CPU|DP|alu|Add0~30  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\CPU|DP|Bin[8]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~49_sumout ),
	.cout(\CPU|DP|alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~49 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N27
cyclonev_lcell_comb \CPU|DP|alu|Add0~53 (
// Equation(s):
// \CPU|DP|alu|Add0~53_sumout  = SUM(( \CPU|DP|Bin[9]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ) ) + ( \CPU|DP|alu|Add0~50  ))
// \CPU|DP|alu|Add0~54  = CARRY(( \CPU|DP|Bin[9]~14_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ) ) + ( \CPU|DP|alu|Add0~50  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[9]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~53_sumout ),
	.cout(\CPU|DP|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~53 .lut_mask = 64'h0000FF5500000F0F;
defparam \CPU|DP|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N30
cyclonev_lcell_comb \CPU|DP|alu|Add0~57 (
// Equation(s):
// \CPU|DP|alu|Add0~57_sumout  = SUM(( \CPU|DP|Bin[10]~15_combout  ) + ( (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~54  ))
// \CPU|DP|alu|Add0~58  = CARRY(( \CPU|DP|Bin[10]~15_combout  ) + ( (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & !\CPU|controller|Equal24~0_combout ) ) + ( \CPU|DP|alu|Add0~54  ))

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[10]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~57_sumout ),
	.cout(\CPU|DP|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~57 .lut_mask = 64'h0000CFCF000000FF;
defparam \CPU|DP|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N33
cyclonev_lcell_comb \CPU|DP|alu|Add0~61 (
// Equation(s):
// \CPU|DP|alu|Add0~61_sumout  = SUM(( \CPU|DP|Bin[11]~16_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ) ) + ( \CPU|DP|alu|Add0~58  ))
// \CPU|DP|alu|Add0~62  = CARRY(( \CPU|DP|Bin[11]~16_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ) ) + ( \CPU|DP|alu|Add0~58  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\CPU|DP|Bin[11]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~61_sumout ),
	.cout(\CPU|DP|alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~61 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N36
cyclonev_lcell_comb \CPU|DP|alu|Add0~37 (
// Equation(s):
// \CPU|DP|alu|Add0~37_sumout  = SUM(( \CPU|DP|Bin[12]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ) ) + ( \CPU|DP|alu|Add0~62  ))
// \CPU|DP|alu|Add0~38  = CARRY(( \CPU|DP|Bin[12]~10_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ) ) + ( \CPU|DP|alu|Add0~62  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\CPU|DP|Bin[12]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~37_sumout ),
	.cout(\CPU|DP|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~37 .lut_mask = 64'h0000DDDD00000F0F;
defparam \CPU|DP|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N39
cyclonev_lcell_comb \CPU|DP|alu|out[12]~29 (
// Equation(s):
// \CPU|DP|alu|out[12]~29_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~37_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & ((\CPU|DP|alu|Add3~41_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[12]~10_combout  & ((((!\CPU|DP|alu|out[5]~0_combout ))))) # (\CPU|DP|Bin[12]~10_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[5]~0_combout )))) ) )

	.dataa(!\CPU|DP|Bin[12]~10_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~41_sumout ),
	.datag(!\CPU|DP|alu|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[12]~29 .extended_lut = "on";
defparam \CPU|DP|alu|out[12]~29 .lut_mask = 64'h0F00AA100FFFAA10;
defparam \CPU|DP|alu|out[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \CPU|controller|loadc~1 (
// Equation(s):
// \CPU|controller|loadc~1_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [4] & ((!\CPU|controller|state [1] & (\CPU|controller|state [3] & !\CPU|controller|state [2])) # (\CPU|controller|state [1] & (!\CPU|controller|state [3] & 
// \CPU|controller|state [2])))) ) ) # ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [3] & (!\CPU|controller|state [4] $ (!\CPU|controller|state [2])))) # (\CPU|controller|state [1] & (\CPU|controller|state [3] & 
// (!\CPU|controller|state [4] & !\CPU|controller|state [2]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|loadc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|loadc~1 .extended_lut = "off";
defparam \CPU|controller|loadc~1 .lut_mask = 64'h1880188020402040;
defparam \CPU|controller|loadc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N41
dffeas \CPU|DP|CDFF|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[12]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[12] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \CPU|DP|Mux3~0 (
// Equation(s):
// \CPU|DP|Mux3~0_combout  = ( \CPU|DP|CDFF|out [12] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( !\CPU|DP|CDFF|out [12] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|DP|Mux0~1_combout  & (((\read_data~16_combout  & \CPU|controller|write~0_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( \CPU|DP|CDFF|out [12] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [12] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\read_data~16_combout ),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|DP|CDFF|out [12]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|Mux3~0 .lut_mask = 64'h1100DD00110CDD0C;
defparam \CPU|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N30
cyclonev_lcell_comb \CPU|DP|Bin[13]~11 (
// Equation(s):
// \CPU|DP|Bin[13]~11_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 )))) # (\CPU|DP|Bin[9]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout ))) # (\CPU|DP|Bin[9]~1_combout  & (!\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( (!\CPU|DP|Bin[9]~1_combout  & (!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~1_combout  & 
// (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 )) # (\CPU|DP|Bin[9]~0_combout ))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ))))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a3 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[13]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[13]~11 .extended_lut = "off";
defparam \CPU|DP|Bin[13]~11 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \CPU|DP|Bin[13]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb \CPU|DP|alu|Add3~45 (
// Equation(s):
// \CPU|DP|alu|Add3~45_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ) ) + ( !\CPU|DP|Bin[13]~11_combout  ) + ( \CPU|DP|alu|Add3~42  ))
// \CPU|DP|alu|Add3~46  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ) ) + ( !\CPU|DP|Bin[13]~11_combout  ) + ( \CPU|DP|alu|Add3~42  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~11_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~45_sumout ),
	.cout(\CPU|DP|alu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~45 .lut_mask = 64'h00000F0F000000AA;
defparam \CPU|DP|alu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N39
cyclonev_lcell_comb \CPU|DP|alu|Add0~41 (
// Equation(s):
// \CPU|DP|alu|Add0~41_sumout  = SUM(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ) ) + ( \CPU|DP|Bin[13]~11_combout  ) + ( \CPU|DP|alu|Add0~38  ))
// \CPU|DP|alu|Add0~42  = CARRY(( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ) ) + ( \CPU|DP|Bin[13]~11_combout  ) + ( \CPU|DP|alu|Add0~38  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[13]~11_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~41_sumout ),
	.cout(\CPU|DP|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~41 .lut_mask = 64'h0000F0F0000000AA;
defparam \CPU|DP|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N54
cyclonev_lcell_comb \CPU|DP|alu|out[13]~25 (
// Equation(s):
// \CPU|DP|alu|out[13]~25_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~41_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & ((\CPU|DP|alu|Add3~45_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[13]~11_combout  & ((((!\CPU|DP|alu|out[5]~0_combout ))))) # (\CPU|DP|Bin[13]~11_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[5]~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\CPU|DP|Bin[13]~11_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~45_sumout ),
	.datag(!\CPU|DP|alu|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[13]~25 .extended_lut = "on";
defparam \CPU|DP|alu|out[13]~25 .lut_mask = 64'h0F00CC100FFFCC10;
defparam \CPU|DP|alu|out[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N56
dffeas \CPU|DP|CDFF|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[13]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[13] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N24
cyclonev_lcell_comb \CPU|DP|Ain[15]~0 (
// Equation(s):
// \CPU|DP|Ain[15]~0_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\CPU|controller|Equal24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\CPU|controller|Equal24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~0 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~0 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|Ain[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \CPU|DP|Bin[15]~9 (
// Equation(s):
// \CPU|DP|Bin[15]~9_combout  = ( \CPU|controller|Equal32~0_combout  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) ) # ( !\CPU|controller|Equal32~0_combout  & ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( (!\CPU|instruction_reg|instr_reg|out [4] & (((\CPU|instruction_reg|instr_reg|out [3] & \CPU|decode|shift[0]~0_combout )) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # 
// (\CPU|instruction_reg|instr_reg|out [4] & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ((!\CPU|decode|shift[0]~0_combout ) # (\CPU|instruction_reg|instr_reg|out [3])))) ) ) ) # ( \CPU|controller|Equal32~0_combout  & ( 
// !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( \CPU|instruction_reg|instr_reg|out [4] ) ) ) # ( !\CPU|controller|Equal32~0_combout  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1  & ( 
// (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ((!\CPU|decode|shift[0]~0_combout ) # (!\CPU|instruction_reg|instr_reg|out [4] $ (\CPU|instruction_reg|instr_reg|out [3])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|decode|shift[0]~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\CPU|controller|Equal32~0_combout ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[15]~9 .extended_lut = "off";
defparam \CPU|DP|Bin[15]~9 .lut_mask = 64'h00F9555502FB5555;
defparam \CPU|DP|Bin[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N54
cyclonev_lcell_comb \CPU|DP|Bin[14]~12 (
// Equation(s):
// \CPU|DP|Bin[14]~12_combout  = ( \CPU|instruction_reg|instr_reg|out [4] & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|Bin[9]~1_combout ) # ((!\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 )) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [4] & ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|Bin[9]~1_combout  & (\CPU|DP|Bin[9]~0_combout )) # (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 )) # 
// (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ))))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [4] & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// (!\CPU|DP|Bin[9]~0_combout )) # (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 )) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ))))) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [4] & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 )) # 
// (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ))))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a2 ),
	.datae(!\CPU|instruction_reg|instr_reg|out [4]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[14]~12 .extended_lut = "off";
defparam \CPU|DP|Bin[14]~12 .lut_mask = 64'h04158C9D2637AEBF;
defparam \CPU|DP|Bin[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N45
cyclonev_lcell_comb \CPU|DP|alu|Add3~49 (
// Equation(s):
// \CPU|DP|alu|Add3~49_sumout  = SUM(( !\CPU|DP|Bin[14]~12_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ) ) + ( \CPU|DP|alu|Add3~46  ))
// \CPU|DP|alu|Add3~50  = CARRY(( !\CPU|DP|Bin[14]~12_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ) ) + ( \CPU|DP|alu|Add3~46  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\CPU|DP|Bin[14]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~49_sumout ),
	.cout(\CPU|DP|alu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~49 .lut_mask = 64'h0000F5F50000FF00;
defparam \CPU|DP|alu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \CPU|DP|alu|Add3~37 (
// Equation(s):
// \CPU|DP|alu|Add3~37_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~37 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N42
cyclonev_lcell_comb \CPU|DP|alu|Add0~45 (
// Equation(s):
// \CPU|DP|alu|Add0~45_sumout  = SUM(( \CPU|DP|Bin[14]~12_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ) ) + ( \CPU|DP|alu|Add0~42  ))
// \CPU|DP|alu|Add0~46  = CARRY(( \CPU|DP|Bin[14]~12_combout  ) + ( (!\CPU|controller|Equal24~0_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ) ) + ( \CPU|DP|alu|Add0~42  ))

	.dataa(!\CPU|controller|Equal24~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\CPU|DP|Bin[14]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~45_sumout ),
	.cout(\CPU|DP|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~45 .lut_mask = 64'h0000F5F5000000FF;
defparam \CPU|DP|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N45
cyclonev_lcell_comb \CPU|DP|alu|Add0~33 (
// Equation(s):
// \CPU|DP|alu|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~33 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \CPU|DP|alu|out[15]~2 (
// Equation(s):
// \CPU|DP|alu|out[15]~2_combout  = ( \CPU|DP|alu|Add3~37_sumout  & ( \CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Ain[15]~0_combout  & ((!\CPU|DP|alu|out[5]~0_combout  & (!\CPU|DP|Bin[15]~9_combout )) # (\CPU|DP|alu|out[5]~0_combout  & 
// (\CPU|DP|Bin[15]~9_combout  & !\CPU|DP|alu|out[5]~1_combout )))) # (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|alu|out[5]~0_combout  $ (!\CPU|DP|Bin[15]~9_combout  $ (\CPU|DP|alu|out[5]~1_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~37_sumout  & ( 
// \CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|Bin[15]~9_combout  & ((!\CPU|DP|alu|out[5]~0_combout ) # (!\CPU|DP|alu|out[5]~1_combout )))) # (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|Bin[15]~9_combout  $ 
// (((!\CPU|DP|alu|out[5]~1_combout ) # (\CPU|DP|alu|out[5]~0_combout ))))) ) ) ) # ( \CPU|DP|alu|Add3~37_sumout  & ( !\CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|alu|out[5]~1_combout  & (!\CPU|DP|Ain[15]~0_combout  $ (((!\CPU|DP|Bin[15]~9_combout ))))) # 
// (\CPU|DP|alu|out[5]~1_combout  & ((!\CPU|DP|alu|out[5]~0_combout  & ((!\CPU|DP|Bin[15]~9_combout ))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|Ain[15]~0_combout  & \CPU|DP|Bin[15]~9_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~37_sumout  & ( 
// !\CPU|DP|alu|Add0~33_sumout  & ( (!\CPU|DP|Ain[15]~0_combout  & ((!\CPU|DP|alu|out[5]~0_combout  & (!\CPU|DP|Bin[15]~9_combout  $ (!\CPU|DP|alu|out[5]~1_combout ))) # (\CPU|DP|alu|out[5]~0_combout  & (!\CPU|DP|Bin[15]~9_combout  & 
// !\CPU|DP|alu|out[5]~1_combout )))) # (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|alu|out[5]~0_combout  $ ((\CPU|DP|Bin[15]~9_combout )))) ) ) )

	.dataa(!\CPU|DP|Ain[15]~0_combout ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|DP|Bin[15]~9_combout ),
	.datad(!\CPU|DP|alu|out[5]~1_combout ),
	.datae(!\CPU|DP|alu|Add3~37_sumout ),
	.dataf(!\CPU|DP|alu|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[15]~2 .extended_lut = "off";
defparam \CPU|DP|alu|out[15]~2 .lut_mask = 64'h69C15AC1A5C196C1;
defparam \CPU|DP|alu|out[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N26
dffeas \CPU|DP|CDFF|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[15]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[15] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|CDFF|out [15],\CPU|DP|CDFF|out [14],\CPU|DP|CDFF|out [13],\CPU|DP|CDFF|out [12],\CPU|DP|CDFF|out [11],\CPU|DP|CDFF|out [10],\CPU|DP|CDFF|out [9],\CPU|DP|CDFF|out [8],\CPU|DP|CDFF|out [7],\CPU|DP|CDFF|out [6],
\CPU|DP|CDFF|out [5],\CPU|DP|CDFF|out [4],\CPU|DP|CDFF|out [3],\CPU|DP|CDFF|out [2],\CPU|DP|CDFF|out [1],\CPU|DP|CDFF|out [0]}),
	.portaaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7bonus_top.ram0_RAM_435e26e7.hdl.mif";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MEM|altsyncram:mem_rtl_0|altsyncram_hur1:auto_generated|ALTSYNCRAM";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CCCC00000000FF00000040E0000000668000000066BF000000C004000000A485000000D501000000A485000000B8A5000000A2A3000000A08100000086BF0000008680000000E00000000084000000005F02000000D314000000D209000000D105000000D0010000008460000000D300000000D41900000066C0000000D618";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N9
cyclonev_lcell_comb \CPU|DP|Mux2~0 (
// Equation(s):
// \CPU|DP|Mux2~0_combout  = ( \CPU|DP|CDFF|out [13] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( !\CPU|DP|CDFF|out [13] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|DP|Mux0~1_combout  & (((\CPU|controller|write~0_combout  & \read_data~16_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|controller|write~0_combout ))) ) ) ) # ( \CPU|DP|CDFF|out [13] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [13] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\read_data~16_combout ),
	.datae(!\CPU|DP|CDFF|out [13]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|Mux2~0 .lut_mask = 64'h1010D0D0101CD0DC;
defparam \CPU|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \CPU|DP|alu|out[14]~17 (
// Equation(s):
// \CPU|DP|alu|out[14]~17_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add0~45_sumout )))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add3~49_sumout )) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & ((((!\CPU|DP|Bin[14]~12_combout ))))) # (\CPU|DP|alu|out[5]~0_combout  & (((!\CPU|controller|Equal24~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & \CPU|DP|Bin[14]~12_combout ))))) ) )

	.dataa(!\CPU|DP|alu|out[5]~0_combout ),
	.datab(!\CPU|DP|alu|Add3~49_sumout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|Bin[14]~12_combout ),
	.datag(!\CPU|DP|alu|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[14]~17 .extended_lut = "on";
defparam \CPU|DP|alu|out[14]~17 .lut_mask = 64'h1B1BAAAA1B1B0050;
defparam \CPU|DP|alu|out[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N56
dffeas \CPU|DP|CDFF|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[14]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[14] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N54
cyclonev_lcell_comb \CPU|DP|Mux1~0 (
// Equation(s):
// \CPU|DP|Mux1~0_combout  = ( \CPU|DP|CDFF|out [14] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( !\CPU|DP|CDFF|out [14] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|DP|Mux0~1_combout  & (((\read_data~16_combout  & \CPU|controller|write~0_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( \CPU|DP|CDFF|out [14] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [14] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\read_data~16_combout ),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|DP|CDFF|out [14]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|Mux1~0 .lut_mask = 64'h1100DD00110CDD0C;
defparam \CPU|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N48
cyclonev_lcell_comb \CPU|DP|alu|out[11]~13 (
// Equation(s):
// \CPU|DP|alu|out[11]~13_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add0~61_sumout )))) # (\CPU|DP|alu|out[5]~0_combout  & ((((\CPU|DP|alu|Add3~65_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & ((((!\CPU|DP|Bin[11]~16_combout ))))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[11]~16_combout )))) ) )

	.dataa(!\CPU|DP|alu|out[5]~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[11]~16_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~65_sumout ),
	.datag(!\CPU|DP|alu|Add0~61_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[11]~13 .extended_lut = "on";
defparam \CPU|DP|alu|out[11]~13 .lut_mask = 64'h0A0AAA105F5FAA10;
defparam \CPU|DP|alu|out[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N50
dffeas \CPU|DP|CDFF|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[11]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[11] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N18
cyclonev_lcell_comb \read_data[8]~9 (
// Equation(s):
// \read_data[8]~9_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[8]~9 .extended_lut = "off";
defparam \read_data[8]~9 .lut_mask = 64'h00000000A808A808;
defparam \read_data[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \CPU|controller|Equal32~3 (
// Equation(s):
// \CPU|controller|Equal32~3_combout  = ( !\CPU|controller|state [4] & ( !\CPU|controller|state [0] & ( (\CPU|controller|state [3] & (\CPU|controller|state [2] & !\CPU|controller|state [1])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(gnd),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~3 .extended_lut = "off";
defparam \CPU|controller|Equal32~3 .lut_mask = 64'h1010000000000000;
defparam \CPU|controller|Equal32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N11
dffeas \CPU|instruction_reg|instr_reg|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \CPU|controller|readA[0]~0 (
// Equation(s):
// \CPU|controller|readA[0]~0_combout  = ( \CPU|controller|state [1] & ( \CPU|instruction_reg|instr_reg|out [8] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & !\CPU|controller|state [0]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readA[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readA[0]~0 .extended_lut = "off";
defparam \CPU|controller|readA[0]~0 .lut_mask = 64'h0000000000008000;
defparam \CPU|controller|readA[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N0
cyclonev_lcell_comb \CPU|DP|alu|out[10]~5 (
// Equation(s):
// \CPU|DP|alu|out[10]~5_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~57_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add3~61_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & ((((!\CPU|DP|Bin[10]~15_combout ))))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[10]~15_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[10]~15_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~61_sumout ),
	.datag(!\CPU|DP|alu|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[10]~5 .extended_lut = "on";
defparam \CPU|DP|alu|out[10]~5 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N2
dffeas \CPU|DP|CDFF|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[10]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[10] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N54
cyclonev_lcell_comb \read_data[2]~12 (
// Equation(s):
// \read_data[2]~12_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( !\SW[2]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[2]~12 .extended_lut = "off";
defparam \read_data[2]~12 .lut_mask = 64'h0000D0802F7FFFFF;
defparam \read_data[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N56
dffeas \CPU|instruction_reg|instr_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[2] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N30
cyclonev_lcell_comb \CPU|controller|readB[0]~0 (
// Equation(s):
// \CPU|controller|readB[0]~0_combout  = ( !\CPU|controller|state [3] & ( \CPU|controller|state [1] & ( (\CPU|controller|state [4] & !\CPU|controller|state [0]) ) ) ) # ( !\CPU|controller|state [3] & ( !\CPU|controller|state [1] & ( (\CPU|controller|state 
// [4] & (\CPU|controller|state [2] & !\CPU|controller|state [0])) ) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [0]),
	.datad(gnd),
	.datae(!\CPU|controller|state [3]),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[0]~0 .extended_lut = "off";
defparam \CPU|controller|readB[0]~0 .lut_mask = 64'h1010000050500000;
defparam \CPU|controller|readB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N42
cyclonev_lcell_comb \CPU|controller|readB[2]~3 (
// Equation(s):
// \CPU|controller|readB[2]~3_combout  = ( \CPU|controller|readB[0]~0_combout  & ( ((\CPU|controller|Equal17~0_combout  & \CPU|instruction_reg|instr_reg|out [2])) # (\CPU|instruction_reg|instr_reg|out [7]) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( 
// (\CPU|controller|Equal17~0_combout  & \CPU|instruction_reg|instr_reg|out [2]) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(gnd),
	.datac(!\CPU|controller|Equal17~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[2]~3 .extended_lut = "off";
defparam \CPU|controller|readB[2]~3 .lut_mask = 64'h000F000F555F555F;
defparam \CPU|controller|readB[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N48
cyclonev_lcell_comb \CPU|DP|Bin[9]~14 (
// Equation(s):
// \CPU|DP|Bin[9]~14_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( (!\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # 
// (\CPU|DP|Bin[9]~0_combout  & (((!\CPU|DP|Bin[9]~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( 
// (!\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & \CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( (!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[9]~1_combout )))) # (\CPU|DP|Bin[9]~0_combout  & 
// (((!\CPU|DP|Bin[9]~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[9]~1_combout )))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & \CPU|DP|Bin[9]~1_combout )))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a5 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~14 .extended_lut = "off";
defparam \CPU|DP|Bin[9]~14 .lut_mask = 64'h4403770344CF77CF;
defparam \CPU|DP|Bin[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N12
cyclonev_lcell_comb \CPU|DP|alu|out[9]~9 (
// Equation(s):
// \CPU|DP|alu|out[9]~9_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~53_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & ((\CPU|DP|alu|Add3~57_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[9]~14_combout  & ((((!\CPU|DP|alu|out[5]~0_combout ))))) # (\CPU|DP|Bin[9]~14_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[5]~0_combout )))) ) )

	.dataa(!\CPU|DP|Bin[9]~14_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~57_sumout ),
	.datag(!\CPU|DP|alu|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[9]~9 .extended_lut = "on";
defparam \CPU|DP|alu|out[9]~9 .lut_mask = 64'h0F00AA100FFFAA10;
defparam \CPU|DP|alu|out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N14
dffeas \CPU|DP|CDFF|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[9] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N24
cyclonev_lcell_comb \read_data[1]~7 (
// Equation(s):
// \read_data[1]~7_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( !\SW[1]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[1]~7 .extended_lut = "off";
defparam \read_data[1]~7 .lut_mask = 64'h0000D0802F7FFFFF;
defparam \read_data[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N26
dffeas \CPU|instruction_reg|instr_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[1] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \CPU|controller|readB[1]~2 (
// Equation(s):
// \CPU|controller|readB[1]~2_combout  = ( \CPU|controller|Equal17~0_combout  & ( ((\CPU|instruction_reg|instr_reg|out [6] & \CPU|controller|readB[0]~0_combout )) # (\CPU|instruction_reg|instr_reg|out [1]) ) ) # ( !\CPU|controller|Equal17~0_combout  & ( 
// (\CPU|instruction_reg|instr_reg|out [6] & \CPU|controller|readB[0]~0_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [1]),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|controller|readB[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[1]~2 .extended_lut = "off";
defparam \CPU|controller|readB[1]~2 .lut_mask = 64'h0303030357575757;
defparam \CPU|controller|readB[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \CPU|DP|Bin[4]~5 (
// Equation(s):
// \CPU|DP|Bin[4]~5_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 )))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ))))) # (\CPU|DP|Bin[9]~1_combout  & (((!\CPU|DP|Bin[9]~0_combout )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( (!\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ))))) # (\CPU|DP|Bin[9]~1_combout  & (((\CPU|DP|Bin[9]~0_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & ( 
// (!\CPU|DP|Bin[9]~1_combout  & ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~1_combout ),
	.datac(!\CPU|DP|Bin[9]~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a10 ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~5 .extended_lut = "off";
defparam \CPU|DP|Bin[4]~5 .lut_mask = 64'h404C434F707C737F;
defparam \CPU|DP|Bin[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N6
cyclonev_lcell_comb \CPU|DP|alu|out[4]~45 (
// Equation(s):
// \CPU|DP|alu|out[4]~45_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add0~17_sumout )))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add3~17_sumout ))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// ((!\CPU|DP|alu|out[5]~0_combout  & (((!\CPU|DP|Bin[4]~5_combout )))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  & (!\CPU|controller|Equal24~0_combout  & \CPU|DP|Bin[4]~5_combout )))) ) )

	.dataa(!\CPU|DP|alu|Add3~17_sumout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|Bin[4]~5_combout ),
	.datag(!\CPU|DP|alu|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[4]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[4]~45 .extended_lut = "on";
defparam \CPU|DP|alu|out[4]~45 .lut_mask = 64'h0F55FF000F550030;
defparam \CPU|DP|alu|out[4]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \CPU|DP|CDFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[4]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[4] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \read_data[0]~5 (
// Equation(s):
// \read_data[0]~5_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// ((\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\SW[0]~input_o  & ( 
// (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[0]~5 .extended_lut = "off";
defparam \read_data[0]~5 .lut_mask = 64'h0000A80857F7FFFF;
defparam \read_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N38
dffeas \CPU|instruction_reg|instr_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[0] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \CPU|controller|readB[0]~1 (
// Equation(s):
// \CPU|controller|readB[0]~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( ((\CPU|instruction_reg|instr_reg|out [0] & \CPU|controller|Equal17~0_combout )) # (\CPU|instruction_reg|instr_reg|out [5]) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( 
// (\CPU|instruction_reg|instr_reg|out [0] & \CPU|controller|Equal17~0_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [5]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|controller|Equal17~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[0]~1 .extended_lut = "off";
defparam \CPU|controller|readB[0]~1 .lut_mask = 64'h000F000F555F555F;
defparam \CPU|controller|readB[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \CPU|DP|Bin[7]~8 (
// Equation(s):
// \CPU|DP|Bin[7]~8_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & ( ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 )))) # (\CPU|DP|Bin[9]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ))))) # (\CPU|DP|Bin[9]~0_combout  & (((!\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & ( (!\CPU|DP|Bin[9]~0_combout  & ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ))))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7  & ( 
// (!\CPU|DP|Bin[9]~0_combout  & ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a9 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[7]~8 .extended_lut = "off";
defparam \CPU|DP|Bin[7]~8 .lut_mask = 64'h440C443F770C773F;
defparam \CPU|DP|Bin[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N54
cyclonev_lcell_comb \CPU|DP|alu|out[7]~33 (
// Equation(s):
// \CPU|DP|alu|out[7]~33_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~29_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & ((\CPU|DP|alu|Add3~29_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[7]~8_combout  & ((((!\CPU|DP|alu|out[5]~0_combout ))))) # (\CPU|DP|Bin[7]~8_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[5]~0_combout )))) ) )

	.dataa(!\CPU|DP|Bin[7]~8_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~29_sumout ),
	.datag(!\CPU|DP|alu|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[7]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[7]~33 .extended_lut = "on";
defparam \CPU|DP|alu|out[7]~33 .lut_mask = 64'h0F00AA100FFFAA10;
defparam \CPU|DP|alu|out[7]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N56
dffeas \CPU|DP|CDFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[7] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \CPU|controller|Equal25~0 (
// Equation(s):
// \CPU|controller|Equal25~0_combout  = ( \CPU|controller|state [0] & ( (\CPU|controller|state [1] & (\CPU|controller|state [3] & (!\CPU|controller|state [4] & \CPU|controller|state [2]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal25~0 .extended_lut = "off";
defparam \CPU|controller|Equal25~0 .lut_mask = 64'h0000000000100010;
defparam \CPU|controller|Equal25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N2
dffeas \CPU|data_addr_reg|data_addr_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \CPU|mem_addr[7]~2 (
// Equation(s):
// \CPU|mem_addr[7]~2_combout  = ( \CPU|PC_reg|PC_DFF|out [7] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [7]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [7] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [7]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[7]~2 .extended_lut = "off";
defparam \CPU|mem_addr[7]~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|mem_addr[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N15
cyclonev_lcell_comb \read_data[10]~10 (
// Equation(s):
// \read_data[10]~10_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8] & \MEM|mem_rtl_0|auto_generated|ram_block1a10 )) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( 
// (!\CPU|controller|mem_cmd[0]~0_combout  & (\MEM|mem_rtl_0|auto_generated|ram_block1a10  & !\CPU|PC_reg|PC_DFF|out [8])) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[10]~10 .extended_lut = "off";
defparam \read_data[10]~10 .lut_mask = 64'h0A000A0008080808;
defparam \read_data[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N16
dffeas \CPU|instruction_reg|instr_reg|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N45
cyclonev_lcell_comb \CPU|controller|writenum[2]~3 (
// Equation(s):
// \CPU|controller|writenum[2]~3_combout  = ( \CPU|instruction_reg|instr_reg|out [10] & ( ((\CPU|instruction_reg|instr_reg|out [7] & \CPU|controller|writenum[0]~0_combout )) # (\CPU|controller|Equal30~0_combout ) ) ) # ( !\CPU|instruction_reg|instr_reg|out 
// [10] & ( (\CPU|instruction_reg|instr_reg|out [7] & \CPU|controller|writenum[0]~0_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[0]~0_combout ),
	.datad(!\CPU|controller|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[2]~3 .extended_lut = "off";
defparam \CPU|controller|writenum[2]~3 .lut_mask = 64'h0505050505FF05FF;
defparam \CPU|controller|writenum[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N12
cyclonev_lcell_comb \CPU|DP|alu|out[6]~37 (
// Equation(s):
// \CPU|DP|alu|out[6]~37_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~25_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & ((\CPU|DP|alu|Add3~25_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[6]~7_combout  & ((((!\CPU|DP|alu|out[5]~0_combout ))))) # (\CPU|DP|Bin[6]~7_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|alu|out[5]~0_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\CPU|DP|Bin[6]~7_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|alu|out[5]~0_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~25_sumout ),
	.datag(!\CPU|DP|alu|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[6]~37 .extended_lut = "on";
defparam \CPU|DP|alu|out[6]~37 .lut_mask = 64'h0F00CC100FFFCC10;
defparam \CPU|DP|alu|out[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N14
dffeas \CPU|DP|CDFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[6] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N44
dffeas \CPU|data_addr_reg|data_addr_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N42
cyclonev_lcell_comb \CPU|mem_addr[6]~1 (
// Equation(s):
// \CPU|mem_addr[6]~1_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [6] & ( \CPU|PC_reg|PC_DFF|out [6] ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [6] & ( \CPU|PC_reg|PC_DFF|out [6] & ( !\CPU|controller|addr_sel~0_combout  ) ) ) # ( 
// \CPU|data_addr_reg|data_addr_DFF|out [6] & ( !\CPU|PC_reg|PC_DFF|out [6] & ( \CPU|controller|addr_sel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(gnd),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[6]~1 .extended_lut = "off";
defparam \CPU|mem_addr[6]~1 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \CPU|mem_addr[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \read_data[6]~14 (
// Equation(s):
// \read_data[6]~14_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( !\SW[6]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[6]~14 .extended_lut = "off";
defparam \read_data[6]~14 .lut_mask = 64'h0000D0802F7FFFFF;
defparam \read_data[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \CPU|instruction_reg|instr_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[6] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N27
cyclonev_lcell_comb \CPU|controller|writenum[1]~2 (
// Equation(s):
// \CPU|controller|writenum[1]~2_combout  = ( \CPU|controller|Equal30~0_combout  & ( ((\CPU|instruction_reg|instr_reg|out [6] & \CPU|controller|writenum[0]~0_combout )) # (\CPU|instruction_reg|instr_reg|out [9]) ) ) # ( !\CPU|controller|Equal30~0_combout  & 
// ( (\CPU|instruction_reg|instr_reg|out [6] & \CPU|controller|writenum[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|instruction_reg|instr_reg|out [9]),
	.datad(!\CPU|controller|writenum[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[1]~2 .extended_lut = "off";
defparam \CPU|controller|writenum[1]~2 .lut_mask = 64'h003300330F3F0F3F;
defparam \CPU|controller|writenum[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N18
cyclonev_lcell_comb \CPU|DP|alu|out[5]~41 (
// Equation(s):
// \CPU|DP|alu|out[5]~41_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~21_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add3~21_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & ((((!\CPU|DP|Bin[5]~6_combout ))))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[5]~6_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[5]~6_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~21_sumout ),
	.datag(!\CPU|DP|alu|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[5]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[5]~41 .extended_lut = "on";
defparam \CPU|DP|alu|out[5]~41 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[5]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N20
dffeas \CPU|DP|CDFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[5]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[5] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N41
dffeas \CPU|data_addr_reg|data_addr_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N39
cyclonev_lcell_comb \CPU|mem_addr[5]~7 (
// Equation(s):
// \CPU|mem_addr[5]~7_combout  = ( \CPU|PC_reg|PC_DFF|out [5] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [5]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [5] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [5]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[5]~7 .extended_lut = "off";
defparam \CPU|mem_addr[5]~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|mem_addr[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \read_data[9]~11 (
// Equation(s):
// \read_data[9]~11_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[9]~11 .extended_lut = "off";
defparam \read_data[9]~11 .lut_mask = 64'h00000000A808A808;
defparam \read_data[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N13
dffeas \CPU|instruction_reg|instr_reg|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[9]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N36
cyclonev_lcell_comb \CPU|DP|alu|Equal0~0 (
// Equation(s):
// \CPU|DP|alu|Equal0~0_combout  = (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|controller|Equal0~1_combout  & \CPU|instruction_reg|instr_reg|out [15])))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal0~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal0~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal0~0 .lut_mask = 64'h0040004000400040;
defparam \CPU|DP|alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N0
cyclonev_lcell_comb \CPU|DP|alu|Z[2]~0 (
// Equation(s):
// \CPU|DP|alu|Z[2]~0_combout  = ( \CPU|DP|alu|Add0~33_sumout  & ( \CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|alu|out[5]~1_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (\CPU|DP|Bin[15]~9_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Add0~33_sumout  & ( \CPU|DP|alu|Add3~37_sumout  & ( (\CPU|DP|Bin[15]~9_combout  & (!\CPU|DP|alu|out[5]~1_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (!\CPU|DP|Ain[15]~0_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~33_sumout  & ( 
// !\CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|Bin[15]~9_combout  & (!\CPU|DP|alu|out[5]~1_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (\CPU|DP|Ain[15]~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~33_sumout  & ( !\CPU|DP|alu|Add3~37_sumout  & ( 
// (\CPU|DP|Ain[15]~0_combout  & (!\CPU|DP|alu|out[5]~1_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (!\CPU|DP|Bin[15]~9_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|Equal0~0_combout ),
	.datab(!\CPU|DP|Ain[15]~0_combout ),
	.datac(!\CPU|DP|Bin[15]~9_combout ),
	.datad(!\CPU|DP|alu|out[5]~1_combout ),
	.datae(!\CPU|DP|alu|Add0~33_sumout ),
	.dataf(!\CPU|DP|alu|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Z[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Z[2]~0 .extended_lut = "off";
defparam \CPU|DP|alu|Z[2]~0 .lut_mask = 64'h1200900006008400;
defparam \CPU|DP|alu|Z[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N15
cyclonev_lcell_comb \CPU|controller|Equal32~4 (
// Equation(s):
// \CPU|controller|Equal32~4_combout  = ( \CPU|controller|state [3] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [0] & (!\CPU|controller|state [2] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~4 .extended_lut = "off";
defparam \CPU|controller|Equal32~4 .lut_mask = 64'h0000000080008000;
defparam \CPU|controller|Equal32~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N2
dffeas \CPU|DP|statusDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Z[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N10
dffeas \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N50
dffeas \CPU|DP|statusDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[15]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N51
cyclonev_lcell_comb \CPU|DP|alu|Equal3~0 (
// Equation(s):
// \CPU|DP|alu|Equal3~0_combout  = ( !\CPU|DP|alu|out[0]~61_combout  & ( !\CPU|DP|alu|out[1]~57_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|alu|out[0]~61_combout ),
	.dataf(!\CPU|DP|alu|out[1]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~0 .lut_mask = 64'hFFFF000000000000;
defparam \CPU|DP|alu|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N30
cyclonev_lcell_comb \CPU|DP|alu|Equal3~2 (
// Equation(s):
// \CPU|DP|alu|Equal3~2_combout  = ( !\CPU|DP|alu|out[8]~21_combout  & ( !\CPU|DP|alu|out[6]~37_combout  & ( (!\CPU|DP|alu|out[5]~41_combout  & (!\CPU|DP|alu|out[4]~45_combout  & (!\CPU|DP|alu|out[7]~33_combout  & !\CPU|DP|alu|out[3]~49_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[5]~41_combout ),
	.datab(!\CPU|DP|alu|out[4]~45_combout ),
	.datac(!\CPU|DP|alu|out[7]~33_combout ),
	.datad(!\CPU|DP|alu|out[3]~49_combout ),
	.datae(!\CPU|DP|alu|out[8]~21_combout ),
	.dataf(!\CPU|DP|alu|out[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~2 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \CPU|DP|alu|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N42
cyclonev_lcell_comb \CPU|DP|alu|Equal3~3 (
// Equation(s):
// \CPU|DP|alu|Equal3~3_combout  = ( !\CPU|DP|alu|out[10]~5_combout  & ( !\CPU|DP|alu|out[14]~17_combout  & ( (!\CPU|DP|alu|out[9]~9_combout  & (!\CPU|DP|alu|out[2]~53_combout  & !\CPU|DP|alu|out[11]~13_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|alu|out[9]~9_combout ),
	.datac(!\CPU|DP|alu|out[2]~53_combout ),
	.datad(!\CPU|DP|alu|out[11]~13_combout ),
	.datae(!\CPU|DP|alu|out[10]~5_combout ),
	.dataf(!\CPU|DP|alu|out[14]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~3 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~3 .lut_mask = 64'hC000000000000000;
defparam \CPU|DP|alu|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N24
cyclonev_lcell_comb \CPU|DP|alu|Equal3~1 (
// Equation(s):
// \CPU|DP|alu|Equal3~1_combout  = ( !\CPU|DP|alu|out[15]~2_combout  & ( \CPU|DP|alu|Equal3~3_combout  & ( (\CPU|DP|alu|Equal3~0_combout  & (!\CPU|DP|alu|out[12]~29_combout  & (!\CPU|DP|alu|out[13]~25_combout  & \CPU|DP|alu|Equal3~2_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|Equal3~0_combout ),
	.datab(!\CPU|DP|alu|out[12]~29_combout ),
	.datac(!\CPU|DP|alu|out[13]~25_combout ),
	.datad(!\CPU|DP|alu|Equal3~2_combout ),
	.datae(!\CPU|DP|alu|out[15]~2_combout ),
	.dataf(!\CPU|DP|alu|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~1 .lut_mask = 64'h0000000000400000;
defparam \CPU|DP|alu|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N26
dffeas \CPU|DP|statusDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Equal3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N48
cyclonev_lcell_comb \CPU|decode|Selector0~0 (
// Equation(s):
// \CPU|decode|Selector0~0_combout  = ( \CPU|DP|statusDFF|out [1] & ( \CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out [9])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & 
// (!\CPU|instruction_reg|instr_reg|out [10] & ((!\CPU|instruction_reg|instr_reg|out [9]) # (!\CPU|DP|statusDFF|out [2])))) ) ) ) # ( !\CPU|DP|statusDFF|out [1] & ( \CPU|DP|statusDFF|out [0] & ( (!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & 
// (!\CPU|instruction_reg|instr_reg|out [9])) # (\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & (!\CPU|instruction_reg|instr_reg|out [10] & ((!\CPU|instruction_reg|instr_reg|out [9]) # (\CPU|DP|statusDFF|out [2])))) ) ) ) # ( \CPU|DP|statusDFF|out [1] 
// & ( !\CPU|DP|statusDFF|out [0] & ( (!\CPU|DP|statusDFF|out [2] & ((!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ))) # (\CPU|instruction_reg|instr_reg|out [9] & (!\CPU|instruction_reg|instr_reg|out [10])))) 
// # (\CPU|DP|statusDFF|out [2] & (((!\CPU|instruction_reg|instr_reg|out [10] & !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q )))) ) ) ) # ( !\CPU|DP|statusDFF|out [1] & ( !\CPU|DP|statusDFF|out [0] & ( (!\CPU|DP|statusDFF|out [2] & 
// (((!\CPU|instruction_reg|instr_reg|out [10] & !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q )))) # (\CPU|DP|statusDFF|out [2] & ((!\CPU|instruction_reg|instr_reg|out [9] & ((!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ))) # 
// (\CPU|instruction_reg|instr_reg|out [9] & (!\CPU|instruction_reg|instr_reg|out [10])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [9]),
	.datab(!\CPU|instruction_reg|instr_reg|out [10]),
	.datac(!\CPU|DP|statusDFF|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datae(!\CPU|DP|statusDFF|out [1]),
	.dataf(!\CPU|DP|statusDFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~0 .extended_lut = "off";
defparam \CPU|decode|Selector0~0 .lut_mask = 64'hCE04EC40AA8CAAC8;
defparam \CPU|decode|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N30
cyclonev_lcell_comb \CPU|decode|Selector0~1 (
// Equation(s):
// \CPU|decode|Selector0~1_combout  = ( \CPU|decode|Selector0~0_combout  & ( \CPU|instruction_reg|instr_reg|out [14] & ( (((!\CPU|instruction_reg|instr_reg|out [11]) # (!\CPU|instruction_reg|instr_reg|out [12])) # (\CPU|instruction_reg|instr_reg|out [15])) # 
// (\CPU|instruction_reg|instr_reg|out [13]) ) ) ) # ( !\CPU|decode|Selector0~0_combout  & ( \CPU|instruction_reg|instr_reg|out [14] & ( (((!\CPU|instruction_reg|instr_reg|out [11]) # (!\CPU|instruction_reg|instr_reg|out [12])) # 
// (\CPU|instruction_reg|instr_reg|out [15])) # (\CPU|instruction_reg|instr_reg|out [13]) ) ) ) # ( \CPU|decode|Selector0~0_combout  & ( !\CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [13]) # 
// (\CPU|instruction_reg|instr_reg|out [15]) ) ) ) # ( !\CPU|decode|Selector0~0_combout  & ( !\CPU|instruction_reg|instr_reg|out [14] ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(!\CPU|decode|Selector0~0_combout ),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~1 .extended_lut = "off";
defparam \CPU|decode|Selector0~1 .lut_mask = 64'hFFFFBBBBFFF7FFF7;
defparam \CPU|decode|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \CPU|PC_reg|next_pc[4]~7 (
// Equation(s):
// \CPU|PC_reg|next_pc[4]~7_combout  = ( \CPU|PC_reg|Add0~29_sumout  & ( (!\CPU|controller|allow_branch~0_combout ) # ((!\CPU|controller|Equal12~0_combout  & (\CPU|PC_reg|Add1~29_sumout )) # (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [4])))) ) 
// ) # ( !\CPU|PC_reg|Add0~29_sumout  & ( (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout  & (\CPU|PC_reg|Add1~29_sumout )) # (\CPU|controller|Equal12~0_combout  & ((\CPU|DP|CDFF|out [4]))))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|PC_reg|Add1~29_sumout ),
	.datad(!\CPU|DP|CDFF|out [4]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[4]~7 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[4]~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \CPU|PC_reg|next_pc[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \CPU|PC_reg|PC_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \CPU|data_addr_reg|data_addr_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N15
cyclonev_lcell_comb \CPU|mem_addr[4]~6 (
// Equation(s):
// \CPU|mem_addr[4]~6_combout  = (!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [4])) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [4])))

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [4]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[4]~6 .extended_lut = "off";
defparam \CPU|mem_addr[4]~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \CPU|mem_addr[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N57
cyclonev_lcell_comb \read_data[5]~13 (
// Equation(s):
// \read_data[5]~13_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( !\SW[5]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[5]~13 .extended_lut = "off";
defparam \read_data[5]~13 .lut_mask = 64'h0000D80027FFFFFF;
defparam \read_data[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N59
dffeas \CPU|instruction_reg|instr_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[5] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N3
cyclonev_lcell_comb \CPU|controller|writenum[0]~1 (
// Equation(s):
// \CPU|controller|writenum[0]~1_combout  = ( \CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( ((\CPU|instruction_reg|instr_reg|out [5] & \CPU|controller|writenum[0]~0_combout )) # (\CPU|controller|Equal30~0_combout ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q  & ( (\CPU|instruction_reg|instr_reg|out [5] & \CPU|controller|writenum[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [5]),
	.datac(!\CPU|controller|writenum[0]~0_combout ),
	.datad(!\CPU|controller|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[0]~1 .extended_lut = "off";
defparam \CPU|controller|writenum[0]~1 .lut_mask = 64'h0303030303FF03FF;
defparam \CPU|controller|writenum[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \CPU|DP|Bin[3]~4 (
// Equation(s):
// \CPU|DP|Bin[3]~4_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  & ( ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [3])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 )))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [3] & ((!\CPU|DP|Bin[9]~1_combout )))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  & ( (!\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )) # (\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11  & !\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [3])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 ))))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a11 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a12 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[3]~4 .extended_lut = "off";
defparam \CPU|DP|Bin[3]~4 .lut_mask = 64'h270027AA275527FF;
defparam \CPU|DP|Bin[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N48
cyclonev_lcell_comb \CPU|DP|alu|out[3]~49 (
// Equation(s):
// \CPU|DP|alu|out[3]~49_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add0~13_sumout )))) # (\CPU|DP|alu|out[5]~0_combout  & ((((\CPU|DP|alu|Add3~13_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & (!\CPU|DP|Bin[3]~4_combout )) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|Bin[3]~4_combout  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 )))) ) )

	.dataa(!\CPU|DP|alu|out[5]~0_combout ),
	.datab(!\CPU|DP|Bin[3]~4_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~13_sumout ),
	.datag(!\CPU|DP|alu|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[3]~49 .extended_lut = "on";
defparam \CPU|DP|alu|out[3]~49 .lut_mask = 64'h0A0A88985F5F8898;
defparam \CPU|DP|alu|out[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N50
dffeas \CPU|DP|CDFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[3]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[3] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \CPU|PC_reg|next_pc[3]~0 (
// Equation(s):
// \CPU|PC_reg|next_pc[3]~0_combout  = ( \CPU|PC_reg|Add0~1_sumout  & ( (!\CPU|controller|allow_branch~0_combout ) # ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~1_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [3]))) ) ) 
// # ( !\CPU|PC_reg|Add0~1_sumout  & ( (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout  & ((\CPU|PC_reg|Add1~1_sumout ))) # (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [3])))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|DP|CDFF|out [3]),
	.datad(!\CPU|PC_reg|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[3]~0 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[3]~0 .lut_mask = 64'h01230123CDEFCDEF;
defparam \CPU|PC_reg|next_pc[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N35
dffeas \CPU|PC_reg|PC_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N50
dffeas \CPU|data_addr_reg|data_addr_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N48
cyclonev_lcell_comb \CPU|mem_addr[3]~0 (
// Equation(s):
// \CPU|mem_addr[3]~0_combout  = (!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [3])) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [3])))

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [3]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[3]~0 .extended_lut = "off";
defparam \CPU|mem_addr[3]~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \CPU|mem_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N27
cyclonev_lcell_comb \read_data[7]~15 (
// Equation(s):
// \read_data[7]~15_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( !\SW[7]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[7]~15 .extended_lut = "off";
defparam \read_data[7]~15 .lut_mask = 64'h0000D80027FFFFFF;
defparam \read_data[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \CPU|instruction_reg|instr_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[7] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N6
cyclonev_lcell_comb \CPU|DP|Mux0~0 (
// Equation(s):
// \CPU|DP|Mux0~0_combout  = ( \CPU|DP|CDFF|out [15] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|DP|Mux0~1_combout  & (((!\CPU|controller|write~0_combout ) # (\read_data~16_combout )))) # (\CPU|DP|Mux0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( !\CPU|DP|CDFF|out [15] & ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|DP|Mux0~1_combout  & (((\read_data~16_combout  & \CPU|controller|write~0_combout 
// )))) # (\CPU|DP|Mux0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|controller|write~0_combout )))) ) ) ) # ( \CPU|DP|CDFF|out [15] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU|controller|write~0_combout  & 
// ((!\CPU|DP|Mux0~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|DP|CDFF|out [15] & ( !\MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|DP|Mux0~1_combout  & 
// !\CPU|controller|write~0_combout )) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux0~1_combout ),
	.datac(!\read_data~16_combout ),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|DP|CDFF|out [15]),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|Mux0~0 .lut_mask = 64'h1100DD00110CDD0C;
defparam \CPU|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N18
cyclonev_lcell_comb \CPU|DP|alu|out[2]~53 (
// Equation(s):
// \CPU|DP|alu|out[2]~53_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~9_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add3~9_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & ((((!\CPU|DP|Bin[2]~3_combout ))))) # (\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|Bin[2]~3_combout )))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|Bin[2]~3_combout ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~9_sumout ),
	.datag(!\CPU|DP|alu|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[2]~53 .extended_lut = "on";
defparam \CPU|DP|alu|out[2]~53 .lut_mask = 64'h0C0CCC103F3FCC10;
defparam \CPU|DP|alu|out[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N20
dffeas \CPU|DP|CDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[2]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N38
dffeas \CPU|data_addr_reg|data_addr_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N36
cyclonev_lcell_comb \CPU|mem_addr[2]~5 (
// Equation(s):
// \CPU|mem_addr[2]~5_combout  = ( \CPU|PC_reg|PC_DFF|out [2] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [2]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [2] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [2]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[2]~5 .extended_lut = "off";
defparam \CPU|mem_addr[2]~5 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|mem_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N9
cyclonev_lcell_comb \read_data[3]~8 (
// Equation(s):
// \read_data[3]~8_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8])) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( !\SW[3]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[3]~8 .extended_lut = "off";
defparam \read_data[3]~8 .lut_mask = 64'h0000D80027FFFFFF;
defparam \read_data[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \CPU|instruction_reg|instr_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[3] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \CPU|DP|Bin[9]~0 (
// Equation(s):
// \CPU|DP|Bin[9]~0_combout  = ( !\CPU|controller|Equal32~0_combout  & ( (\CPU|decode|shift[0]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|instruction_reg|instr_reg|out [4]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|decode|shift[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~0 .extended_lut = "off";
defparam \CPU|DP|Bin[9]~0 .lut_mask = 64'h0707070700000000;
defparam \CPU|DP|Bin[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \CPU|DP|Bin[1]~2 (
// Equation(s):
// \CPU|DP|Bin[1]~2_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [1])) # (\CPU|DP|Bin[9]~0_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 )))) # (\CPU|DP|Bin[9]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|instruction_reg|instr_reg|out [1])) # (\CPU|DP|Bin[9]~1_combout ))) # (\CPU|DP|Bin[9]~0_combout  & (!\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~0_combout  & (!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [1]))) # (\CPU|DP|Bin[9]~0_combout  & 
// (((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 )) # (\CPU|DP|Bin[9]~1_combout ))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (!\CPU|DP|Bin[9]~1_combout  & 
// ((!\CPU|DP|Bin[9]~0_combout  & (\CPU|instruction_reg|instr_reg|out [1])) # (\CPU|DP|Bin[9]~0_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ))))) ) ) )

	.dataa(!\CPU|DP|Bin[9]~0_combout ),
	.datab(!\CPU|DP|Bin[9]~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [1]),
	.datad(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a13 ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[1]~2 .extended_lut = "off";
defparam \CPU|DP|Bin[1]~2 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \CPU|DP|Bin[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N30
cyclonev_lcell_comb \CPU|DP|alu|out[1]~57 (
// Equation(s):
// \CPU|DP|alu|out[1]~57_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~5_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add3~5_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[1]~2_combout  & (!\CPU|DP|alu|out[5]~0_combout )) # (\CPU|DP|Bin[1]~2_combout  & (\CPU|DP|alu|out[5]~0_combout  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 )))) ) )

	.dataa(!\CPU|DP|Bin[1]~2_combout ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~5_sumout ),
	.datag(!\CPU|DP|alu|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[1]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[1]~57 .extended_lut = "on";
defparam \CPU|DP|alu|out[1]~57 .lut_mask = 64'h0C0C88983F3F8898;
defparam \CPU|DP|alu|out[1]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N32
dffeas \CPU|DP|CDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[1]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N5
dffeas \CPU|data_addr_reg|data_addr_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N3
cyclonev_lcell_comb \CPU|mem_addr[1]~4 (
// Equation(s):
// \CPU|mem_addr[1]~4_combout  = ( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [1]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[1]~4 .extended_lut = "off";
defparam \CPU|mem_addr[1]~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \CPU|mem_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N3
cyclonev_lcell_comb \read_data[12]~4 (
// Equation(s):
// \read_data[12]~4_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [8])) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out [8]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[12]~4 .extended_lut = "off";
defparam \read_data[12]~4 .lut_mask = 64'h00000000A280A280;
defparam \read_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N4
dffeas \CPU|instruction_reg|instr_reg|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[12] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N24
cyclonev_lcell_comb \CPU|controller|state~10 (
// Equation(s):
// \CPU|controller|state~10_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( \CPU|instruction_reg|instr_reg|out [12] & ( (\CPU|controller|Equal1~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & 
// !\CPU|instruction_reg|instr_reg|out [11])) # (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14])))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [15] & ( !\CPU|instruction_reg|instr_reg|out [12] & ( 
// (\CPU|controller|Equal1~0_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & ((!\CPU|instruction_reg|instr_reg|out [11]))) # (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14])))) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [15] & ( !\CPU|instruction_reg|instr_reg|out [12] & ( (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|controller|Equal1~0_combout  & (\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out 
// [11]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~10 .extended_lut = "off";
defparam \CPU|controller|state~10 .lut_mask = 64'h0100321000001210;
defparam \CPU|controller|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \CPU|controller|state~11 (
// Equation(s):
// \CPU|controller|state~11_combout  = ( !\CPU|controller|state~10_combout  & ( !\CPU|controller|WideOr1~3_combout  ) )

	.dataa(!\CPU|controller|WideOr1~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~11 .extended_lut = "off";
defparam \CPU|controller|state~11 .lut_mask = 64'hAAAAAAAA00000000;
defparam \CPU|controller|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N42
cyclonev_lcell_comb \CPU|controller|state~7 (
// Equation(s):
// \CPU|controller|state~7_combout  = ( \CPU|controller|Equal21~0_combout  & ( \CPU|controller|Equal17~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & ((!\CPU|instruction_reg|instr_reg|out [15] & ((\CPU|instruction_reg|instr_reg|out [14]))) # 
// (\CPU|instruction_reg|instr_reg|out [15] & (\CPU|controller|Equal0~1_combout )))) ) ) ) # ( !\CPU|controller|Equal21~0_combout  & ( \CPU|controller|Equal17~0_combout  & ( (\CPU|controller|Equal0~1_combout  & (\CPU|instruction_reg|instr_reg|out [14] & 
// (!\CPU|instruction_reg|instr_reg|out [13] & \CPU|instruction_reg|instr_reg|out [15]))) ) ) ) # ( \CPU|controller|Equal21~0_combout  & ( !\CPU|controller|Equal17~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & 
// ((!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal0~1_combout  & \CPU|instruction_reg|instr_reg|out [15])) # (\CPU|instruction_reg|instr_reg|out [14] & ((!\CPU|instruction_reg|instr_reg|out [15]))))) ) ) )

	.dataa(!\CPU|controller|Equal0~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(!\CPU|controller|Equal21~0_combout ),
	.dataf(!\CPU|controller|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~7 .extended_lut = "off";
defparam \CPU|controller|state~7 .lut_mask = 64'h0000304000103050;
defparam \CPU|controller|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N48
cyclonev_lcell_comb \CPU|controller|WideOr1~5 (
// Equation(s):
// \CPU|controller|WideOr1~5_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [13]) # (((!\CPU|controller|Equal1~0_combout ) # ((\CPU|instruction_reg|instr_reg|out [12]) # (\CPU|instruction_reg|instr_reg|out 
// [11]))) # (\CPU|instruction_reg|instr_reg|out [15])) ) ) # ( \CPU|instruction_reg|instr_reg|out [14] & ( (((!\CPU|controller|Equal30~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [11]) # (!\CPU|instruction_reg|instr_reg|out [12]))) # 
// (\CPU|instruction_reg|instr_reg|out [15])) # (\CPU|instruction_reg|instr_reg|out [13]) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|Equal30~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(!\CPU|instruction_reg|instr_reg|out [14]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(!\CPU|controller|Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~5 .extended_lut = "on";
defparam \CPU|controller|WideOr1~5 .lut_mask = 64'hFBFFFFFFFFFFFFF7;
defparam \CPU|controller|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N42
cyclonev_lcell_comb \CPU|controller|state~8 (
// Equation(s):
// \CPU|controller|state~8_combout  = ( \CPU|controller|WideOr1~5_combout  & ( !\CPU|controller|state~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|state~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~8 .extended_lut = "off";
defparam \CPU|controller|state~8 .lut_mask = 64'h00000000FF00FF00;
defparam \CPU|controller|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N12
cyclonev_lcell_comb \CPU|controller|Equal27~0 (
// Equation(s):
// \CPU|controller|Equal27~0_combout  = ( \CPU|controller|Equal25~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal0~1_combout  & \CPU|instruction_reg|instr_reg|out [15]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal0~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal27~0 .extended_lut = "off";
defparam \CPU|controller|Equal27~0 .lut_mask = 64'h0000000000080008;
defparam \CPU|controller|Equal27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N57
cyclonev_lcell_comb \CPU|controller|WideOr1~0 (
// Equation(s):
// \CPU|controller|WideOr1~0_combout  = ( !\CPU|controller|Equal27~0_combout  & ( (!\CPU|controller|Equal12~0_combout ) # ((!\CPU|instruction_reg|instr_reg|out [12] & ((!\CPU|controller|Equal1~0_combout ))) # (\CPU|instruction_reg|instr_reg|out [12] & 
// (!\CPU|controller|Equal30~0_combout ))) ) )

	.dataa(!\CPU|controller|Equal30~0_combout ),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [12]),
	.datad(!\CPU|controller|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~0 .extended_lut = "off";
defparam \CPU|controller|WideOr1~0 .lut_mask = 64'hFECEFECE00000000;
defparam \CPU|controller|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N9
cyclonev_lcell_comb \CPU|controller|Equal17~1 (
// Equation(s):
// \CPU|controller|Equal17~1_combout  = ( \CPU|controller|Equal17~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & \CPU|instruction_reg|instr_reg|out [15])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal17~1 .extended_lut = "off";
defparam \CPU|controller|Equal17~1 .lut_mask = 64'h0000000004040404;
defparam \CPU|controller|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N54
cyclonev_lcell_comb \CPU|controller|state~0 (
// Equation(s):
// \CPU|controller|state~0_combout  = ( \CPU|controller|Equal17~1_combout  & ( (!\CPU|controller|Equal0~1_combout  & \CPU|controller|WideOr1~0_combout ) ) ) # ( !\CPU|controller|Equal17~1_combout  & ( \CPU|controller|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal0~1_combout ),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~0 .extended_lut = "off";
defparam \CPU|controller|state~0 .lut_mask = 64'h00FF00FF00F000F0;
defparam \CPU|controller|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N45
cyclonev_lcell_comb \CPU|controller|state~9 (
// Equation(s):
// \CPU|controller|state~9_combout  = ( \CPU|controller|state~0_combout  & ( (\CPU|controller|state~8_combout  & \CPU|controller|state~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state~8_combout ),
	.datad(!\CPU|controller|state~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~9 .extended_lut = "off";
defparam \CPU|controller|state~9 .lut_mask = 64'h00000000000F000F;
defparam \CPU|controller|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N39
cyclonev_lcell_comb \CPU|controller|Equal0~2 (
// Equation(s):
// \CPU|controller|Equal0~2_combout  = (\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & \CPU|controller|Equal0~1_combout ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(gnd),
	.datad(!\CPU|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~2 .extended_lut = "off";
defparam \CPU|controller|Equal0~2 .lut_mask = 64'h0011001100110011;
defparam \CPU|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N39
cyclonev_lcell_comb \CPU|controller|Equal7~0 (
// Equation(s):
// \CPU|controller|Equal7~0_combout  = ( \CPU|controller|Equal0~2_combout  & ( !\CPU|instruction_reg|instr_reg|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal7~0 .extended_lut = "off";
defparam \CPU|controller|Equal7~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \CPU|controller|state~1 (
// Equation(s):
// \CPU|controller|state~1_combout  = ( \CPU|controller|state [4] & ( \CPU|controller|state [1] & ( (!\CPU|controller|state [2] & (\CPU|controller|Equal7~0_combout  & (!\CPU|controller|state [3] & \CPU|controller|state [0]))) ) ) ) # ( !\CPU|controller|state 
// [4] & ( !\CPU|controller|state [1] & ( (\CPU|controller|state [2] & (\CPU|controller|state [3] & \CPU|controller|state [0])) ) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|Equal7~0_combout ),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~1 .extended_lut = "off";
defparam \CPU|controller|state~1 .lut_mask = 64'h0005000000000020;
defparam \CPU|controller|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \CPU|controller|state~12 (
// Equation(s):
// \CPU|controller|state~12_combout  = ( !\CPU|controller|state~1_combout  & ( (!\CPU|controller|Equal7~0_combout ) # (!\CPU|controller|Equal25~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal7~0_combout ),
	.datad(!\CPU|controller|Equal25~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~12 .extended_lut = "off";
defparam \CPU|controller|state~12 .lut_mask = 64'hFFF0FFF000000000;
defparam \CPU|controller|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N48
cyclonev_lcell_comb \CPU|controller|state~13 (
// Equation(s):
// \CPU|controller|state~13_combout  = ( \CPU|controller|state~12_combout  & ( (!\CPU|controller|WideOr1~1_combout  & (\KEY[1]~input_o  & (\CPU|controller|state~11_combout  & \CPU|controller|state~9_combout ))) ) )

	.dataa(!\CPU|controller|WideOr1~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|state~11_combout ),
	.datad(!\CPU|controller|state~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~13 .extended_lut = "off";
defparam \CPU|controller|state~13 .lut_mask = 64'h0000000000020002;
defparam \CPU|controller|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N50
dffeas \CPU|controller|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[3] .is_wysiwyg = "true";
defparam \CPU|controller|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \CPU|controller|allow_branch~0 (
// Equation(s):
// \CPU|controller|allow_branch~0_combout  = ( \CPU|controller|state [3] & ( \CPU|controller|state [4] ) ) # ( !\CPU|controller|state [3] & ( (\CPU|controller|state [1] & ((!\CPU|controller|state [2] & (\CPU|controller|state [0] & !\CPU|controller|state 
// [4])) # (\CPU|controller|state [2] & ((\CPU|controller|state [4]))))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|allow_branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|allow_branch~0 .extended_lut = "off";
defparam \CPU|controller|allow_branch~0 .lut_mask = 64'h1003100300FF00FF;
defparam \CPU|controller|allow_branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \CPU|PC_reg|next_pc[0]~4 (
// Equation(s):
// \CPU|PC_reg|next_pc[0]~4_combout  = ( \CPU|PC_reg|Add1~17_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~17_sumout )))) # (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # ((\CPU|DP|CDFF|out 
// [0])))) ) ) # ( !\CPU|PC_reg|Add1~17_sumout  & ( (!\CPU|controller|allow_branch~0_combout  & (((\CPU|PC_reg|Add0~17_sumout )))) # (\CPU|controller|allow_branch~0_combout  & (\CPU|controller|Equal12~0_combout  & (\CPU|DP|CDFF|out [0]))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|DP|CDFF|out [0]),
	.datad(!\CPU|PC_reg|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[0]~4 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[0]~4 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \CPU|PC_reg|next_pc[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N52
dffeas \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \CPU|data_addr_reg|data_addr_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N21
cyclonev_lcell_comb \CPU|mem_addr[0]~3 (
// Equation(s):
// \CPU|mem_addr[0]~3_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( (\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ) # (\CPU|controller|addr_sel~0_combout ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( (!\CPU|controller|addr_sel~0_combout  & 
// \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[0]~3 .extended_lut = "off";
defparam \CPU|mem_addr[0]~3 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N0
cyclonev_lcell_comb \read_data[11]~3 (
// Equation(s):
// \read_data[11]~3_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|controller|addr_sel~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[11]~3 .extended_lut = "off";
defparam \read_data[11]~3 .lut_mask = 64'h00000000A820A820;
defparam \read_data[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N1
dffeas \CPU|instruction_reg|instr_reg|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[11] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N21
cyclonev_lcell_comb \CPU|controller|Equal0~1 (
// Equation(s):
// \CPU|controller|Equal0~1_combout  = ( !\CPU|instruction_reg|instr_reg|out [12] & ( !\CPU|instruction_reg|instr_reg|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~1 .extended_lut = "off";
defparam \CPU|controller|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \CPU|controller|WideOr1~3 (
// Equation(s):
// \CPU|controller|WideOr1~3_combout  = ( \CPU|controller|Equal24~0_combout  & ( !\CPU|instruction_reg|instr_reg|out [13] & ( (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal0~1_combout  & \CPU|instruction_reg|instr_reg|out [15])) # 
// (\CPU|instruction_reg|instr_reg|out [14] & ((!\CPU|instruction_reg|instr_reg|out [15]))) ) ) )

	.dataa(!\CPU|controller|Equal0~1_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(gnd),
	.datae(!\CPU|controller|Equal24~0_combout ),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~3 .extended_lut = "off";
defparam \CPU|controller|WideOr1~3 .lut_mask = 64'h0000343400000000;
defparam \CPU|controller|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \CPU|controller|Equal26~0 (
// Equation(s):
// \CPU|controller|Equal26~0_combout  = ( !\CPU|controller|state [3] & ( (\CPU|controller|state [0] & (!\CPU|controller|state [2] & (\CPU|controller|state [1] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal26~0 .extended_lut = "off";
defparam \CPU|controller|Equal26~0 .lut_mask = 64'h0004000400000000;
defparam \CPU|controller|Equal26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N24
cyclonev_lcell_comb \CPU|controller|WideOr1~4 (
// Equation(s):
// \CPU|controller|WideOr1~4_combout  = ( \CPU|controller|Equal7~0_combout  & ( (!\CPU|controller|WideOr1~3_combout  & (!\CPU|controller|Equal26~0_combout  & !\CPU|controller|Equal25~0_combout )) ) ) # ( !\CPU|controller|Equal7~0_combout  & ( 
// !\CPU|controller|WideOr1~3_combout  ) )

	.dataa(!\CPU|controller|WideOr1~3_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|Equal26~0_combout ),
	.datad(!\CPU|controller|Equal25~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~4 .extended_lut = "off";
defparam \CPU|controller|WideOr1~4 .lut_mask = 64'hAAAAAAAAA000A000;
defparam \CPU|controller|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N18
cyclonev_lcell_comb \CPU|controller|WideNor9~0 (
// Equation(s):
// \CPU|controller|WideNor9~0_combout  = ( \CPU|instruction_reg|instr_reg|out [14] & ( (!\CPU|instruction_reg|instr_reg|out [13] & !\CPU|instruction_reg|instr_reg|out [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor9~0 .extended_lut = "off";
defparam \CPU|controller|WideNor9~0 .lut_mask = 64'h00000000F000F000;
defparam \CPU|controller|WideNor9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N48
cyclonev_lcell_comb \CPU|controller|WideOr1~2 (
// Equation(s):
// \CPU|controller|WideOr1~2_combout  = ( \CPU|instruction_reg|instr_reg|out [12] & ( (\CPU|controller|Equal1~0_combout  & (((\CPU|controller|WideNor9~0_combout  & \CPU|instruction_reg|instr_reg|out [11])) # (\CPU|controller|Equal12~0_combout ))) ) )

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|WideNor9~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~2 .extended_lut = "off";
defparam \CPU|controller|WideOr1~2 .lut_mask = 64'h0000000011131113;
defparam \CPU|controller|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb \CPU|controller|state~6 (
// Equation(s):
// \CPU|controller|state~6_combout  = ( \CPU|controller|WideOr1~5_combout  & ( \CPU|controller|WideOr1~2_combout  & ( \KEY[1]~input_o  ) ) ) # ( !\CPU|controller|WideOr1~5_combout  & ( \CPU|controller|WideOr1~2_combout  & ( \KEY[1]~input_o  ) ) ) # ( 
// \CPU|controller|WideOr1~5_combout  & ( !\CPU|controller|WideOr1~2_combout  & ( (\KEY[1]~input_o  & (((!\CPU|controller|WideOr1~4_combout ) # (!\CPU|controller|WideOr1~0_combout )) # (\CPU|controller|WideOr1~1_combout ))) ) ) ) # ( 
// !\CPU|controller|WideOr1~5_combout  & ( !\CPU|controller|WideOr1~2_combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\CPU|controller|WideOr1~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|WideOr1~4_combout ),
	.datad(!\CPU|controller|WideOr1~0_combout ),
	.datae(!\CPU|controller|WideOr1~5_combout ),
	.dataf(!\CPU|controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~6 .extended_lut = "off";
defparam \CPU|controller|state~6 .lut_mask = 64'h3333333133333333;
defparam \CPU|controller|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N56
dffeas \CPU|controller|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[4] .is_wysiwyg = "true";
defparam \CPU|controller|state[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N57
cyclonev_lcell_comb \CPU|controller|Equal1~0 (
// Equation(s):
// \CPU|controller|Equal1~0_combout  = ( !\CPU|controller|state [3] & ( (\CPU|controller|state [0] & (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & !\CPU|controller|state [1]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal1~0 .extended_lut = "off";
defparam \CPU|controller|Equal1~0 .lut_mask = 64'h4000400000000000;
defparam \CPU|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N15
cyclonev_lcell_comb \CPU|controller|Equal2~0 (
// Equation(s):
// \CPU|controller|Equal2~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [11] & ( (\CPU|instruction_reg|instr_reg|out [12] & (\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out [13])) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal2~0 .extended_lut = "off";
defparam \CPU|controller|Equal2~0 .lut_mask = 64'h0300030000000000;
defparam \CPU|controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N0
cyclonev_lcell_comb \CPU|controller|Equal0~0 (
// Equation(s):
// \CPU|controller|Equal0~0_combout  = ( \CPU|controller|state [3] & ( (!\CPU|controller|state [0] & (\CPU|controller|state [2] & (\CPU|controller|state [1] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~0 .extended_lut = "off";
defparam \CPU|controller|Equal0~0 .lut_mask = 64'h0000000002000200;
defparam \CPU|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N30
cyclonev_lcell_comb \CPU|controller|state~14 (
// Equation(s):
// \CPU|controller|state~14_combout  = ( \CPU|controller|Equal0~2_combout  & ( (\CPU|instruction_reg|instr_reg|out [15] & ((\CPU|controller|Equal1~0_combout ) # (\CPU|controller|Equal0~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|Equal0~0_combout ),
	.datad(!\CPU|controller|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~14 .extended_lut = "off";
defparam \CPU|controller|state~14 .lut_mask = 64'h0000000003330333;
defparam \CPU|controller|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N51
cyclonev_lcell_comb \CPU|controller|WideOr5~2 (
// Equation(s):
// \CPU|controller|WideOr5~2_combout  = ( !\CPU|controller|state~14_combout  & ( (!\CPU|controller|Equal1~0_combout ) # ((!\CPU|controller|Equal2~0_combout ) # (!\CPU|instruction_reg|instr_reg|out [15])) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|Equal2~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|controller|state~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~2 .extended_lut = "off";
defparam \CPU|controller|WideOr5~2 .lut_mask = 64'hFFFCFFFC00000000;
defparam \CPU|controller|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N36
cyclonev_lcell_comb \CPU|controller|state~3 (
// Equation(s):
// \CPU|controller|state~3_combout  = ( \CPU|controller|state [2] & ( (!\CPU|controller|state [0] & (!\CPU|controller|state [1] & (\CPU|controller|state [3] & !\CPU|controller|state [4]))) ) ) # ( !\CPU|controller|state [2] & ( (\CPU|controller|state [0] & 
// (\CPU|controller|state [1] & (\CPU|controller|state [3] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~3 .extended_lut = "off";
defparam \CPU|controller|state~3 .lut_mask = 64'h0100010008000800;
defparam \CPU|controller|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N15
cyclonev_lcell_comb \CPU|controller|WideOr5~0 (
// Equation(s):
// \CPU|controller|WideOr5~0_combout  = (\CPU|controller|Equal0~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & \CPU|instruction_reg|instr_reg|out [15])) # (\CPU|instruction_reg|instr_reg|out [13] & 
// (\CPU|instruction_reg|instr_reg|out [14] & !\CPU|instruction_reg|instr_reg|out [15]))))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [15]),
	.datad(!\CPU|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~0 .extended_lut = "off";
defparam \CPU|controller|WideOr5~0 .lut_mask = 64'h0018001800180018;
defparam \CPU|controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N45
cyclonev_lcell_comb \CPU|controller|WideOr5~1 (
// Equation(s):
// \CPU|controller|WideOr5~1_combout  = ( \CPU|controller|WideOr5~0_combout  & ( (!\CPU|controller|state~3_combout  & (!\CPU|controller|Equal32~0_combout  & ((!\CPU|controller|WideNor9~0_combout ) # (!\CPU|controller|Equal24~0_combout )))) ) ) # ( 
// !\CPU|controller|WideOr5~0_combout  & ( (!\CPU|controller|state~3_combout  & ((!\CPU|controller|WideNor9~0_combout ) # (!\CPU|controller|Equal24~0_combout ))) ) )

	.dataa(!\CPU|controller|WideNor9~0_combout ),
	.datab(!\CPU|controller|state~3_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|controller|Equal32~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~1 .extended_lut = "off";
defparam \CPU|controller|WideOr5~1 .lut_mask = 64'hC8C8C8C8C800C800;
defparam \CPU|controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \CPU|controller|state~15 (
// Equation(s):
// \CPU|controller|state~15_combout  = ( \CPU|controller|state~8_combout  & ( \CPU|controller|WideOr5~1_combout  & ( (\KEY[1]~input_o  & ((!\CPU|controller|state~2_combout ) # ((!\CPU|controller|WideOr5~2_combout ) # (!\CPU|controller|state~0_combout )))) ) 
// ) ) # ( !\CPU|controller|state~8_combout  & ( \CPU|controller|WideOr5~1_combout  & ( \KEY[1]~input_o  ) ) ) # ( \CPU|controller|state~8_combout  & ( !\CPU|controller|WideOr5~1_combout  & ( \KEY[1]~input_o  ) ) ) # ( !\CPU|controller|state~8_combout  & ( 
// !\CPU|controller|WideOr5~1_combout  & ( \KEY[1]~input_o  ) ) )

	.dataa(!\CPU|controller|state~2_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|WideOr5~2_combout ),
	.datad(!\CPU|controller|state~0_combout ),
	.datae(!\CPU|controller|state~8_combout ),
	.dataf(!\CPU|controller|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~15 .extended_lut = "off";
defparam \CPU|controller|state~15 .lut_mask = 64'h3333333333333332;
defparam \CPU|controller|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N20
dffeas \CPU|controller|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[2] .is_wysiwyg = "true";
defparam \CPU|controller|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \CPU|controller|Equal24~0 (
// Equation(s):
// \CPU|controller|Equal24~0_combout  = ( !\CPU|controller|state [3] & ( (\CPU|controller|state [2] & (\CPU|controller|state [1] & (\CPU|controller|state [0] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal24~0 .extended_lut = "off";
defparam \CPU|controller|Equal24~0 .lut_mask = 64'h0100010000000000;
defparam \CPU|controller|Equal24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N36
cyclonev_lcell_comb \CPU|controller|loadc~0 (
// Equation(s):
// \CPU|controller|loadc~0_combout  = ( \CPU|controller|state [3] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & (!\CPU|controller|state [0] $ (!\CPU|controller|state [1])))) ) ) # ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [0] 
// & (\CPU|controller|state [2] & (!\CPU|controller|state [1] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|loadc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|loadc~0 .extended_lut = "off";
defparam \CPU|controller|loadc~0 .lut_mask = 64'h2000200048004800;
defparam \CPU|controller|loadc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N6
cyclonev_lcell_comb \CPU|controller|state~2 (
// Equation(s):
// \CPU|controller|state~2_combout  = ( !\CPU|controller|loadc~0_combout  & ( !\CPU|controller|WideOr1~2_combout  & ( (!\CPU|instruction_reg|instr_reg|out [14]) # ((!\CPU|instruction_reg|instr_reg|out [15]) # ((!\CPU|controller|Equal24~0_combout ) # 
// (\CPU|instruction_reg|instr_reg|out [13]))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|controller|Equal24~0_combout ),
	.datae(!\CPU|controller|loadc~0_combout ),
	.dataf(!\CPU|controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~2 .extended_lut = "off";
defparam \CPU|controller|state~2 .lut_mask = 64'hFFEF000000000000;
defparam \CPU|controller|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N12
cyclonev_lcell_comb \CPU|controller|state~4 (
// Equation(s):
// \CPU|controller|state~4_combout  = ( \CPU|controller|Equal17~1_combout  & ( (!\CPU|controller|state~3_combout  & (!\CPU|instruction_reg|instr_reg|out [11] $ (\CPU|instruction_reg|instr_reg|out [12]))) ) ) # ( !\CPU|controller|Equal17~1_combout  & ( 
// !\CPU|controller|state~3_combout  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(gnd),
	.datad(!\CPU|controller|state~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~4 .extended_lut = "off";
defparam \CPU|controller|state~4 .lut_mask = 64'hFF00FF0099009900;
defparam \CPU|controller|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \CPU|controller|state~5 (
// Equation(s):
// \CPU|controller|state~5_combout  = ( \CPU|controller|state~4_combout  & ( !\CPU|controller|state~1_combout  & ( (\CPU|controller|state~2_combout  & (\KEY[1]~input_o  & (!\CPU|controller|WideOr1~1_combout  & \CPU|controller|state~0_combout ))) ) ) )

	.dataa(!\CPU|controller|state~2_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|WideOr1~1_combout ),
	.datad(!\CPU|controller|state~0_combout ),
	.datae(!\CPU|controller|state~4_combout ),
	.dataf(!\CPU|controller|state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~5 .extended_lut = "off";
defparam \CPU|controller|state~5 .lut_mask = 64'h0000001000000000;
defparam \CPU|controller|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N2
dffeas \CPU|controller|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[1] .is_wysiwyg = "true";
defparam \CPU|controller|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N45
cyclonev_lcell_comb \CPU|controller|addr_sel~0 (
// Equation(s):
// \CPU|controller|addr_sel~0_combout  = ( \CPU|controller|state [2] & ( (\CPU|controller|state [1] & (!\CPU|controller|state [4] & ((!\CPU|controller|state [0]) # (\CPU|controller|state [3])))) ) ) # ( !\CPU|controller|state [2] & ( (!\CPU|controller|state 
// [3] & (((!\CPU|controller|state [1] & !\CPU|controller|state [0])) # (\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|addr_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|addr_sel~0 .extended_lut = "off";
defparam \CPU|controller|addr_sel~0 .lut_mask = 64'h80CC80CC51005100;
defparam \CPU|controller|addr_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N48
cyclonev_lcell_comb \read_data[14]~2 (
// Equation(s):
// \read_data[14]~2_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[14]~2 .extended_lut = "off";
defparam \read_data[14]~2 .lut_mask = 64'h00000000A808A808;
defparam \read_data[14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N17
dffeas \CPU|instruction_reg|instr_reg|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[14]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[14] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N6
cyclonev_lcell_comb \CPU|controller|Equal12~0 (
// Equation(s):
// \CPU|controller|Equal12~0_combout  = (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [11] & !\CPU|instruction_reg|instr_reg|out [15])))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal12~0 .extended_lut = "off";
defparam \CPU|controller|Equal12~0 .lut_mask = 64'h2000200020002000;
defparam \CPU|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \CPU|PC_reg|Add0~13 (
// Equation(s):
// \CPU|PC_reg|Add0~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [8] ) + ( GND ) + ( \CPU|PC_reg|Add0~10  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_lcell_comb \CPU|PC_reg|Add1~13 (
// Equation(s):
// \CPU|PC_reg|Add1~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [8] ) + ( (!\CPU|controller|Equal12~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # (\CPU|controller|Equal12~0_combout  & ((!\CPU|decode|Selector0~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7])) # (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|CDFF|out [8]))))) ) + ( \CPU|PC_reg|Add1~10  ))

	.dataa(!\CPU|controller|Equal12~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\CPU|decode|Selector0~1_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [8]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~13 .lut_mask = 64'h0000CDC8000000FF;
defparam \CPU|PC_reg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \CPU|PC_reg|next_pc[8]~3 (
// Equation(s):
// \CPU|PC_reg|next_pc[8]~3_combout  = ( \CPU|PC_reg|Add0~13_sumout  & ( \CPU|PC_reg|Add1~13_sumout  & ( ((!\CPU|controller|Equal12~0_combout ) # (!\CPU|controller|allow_branch~0_combout )) # (\CPU|DP|CDFF|out [8]) ) ) ) # ( !\CPU|PC_reg|Add0~13_sumout  & ( 
// \CPU|PC_reg|Add1~13_sumout  & ( (\CPU|controller|allow_branch~0_combout  & ((!\CPU|controller|Equal12~0_combout ) # (\CPU|DP|CDFF|out [8]))) ) ) ) # ( \CPU|PC_reg|Add0~13_sumout  & ( !\CPU|PC_reg|Add1~13_sumout  & ( 
// (!\CPU|controller|allow_branch~0_combout ) # ((\CPU|DP|CDFF|out [8] & \CPU|controller|Equal12~0_combout )) ) ) ) # ( !\CPU|PC_reg|Add0~13_sumout  & ( !\CPU|PC_reg|Add1~13_sumout  & ( (\CPU|DP|CDFF|out [8] & (\CPU|controller|Equal12~0_combout  & 
// \CPU|controller|allow_branch~0_combout )) ) ) )

	.dataa(!\CPU|DP|CDFF|out [8]),
	.datab(!\CPU|controller|Equal12~0_combout ),
	.datac(!\CPU|controller|allow_branch~0_combout ),
	.datad(gnd),
	.datae(!\CPU|PC_reg|Add0~13_sumout ),
	.dataf(!\CPU|PC_reg|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[8]~3 .extended_lut = "off";
defparam \CPU|PC_reg|next_pc[8]~3 .lut_mask = 64'h0101F1F10D0DFDFD;
defparam \CPU|PC_reg|next_pc[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N28
dffeas \CPU|PC_reg|PC_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[8]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal32~2_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N39
cyclonev_lcell_comb \read_data[4]~6 (
// Equation(s):
// \read_data[4]~6_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out [8]))) # 
// (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\CPU|controller|mem_cmd[0]~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( !\SW[4]~input_o  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|PC_reg|PC_DFF|out [8]),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[4]~6 .extended_lut = "off";
defparam \read_data[4]~6 .lut_mask = 64'h0000A0885F77FFFF;
defparam \read_data[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N35
dffeas \CPU|instruction_reg|instr_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[4] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y1_N12
cyclonev_lcell_comb \CPU|DP|Bin[8]~13 (
// Equation(s):
// \CPU|DP|Bin[8]~13_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  & ( ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 )))) # (\CPU|DP|Bin[9]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  & ( (!\CPU|DP|Bin[9]~0_combout  & 
// ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ))))) # (\CPU|DP|Bin[9]~0_combout  & (((\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( 
// \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  & ( (!\CPU|DP|Bin[9]~0_combout  & ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ))))) # (\CPU|DP|Bin[9]~0_combout  & (((!\CPU|DP|Bin[9]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8  & ( 
// (!\CPU|DP|Bin[9]~0_combout  & ((!\CPU|DP|Bin[9]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[9]~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[9]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\CPU|DP|Bin[9]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a6 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[8]~13 .extended_lut = "off";
defparam \CPU|DP|Bin[8]~13 .lut_mask = 64'h440C770C443F773F;
defparam \CPU|DP|Bin[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N36
cyclonev_lcell_comb \CPU|DP|alu|out[8]~21 (
// Equation(s):
// \CPU|DP|alu|out[8]~21_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( ((!\CPU|DP|alu|out[5]~0_combout  & (\CPU|DP|alu|Add0~49_sumout )) # (\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add3~53_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|Bin[8]~13_combout  & (!\CPU|DP|alu|out[5]~0_combout )) # (\CPU|DP|Bin[8]~13_combout  & (\CPU|DP|alu|out[5]~0_combout  & (!\CPU|controller|Equal24~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 )))) ) )

	.dataa(!\CPU|DP|Bin[8]~13_combout ),
	.datab(!\CPU|DP|alu|out[5]~0_combout ),
	.datac(!\CPU|controller|Equal24~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~53_sumout ),
	.datag(!\CPU|DP|alu|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[8]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[8]~21 .extended_lut = "on";
defparam \CPU|DP|alu|out[8]~21 .lut_mask = 64'h0C0C88983F3F8898;
defparam \CPU|DP|alu|out[8]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N38
dffeas \CPU|DP|CDFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[8]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[8] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder (
// Equation(s):
// \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder_combout  = ( \CPU|DP|CDFF|out [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|CDFF|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|data_addr_reg|data_addr_DFF|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder .extended_lut = "off";
defparam \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|data_addr_reg|data_addr_DFF|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N7
dffeas \CPU|data_addr_reg|data_addr_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|data_addr_reg|data_addr_DFF|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N51
cyclonev_lcell_comb \read_data[15]~0 (
// Equation(s):
// \read_data[15]~0_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8] & \MEM|mem_rtl_0|auto_generated|ram_block1a15 )) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( 
// (!\CPU|controller|mem_cmd[0]~0_combout  & (\MEM|mem_rtl_0|auto_generated|ram_block1a15  & !\CPU|PC_reg|PC_DFF|out [8])) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[15]~0 .extended_lut = "off";
defparam \read_data[15]~0 .lut_mask = 64'h0A000A0008080808;
defparam \read_data[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N2
dffeas \CPU|instruction_reg|instr_reg|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N18
cyclonev_lcell_comb \CPU|controller|WideOr1~1 (
// Equation(s):
// \CPU|controller|WideOr1~1_combout  = ( \CPU|controller|Equal17~0_combout  & ( (\CPU|controller|Equal0~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [15] & !\CPU|instruction_reg|instr_reg|out [14])) # 
// (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [15] & \CPU|instruction_reg|instr_reg|out [14])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|Equal0~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [14]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr1~1 .extended_lut = "off";
defparam \CPU|controller|WideOr1~1 .lut_mask = 64'h0000000002040204;
defparam \CPU|controller|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N21
cyclonev_lcell_comb \CPU|controller|Equal32~1 (
// Equation(s):
// \CPU|controller|Equal32~1_combout  = ( \CPU|controller|state [3] & ( (\CPU|controller|state [0] & (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & \CPU|controller|state [1]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal32~1 .extended_lut = "off";
defparam \CPU|controller|Equal32~1 .lut_mask = 64'h0000000000400040;
defparam \CPU|controller|Equal32~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N33
cyclonev_lcell_comb \CPU|controller|state~16 (
// Equation(s):
// \CPU|controller|state~16_combout  = ( \CPU|controller|Equal17~1_combout  & ( (!\CPU|instruction_reg|instr_reg|out [11] & (!\CPU|controller|state~14_combout  & !\CPU|controller|Equal32~1_combout )) ) ) # ( !\CPU|controller|Equal17~1_combout  & ( 
// (!\CPU|controller|state~14_combout  & !\CPU|controller|Equal32~1_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(gnd),
	.datac(!\CPU|controller|state~14_combout ),
	.datad(!\CPU|controller|Equal32~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~16 .extended_lut = "off";
defparam \CPU|controller|state~16 .lut_mask = 64'hF000F000A000A000;
defparam \CPU|controller|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \CPU|controller|state~17 (
// Equation(s):
// \CPU|controller|state~17_combout  = ( \CPU|controller|state~0_combout  & ( (!\CPU|controller|WideOr1~1_combout  & (\KEY[1]~input_o  & (\CPU|controller|state~16_combout  & \CPU|controller|state~11_combout ))) ) )

	.dataa(!\CPU|controller|WideOr1~1_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!\CPU|controller|state~16_combout ),
	.datad(!\CPU|controller|state~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~17 .extended_lut = "off";
defparam \CPU|controller|state~17 .lut_mask = 64'h0000000000020002;
defparam \CPU|controller|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N53
dffeas \CPU|controller|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[0] .is_wysiwyg = "true";
defparam \CPU|controller|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N54
cyclonev_lcell_comb \CPU|controller|mem_cmd[0]~0 (
// Equation(s):
// \CPU|controller|mem_cmd[0]~0_combout  = ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [0] & (!\CPU|controller|state [2] & (\CPU|controller|state [1] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|mem_cmd[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|mem_cmd[0]~0 .extended_lut = "off";
defparam \CPU|controller|mem_cmd[0]~0 .lut_mask = 64'h0008000800000000;
defparam \CPU|controller|mem_cmd[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N21
cyclonev_lcell_comb \read_data[13]~1 (
// Equation(s):
// \read_data[13]~1_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU|controller|mem_cmd[0]~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out [8]))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[13]~1 .extended_lut = "off";
defparam \read_data[13]~1 .lut_mask = 64'h00000000A808A808;
defparam \read_data[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N29
dffeas \CPU|instruction_reg|instr_reg|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[13]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|Equal32~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N24
cyclonev_lcell_comb \CPU|DP|alu|out[5]~0 (
// Equation(s):
// \CPU|DP|alu|out[5]~0_combout  = ( \CPU|instruction_reg|instr_reg|out [12] & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [11] & \CPU|instruction_reg|instr_reg|out [15]))) ) ) 
// # ( !\CPU|instruction_reg|instr_reg|out [12] & ( (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [11] & \CPU|instruction_reg|instr_reg|out [15]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[5]~0 .extended_lut = "off";
defparam \CPU|DP|alu|out[5]~0 .lut_mask = 64'h0004000400400040;
defparam \CPU|DP|alu|out[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N6
cyclonev_lcell_comb \CPU|DP|alu|out[0]~3 (
// Equation(s):
// \CPU|DP|alu|out[0]~3_combout  = ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( ((!\CPU|instruction_reg|instr_reg|out [3]) # (!\CPU|instruction_reg|instr_reg|out [14] $ 
// (\CPU|instruction_reg|instr_reg|out [13]))) # (\CPU|instruction_reg|instr_reg|out [4]) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( (\CPU|instruction_reg|instr_reg|out [4] 
// & (!\CPU|instruction_reg|instr_reg|out [14] $ (!\CPU|instruction_reg|instr_reg|out [13]))) ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15  & ( !\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14  & ( 
// (!\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|instruction_reg|instr_reg|out [3]) # (!\CPU|instruction_reg|instr_reg|out [14] $ (\CPU|instruction_reg|instr_reg|out [13])))) # (\CPU|instruction_reg|instr_reg|out [4] & 
// (!\CPU|instruction_reg|instr_reg|out [14] $ (((\CPU|instruction_reg|instr_reg|out [13]))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [3]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[0]~3 .extended_lut = "off";
defparam \CPU|DP|alu|out[0]~3 .lut_mask = 64'h0000ECB31144FDF7;
defparam \CPU|DP|alu|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N24
cyclonev_lcell_comb \CPU|DP|alu|out[0]~4 (
// Equation(s):
// \CPU|DP|alu|out[0]~4_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( \CPU|DP|alu|out[0]~3_combout  & ( (\CPU|controller|Equal32~0_combout  & !\CPU|instruction_reg|instr_reg|out [0]) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [15] & ( 
// \CPU|DP|alu|out[0]~3_combout  & ( (!\CPU|controller|Equal32~0_combout  & ((!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ))) # (\CPU|controller|Equal32~0_combout  & (!\CPU|instruction_reg|instr_reg|out [0])) ) ) ) # ( 
// \CPU|instruction_reg|instr_reg|out [15] & ( !\CPU|DP|alu|out[0]~3_combout  & ( (!\CPU|controller|Equal32~0_combout ) # (!\CPU|instruction_reg|instr_reg|out [0]) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [15] & ( !\CPU|DP|alu|out[0]~3_combout  & ( 
// (!\CPU|controller|Equal32~0_combout  & ((!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ))) # (\CPU|controller|Equal32~0_combout  & (!\CPU|instruction_reg|instr_reg|out [0])) ) ) )

	.dataa(!\CPU|controller|Equal32~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [0]),
	.datac(!\CPU|DP|REGFILE|R0_rtl_1|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|DP|alu|out[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[0]~4 .extended_lut = "off";
defparam \CPU|DP|alu|out[0]~4 .lut_mask = 64'hE4E4EEEEE4E44444;
defparam \CPU|DP|alu|out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N0
cyclonev_lcell_comb \CPU|DP|alu|out[0]~61 (
// Equation(s):
// \CPU|DP|alu|out[0]~61_combout  = ( !\CPU|DP|alu|out[5]~1_combout  & ( (!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|Add0~1_sumout )))) # (\CPU|DP|alu|out[5]~0_combout  & ((((\CPU|DP|alu|Add3~1_sumout ))))) ) ) # ( \CPU|DP|alu|out[5]~1_combout  & ( 
// (!\CPU|DP|alu|out[5]~0_combout  & (((\CPU|DP|alu|out[0]~4_combout )))) # (\CPU|DP|alu|out[5]~0_combout  & (!\CPU|controller|Equal24~0_combout  & (!\CPU|DP|alu|out[0]~4_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 )))) ) )

	.dataa(!\CPU|DP|alu|out[5]~0_combout ),
	.datab(!\CPU|controller|Equal24~0_combout ),
	.datac(!\CPU|DP|alu|out[0]~4_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\CPU|DP|alu|out[5]~1_combout ),
	.dataf(!\CPU|DP|alu|Add3~1_sumout ),
	.datag(!\CPU|DP|alu|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[0]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[0]~61 .extended_lut = "on";
defparam \CPU|DP|alu|out[0]~61 .lut_mask = 64'h0A0A0A4A5F5F0A4A;
defparam \CPU|DP|alu|out[0]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N2
dffeas \CPU|DP|CDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[0]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|loadc~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|CDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|CDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|CDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N18
cyclonev_lcell_comb \led_con|enable~1 (
// Equation(s):
// \led_con|enable~1_combout  = ( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [2] & !\CPU|data_addr_reg|data_addr_DFF|out [1])) ) ) # ( !\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  & ( 
// (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [2])) # (\CPU|controller|addr_sel~0_combout  & (((!\CPU|data_addr_reg|data_addr_DFF|out [2] & !\CPU|data_addr_reg|data_addr_DFF|out [1])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [2]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~1 .extended_lut = "off";
defparam \led_con|enable~1 .lut_mask = 64'hD888D88850005000;
defparam \led_con|enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N12
cyclonev_lcell_comb \led_con|enable~2 (
// Equation(s):
// \led_con|enable~2_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [5] & ( (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [4] & !\CPU|PC_reg|PC_DFF|out [5])) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [5] & ( 
// (!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out [4] & (!\CPU|PC_reg|PC_DFF|out [5]))) # (\CPU|controller|addr_sel~0_combout  & (((!\CPU|data_addr_reg|data_addr_DFF|out [4])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [4]),
	.datac(!\CPU|PC_reg|PC_DFF|out [5]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~2 .extended_lut = "off";
defparam \led_con|enable~2 .lut_mask = 64'hD580D58080808080;
defparam \led_con|enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \led_con|enable~0 (
// Equation(s):
// \led_con|enable~0_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( \CPU|controller|mem_cmd[0]~0_combout  & ( (!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8] & !\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q )) ) ) ) # ( 
// !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( \CPU|controller|mem_cmd[0]~0_combout  & ( (!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out [8] & ((!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q )))) # (\CPU|controller|addr_sel~0_combout  & 
// (((\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.dataf(!\CPU|controller|mem_cmd[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~0 .extended_lut = "off";
defparam \led_con|enable~0 .lut_mask = 64'h0000000027052200;
defparam \led_con|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N54
cyclonev_lcell_comb \led_con|enable (
// Equation(s):
// \led_con|enable~combout  = ( !\CPU|mem_addr[7]~2_combout  & ( \led_con|enable~0_combout  & ( (\led_con|enable~1_combout  & (!\CPU|mem_addr[6]~1_combout  & (!\CPU|mem_addr[3]~0_combout  & \led_con|enable~2_combout ))) ) ) )

	.dataa(!\led_con|enable~1_combout ),
	.datab(!\CPU|mem_addr[6]~1_combout ),
	.datac(!\CPU|mem_addr[3]~0_combout ),
	.datad(!\led_con|enable~2_combout ),
	.datae(!\CPU|mem_addr[7]~2_combout ),
	.dataf(!\led_con|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable .extended_lut = "off";
defparam \led_con|enable .lut_mask = 64'h0000000000400000;
defparam \led_con|enable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N28
dffeas \led_con|LEDR_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[0] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N46
dffeas \led_con|LEDR_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[1] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N58
dffeas \led_con|LEDR_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[2] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N55
dffeas \led_con|LEDR_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[3] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N29
dffeas \led_con|LEDR_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[4] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N34
dffeas \led_con|LEDR_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[5] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N43
dffeas \led_con|LEDR_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N37
dffeas \led_con|LEDR_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|CDFF|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[7] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
