// Seed: 3088950536
module module_0 #(
    parameter id_5 = 32'd8
) (
    input wor  id_0,
    input wire id_1
);
  logic id_3 = -1'd0;
  wire id_4, _id_5;
  logic id_6;
  ;
  assign id_6 = id_6;
  logic id_7;
  logic [7:0][id_5] id_8 = id_8;
endmodule
module module_1 #(
    parameter id_21 = 32'd96,
    parameter id_33 = 32'd81
) (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7[-1  ==  {  1 'b0 &  id_33  } : id_21]
    , id_36,
    output tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    input wire id_16,
    output tri id_17,
    output wire id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply1 _id_21,
    input supply1 id_22,
    input wire id_23,
    input wand id_24,
    input tri id_25,
    input supply1 id_26,
    input wor id_27,
    input wire id_28,
    input wire id_29,
    input wire id_30,
    input supply1 id_31,
    input tri0 id_32,
    input tri1 _id_33,
    output tri id_34
);
  logic id_37;
  module_0 modCall_1 (
      id_4,
      id_28
  );
  assign modCall_1.id_5 = 0;
  wire id_38;
endmodule
