// Seed: 1297126917
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1 & 1;
  wire id_5;
  ;
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1
);
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
