/* uncomment the MIPS_SDRAM if you want to use */
// `define MIPS_SDRAM

`define MIPS_SRAM

`define GPIO_PORT_NUM 32

`define RamOnChip_INIT_FILE "E:/Project/verilog/SimMIPS/rtl/peripherals/RamOnChip/ram_init.txt"