#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan 15 13:25:54 2023
# Process ID: 11624
# Current directory: D:/CN2/7_segmente/BinToDec/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/BinToBcd/xsim_script.tcl}
# Log file: D:/CN2/7_segmente/BinToDec/solution1/sim/verilog/xsim.log
# Journal file: D:/CN2/7_segmente/BinToDec/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-GGE783Q, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
source xsim.dir/BinToBcd/xsim_script.tcl
# xsim {BinToBcd} -autoloadwcfg -tclbatch {BinToBcd.tcl}
Time resolution is 1 ps
source BinToBcd.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "225000"
// RTL Simulation : 1 / 1 [n/a] @ "325000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 575 ns : File "D:/CN2/7_segmente/BinToDec/solution1/sim/verilog/BinToBcd.autotb.v" Line 291
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 15 13:25:55 2023...
