Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 16:05:12 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   106 |
|    Minimum number of control sets                        |   106 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   106 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    86 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           33 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           20 |
| Yes          | No                    | No                     |            2561 |          637 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+--------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm1/fsm1_write_en                     |                    |                1 |              2 |
|  clk         | fsm9/i2_write_en                       |                    |                1 |              2 |
|  clk         | fsm9/i2_write_en                       | fsm5/done_reg      |                1 |              2 |
|  clk         | fsm0/out[1]_i_1__5_n_0                 |                    |                2 |              2 |
|  clk         | fsm3/fsm3_write_en                     |                    |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                     |                    |                1 |              2 |
|  clk         | fsm7/fsm7_write_en                     |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                     |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                     |                    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                     |                    |                2 |              3 |
|  clk         | fsm/fsm_write_en                       |                    |                2 |              3 |
|  clk         | fsm9/out0                              |                    |                2 |              3 |
|  clk         | fsm6/fsm6_write_en                     |                    |                2 |              3 |
|  clk         | fsm9/E[0]                              |                    |                2 |              4 |
|  clk         | fsm4/j1_write_en                       | fsm4/out_reg[1]_1  |                2 |              4 |
|  clk         | fsm6/j2_write_en                       | fsm6/out_reg[1]_3  |                1 |              4 |
|  clk         | fsm3/i1_write_en                       | fsm3/done_reg      |                2 |              4 |
|  clk         | fsm9/i3_write_en                       | fsm9/done_reg      |                1 |              4 |
|  clk         | fsm/i0_write_en                        | fsm/done_reg_2     |                1 |              4 |
|  clk         | fsm1/j0_write_en                       | fsm1/out_reg[1]_24 |                1 |              4 |
|  clk         | fsm1/out_reg[0]_4                      |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_22                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_5                      |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_3                      |                    |               29 |             32 |
|  clk         | fsm1/out_reg[0]_23                     |                    |               28 |             32 |
|  clk         | fsm1/out_reg[0]_8                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[0]_21                     |                    |               29 |             32 |
|  clk         | fsm1/out_reg[0]_20                     |                    |               28 |             32 |
|  clk         | fsm1/out_reg[0]_2                      |                    |               28 |             32 |
|  clk         | fsm1/out_reg[0]_19                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_18                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[0]_6                      |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_7                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[1]_13                     |                    |               32 |             32 |
|  clk         | fsm1/out_reg[0]_9                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[1]_0                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_1                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_10                     |                    |               28 |             32 |
|  clk         | fsm1/out_reg[1]_11                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_12                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_20                     |                    |               30 |             32 |
|  clk         | fsm1/A_int_read0_0_write_en            |                    |               23 |             32 |
|  clk         | par_reset4/A_read1_0_write_en          |                    |               17 |             32 |
|  clk         | x10/x10_write_en                       |                    |                2 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en        |                    |               10 |             32 |
|  clk         | fsm/x2_int_read0_0_write_en            |                    |               10 |             32 |
|  clk         | fsm/y10_write_en                       |                    |                2 |             32 |
|  clk         | fsm/y1_int_read0_0_write_en            |                    |               10 |             32 |
|  clk         | fsm/y20_write_en                       |                    |                2 |             32 |
|  clk         | fsm/y2_int_read0_0_write_en            |                    |               10 |             32 |
|  clk         | bin_read0_0/bin_read0_0_write_en       |                    |               10 |             32 |
|  clk         | fsm1/out_reg[0]_17                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_0                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[0]_1                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[0]_10                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[0]_11                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_12                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[0]_13                     |                    |               28 |             32 |
|  clk         | fsm1/out_reg[0]_14                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[0]_15                     |                    |               32 |             32 |
|  clk         | fsm1/out_reg[0]_16                     |                    |               32 |             32 |
|  clk         | fsm1/out_reg[2]_8                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[2]_13                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[2]_14                     |                    |               32 |             32 |
|  clk         | fsm1/out_reg[2]_15                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[2]_16                     |                    |               32 |             32 |
|  clk         | fsm1/out_reg[2]_2                      |                    |               29 |             32 |
|  clk         | fsm1/out_reg[2]_3                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[2]_4                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[2]_5                      |                    |               29 |             32 |
|  clk         | fsm1/out_reg[2]_6                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[2]_7                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_15                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[2]_9                      |                    |               31 |             32 |
|  clk         | fsm4/A_read0_0_write_en                |                    |               16 |             32 |
|  clk         | fsm4/out_reg[2]_0                      |                    |               10 |             32 |
|  clk         | fsm4/y1_read0_0_write_en               |                    |                2 |             32 |
|  clk         | fsm6/out_reg[2]_0                      |                    |               10 |             32 |
|  clk         | fsm6/x20_write_en                      |                    |                2 |             32 |
|  clk         | fsm6/y2_read0_0_write_en               |                    |                2 |             32 |
|  clk         | fsm8/x1_sh_read0_0_write_en            |                    |                7 |             32 |
|  clk         | par_done_reg12/x2_sh_read0_0_write_en  |                    |                8 |             32 |
|  clk         | x1_int_read0_0/x1_int_read0_0_write_en |                    |                8 |             32 |
|  clk         | fsm1/out_reg[2]_11                     |                    |               28 |             32 |
|  clk         | fsm1/out_reg[1]_14                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_16                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_17                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_18                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_19                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_2                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_21                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_22                     |                    |               31 |             32 |
|  clk         | fsm1/out_reg[1]_23                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_3                      |                    |               29 |             32 |
|  clk         | fsm1/out_reg[1]_4                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_5                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[1]_6                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[1]_7                      |                    |               32 |             32 |
|  clk         | fsm1/out_reg[1]_8                      |                    |               29 |             32 |
|  clk         | fsm1/out_reg[1]_9                      |                    |               31 |             32 |
|  clk         | fsm1/out_reg[2]_1                      |                    |               30 |             32 |
|  clk         | fsm1/out_reg[2]_10                     |                    |               30 |             32 |
|  clk         | fsm1/out_reg[2]_12                     |                    |               29 |             32 |
|  clk         |                                        | bin_read0_0/RSTP   |                9 |             51 |
|  clk         |                                        | mult_pipe1/p_0_in  |               11 |             51 |
|  clk         |                                        |                    |               33 |             75 |
+--------------+----------------------------------------+--------------------+------------------+----------------+


