<pre>name: asicworld_code_hdl_models_GrayCounter
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_GrayCounter.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_GrayCounter.v</a>

module GrayCounter (
	GrayCount_out,
	Enable_in,
	Clear_in,
	Clk
);
	parameter COUNTER_WIDTH = 4;
	output reg [(COUNTER_WIDTH - 1):0] GrayCount_out;
	input wire Enable_in;
	input wire Clear_in;
	input wire Clk;
	reg [(COUNTER_WIDTH - 1):0] BinaryCount;
	always @(posedge Clk) if (Clear_in) begin
		BinaryCount <= ({COUNTER_WIDTH {1'b 0}} + 1);
		GrayCount_out <= {COUNTER_WIDTH {1'b 0}};
	end
	else if (Enable_in) begin
		BinaryCount <= (BinaryCount + 1);
		GrayCount_out <= {BinaryCount[(COUNTER_WIDTH - 1)], (BinaryCount[(COUNTER_WIDTH - 2):0] ^ BinaryCount[(COUNTER_WIDTH - 1):1])};
	end
endmodule
</pre>