// Seed: 1194094776
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    input wor id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6
);
  assign id_2 = id_6;
  module_2(
      id_0,
      id_1,
      id_0,
      id_2,
      id_2,
      id_3,
      id_1,
      id_4,
      id_2,
      id_5,
      id_0,
      id_2,
      id_6,
      id_6,
      id_6,
      id_6,
      id_1,
      id_3,
      id_2,
      id_0
  );
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    output wire id_2,
    input  tri0 id_3,
    input  wand id_4
);
  module_0(
      id_0, id_2, id_2, id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output uwire id_11
    , id_21,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    output wand id_16,
    input supply0 id_17,
    output tri1 id_18,
    output supply1 id_19
);
  timeprecision 1ps;
endmodule
