<dec f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.h' l='83' type='bool llvm::R600SchedStrategy::regBelongsToClass(llvm::Register Reg, const llvm::TargetRegisterClass * RC) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='205' ll='212' type='bool llvm::R600SchedStrategy::regBelongsToClass(llvm::Register Reg, const llvm::TargetRegisterClass * RC) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='269' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='270' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='272' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='274' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='276' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='278' u='c' c='_ZNK4llvm17R600SchedStrategy10getAluKindEPNS_5SUnitE'/>
