
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119453                       # Number of seconds simulated
sim_ticks                                119453022171                       # Number of ticks simulated
final_tick                               1177311843484                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133285                       # Simulator instruction rate (inst/s)
host_op_rate                                   171714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3691416                       # Simulator tick rate (ticks/s)
host_mem_usage                               16922044                       # Number of bytes of host memory used
host_seconds                                 32359.67                       # Real time elapsed on the host
sim_insts                                  4313060526                       # Number of instructions simulated
sim_ops                                    5556596106                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2086784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1737088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       914688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1269632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6014848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2181248                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2181248                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13571                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7146                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9919                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 46991                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17041                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17041                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17469495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14542018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7657303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10628714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                50353251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55721                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18260300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18260300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18260300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17469495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14542018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7657303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10628714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               68613551                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143400988                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23174790                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19085745                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931013                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9398906                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8670909                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436894                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87552                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104454222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128027134                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23174790                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107803                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27187363                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6256324                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5063101                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12100943                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140998169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113810806     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783443      1.97%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2361999      1.68%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379110      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2271553      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1124253      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778354      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977786      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13510865      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140998169                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161608                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.892791                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103284107                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6478442                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839012                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109596                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4287003                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3729774                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6481                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154422755                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51314                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4287003                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103798929                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3935225                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1383698                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423090                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1170216                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152975322                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1650                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        400394                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        20148                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214022897                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713026387                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713026387                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45763672                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33626                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17604                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3802234                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15184136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309425                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149115167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33625                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139182301                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106732                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25167753                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57110888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1581                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140998169                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83627557     59.31%     59.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23720262     16.82%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953411      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7810957      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900815      4.89%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704834      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063683      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120382      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96268      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140998169                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         975858     74.78%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156585     12.00%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172589     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114951886     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012769      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358298     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843326      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139182301                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.970581                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009376                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420774535                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174317213                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135073419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140487333                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200803                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2972007                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1153                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          676                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157679                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          590                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4287003                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3254681                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       250702                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149148792                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1161910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15184136                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899349                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17603                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        200493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13135                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          676                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1083920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231821                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136811036                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14108457                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2371265                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21950231                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291019                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841774                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.954045                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135079696                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135073419                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81518848                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221142547                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.941928                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368626                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26734593                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1955833                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136711166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711630                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87614036     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22502083     16.46%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809245      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816919      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767084      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537328      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562070      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096018      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006383      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136711166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006383                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282861292                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302600290                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2402819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.434010                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.434010                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697345                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697345                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618243518                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186386281                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145798939                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143400988                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21243580                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18617927                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1656307                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10548611                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10262697                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478555                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52081                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112082596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118100048                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21243580                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11741252                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24027092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5416303                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1870365                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12775675                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1045237                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141730372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117703280     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207944      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2213664      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855825      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3404865      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3682592      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          802790      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629512      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10229900      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141730372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148141                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823565                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111198976                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2936535                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23826075                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23398                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3745387                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280113                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4938                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133261739                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3745387                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111644964                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1387854                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       747444                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23392089                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       812633                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132328740                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84216                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       494638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175716340                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600400460                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600400460                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141755463                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33960755                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18869                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9441                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2559216                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22049217                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4273576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        78407                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949254                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130788124                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18867                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122882241                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99175                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21686979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46517032                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141730372                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867014                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478049                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90583216     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20833495     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10455228      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6858216      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7152129      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3701136      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1657859      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       410452      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78641      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141730372                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307864     59.94%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        129031     25.12%     85.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76703     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     96984819     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028204      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9428      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20617437     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4242353      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122882241                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.856913                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             513598                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004180                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388107627                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152494280                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120103367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123395839                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228642                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3986620                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132725                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3745387                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         908785                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49288                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130806991                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        47068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22049217                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4273576                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9441                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32349                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          212                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       801833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       983428                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785261                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121558602                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20297430                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1323639                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24539563                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18726541                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4242133                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.847683                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120211354                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120103367                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69368284                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164642163                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.837535                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421328                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95261229                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108195520                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22612308                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660820                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137984985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784111                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660292                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97807016     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15587463     11.30%     82.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11271429      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2519464      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2867713      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018221      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4254219      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       856144      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1803316      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137984985                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95261229                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108195520                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22203416                       # Number of memory references committed
system.switch_cpus1.commit.loads             18062565                       # Number of loads committed
system.switch_cpus1.commit.membars               9426                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16944969                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94443198                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461047                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1803316                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266989497                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265361232                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1670616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95261229                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108195520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95261229                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.505345                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.505345                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664300                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664300                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562426716                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157754969                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139824730                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18852                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143400988                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24024370                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19479338                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2053111                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9678737                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9232627                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2582620                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95265                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    104867110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131375628                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24024370                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11815247                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28895530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6685247                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2797742                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12250568                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1611118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141166361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.543183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112270831     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2028266      1.44%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3718705      2.63%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3374619      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2150400      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1764285      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1021955      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1068513      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13768787      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141166361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167533                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916142                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103807745                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4188097                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28522534                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        48048                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4599931                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4156837                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6052                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158900425                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47864                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4599931                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104650122                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1079118                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1921296                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27709073                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1206815                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157123921                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226994                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       522164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222244886                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    731628304                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    731628304                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175895746                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46349104                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34639                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17320                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4343300                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14886326                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7395472                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83468                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1657759                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154148390                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143251232                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       162210                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27057941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59309487                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141166361                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.014769                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.560456                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81173549     57.50%     57.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24679638     17.48%     74.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12986689      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7507824      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8304459      5.88%     95.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3083947      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2739976      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       524915      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       165364      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141166361                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573973     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        117965     14.16%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141239     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120629583     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2026768      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17319      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13220967      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7356595      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143251232                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.998956                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             833177                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428664206                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181241186                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140097858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144084409                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276941                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3419702                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131438                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4599931                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         702345                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       105782                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154183030                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62479                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14886326                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7395472                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17320                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         91436                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          215                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1141460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1148926                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2290386                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140884606                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12697950                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2366620                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20054182                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20048187                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7356232                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.982452                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140226818                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140097858                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81741190                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229569870                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.976966                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356062                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102441200                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126134976                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28048438                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2073043                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136566430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.923616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.693830                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84678644     62.01%     62.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24035360     17.60%     79.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11942499      8.74%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4062321      2.97%     91.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5001333      3.66%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1753145      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1233868      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1020690      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2838570      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136566430                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102441200                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126134976                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18730658                       # Number of memory references committed
system.switch_cpus2.commit.loads             11466624                       # Number of loads committed
system.switch_cpus2.commit.membars              17320                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18206186                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113637935                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2601507                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2838570                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287911274                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312966970                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2234627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102441200                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126134976                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102441200                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.399837                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.399837                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.714369                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.714369                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       634334757                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196096848                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148126641                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34640                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143400988                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22241886                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18334588                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984115                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9177904                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8535911                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2333831                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87838                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108349107                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122166873                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22241886                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10869742                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25544757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5868437                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3205797                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12570060                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1642342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140951132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.064302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.484348                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115406375     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1333684      0.95%     82.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1887078      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2469366      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762893      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2059265      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1186295      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1736467      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12109709      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140951132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155103                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.851925                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107154076                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4798645                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25088622                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58551                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3851237                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3553620                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147430589                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3851237                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107897325                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1074408                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2394869                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24406955                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1326332                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146452549                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          996                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268208                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548170                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          721                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204235040                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684198584                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684198584                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166919007                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37316033                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38525                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22231                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4003353                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13920182                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7232868                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119700                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1576366                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142333637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38489                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133214242                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27317                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20448131                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48255469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140951132                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.945109                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505275                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84575513     60.00%     60.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22703807     16.11%     76.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12585451      8.93%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8114756      5.76%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7438889      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2968318      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801156      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514753      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248489      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140951132                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64061     22.79%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.79% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93649     33.31%     56.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123434     43.90%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111837184     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2032253      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16294      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12152533      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7175978      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133214242                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.928963                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281144                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407688077                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162820585                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130675006                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133495386                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       327558                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2905257                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172662                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3851237                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         811622                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109371                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142372126                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1366889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13920182                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7232868                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22195                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83650                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1165905                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285369                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131418462                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11988016                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1795780                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19162429                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18418544                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7174413                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.916440                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130675279                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130675006                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76544506                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207905069                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.911256                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368170                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97756188                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120146529                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22234991                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2016418                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137099895                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.876343                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683468                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88400193     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23413512     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9198521      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4730443      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4130235      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1982193      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1718357      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808929      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2717512      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137099895                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97756188                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120146529                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18075131                       # Number of memory references committed
system.switch_cpus3.commit.loads             11014925                       # Number of loads committed
system.switch_cpus3.commit.membars              16294                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17231752                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108295854                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2451495                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2717512                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276763903                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288614321                       # The number of ROB writes
system.switch_cpus3.timesIdled                  45872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2449856                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97756188                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120146529                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97756188                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.466925                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.466925                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.681698                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.681698                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592179117                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181307623                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138097201                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32588                       # number of misc regfile writes
system.l2.replacements                          46994                       # number of replacements
system.l2.tagsinuse                      32767.972620                       # Cycle average of tags in use
system.l2.total_refs                          1388499                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79762                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.408026                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           478.009815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.252680                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6414.461738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.128055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5159.613058                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.274423                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2773.880714                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.388638                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3790.233367                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4488.767506                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3532.107616                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2693.015096                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3408.839915                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014588                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000160                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.195754                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.157459                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.084652                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000225                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.115669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.136986                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.107791                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.082184                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.104030                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81143                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33517                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32742                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41285                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  188687                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            59758                       # number of Writeback hits
system.l2.Writeback_hits::total                 59758                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81143                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33517                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41285                       # number of demand (read+write) hits
system.l2.demand_hits::total                   188687                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81143                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33517                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32742                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41285                       # number of overall hits
system.l2.overall_hits::total                  188687                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16303                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13572                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7146                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9913                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46986                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13572                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7146                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9919                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46992                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16303                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13572                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7146                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9919                       # number of overall misses
system.l2.overall_misses::total                 46992                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1822420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3348726699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2414197                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2697150999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2472449                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1476258829                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2453381                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1991035504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9522334478                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1171572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1171572                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1822420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3348726699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2414197                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2697150999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2472449                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1476258829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2453381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1992207076                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9523506050                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1822420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3348726699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2414197                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2697150999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2472449                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1476258829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2453381                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1992207076                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9523506050                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97446                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39888                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              235673                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        59758                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             59758                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 6                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39888                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51204                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               235679                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39888                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51204                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              235679                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.288220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.179152                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.193621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.199369                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.167303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.288220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.179152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.193715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199390                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.167303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.288220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.179152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.193715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199390                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       182242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205405.551064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 172442.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198729.074492                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 176603.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 206585.338511                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 175241.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200850.953697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202663.229004                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       195262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       195262                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       182242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205405.551064                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 172442.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198729.074492                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 176603.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 206585.338511                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 175241.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200847.572941                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202662.284006                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       182242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205405.551064                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 172442.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198729.074492                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 176603.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 206585.338511                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 175241.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200847.572941                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202662.284006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                17041                       # number of writebacks
system.l2.writebacks::total                     17041                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46986                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46992                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46992                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1240516                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2399598611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1600077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1906423315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1655354                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1060108390                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1636446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1413274434                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6785537143                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       821524                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       821524                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1240516                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2399598611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1600077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1906423315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1655354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1060108390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1636446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1414095958                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6786358667                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1240516                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2399598611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1600077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1906423315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1655354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1060108390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1636446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1414095958                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6786358667                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.288220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.179152                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.193621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.199369                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.167303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.288220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.179152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.193715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199390                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.167303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.288220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.179152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.193715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199390                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124051.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147187.548979                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 114291.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140467.382479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 118239.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148349.900644                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       116889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142567.783113                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144416.148278                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 136920.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136920.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124051.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147187.548979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 114291.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140467.382479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 118239.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 148349.900644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       116889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142564.367174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144415.191245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124051.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147187.548979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 114291.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140467.382479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 118239.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 148349.900644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       116889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142564.367174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144415.191245                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.672583                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012108594                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840197.443636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.672583                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015501                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.880886                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12100933                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12100933                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12100933                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12100933                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12100933                       # number of overall hits
system.cpu0.icache.overall_hits::total       12100933                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2010420                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2010420                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2010420                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2010420                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2010420                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2010420                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12100943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12100943                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12100943                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12100943                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12100943                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12100943                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201042                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201042                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201042                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201042                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201042                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201042                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1905620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1905620                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1905620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1905620                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1905620                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1905620                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       190562                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       190562                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       190562                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       190562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       190562                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       190562                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97446                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191225393                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97702                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1957.231101                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494281                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505719                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10960909                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10960909                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17210                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17210                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18670339                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18670339                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18670339                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18670339                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402267                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402362                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402362                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402362                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402362                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39908719128                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39908719128                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10780851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10780851                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39919499979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39919499979                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39919499979                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39919499979                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11363176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11363176                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19072701                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19072701                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19072701                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19072701                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035401                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035401                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021096                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021096                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021096                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021096                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 99209.527821                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 99209.527821                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 113482.642105                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 113482.642105                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 99212.897786                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99212.897786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 99212.897786                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 99212.897786                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18006                       # number of writebacks
system.cpu0.dcache.writebacks::total            18006                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304821                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304821                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304916                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304916                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304916                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97446                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97446                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97446                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97446                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97446                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8899939776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8899939776                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8899939776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8899939776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8899939776                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8899939776                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91332.017487                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91332.017487                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91332.017487                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91332.017487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91332.017487                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91332.017487                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995061                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924241649                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708394.914972                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995061                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022428                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866979                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12775659                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12775659                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12775659                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12775659                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12775659                       # number of overall hits
system.cpu1.icache.overall_hits::total       12775659                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2886568                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2886568                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2886568                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2886568                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2886568                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2886568                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12775675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12775675                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12775675                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12775675                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12775675                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12775675                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 180410.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 180410.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 180410.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 180410.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 180410.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 180410.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2550997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2550997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2550997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2550997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2550997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2550997                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 182214.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 182214.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 182214.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 182214.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 182214.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 182214.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47088                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227478660                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47344                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4804.804410                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.366979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.633021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825652                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174348                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18368606                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18368606                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4121983                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4121983                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9441                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9441                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9426                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9426                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22490589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22490589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22490589                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22490589                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       175993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       175993                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       175993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        175993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       175993                       # number of overall misses
system.cpu1.dcache.overall_misses::total       175993                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21247303718                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21247303718                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21247303718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21247303718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21247303718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21247303718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18544599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18544599                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4121983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4121983                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22666582                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22666582                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22666582                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22666582                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007764                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007764                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007764                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007764                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120728.118266                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120728.118266                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120728.118266                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120728.118266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120728.118266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120728.118266                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9607                       # number of writebacks
system.cpu1.dcache.writebacks::total             9607                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128904                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128904                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128904                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128904                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47089                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47089                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5009727387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5009727387                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5009727387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5009727387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5009727387                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5009727387                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106388.485358                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106388.485358                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106388.485358                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106388.485358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106388.485358                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106388.485358                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996687                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015210425                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192679.103672                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996687                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12250551                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12250551                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12250551                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12250551                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12250551                       # number of overall hits
system.cpu2.icache.overall_hits::total       12250551                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3245039                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3245039                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3245039                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3245039                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3245039                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3245039                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12250568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12250568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12250568                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12250568                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12250568                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12250568                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 190884.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 190884.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 190884.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 190884.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 190884.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 190884.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2612849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2612849                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2612849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2612849                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2612849                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2612849                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 186632.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 186632.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 186632.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 186632.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 186632.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 186632.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39888                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168915959                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40144                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4207.751071                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.872174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.127826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905751                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094249                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9551590                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9551590                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7229965                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7229965                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17320                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17320                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17320                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16781555                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16781555                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16781555                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16781555                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120679                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120679                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120679                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120679                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120679                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120679                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  13838175315                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  13838175315                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  13838175315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  13838175315                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  13838175315                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  13838175315                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9672269                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9672269                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7229965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7229965                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17320                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16902234                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16902234                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16902234                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16902234                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012477                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012477                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114669.290556                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114669.290556                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114669.290556                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114669.290556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114669.290556                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114669.290556                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9016                       # number of writebacks
system.cpu2.dcache.writebacks::total             9016                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80791                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80791                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        80791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        80791                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        80791                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        80791                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39888                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39888                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39888                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39888                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39888                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39888                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3677446684                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3677446684                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3677446684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3677446684                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3677446684                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3677446684                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92194.311171                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92194.311171                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92194.311171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92194.311171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92194.311171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92194.311171                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995900                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015793465                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043850.030181                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995900                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12570044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12570044                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12570044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12570044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12570044                       # number of overall hits
system.cpu3.icache.overall_hits::total       12570044                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2961457                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2961457                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2961457                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2961457                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2961457                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2961457                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12570060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12570060                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12570060                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12570060                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12570060                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12570060                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 185091.062500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 185091.062500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 185091.062500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 185091.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 185091.062500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 185091.062500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2569781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2569781                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2569781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2569781                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2569781                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2569781                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 183555.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 183555.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 183555.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 183555.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 183555.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 183555.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51204                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172451716                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51460                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3351.179868                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.228377                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.771623                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911048                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088952                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8925343                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8925343                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7023783                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7023783                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17135                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17135                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16294                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16294                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15949126                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15949126                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15949126                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15949126                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148058                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148058                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2849                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150907                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150907                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150907                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150907                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  16835315137                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16835315137                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    434519834                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    434519834                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17269834971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17269834971                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17269834971                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17269834971                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9073401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9073401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7026632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7026632                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16294                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16100033                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16100033                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16100033                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16100033                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016318                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016318                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000405                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009373                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009373                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009373                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009373                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113707.568230                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113707.568230                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 152516.614251                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 152516.614251                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114440.251088                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114440.251088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114440.251088                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114440.251088                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       709452                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 101350.285714                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23129                       # number of writebacks
system.cpu3.dcache.writebacks::total            23129                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96860                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96860                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2843                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2843                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99703                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99703                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99703                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99703                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51198                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51198                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51204                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51204                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51204                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51204                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4792801167                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4792801167                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1221372                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1221372                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4794022539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4794022539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4794022539                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4794022539                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003180                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003180                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93613.054553                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93613.054553                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       203562                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       203562                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93625.938188                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93625.938188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93625.938188                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93625.938188                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
