Analysis & Synthesis report for CPU_Design
Mon Aug 16 15:28:13 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated
 13. Parameter Settings for User Entity Instance: LPM_SHIFTREG:acc
 14. Parameter Settings for User Entity Instance: clktick:inst14
 15. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst16
 16. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst15
 17. Parameter Settings for User Entity Instance: BUSMUX:MUX2
 18. Parameter Settings for User Entity Instance: LPM_FF:IR1
 19. Parameter Settings for User Entity Instance: CPU_RAM:RAM|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: BUSMUX:MUX1
 21. Parameter Settings for User Entity Instance: LPM_COUNTER:PC
 22. Parameter Settings for User Entity Instance: BUSMUX:MUX3
 23. Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU
 24. lpm_shiftreg Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 16 15:28:13 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; CPU_Design                                      ;
; Top-level Entity Name              ; CPU_Design                                      ;
; Family                             ; Cyclone 10 LP                                   ;
; Total logic elements               ; 367                                             ;
;     Total combinational functions  ; 351                                             ;
;     Dedicated logic registers      ; 95                                              ;
; Total registers                    ; 95                                              ;
; Total pins                         ; 13                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 65,536                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL016YU256C8G    ;                    ;
; Top-level entity name                                            ; CPU_Design         ; CPU_Design         ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; CPU_RAM.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v              ;         ;
; CPU_Design.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_Design.bdf         ;         ;
; statemachine.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/statemachine.v         ;         ;
; registerx3.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/registerx3.bdf         ;         ;
; Decoder.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v              ;         ;
; compare.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/compare.v              ;         ;
; LDI_select.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/LDI_select.v           ;         ;
; scan_led_hex_disp.v              ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v    ;         ;
; clktick.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/clktick.v              ;         ;
; bin2bcd.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/bin2bcd.v              ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                    ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                    ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                          ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                      ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.tdf                                                                    ;         ;
; busmux.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf                                                                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                         ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                         ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altshift.inc                                                                        ;         ;
; db/mux_msc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_msc.tdf         ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ff.tdf                                                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                        ;         ;
; db/altsyncram_fti1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/altsyncram_fti1.tdf ;         ;
; testcontrol.mif                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/testcontrol.mif        ;         ;
; db/mux_isc.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_isc.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                        ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                             ;         ;
; db/cntr_7nh.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/cntr_7nh.tdf        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                     ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/addcore.inc                                                                         ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/look_add.inc                                                                        ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                             ;         ;
; db/add_sub_8gd.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/add_sub_8gd.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 367                 ;
;                                             ;                     ;
; Total combinational functions               ; 351                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 160                 ;
;     -- 3 input functions                    ; 101                 ;
;     -- <=2 input functions                  ; 90                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 279                 ;
;     -- arithmetic mode                      ; 72                  ;
;                                             ;                     ;
; Total registers                             ; 95                  ;
;     -- Dedicated logic registers            ; 95                  ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 13                  ;
; Total memory bits                           ; 65536               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; clktick:inst14|tick ;
; Maximum fan-out                             ; 62                  ;
; Total fan-out                               ; 1689                ;
; Average fan-out                             ; 3.46                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
; |CPU_Design                               ; 351 (0)             ; 95 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 13   ; 0            ; |CPU_Design                                                                            ; CPU_Design        ; work         ;
;    |CPU_RAM:RAM|                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM                                                                ; CPU_RAM           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_fti1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated ; altsyncram_fti1   ; work         ;
;    |Decoder:inst10|                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|Decoder:inst10                                                             ; Decoder           ; work         ;
;    |bin2bcd:inst19|                       ; 123 (123)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|bin2bcd:inst19                                                             ; bin2bcd           ; work         ;
;    |busmux:MUX1|                          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX1                                                                ; busmux            ; work         ;
;       |lpm_mux:$00000|                    ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX1|lpm_mux:$00000                                                 ; lpm_mux           ; work         ;
;          |mux_isc:auto_generated|         ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX1|lpm_mux:$00000|mux_isc:auto_generated                          ; mux_isc           ; work         ;
;    |busmux:MUX2|                          ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX2                                                                ; busmux            ; work         ;
;       |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX2|lpm_mux:$00000                                                 ; lpm_mux           ; work         ;
;          |mux_msc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|busmux:MUX2|lpm_mux:$00000|mux_msc:auto_generated                          ; mux_msc           ; work         ;
;    |clktick:inst14|                       ; 62 (62)             ; 31 (31)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|clktick:inst14                                                             ; clktick           ; work         ;
;    |compare:inst1|                        ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|compare:inst1                                                              ; compare           ; work         ;
;    |lpm_add_sub:ALU|                      ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_add_sub:ALU                                                            ; lpm_add_sub       ; work         ;
;       |add_sub_8gd:auto_generated|        ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_add_sub:ALU|add_sub_8gd:auto_generated                                 ; add_sub_8gd       ; work         ;
;    |lpm_counter:PC|                       ; 13 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_counter:PC                                                             ; lpm_counter       ; work         ;
;       |cntr_7nh:auto_generated|           ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_counter:PC|cntr_7nh:auto_generated                                     ; cntr_7nh          ; work         ;
;    |lpm_ff:IR1|                           ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_ff:IR1                                                                 ; lpm_ff            ; work         ;
;    |lpm_shiftreg:acc|                     ; 15 (15)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|lpm_shiftreg:acc                                                           ; lpm_shiftreg      ; work         ;
;    |registerx3:inst|                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|registerx3:inst                                                            ; registerx3        ; work         ;
;    |scan_led_hex_disp:inst2|              ; 52 (52)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|scan_led_hex_disp:inst2                                                    ; scan_led_hex_disp ; work         ;
;    |statemachine:statemachine|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_Design|statemachine:statemachine                                                  ; statemachine      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; testcontrol.mif ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |CPU_Design|CPU_RAM:RAM ; CPU_RAM.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 95    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 18    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |CPU_Design|lpm_shiftreg:acc|dffs[6]     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |CPU_Design|scan_led_hex_disp:inst2|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_SHIFTREG:acc ;
+------------------------+---------------+----------------------+
; Parameter Name         ; Value         ; Type                 ;
+------------------------+---------------+----------------------+
; LPM_WIDTH              ; 16            ; Untyped              ;
; LPM_DIRECTION          ; RIGHT         ; Untyped              ;
; LPM_AVALUE             ; UNUSED        ; Untyped              ;
; LPM_SVALUE             ; UNUSED        ; Untyped              ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE       ;
+------------------------+---------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clktick:inst14 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N_BIT          ; 30    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst16 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 1                ; Untyped                  ;
; LPM_CVALUE         ; 1                ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst15 ;
+--------------------+------------------+--------------------------+
; Parameter Name     ; Value            ; Type                     ;
+--------------------+------------------+--------------------------+
; LPM_WIDTH          ; 30               ; Untyped                  ;
; LPM_CVALUE         ; 5000000          ; Untyped                  ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                  ;
; CBXI_PARAMETER     ; lpm_constant_fm4 ; Untyped                  ;
+--------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:IR1 ;
+------------------------+---------------+----------------+
; Parameter Name         ; Value         ; Type           ;
+------------------------+---------------+----------------+
; LPM_WIDTH              ; 16            ; Untyped        ;
; LPM_AVALUE             ; UNUSED        ; Untyped        ;
; LPM_SVALUE             ; UNUSED        ; Untyped        ;
; LPM_FFTYPE             ; DFF           ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped        ;
; CBXI_PARAMETER         ; NOTHING       ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE ;
+------------------------+---------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CPU_RAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 16                   ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; testcontrol.mif      ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fti1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 12    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:PC     ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 12                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone 10 LP     ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_7nh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:MUX3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 16    ; Untyped                         ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_ADD_SUB:ALU ;
+------------------------+---------------+---------------------+
; Parameter Name         ; Value         ; Type                ;
+------------------------+---------------+---------------------+
; LPM_WIDTH              ; 16            ; Untyped             ;
; LPM_REPRESENTATION     ; SIGNED        ; Untyped             ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped             ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped             ;
; LPM_PIPELINE           ; 0             ; Untyped             ;
; MAXIMIZE_SPEED         ; 5             ; Untyped             ;
; REGISTERED_AT_END      ; 0             ; Untyped             ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped             ;
; USE_CS_BUFFERS         ; 1             ; Untyped             ;
; CARRY_CHAIN            ; MANUAL        ; Untyped             ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH  ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped             ;
; USE_WYS                ; OFF           ; Untyped             ;
; STYLE                  ; FAST          ; Untyped             ;
; CBXI_PARAMETER         ; add_sub_8gd   ; Untyped             ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE      ;
+------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance ;
+----------------------------+-----------------------+
; Name                       ; Value                 ;
+----------------------------+-----------------------+
; Number of entity instances ; 1                     ;
; Entity Instance            ; LPM_SHIFTREG:acc      ;
;     -- LPM_WIDTH           ; 16                    ;
;     -- LPM_DIRECTION       ; RIGHT                 ;
+----------------------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; CPU_RAM:RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 16                                          ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 95                          ;
;     CLR               ; 18                          ;
;     ENA               ; 1                           ;
;     ENA SLD           ; 27                          ;
;     SLD               ; 16                          ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 353                         ;
;     arith             ; 72                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 17                          ;
;     normal            ; 281                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 160                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 20.00                       ;
; Average LUT depth     ; 8.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 16 15:27:50 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c CPU_Design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_ram.v
    Info (12023): Found entity 1: CPU_RAM File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cpu_design.bdf
    Info (12023): Found entity 1: CPU_Design
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: statemachine File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/statemachine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file registerx3.bdf
    Info (12023): Found entity 1: registerx3
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: Decoder File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compare.v
    Info (12023): Found entity 1: compare File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/compare.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ldi_select.v
    Info (12023): Found entity 1: LDI_select File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/LDI_select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scan_led_hex_disp.v
    Info (12023): Found entity 1: scan_led_hex_disp File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clktick.v
    Info (12023): Found entity 1: clktick File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/clktick.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_add.v
    Info (12023): Found entity 1: fifo_add File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/fifo_add.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2bcd File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/bin2bcd.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/uart_rx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extension.v
    Info (12023): Found entity 1: extension File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/extension.v Line: 1
Info (12127): Elaborating entity "CPU_Design" for the top level hierarchy
Info (12128): Elaborating entity "scan_led_hex_disp" for hierarchy "scan_led_hex_disp:inst2"
Warning (10230): Verilog HDL assignment warning at scan_led_hex_disp.v(22): truncated value with size 32 to match size of target (18) File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/scan_led_hex_disp.v Line: 22
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:inst19"
Info (12128): Elaborating entity "LPM_SHIFTREG" for hierarchy "LPM_SHIFTREG:acc"
Info (12130): Elaborated megafunction instantiation "LPM_SHIFTREG:acc"
Info (12133): Instantiated megafunction "LPM_SHIFTREG:acc" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "RIGHT"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:inst10"
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(26): object "STP" assigned a value but never read File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/Decoder.v Line: 26
Info (12128): Elaborating entity "statemachine" for hierarchy "statemachine:statemachine"
Info (12128): Elaborating entity "registerx3" for hierarchy "registerx3:inst"
Info (12128): Elaborating entity "clktick" for hierarchy "clktick:inst14"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst16"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst16"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst16" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst15"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst15"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst15" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "5000000"
    Info (12134): Parameter "LPM_WIDTH" = "30"
Info (12128): Elaborating entity "compare" for hierarchy "compare:inst1"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:MUX2"
Info (12130): Elaborated megafunction instantiation "BUSMUX:MUX2"
Info (12133): Instantiated megafunction "BUSMUX:MUX2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:MUX2|lpm_mux:$00000" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:MUX2|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:MUX2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_msc.tdf
    Info (12023): Found entity 1: mux_msc File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_msc.tdf Line: 22
Info (12128): Elaborating entity "mux_msc" for hierarchy "BUSMUX:MUX2|lpm_mux:$00000|mux_msc:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:IR1"
Info (12130): Elaborated megafunction instantiation "LPM_FF:IR1"
Info (12133): Instantiated megafunction "LPM_FF:IR1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "CPU_RAM" for hierarchy "CPU_RAM:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "CPU_RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v Line: 85
Info (12130): Elaborated megafunction instantiation "CPU_RAM:RAM|altsyncram:altsyncram_component" File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v Line: 85
Info (12133): Instantiated megafunction "CPU_RAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/CPU_RAM.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "testcontrol.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fti1.tdf
    Info (12023): Found entity 1: altsyncram_fti1 File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/altsyncram_fti1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fti1" for hierarchy "CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:MUX1"
Info (12130): Elaborated megafunction instantiation "BUSMUX:MUX1"
Info (12133): Instantiated megafunction "BUSMUX:MUX1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:MUX1|lpm_mux:$00000" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:MUX1|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:MUX1" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_isc.tdf
    Info (12023): Found entity 1: mux_isc File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/mux_isc.tdf Line: 22
Info (12128): Elaborating entity "mux_isc" for hierarchy "BUSMUX:MUX1|lpm_mux:$00000|mux_isc:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:PC"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:PC"
Info (12133): Instantiated megafunction "LPM_COUNTER:PC" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7nh.tdf
    Info (12023): Found entity 1: cntr_7nh File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/cntr_7nh.tdf Line: 25
Info (12128): Elaborating entity "cntr_7nh" for hierarchy "LPM_COUNTER:PC|cntr_7nh:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "LDI_select" for hierarchy "LDI_select:inst12"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "LPM_ADD_SUB:ALU"
Info (12130): Elaborated megafunction instantiation "LPM_ADD_SUB:ALU"
Info (12133): Instantiated megafunction "LPM_ADD_SUB:ALU" with the following parameter:
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8gd.tdf
    Info (12023): Found entity 1: add_sub_8gd File: C:/Users/huang/OneDrive - Imperial College London/Chisel_project/Project/Songyu_Huang-Chisel/MU0_final_version/db/add_sub_8gd.tdf Line: 22
Info (12128): Elaborating entity "add_sub_8gd" for hierarchy "LPM_ADD_SUB:ALU|add_sub_8gd:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 397 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 368 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Mon Aug 16 15:28:13 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:34


