# MIPS
CPU simulator based on the classic 5-stages MISC pipeline architecture implemented via Logisim
