Keyword: APB
Occurrences: 63
================================================================================

Page    2: •   Bridges (5× AHB2-APB, 2× AXI2-AHB)                • 1× high-resolution timer (2.1 ns max
Page   17: to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multi layer AXI interconnect
Page   23: To APB1-2                                                                NXT,ULPI:CK DP, DM, ID,
Page   23: (DMA2D)                                                                                                                                                                                                                                                  AHB/APB
Page   23: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                     AHB/APB
Page   23: AHB/APB                                                                                                                                                                                                                                                                    smcard
Page   23: APB1 120 MHz (max)
Page   23: VREF                                                                                                                          AHB/APB
Page   23: APB4 100 MHz (max)
Page   23: APB4
Page   23: APB4
Page   24: To APB1-2                                                                NXT,ULPI:CK DP, DM, ID,
Page   24: (DMA2D)                                                                                                                                                                                                                                                  AHB/APB
Page   24: SDMMC_D[7:0],SDMMC_D[7:3,1]Dir                                                                                                                                    AHB/APB
Page   24: AHB/APB                                                                                                                                                                                                                                                                    smcard
Page   24: APB2 120 MHz (max)
Page   24: APB1 120 MHz (max)
Page   24: VREF                                                                                                                          AHB/APB
Page   24: APB4 100 MHz (max)
Page   24: APB4
Page   24: APB4
Page   33: APB3
Page   33: AXI  APB                                                 BDMA
Page   33: AHB4                          APB4
Page   45: •   Internal clock source: LSE, LSI, HSI or APB clock
Page  110: divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.
Page  118: APB3          WWDG1              0.5           0.4            0.3       µA/MHz
Page  118: APB3 bridge          0.5           0.2            0.1
Page  119: APB1       SPI2 registers         1.8           1.5              1.2         µA/MHz
Page  120: APB1
Page  120: Bridge APB1           0.1           0.1            0.1
Page  121: APB2           TIM17              2.2            2               1.9         µA/MHz
Page  121: Bridge APB2           0.1           0.1              0.1
Page  122: APB4        LPTIM3 kernel            2             2.1            1.5       µA/MHz
Page  122: Bridge APB4            0.1            0.1            0.1
Page  190: AHB/APBx prescaler=1
Page  190: AHB/APBx
Page  190: 3. The maximum timer frequency on APB1 or APB2 is up to 240 MHz, by setting the TIMPRE bit in the
Page  190: RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x
Page  197: 2. APB clock frequency must be at least twice SAI clock frequency.
Page  198: The MDIO controller is mapped on APB2 domain. The frequency of the APB bus should at
Page  213: fPCLK                APB clock frequency                                                                                       MHz
Page  213: 6. Maximum APB clock frequency when at least one peripheral is enabled.
Page  217: divided by 2 and the APB clock frequency is AHB clock frequency divided by 2.
Page  225: APB3 bridge           0.3            0.2         0.1         0.1
Page  225: APB3                                                                               µA/MHz
Page  225: Total APB3            87             41          38          34
Page  226: APB1            SPI3 registers        1.8            1.6        1.6        1.3   µA/MHz
Page  227: APB1
Page  227: APB1 bridge           0.1            0.1         0.1         0.1     µA/MHz
Page  227: Total APB1            142            108         102         88
Page  227: APB2
Page  228: APB2             SAI3 kernel          1.1            1.2        1.1        0.9
Page  228: APB2 bridge          0.2            0.1        0.1        0.2
Page  228: Total APB2           150            81         74         68
Page  228: APB4
Page  228: APB4 bridge          0.1            0.1        0.1        0.1
Page  228: Total APB4           28             24.4       22.4      18.9
Page  301: AHB/APBx prescaler=1
Page  301: AHB/APBx
Page  301: 3. The maximum timer frequency on APB1 or APB2 is up to 240 MHz, by setting the TIMPRE bit in the
Page  301: RCC_CFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x
Page  310: 2. APB clock frequency must be at least twice SAI clock frequency.
