// Seed: 1600474036
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = id_5;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri id_4
    , id_19,
    input tri1 id_5,
    output tri id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    input tri id_11,
    input tri id_12,
    output supply0 id_13,
    input uwire id_14,
    output wand id_15,
    input supply0 id_16,
    output supply0 id_17
);
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_20
  );
  wire id_21;
endmodule
