MIPS 4.LB000
"SyncdRW Rfe SyncdRW Rfe SyncdRW Rfe SyncdRW Rfe"
Cycle=Rfe SyncdRW Rfe SyncdRW Rfe SyncdRW Rfe SyncdRW
Relax=ACSyncdRW
Safe=
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:a=W,3:a=F,3:x=W
Com=Rf Rf Rf Rf
Orig=SyncdRW Rfe SyncdRW Rfe SyncdRW Rfe SyncdRW Rfe
{
0:r2=x; 0:r4=y; 
1:r2=y; 1:r4=z; 
2:r2=z; 2:r4=a; 
3:r2=a; 3:r4=x; 
}
 P0           | P1           | P2           | P3           ;
 lb  r1,0(r2) | lb  r1,0(r2) | lb  r1,0(r2) | lb  r1,0(r2) ;
 sync         | sync         | sync         | sync         ;
 li r3,1      | li r3,1      | li r3,1      | li r3,1      ;
 sb  r3,0(r4) | sb  r3,0(r4) | sb  r3,0(r4) | sb  r3,0(r4) ;
exists
(0:r1=1 /\ 1:r1=1 /\ 2:r1=1 /\ 3:r1=1)
