<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/1999/REC-html401-19991224/strict.dtd">
<html>
<head>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<title>Exported from Notepad++</title>
<style type="text/css">
span {
	font-family: 'Courier New';
	font-size: 10pt;
	color: #000000;
}
.sc0 {
}
.sc1 {
	color: #008000;
}
.sc2 {
	color: #FF8000;
}
.sc4 {
	font-weight: bold;
	color: #000080;
}
.sc5 {
}
.sc6 {
	font-weight: bold;
	color: #0000FF;
}
.sc8 {
	font-weight: bold;
	color: #8080FF;
}
.sc9 {
	color: #0080FF;
}
.sc10 {
	font-weight: bold;
	color: #000080;
}
.sc14 {
	font-weight: bold;
	color: #804000;
}
</style>
</head>
<body>
<div style="float: left; white-space: pre; line-height: 1; background: #FFFFFF; "><span class="sc1">;****************************************************************************</span><span class="sc0">
</span><span class="sc1">;*                                                                           *</span><span class="sc0">
</span><span class="sc1">;* THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY     *</span><span class="sc0">
</span><span class="sc1">;* KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE       *</span><span class="sc0">
</span><span class="sc1">;* IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR     *</span><span class="sc0">
</span><span class="sc1">;* PURPOSE.                                                                  *</span><span class="sc0">
</span><span class="sc1">;*                                                                           *</span><span class="sc0">
</span><span class="sc1">;*    Copyright (C) 1997  Intel Corporation.  All Rights Reserved.           *</span><span class="sc0">
</span><span class="sc1">;*                                                                           *</span><span class="sc0">
</span><span class="sc1">;****************************************************************************</span><span class="sc0">

</span><span class="sc5">MMWORD</span><span class="sc0">  </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc10">DWORD</span><span class="sc4">&gt;</span><span class="sc0">
</span><span class="sc5">opc_Rdpmc</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">033H</span><span class="sc0">
</span><span class="sc5">opc_Emms</span><span class="sc0">      </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">077H</span><span class="sc0">
</span><span class="sc5">opc_Movd_ld</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">06EH</span><span class="sc0">
</span><span class="sc5">opc_Movd_st</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">07EH</span><span class="sc0">
</span><span class="sc5">opc_Movq_ld</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">06FH</span><span class="sc0">
</span><span class="sc5">opc_Movq_st</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">07FH</span><span class="sc0">
</span><span class="sc5">opc_Packssdw</span><span class="sc0">  </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">06BH</span><span class="sc0">
</span><span class="sc5">opc_Packsswb</span><span class="sc0">  </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">063H</span><span class="sc0">
</span><span class="sc5">opc_Packuswb</span><span class="sc0">  </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">067H</span><span class="sc0">
</span><span class="sc5">opc_Paddb</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0FCH</span><span class="sc0">
</span><span class="sc5">opc_Paddd</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0FEH</span><span class="sc0">
</span><span class="sc5">opc_Paddsb</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0ECH</span><span class="sc0">
</span><span class="sc5">opc_Paddsw</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0EDH</span><span class="sc0">
</span><span class="sc5">opc_Paddusb</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0DCH</span><span class="sc0">
</span><span class="sc5">opc_Paddusw</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0DDH</span><span class="sc0">
</span><span class="sc5">opc_Paddw</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0FDH</span><span class="sc0">
</span><span class="sc5">opc_Pand</span><span class="sc0">      </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0DBH</span><span class="sc0">
</span><span class="sc5">opc_Pandn</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0DFH</span><span class="sc0">
</span><span class="sc5">opc_Pcmpeqb</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">074H</span><span class="sc0">
</span><span class="sc5">opc_Pcmpeqd</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">076H</span><span class="sc0">
</span><span class="sc5">opc_Pcmpeqw</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">075H</span><span class="sc0">
</span><span class="sc5">opc_Pcmpgtb</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">064H</span><span class="sc0">
</span><span class="sc5">opc_Pcmpgtd</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">066H</span><span class="sc0">
</span><span class="sc5">opc_Pcmpgtw</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">065H</span><span class="sc0">
</span><span class="sc5">opc_Pmaddwd</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F5H</span><span class="sc0">
</span><span class="sc5">opc_Pmulhw</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0E5H</span><span class="sc0">
</span><span class="sc5">opc_Pmullw</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D5H</span><span class="sc0">
</span><span class="sc5">opc_Por</span><span class="sc0">       </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0EBH</span><span class="sc0">
</span><span class="sc5">opc_PSHimd</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">072H</span><span class="sc0">
</span><span class="sc5">opc_PSHimq</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">073H</span><span class="sc0">
</span><span class="sc5">opc_PSHimw</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">071H</span><span class="sc0">
</span><span class="sc5">opc_Pslld</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F2H</span><span class="sc0">
</span><span class="sc5">opc_Psllq</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F3H</span><span class="sc0">
</span><span class="sc5">opc_Psllw</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F1H</span><span class="sc0">
</span><span class="sc5">opc_Psrad</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0E2H</span><span class="sc0">
</span><span class="sc5">opc_Psraw</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0E1H</span><span class="sc0">
</span><span class="sc5">opc_Psrld</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D2H</span><span class="sc0">
</span><span class="sc5">opc_Psrlq</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D3H</span><span class="sc0">
</span><span class="sc5">opc_Psrlw</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D1H</span><span class="sc0">
</span><span class="sc5">opc_Psubb</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F8H</span><span class="sc0">
</span><span class="sc5">opc_Psubd</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0FAH</span><span class="sc0">
</span><span class="sc5">opc_Psubsb</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0E8H</span><span class="sc0">
</span><span class="sc5">opc_Psubsw</span><span class="sc0">    </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0E9H</span><span class="sc0">
</span><span class="sc5">opc_Psubusb</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D8H</span><span class="sc0">
</span><span class="sc5">opc_Psubusw</span><span class="sc0">   </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0D9H</span><span class="sc0">
</span><span class="sc5">opc_Psubw</span><span class="sc0">     </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0F9H</span><span class="sc0">
</span><span class="sc5">opc_Punpcklbw</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">060H</span><span class="sc0">
</span><span class="sc5">opc_Punpckldq</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">062H</span><span class="sc0">
</span><span class="sc5">opc_Punpcklwd</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">061H</span><span class="sc0">
</span><span class="sc5">opc_Punpckhbw</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">068H</span><span class="sc0">
</span><span class="sc5">opc_Punpckhdq</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">06AH</span><span class="sc0">
</span><span class="sc5">opc_Punpckhwd</span><span class="sc0"> </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">069H</span><span class="sc0">
</span><span class="sc5">opc_Pxor</span><span class="sc0">      </span><span class="sc4">=</span><span class="sc0"> </span><span class="sc2">0EFH</span><span class="sc0">

</span><span class="sc2">.486P</span><span class="sc0">


</span><span class="sc1">; ALIAS R# to MM# registers</span><span class="sc0">

</span><span class="sc5">DefineMMxRegs</span><span class="sc0"> </span><span class="sc9">Macro</span><span class="sc0">
</span><span class="sc9">IFDEF</span><span class="sc0"> </span><span class="sc5">APP_16BIT</span><span class="sc0">
        </span><span class="sc8">MM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">AX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">CX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">AX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">CX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">Mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">AX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">CX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">AX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">CX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">BP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">SI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">DI</span><span class="sc4">&gt;</span><span class="sc0">

</span><span class="sc9">ELSE</span><span class="sc0">
        </span><span class="sc8">MM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EAX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ECX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EAX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ECX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">Mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EAX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ECX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDI</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EAX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ECX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBX</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EBP</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">ESI</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">EDI</span><span class="sc4">&gt;</span><span class="sc0">
</span><span class="sc9">ENDIF</span><span class="sc0">
</span><span class="sc9">EndM</span><span class="sc0">

</span><span class="sc1">; ALIAS R# to MM# registers</span><span class="sc0">
</span><span class="sc5">DefineMMxNUM</span><span class="sc0"> </span><span class="sc9">Macro</span><span class="sc0">
        </span><span class="sc8">MM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">Mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc2">0</span><span class="sc4">&gt;</span><span class="sc0">
</span><span class="sc9">EndM</span><span class="sc0">



</span><span class="sc5">UnDefineMMxRegs</span><span class="sc0"> </span><span class="sc9">Macro</span><span class="sc0">
        </span><span class="sc8">MM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM1</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM2</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM3</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM4</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM5</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM6</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">MM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">MM7</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm1</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm2</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm3</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm4</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm5</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm6</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mm7</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">Mm0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm1</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm2</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm3</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm4</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm5</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm6</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">Mm7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">Mm7</span><span class="sc4">&gt;</span><span class="sc0">

        </span><span class="sc8">mM0</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM0</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM1</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM1</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM2</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM2</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM3</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM3</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM4</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM4</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM5</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM5</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM6</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM6</span><span class="sc4">&gt;</span><span class="sc0">
        </span><span class="sc8">mM7</span><span class="sc0">     </span><span class="sc9">TEXTEQU</span><span class="sc0"> </span><span class="sc4">&lt;</span><span class="sc8">mM7</span><span class="sc4">&gt;</span><span class="sc0">
</span><span class="sc9">EndM</span><span class="sc0">


</span><span class="sc6">rdpmc</span><span class="sc0">     </span><span class="sc9">macro</span><span class="sc0">
        </span><span class="sc9">db</span><span class="sc0">      </span><span class="sc2">0fh</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">opc_Rdpmc</span><span class="sc0">
</span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc6">emms</span><span class="sc0">     </span><span class="sc9">macro</span><span class="sc0">
        </span><span class="sc9">db</span><span class="sc0">      </span><span class="sc2">0fh</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">opc_Emms</span><span class="sc0">
</span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">movd1</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">       </span><span class="sc1">; MMX-&gt;EXX</span><span class="sc0">
       </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxNUM</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movd_st</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">movd2</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">        </span><span class="sc1">;  MEM || EXX || MMX -&gt; MMX</span><span class="sc0">
       </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxNUM</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movd_ld</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">movd3</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">        </span><span class="sc1">; MMX -&gt; MEM</span><span class="sc0">
       </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxNUM</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movd_st</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">movdt</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movd_ld</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc5">movdf</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movd_st</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">movq1</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movq_ld</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">movq2</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Movq_st</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc14">packssdw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Packssdw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">packsswb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Packsswb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">packuswb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Packuswb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddsb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddsb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddsw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddsw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddusb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddusb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddusw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddusw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">paddw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Paddw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pand</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pand</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pandn</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pandn</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpeqb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpeqb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpeqd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpeqd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpeqw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpeqw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpgtb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpgtb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpgtd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpgtd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pcmpgtw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pcmpgtw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pmaddwd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pmaddwd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pmulhw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pmulhw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pmullw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pmullw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">por</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Por</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">pslld1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">   </span><span class="sc1">;; constant</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">btr</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">pslld2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pslld</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">


</span><span class="sc5">psllw1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">btr</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psllw2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psllw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">


</span><span class="sc5">psrad1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">  </span><span class="sc1">;;immediate</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">bt</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">
</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrad2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psrad</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psraw1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">bt</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psraw2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psraw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrld1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc8">MM2</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrld2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psrld</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">psrlq1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc8">MM2</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrlq2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psrlq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">psllq1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">btr</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">
</span><span class="sc5">psllq2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psllq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrlw1</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc4">,</span><span class="sc8">MM2</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">src</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_PSHimw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">


</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc5">psrlw2</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psrlw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc1">;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;</span><span class="sc0">

</span><span class="sc14">psubsb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubsb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubsw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubsw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubusb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubusb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubusw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubusw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubb</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubb</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpcklbw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpcklbw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpckhdq</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpckhdq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpcklwd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpcklwd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpckhbw</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpckhbw</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpckldq</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpckldq</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">punpckhwd</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Punpckhwd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">pxor</span><span class="sc0">    </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Pxor</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc9">endm</span><span class="sc0">

</span><span class="sc14">psubd</span><span class="sc0">   </span><span class="sc9">macro</span><span class="sc0">   </span><span class="sc5">dst</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">src</span><span class="sc4">:</span><span class="sc10">req</span><span class="sc0">
        </span><span class="sc9">local</span><span class="sc0">   </span><span class="sc5">x</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">DefineMMxRegs</span><span class="sc0">
</span><span class="sc5">x</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc6">cmpxchg</span><span class="sc0">   </span><span class="sc5">src</span><span class="sc4">,</span><span class="sc0"> </span><span class="sc5">dst</span><span class="sc0">
</span><span class="sc5">y</span><span class="sc4">:</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">x</span><span class="sc4">+</span><span class="sc2">1</span><span class="sc0">
        </span><span class="sc10">byte</span><span class="sc0">    </span><span class="sc5">opc_Psubd</span><span class="sc0">
        </span><span class="sc9">org</span><span class="sc0">     </span><span class="sc5">y</span><span class="sc0">
                </span><span class="sc5">UnDefineMMxRegs</span><span class="sc0">
        </span><span class="sc5">endm</span></div></body>
</html>
