<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>Macro_MAC_Acc4_top</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.520</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2742</Best-caseLatency>
            <Average-caseLatency>2742</Average-caseLatency>
            <Worst-caseLatency>2742</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.710 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.710 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.710 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>2732</DataflowPipelineThroughput>
            <Interval-min>2732</Interval-min>
            <Interval-max>2732</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/awq_macro.cpp:316</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>384</DSP>
            <FF>110405</FF>
            <LUT>96553</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>out_r</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_ap_vld</name>
            <Object>out_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>xi</name>
            <Object>xi</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mro0</name>
            <Object>mro0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mro1</name>
            <Object>mro1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mro2</name>
            <Object>mro2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mro3</name>
            <Object>mro3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>row</name>
            <Object>row</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>Macro_MAC_Acc4_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>Macro_MAC_Acc4_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>228</ID>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_324_2_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_324_2_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_xi_to_stream_fu_1054</InstName>
                            <ModuleName>read_xi_to_stream</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1054</ID>
                            <BindInstances>icmp_ln116_fu_416_p2 add_ln116_fu_422_p2 icmp_ln122_fu_440_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1123</ID>
                            <BindInstances>icmp_ln146_fu_256_p2 add_ln146_fu_262_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1143</ID>
                            <BindInstances>icmp_ln146_fu_256_p2 add_ln146_fu_262_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1163</ID>
                            <BindInstances>icmp_ln146_fu_256_p2 add_ln146_fu_262_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1183</ID>
                            <BindInstances>icmp_ln146_fu_256_p2 add_ln146_fu_262_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1203</ID>
                            <BindInstances>icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1227</ID>
                            <BindInstances>icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1251</ID>
                            <BindInstances>icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275</InstName>
                            <ModuleName>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1275</ID>
                            <BindInstances>icmp_ln154_fu_160_p2 add_ln154_fu_166_p2 icmp_ln160_fu_184_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_mac_fu_1299</InstName>
                            <ModuleName>compute_mac</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1299</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_360</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_400</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>400</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_440</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_480</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>480</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_520</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>520</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_560</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>560</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_600</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>600</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_640</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>640</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_mac_fu_1359</InstName>
                            <ModuleName>compute_mac</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1359</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_360</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_400</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>400</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_440</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_480</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>480</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_520</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>520</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_560</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>560</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_600</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>600</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_640</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>640</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_mac_fu_1419</InstName>
                            <ModuleName>compute_mac</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1419</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_360</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_400</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>400</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_440</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_480</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>480</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_520</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>520</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_560</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>560</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_600</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>600</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_640</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>640</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_mac_fu_1479</InstName>
                            <ModuleName>compute_mac</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1479</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_360</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>360</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_400</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>400</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_440</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>440</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_480</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>480</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_520</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>520</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_560</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>560</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_600</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>600</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_mac_sub_fu_640</InstName>
                                    <ModuleName>compute_mac_sub</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>640</ID>
                                    <BindInstances>icmp_ln194_fu_350_p2 m_2_fu_356_p2 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 fmul_32ns_32ns_32_5_max_dsp_1_U160 fmul_32ns_32ns_32_5_max_dsp_1_U161 fmul_32ns_32ns_32_5_max_dsp_1_U162 fmul_32ns_32ns_32_5_max_dsp_1_U163 w_ubias_fu_431_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_1_fu_440_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_2_fu_449_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U162 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_3_fu_458_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U163 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_4_fu_467_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_5_fu_476_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159 w_ubias_6_fu_485_p2 sitofp_32s_32_6_no_dsp_1_U164 fmul_32ns_32ns_32_5_max_dsp_1_U160 fadd_32ns_32ns_32_6_no_dsp_1_U158 w_ubias_7_fu_494_p2 sitofp_32s_32_6_no_dsp_1_U165 fmul_32ns_32ns_32_5_max_dsp_1_U161 fadd_32ns_32ns_32_6_no_dsp_1_U159</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln235_fu_984_p2 add_ln235_fu_990_p2 sparsemux_17_3_32_1_1_U195 sparsemux_17_3_32_1_1_U196 fadd_32ns_32ns_32_6_no_dsp_1_U187 sparsemux_17_3_32_1_1_U197 sparsemux_17_3_32_1_1_U198 fadd_32ns_32ns_32_6_no_dsp_1_U188 sparsemux_17_3_32_1_1_U199 sparsemux_17_3_32_1_1_U200 fadd_32ns_32ns_32_6_no_dsp_1_U189 sparsemux_17_3_32_1_1_U201 sparsemux_17_3_32_1_1_U202 fadd_32ns_32ns_32_6_no_dsp_1_U190 fadd_32ns_32ns_32_6_no_dsp_1_U191 fadd_32ns_32ns_32_6_no_dsp_1_U192 fadd_32ns_32ns_32_6_no_dsp_1_U193 sparsemux_17_3_32_1_1_U203 fadd_32ns_32ns_32_6_no_dsp_1_U194</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln324_fu_1843_p2 add_ln324_fu_1848_p2 xi0_s_M_elems_V_0_fifo_U xi0_s_M_elems_V_1_fifo_U xi0_s_M_elems_V_2_fifo_U xi0_s_M_elems_V_3_fifo_U xi0_s_M_elems_V_4_fifo_U xi0_s_M_elems_V_5_fifo_U xi0_s_M_elems_V_6_fifo_U xi0_s_M_elems_V_7_fifo_U xi1_s_M_elems_V_0_fifo_U xi1_s_M_elems_V_1_fifo_U xi1_s_M_elems_V_2_fifo_U xi1_s_M_elems_V_3_fifo_U xi1_s_M_elems_V_4_fifo_U xi1_s_M_elems_V_5_fifo_U xi1_s_M_elems_V_6_fifo_U xi1_s_M_elems_V_7_fifo_U xi2_s_M_elems_V_0_fifo_U xi2_s_M_elems_V_1_fifo_U xi2_s_M_elems_V_2_fifo_U xi2_s_M_elems_V_3_fifo_U xi2_s_M_elems_V_4_fifo_U xi2_s_M_elems_V_5_fifo_U xi2_s_M_elems_V_6_fifo_U xi2_s_M_elems_V_7_fifo_U xi3_s_M_elems_V_0_fifo_U xi3_s_M_elems_V_1_fifo_U xi3_s_M_elems_V_2_fifo_U xi3_s_M_elems_V_3_fifo_U xi3_s_M_elems_V_4_fifo_U xi3_s_M_elems_V_5_fifo_U xi3_s_M_elems_V_6_fifo_U xi3_s_M_elems_V_7_fifo_U mro0_s_M_elems_V_0_fifo_U mro0_s_M_elems_V_1_fifo_U mro0_s_M_elems_V_2_fifo_U mro0_s_M_elems_V_3_fifo_U mro0_s_M_elems_V_4_fifo_U mro0_s_M_elems_V_5_fifo_U mro0_s_M_elems_V_6_fifo_U mro0_s_M_elems_V_7_fifo_U mro1_s_M_elems_V_0_fifo_U mro1_s_M_elems_V_1_fifo_U mro1_s_M_elems_V_2_fifo_U mro1_s_M_elems_V_3_fifo_U mro1_s_M_elems_V_4_fifo_U mro1_s_M_elems_V_5_fifo_U mro1_s_M_elems_V_6_fifo_U mro1_s_M_elems_V_7_fifo_U mro2_s_M_elems_V_0_fifo_U mro2_s_M_elems_V_1_fifo_U mro2_s_M_elems_V_2_fifo_U mro2_s_M_elems_V_3_fifo_U mro2_s_M_elems_V_4_fifo_U mro2_s_M_elems_V_5_fifo_U mro2_s_M_elems_V_6_fifo_U mro2_s_M_elems_V_7_fifo_U mro3_s_M_elems_V_0_fifo_U mro3_s_M_elems_V_1_fifo_U mro3_s_M_elems_V_2_fifo_U mro3_s_M_elems_V_3_fifo_U mro3_s_M_elems_V_4_fifo_U mro3_s_M_elems_V_5_fifo_U mro3_s_M_elems_V_6_fifo_U mro3_s_M_elems_V_7_fifo_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Loop_VITIS_LOOP_337_3_proc_U0</InstName>
                    <ModuleName>Loop_VITIS_LOOP_337_3_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>452</ID>
                    <BindInstances>select_ln337_fu_413_p3 ch_fu_421_p3 icmp_ln351_fu_433_p2 add_ln337_1_fu_439_p2 select_ln351_12_fu_445_p3 select_ln351_13_fu_454_p3 select_ln351_14_fu_463_p3 select_ln351_15_fu_472_p3 select_ln351_8_fu_481_p3 select_ln351_9_fu_490_p3 select_ln351_10_fu_499_p3 select_ln351_11_fu_508_p3 select_ln351_4_fu_517_p3 select_ln351_5_fu_526_p3 select_ln351_6_fu_535_p3 select_ln351_7_fu_544_p3 select_ln351_fu_553_p3 select_ln351_1_fu_562_p3 select_ln351_2_fu_571_p3 select_ln351_3_fu_580_p3 group_fu_618_p2 icmp_ln338_fu_624_p2 add_ln337_fu_630_p2 icmp_ln337_fu_636_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>xi_c_U mro0_c_U mro1_c_U mro2_c_U mro3_c_U row_c_U pout_local0_U pout_local0_1_U pout_local0_2_U pout_local0_3_U pout_local0_4_U pout_local0_5_U pout_local0_6_U pout_local0_7_U pout_local1_U pout_local1_1_U pout_local1_2_U pout_local1_3_U pout_local1_4_U pout_local1_5_U pout_local1_6_U pout_local1_7_U pout_local2_U pout_local2_1_U pout_local2_2_U pout_local2_3_U pout_local2_4_U pout_local2_5_U pout_local2_6_U pout_local2_7_U pout_local3_U pout_local3_1_U pout_local3_2_U pout_local3_3_U pout_local3_4_U pout_local3_5_U pout_local3_6_U pout_local3_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_xi_to_stream</Name>
            <Loops>
                <VITIS_LOOP_116_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_116_1>
                        <Name>VITIS_LOOP_116_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_116_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:116</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_116_1>
                            <Name>VITIS_LOOP_116_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:121</SourceLocation>
                        </VITIS_LOOP_116_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>138</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>365</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln116_fu_416_p2" SOURCE="src/awq_macro.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_422_p2" SOURCE="src/awq_macro.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_440_p2" SOURCE="src/awq_macro.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_1>
                            <Name>VITIS_LOOP_146_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_256_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_262_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2</Name>
            <Loops>
                <VITIS_LOOP_154_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_2>
                        <Name>VITIS_LOOP_154_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_2>
                            <Name>VITIS_LOOP_154_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:159</SourceLocation>
                        </VITIS_LOOP_154_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_160_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_166_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_184_p2" SOURCE="src/awq_macro.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_1>
                            <Name>VITIS_LOOP_146_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_256_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_262_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22</Name>
            <Loops>
                <VITIS_LOOP_154_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_2>
                        <Name>VITIS_LOOP_154_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_2>
                            <Name>VITIS_LOOP_154_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:159</SourceLocation>
                        </VITIS_LOOP_154_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_160_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_166_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_184_p2" SOURCE="src/awq_macro.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_1>
                            <Name>VITIS_LOOP_146_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_256_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_262_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24</Name>
            <Loops>
                <VITIS_LOOP_154_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_2>
                        <Name>VITIS_LOOP_154_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_2>
                            <Name>VITIS_LOOP_154_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:159</SourceLocation>
                        </VITIS_LOOP_154_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_160_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_166_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_184_p2" SOURCE="src/awq_macro.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15</Name>
            <Loops>
                <VITIS_LOOP_146_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.527</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_146_1>
                        <Name>VITIS_LOOP_146_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_146_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_146_1>
                            <Name>VITIS_LOOP_146_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:146</SourceLocation>
                        </VITIS_LOOP_146_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>261</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_256_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_146_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_262_p2" SOURCE="src/awq_macro.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26</Name>
            <Loops>
                <VITIS_LOOP_154_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.825</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_2>
                        <Name>VITIS_LOOP_154_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_154_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:154</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_154_2>
                            <Name>VITIS_LOOP_154_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:159</SourceLocation>
                        </VITIS_LOOP_154_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln154_fu_160_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln154_fu_166_p2" SOURCE="src/awq_macro.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_154_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_184_p2" SOURCE="src/awq_macro.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_mac_sub</Name>
            <Loops>
                <lp_cmp_sub_h/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>59</Best-caseLatency>
                    <Average-caseLatency>59</Average-caseLatency>
                    <Worst-caseLatency>59</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.295 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.295 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.295 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>45</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp_cmp_sub_h>
                        <Name>lp_cmp_sub_h</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>57</Latency>
                        <AbsoluteTimeLatency>0.285 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>23</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp_cmp_sub_h>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:194</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp_cmp_sub_h>
                            <Name>lp_cmp_sub_h</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>src/awq_macro.cpp:194</SourceLocation>
                        </lp_cmp_sub_h>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2374</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2196</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln194_fu_350_p2" SOURCE="src/awq_macro.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="add" PRAGMA="" RTLNAME="m_2_fu_356_p2" SOURCE="src/awq_macro.cpp:194" STORAGESUBTYPE="" URAM="0" VARIABLE="m_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U160" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U161" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U162" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U163" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U160" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U161" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U162" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U163" SOURCE="src/awq_macro.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_fu_431_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U164" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U160" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U158" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_1_fu_440_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U165" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U161" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U159" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_2_fu_449_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U164" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U162" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U158" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_3_fu_458_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U165" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U163" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U159" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_4_fu_467_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U164" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U160" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U158" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_5_fu_476_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U165" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U161" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U159" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_6_fu_485_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U164" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U160" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U158" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_sub_h" OPTYPE="sub" PRAGMA="" RTLNAME="w_ubias_7_fu_494_p2" SOURCE="src/awq_macro.cpp:215" STORAGESUBTYPE="" URAM="0" VARIABLE="w_ubias_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sitofp" DSP="0" ID="" IMPL="auto" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32s_32_6_no_dsp_1_U165" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="conv_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="4" LOOP="lp_cmp_sub_h" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_5_max_dsp_1_U161" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_sub_h" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U159" SOURCE="src/awq_macro.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_mac</Name>
            <Loops>
                <lp_cmp_mac_cplocal/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>93</Best-caseLatency>
                    <Average-caseLatency>93</Average-caseLatency>
                    <Worst-caseLatency>93</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.465 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.465 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.465 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>93</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp_cmp_mac_cplocal>
                        <Name>lp_cmp_mac_cplocal</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.155 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp_cmp_mac_cplocal>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:235</SourceLocation>
                    <SummaryOfLoopViolations>
                        <lp_cmp_mac_cplocal>
                            <Name>lp_cmp_mac_cplocal</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:235</SourceLocation>
                        </lp_cmp_mac_cplocal>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>96</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>23884</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>21430</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln235_fu_984_p2" SOURCE="src/awq_macro.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="add" PRAGMA="" RTLNAME="add_ln235_fu_990_p2" SOURCE="src/awq_macro.cpp:235" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U195" SOURCE="src/awq_macro.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U196" SOURCE="src/awq_macro.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U187" SOURCE="src/awq_macro.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U197" SOURCE="src/awq_macro.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U198" SOURCE="src/awq_macro.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U188" SOURCE="src/awq_macro.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U199" SOURCE="src/awq_macro.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U200" SOURCE="src/awq_macro.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U189" SOURCE="src/awq_macro.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U201" SOURCE="src/awq_macro.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U202" SOURCE="src/awq_macro.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U190" SOURCE="src/awq_macro.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U191" SOURCE="src/awq_macro.cpp:256" STORAGESUBTYPE="" URAM="0" VARIABLE="add4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U192" SOURCE="src/awq_macro.cpp:257" STORAGESUBTYPE="" URAM="0" VARIABLE="add5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U193" SOURCE="src/awq_macro.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="final_sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="lp_cmp_mac_cplocal" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_17_3_32_1_1_U203" SOURCE="src/awq_macro.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="5" LOOP="lp_cmp_mac_cplocal" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_6_no_dsp_1_U194" SOURCE="src/awq_macro.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_324_2_proc</Name>
            <Loops>
                <VITIS_LOOP_324_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2731</Best-caseLatency>
                    <Average-caseLatency>2731</Average-caseLatency>
                    <Worst-caseLatency>2731</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.655 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.655 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.655 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2731</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_324_2>
                        <Name>VITIS_LOOP_324_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>14</TripCount>
                        <Latency>2730</Latency>
                        <AbsoluteTimeLatency>13.650 us</AbsoluteTimeLatency>
                        <IterationLatency>195</IterationLatency>
                        <PipelineDepth>195</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_read_xi_to_stream_fu_1054</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_1_fu_1123</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_11_fu_1143</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_13_fu_1163</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_146_15_fu_1183</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_2_fu_1203</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_22_fu_1227</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_24_fu_1251</Instance>
                            <Instance>grp_Loop_VITIS_LOOP_324_2_proc_Pipeline_VITIS_LOOP_154_26_fu_1275</Instance>
                            <Instance>grp_compute_mac_fu_1299</Instance>
                            <Instance>grp_compute_mac_fu_1359</Instance>
                            <Instance>grp_compute_mac_fu_1419</Instance>
                            <Instance>grp_compute_mac_fu_1479</Instance>
                        </InstanceList>
                    </VITIS_LOOP_324_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:135</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_324_2>
                            <Name>VITIS_LOOP_324_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:324</SourceLocation>
                        </VITIS_LOOP_324_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>106497</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>45</UTIL_FF>
                    <LUT>93138</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>79</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_324_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln324_fu_1843_p2" SOURCE="src/awq_macro.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln324" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_324_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_1848_p2" SOURCE="src/awq_macro.cpp:324" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln324" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi0_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi0_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi1_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi1_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi2_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi2_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi3_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="xi3_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro0_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro1_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro2_s_M_elems_V_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_0_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_1_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_2_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_3_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_4_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_5_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_6_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_s_M_elems_V_7_fifo_U" SOURCE="" STORAGESIZE="32 2 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo" URAM="0" VARIABLE="mro3_s_M_elems_V_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Loop_VITIS_LOOP_337_3_proc</Name>
            <Loops>
                <VITIS_LOOP_337_3_VITIS_LOOP_338_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>45.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>45.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>45.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_337_3_VITIS_LOOP_338_4>
                        <Name>VITIS_LOOP_337_3_VITIS_LOOP_338_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>7</Latency>
                        <AbsoluteTimeLatency>35.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_337_3_VITIS_LOOP_338_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:338~src/awq_macro.cpp:337</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_337_3_VITIS_LOOP_338_4>
                            <Name>VITIS_LOOP_337_3_VITIS_LOOP_338_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/awq_macro.cpp:338~src/awq_macro.cpp:337</SourceLocation>
                        </VITIS_LOOP_337_3_VITIS_LOOP_338_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>142</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>780</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln337_fu_413_p3" SOURCE="src/awq_macro.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln337" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="ch_fu_421_p3" SOURCE="src/awq_macro.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="ch" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln351_fu_433_p2" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_439_p2" SOURCE="src/awq_macro.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln337_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_12_fu_445_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_13_fu_454_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_14_fu_463_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_15_fu_472_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_8_fu_481_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_9_fu_490_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_10_fu_499_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_11_fu_508_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_4_fu_517_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_5_fu_526_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_6_fu_535_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_7_fu_544_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_fu_553_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_1_fu_562_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_2_fu_571_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln351_3_fu_580_p3" SOURCE="src/awq_macro.cpp:351" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln351_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="add" PRAGMA="" RTLNAME="group_fu_618_p2" SOURCE="src/awq_macro.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="group" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln338_fu_624_p2" SOURCE="src/awq_macro.cpp:338" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln338" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_630_p2" SOURCE="src/awq_macro.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_337_3_VITIS_LOOP_338_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln337_fu_636_p2" SOURCE="src/awq_macro.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln337" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Macro_MAC_Acc4_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.520</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2742</Best-caseLatency>
                    <Average-caseLatency>2742</Average-caseLatency>
                    <Worst-caseLatency>2742</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.710 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2732</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2732</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/awq_macro.cpp:316</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>384</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>110405</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>47</UTIL_FF>
                    <LUT>96553</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>82</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="xi_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="128 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="xi_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro0_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="128 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mro0_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro1_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="128 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mro1_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro2_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="128 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mro2_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="mro3_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="128 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="mro3_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="row_c_U" SOURCE="src/awq_macro.cpp:316" STORAGESIZE="16 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="row_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_1_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_2_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_3_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_4_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_5_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_6_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local0_7_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local0_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_1_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_2_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_3_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_4_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_5_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_6_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local1_7_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_1_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_2_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_3_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_4_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_5_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_6_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local2_7_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local2_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_1_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_2_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_3_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_4_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_5_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_6_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pout_local3_7_U" SOURCE="src/awq_macro.cpp:324" STORAGESIZE="32 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pout_local3_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="out" index="0" direction="out" srcType="vector&lt;float, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="out_r" name="out_r" usage="data" direction="out"/>
                <hwRef type="port" interface="out_r_ap_vld" name="out_r_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="xi" index="1" direction="in" srcType="vector&lt;float, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="xi" name="xi" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mro0" index="2" direction="in" srcType="vector&lt;unsigned int, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="mro0" name="mro0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mro1" index="3" direction="in" srcType="vector&lt;unsigned int, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="mro1" name="mro1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mro2" index="4" direction="in" srcType="vector&lt;unsigned int, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="mro2" name="mro2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="mro3" index="5" direction="in" srcType="vector&lt;unsigned int, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="port" interface="mro3" name="mro3" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="row" index="6" direction="in" srcType="unsigned short" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="row" name="row" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="out_r" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="128">
            <portMaps>
                <portMap portMapName="out_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>out_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="xi" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="xi">DATA</portMap>
            </portMaps>
            <ports>
                <port>xi</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="xi"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mro0" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="mro0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mro0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mro0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mro1" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="mro1">DATA</portMap>
            </portMaps>
            <ports>
                <port>mro1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mro1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mro2" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="mro2">DATA</portMap>
            </portMaps>
            <ports>
                <port>mro2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mro2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mro3" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="128">
            <portMaps>
                <portMap portMapName="mro3">DATA</portMap>
            </portMaps>
            <ports>
                <port>mro3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="mro3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="row" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="row">DATA</portMap>
            </portMaps>
            <ports>
                <port>row</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="row"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="mro0">ap_none, in, 128</column>
                    <column name="mro1">ap_none, in, 128</column>
                    <column name="mro2">ap_none, in, 128</column>
                    <column name="mro3">ap_none, in, 128</column>
                    <column name="out_r">ap_vld, out, 128</column>
                    <column name="row">ap_none, in, 16</column>
                    <column name="xi">ap_none, in, 128</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out">out, vector&lt;float 4&gt;*</column>
                    <column name="xi">in, vector&lt;float 4&gt;*</column>
                    <column name="mro0">in, vector&lt;unsigned int 4&gt;*</column>
                    <column name="mro1">in, vector&lt;unsigned int 4&gt;*</column>
                    <column name="mro2">in, vector&lt;unsigned int 4&gt;*</column>
                    <column name="mro3">in, vector&lt;unsigned int 4&gt;*</column>
                    <column name="row">in, unsigned short</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="out">out_r, port</column>
                    <column name="out">out_r_ap_vld, port</column>
                    <column name="xi">xi, port</column>
                    <column name="mro0">mro0, port</column>
                    <column name="mro1">mro1, port</column>
                    <column name="mro2">mro2, port</column>
                    <column name="mro3">mro3, port</column>
                    <column name="row">row, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="src/awq_macro.cpp:97" status="valid" parentFunction="split_uint32_to_uint4_hls" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/awq_macro.cpp:117" status="valid" parentFunction="read_xi_to_stream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/awq_macro.cpp:120" status="valid" parentFunction="read_xi_to_stream" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/awq_macro.cpp:137" status="valid" parentFunction="read_mro_to_components" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/awq_macro.cpp:155" status="valid" parentFunction="read_mro_to_components" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="src/awq_macro.cpp:158" status="valid" parentFunction="read_mro_to_components" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/awq_macro.cpp:195" status="valid" parentFunction="compute_mac_sub" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:198" status="valid" parentFunction="compute_mac_sub" variable="w_uint4" isDirective="0" options="variable=w_uint4 complete"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:206" status="valid" parentFunction="compute_mac_sub" variable="scaled_xi" isDirective="0" options="variable=scaled_xi complete"/>
        <Pragma type="unroll" location="src/awq_macro.cpp:208" status="valid" parentFunction="compute_mac_sub" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/awq_macro.cpp:214" status="valid" parentFunction="compute_mac_sub" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:229" status="valid" parentFunction="compute_mac" variable="pout_temp" isDirective="0" options="variable=pout_temp dim=0 complete"/>
        <Pragma type="unroll" location="src/awq_macro.cpp:231" status="valid" parentFunction="compute_mac" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/awq_macro.cpp:236" status="valid" parentFunction="compute_mac" variable="" isDirective="0" options="II=1"/>
        <Pragma type="latency" location="src/awq_macro.cpp:237" status="valid" parentFunction="compute_mac" variable="" isDirective="0" options="max=2"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:241" status="valid" parentFunction="compute_mac" variable="stage1" isDirective="0" options="variable=stage1 complete"/>
        <Pragma type="bind_op" location="src/awq_macro.cpp:242" status="valid" parentFunction="compute_mac" variable="stage1" isDirective="0" options="variable=stage1 op=add impl=fabric"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:245" status="valid" parentFunction="compute_mac" variable="stage2" isDirective="0" options="variable=stage2 complete"/>
        <Pragma type="bind_op" location="src/awq_macro.cpp:246" status="valid" parentFunction="compute_mac" variable="stage2" isDirective="0" options="variable=stage2 op=add impl=dsp"/>
        <Pragma type="bind_op" location="src/awq_macro.cpp:249" status="valid" parentFunction="compute_mac" variable="final_sum" isDirective="0" options="variable=final_sum op=add impl=dsp"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:273" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = out"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:275" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = xi"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:277" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = mro0"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:279" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = mro1"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:281" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = mro2"/>
        <Pragma type="aggregate" location="src/awq_macro.cpp:283" status="warning" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="variable = mro3">
            <Msg msg_id="214-111" msg_severity="WARNING" msg_body="Static scalars and arrays declared inside a dataflow region will be treated like local variables"/>
        </Pragma>
        <Pragma type="array_partition" location="src/awq_macro.cpp:303" status="valid" parentFunction="macro_mac_acc4_top" variable="qzeros0" isDirective="0" options="variable=qzeros0 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:304" status="valid" parentFunction="macro_mac_acc4_top" variable="qzeros1" isDirective="0" options="variable=qzeros1 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:305" status="valid" parentFunction="macro_mac_acc4_top" variable="qzeros2" isDirective="0" options="variable=qzeros2 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:306" status="valid" parentFunction="macro_mac_acc4_top" variable="qzeros3" isDirective="0" options="variable=qzeros3 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:307" status="valid" parentFunction="macro_mac_acc4_top" variable="qscale0" isDirective="0" options="variable=qscale0 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:308" status="valid" parentFunction="macro_mac_acc4_top" variable="qscale1" isDirective="0" options="variable=qscale1 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:309" status="valid" parentFunction="macro_mac_acc4_top" variable="qscale2" isDirective="0" options="variable=qscale2 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:310" status="valid" parentFunction="macro_mac_acc4_top" variable="qscale3" isDirective="0" options="variable=qscale3 complete dim=1"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:311" status="valid" parentFunction="macro_mac_acc4_top" variable="pout_local0" isDirective="0" options="variable=pout_local0 complete"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:312" status="valid" parentFunction="macro_mac_acc4_top" variable="pout_local1" isDirective="0" options="variable=pout_local1 complete"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:313" status="valid" parentFunction="macro_mac_acc4_top" variable="pout_local2" isDirective="0" options="variable=pout_local2 complete"/>
        <Pragma type="array_partition" location="src/awq_macro.cpp:314" status="valid" parentFunction="macro_mac_acc4_top" variable="pout_local3" isDirective="0" options="variable=pout_local3 complete"/>
        <Pragma type="dataflow" location="src/awq_macro.cpp:316" status="warning" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="src/awq_macro.cpp:325" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="min=14 max=14"/>
        <Pragma type="pipeline" location="src/awq_macro.cpp:339" status="valid" parentFunction="macro_mac_acc4_top" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

