/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:02 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_DSP_INTH_1_H__
#define BCHP_RAAGA_DSP_INTH_1_H__

/***************************************************************************
 *RAAGA_DSP_INTH_1 - Raaga DSP HW Interrupts to External Hosts Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_INTH_1_HOST_STATUS        0x00d22200 /* [RO] Host Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_SET           0x00d22204 /* [WO] Host Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_CLEAR         0x00d22208 /* [WO] Host Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_STATUS   0x00d2220c /* [RO] Host Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_SET      0x00d22210 /* [WO] Host Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_1_HOST_MASK_CLEAR    0x00d22214 /* [WO] Host Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_STATUS         0x00d22218 /* [RO] PCI Interrupt Status Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_SET            0x00d2221c /* [WO] PCI Interrupt Set Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_CLEAR          0x00d22220 /* [WO] PCI Interrupt Clear Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_STATUS    0x00d22224 /* [RO] PCI Interrupt Mask Status Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_SET       0x00d22228 /* [WO] PCI Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_INTH_1_PCI_MASK_CLEAR     0x00d2222c /* [WO] PCI Interrupt Mask Clear Register */

#endif /* #ifndef BCHP_RAAGA_DSP_INTH_1_H__ */

/* End of File */
