// Seed: 1412116771
module module_0 ();
  wire id_2;
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ;
  wire id_50;
  wire id_51;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    input  wor   id_2,
    output wire  id_3,
    output tri0  id_4,
    input  logic id_5,
    output wand  id_6,
    input  uwire id_7,
    input  wor   id_8,
    output wand  id_9,
    input  uwire id_10,
    input  wire  id_11,
    input  uwire id_12,
    input  tri1  id_13,
    output logic id_14,
    output wand  id_15
);
  assign id_3 = 1 - 1;
  module_0 modCall_1 ();
  assign id_3 = 1'b0;
  always @(1 or posedge 1'b0) begin : LABEL_0
    if (1 >= id_1) id_14 <= id_5;
    else disable id_17;
  end
  wire id_18;
endmodule
