KEY LIBERO "11.7"
KEY CAPTURE "11.7.0.119"
KEY DEFAULT_IMPORT_LOC "C:\Actelprj\adv_self_write_nvm\hdl"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "0"
KEY HDLTechnology "VHDL"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "Fusion"
KEY VendorTechnology_Die "M1IR10X10M3"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.5"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE ""
KEY VendorTechnology_IO_DEFT_STD "LVTTL"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY ""
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE ""
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "IR10X10M3"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "C:\proj\dev-kits\m1afs-adv-dev-kit\Core8051s-Core1553RT\Core8051s_ExtSRAM_BRT_V2"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "Core8051s_ExtSRAM_BRT::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
CORE1553BRT_APB_LIB
CORE8051S_LIB
COREAPB3_LIB
COREGPIO_LIB
CORETIMER_LIB
COREUARTAPB_LIB
COREAPBSRAM_LIB
ENDLIST
LIST LIBRARY_CORE1553BRT_APB_LIB
ALIAS=..\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\mti\lib_vhdl_rtl\CORE1553BRT_APB_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORE8051S_LIB
ALIAS=..\component\Actel\DirectCore\CORE8051S\2.4.101\mti\user_vhdl\CORE8051S_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREGPIO_LIB
ALIAS=COREGPIO_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORETIMER_LIB
ALIAS=CORETIMER_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAPBSRAM_LIB
ALIAS=COREAPBSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf,actgen_cxf"
STATE="utd"
TIME="1462262608"
SIZE="4421"
PARENT="<project>\component\work\BRT_0\BRT_0.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462262608"
SIZE="908"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\mti\scripts\vhdl\runall.do,do"
STATE="utd"
TIME="1437375198"
SIZE="260"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\mti\scripts\wave_apbvhdl.do,do"
STATE="utd"
TIME="1437375194"
SIZE="3883"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\components.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="3120"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="24043"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\ram2k16_fusion.vhd,hdl"
STATE="utd"
TIME="1462191581"
SIZE="16451"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\backend.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="8408"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\cwlegality.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="5485"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="8380"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="10435"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\RT1553B.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="49775"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\rtcomps.vhd,hdl"
STATE="utd"
TIME="1437375198"
SIZE="7123"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="4008"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="9249"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="82922"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="44217"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="12779"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="23828"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="25805"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="15556"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
MODULE_UNDER_TEST="tb_amba"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd,tb_hdl"
STATE="utd"
TIME="1437375192"
SIZE="1773"
LIBRARY="CORE1553BRT_APB_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="105718"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="50757"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="8883"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="32871"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="3762"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="31862"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="40566"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="6168"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="35564"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="22231"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="32598"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="16262"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4051"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="15045"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="51232"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="48639"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4903"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="19623"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="6528"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4760"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="1917"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="4021"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="1917"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="35859"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="7856"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="14365"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd,hdl"
STATE="utd"
TIME="1419244712"
SIZE="24041"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
STATE="utd"
TIME="1419244704"
SIZE="16163"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="32356"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="13802"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="1635"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="3658"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="16390"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="146244"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="21056"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
MODULE_UNDER_TEST="tb_verif"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="2493"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
STATE="utd"
TIME="1419244712"
SIZE="7447"
LIBRARY="CORE8051S_LIB"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="3259"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462257678"
SIZE="2013"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
STATE="utd"
TIME="1438149324"
SIZE="912"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="6172"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="78851"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1438149326"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1438149324"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="1956"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462257678"
SIZE="855"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
IS_INCLUDED="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\mti\scripts\wave.do,do"
STATE="utd"
TIME="1442307122"
SIZE="1215"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1462255413"
SIZE="1637"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd,hdl"
STATE="utd"
TIME="1462255413"
SIZE="21049"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\corecomps.vhd,hdl"
STATE="utd"
TIME="1462255413"
SIZE="1369"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\sram_512to8192x8_fusion.vhd,hdl"
STATE="utd"
TIME="1462255413"
SIZE="391525"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd,tb_hdl"
STATE="utd"
TIME="1462255413"
SIZE="44711"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd,tb_hdl"
STATE="utd"
TIME="1462255413"
SIZE="10621"
LIBRARY="COREAPBSRAM_LIB"
PARENT="<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\COREAPBSRAM.cxf"
MODULE_UNDER_TEST="coreapbsram_user_tb"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
STATE="utd"
TIME="1455272602"
SIZE="1218"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="3851"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462257678"
SIZE="6167"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="8289"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="11016"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="2347"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="22168"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="4008"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="9539"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="2073"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="12454"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="4006"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="82846"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="45674"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="12779"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="23828"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="7134"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="39361"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd,hdl"
STATE="utd"
TIME="1455272602"
SIZE="3084"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1455272602"
SIZE="16739"
LIBRARY="COREGPIO_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
STATE="utd"
TIME="1455272602"
SIZE="1559"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="2673"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
STATE="utd"
TIME="1461821131"
SIZE="922"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
STATE="utd"
TIME="1461821131"
SIZE="2220"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="4008"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="9539"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="4006"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="82846"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="45674"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="12779"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="23828"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
STATE="utd"
TIME="1461821131"
SIZE="19422"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd,hdl"
STATE="utd"
TIME="1461821131"
SIZE="1142"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1461821131"
SIZE="7369"
LIBRARY="CORETIMER_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="2642"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="8289"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="11016"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="2347"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="22168"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="4008"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="9539"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="2073"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="12454"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="4006"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="82846"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="45674"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="12779"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
STATE="utd"
TIME="1461835382"
SIZE="23828"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\CoreUARTapb.cxf"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="721"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd,hdl"
STATE="utd"
TIME="1461930741"
SIZE="13838"
PARENT="<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\BRT_0\BRT_0.cxf,actgen_cxf"
STATE="utd"
TIME="1462262613"
SIZE="5982"
ENDFILE
VALUE "<project>\component\work\BRT_0\BRT_0.vhd,hdl"
STATE="utd"
TIME="1462262608"
SIZE="8432"
PARENT="<project>\component\work\BRT_0\BRT_0.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.cxf,actgen_cxf"
STATE="utd"
TIME="1462257795"
SIZE="12472"
ENDFILE
VALUE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.pdc,pdc"
STATE="utd"
TIME="1462257788"
SIZE="5293"
PARENT="<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.vhd,hdl"
STATE="utd"
TIME="1462257788"
SIZE="18046"
PARENT="<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1462257286"
SIZE="1358"
ENDFILE
VALUE "<project>\component\work\DESIGN_IO\DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1462257288"
SIZE="413"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1462257678"
SIZE="970"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
STATE="utd"
TIME="1462257678"
SIZE="1011"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
STATE="utd"
TIME="1462257678"
SIZE="1933"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="12888"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="2707"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="22257"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="17722"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="487"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="8430"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="21552"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="11195"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
STATE="utd"
TIME="1462257678"
SIZE="12590"
LIBRARY="COREUARTAPB_LIB"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf,actgen_cxf"
STATE="utd"
TIME="1462257678"
SIZE="5718"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\component\work\sys\sys.cxf,actgen_cxf"
STATE="utd"
TIME="1462257688"
SIZE="14534"
ENDFILE
VALUE "<project>\component\work\sys\sys.pdc,pdc"
STATE="utd"
TIME="1462257677"
SIZE="2536"
PARENT="<project>\component\work\sys\sys.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideDESIGNER"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\component\work\sys\sys.vhd,hdl"
STATE="utd"
TIME="1462257678"
SIZE="43088"
PARENT="<project>\component\work\sys\sys.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\constraint\Core8051s_ExtSRAM_BRT.pdc,pdc"
STATE="utd"
TIME="1462256456"
SIZE="11728"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT.adb,adb"
STATE="utd"
TIME="1462262818"
SIZE="5286400"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT.ide_des,ide_des"
STATE="utd"
TIME="1462258228"
SIZE="1524"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT.pdb,pdb"
STATE="utd"
TIME="1462264067"
SIZE="2347139"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_compile_log.rpt,log"
STATE="utd"
TIME="1462262818"
SIZE="32339"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_fp\Core8051s_ExtSRAM_BRT.pro,pro"
STATE="utd"
TIME="1462258848"
SIZE="2587"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_fp\projectData\Core8051s_ExtSRAM_BRT.pdb,pdb"
STATE="utd"
TIME="1462258848"
SIZE="2347225"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_placeroute_log.rpt,log"
STATE="utd"
TIME="1462263233"
SIZE="2862"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_prgdata_log.rpt,log"
STATE="utd"
TIME="1462264070"
SIZE="928"
ENDFILE
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_verifytiming_log.rpt,log"
STATE="utd"
TIME="1462264021"
SIZE="1349"
ENDFILE
VALUE "<project>\designer\impl1\memory_mux.adb,adb"
STATE="utd"
TIME="1462256694"
SIZE="86016"
ENDFILE
VALUE "<project>\designer\impl1\memory_mux.ide_des,ide_des"
STATE="utd"
TIME="1462256694"
SIZE="1197"
ENDFILE
VALUE "<project>\designer\impl1\memory_mux_compile_log.rpt,log"
STATE="utd"
TIME="1462256696"
SIZE="12834"
ENDFILE
VALUE "<project>\hdl\Core8051s_BRT_ADDR_REMAP.vhd,hdl"
STATE="utd"
TIME="1462262213"
SIZE="2628"
ENDFILE
VALUE "<project>\hdl\memory_mux.vhd,hdl"
STATE="utd"
TIME="1462254864"
SIZE="4092"
ENDFILE
VALUE "<project>\simulation\bfmcompile.tcl,sim"
STATE="utd"
TIME="1419244704"
SIZE="26233"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
PARENT="<project>\component\Actel\DirectCore\CORE8051S\2.4.101\CORE8051S.cxf"
ENDFILE
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1438149324"
SIZE="1229"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\core1553brt.bfm,sim"
STATE="utd"
TIME="1437375198"
SIZE="27040"
PARENT="<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\CORE1553BRT_APB.cxf"
ENDFILE
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1438149326"
SIZE="8016"
PARENT="<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\CoreAPB3.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1455272602"
SIZE="2823"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
STATE="utd"
TIME="1455272602"
SIZE="23755"
PARENT="<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\CoreGPIO.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
STATE="utd"
TIME="1462255021"
SIZE="2906"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
STATE="utd"
TIME="1462255021"
SIZE="13416"
PARENT="<project>\component\work\sys\CoreUARTapb_0\sys_CoreUARTapb_0_CoreUARTapb.cxf"
ENDFILE
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
STATE="utd"
TIME="1461919618"
SIZE="443"
PARENT="<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\CoreWatchdog.cxf"
ENDFILE
VALUE "<project>\simulation\subsystem.bfm,sim"
STATE="utd"
TIME="1462257789"
SIZE="953"
PARENT="<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.cxf"
PARENT="<project>\component\work\sys\sys.cxf"
ENDFILE
VALUE "<project>\simulation\user_tb.bfm,sim"
STATE="utd"
TIME="1461821131"
SIZE="4701"
PARENT="<project>\component\Actel\DirectCore\CoreTimer\2.0.103\CoreTimer.cxf"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf,actgen_cxf"
STATE="utd"
TIME="1462254963"
SIZE="851"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.gen,gen"
STATE="utd"
TIME="1462254963"
SIZE="681"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.log,log"
STATE="utd"
TIME="1462254963"
SIZE="3501"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd,hdl"
STATE="utd"
TIME="1462254963"
SIZE="7738"
PARENT="<project>\smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf,actgen_cxf"
STATE="utd"
TIME="1462254993"
SIZE="805"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.gen,gen"
STATE="utd"
TIME="1462254993"
SIZE="709"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.log,log"
STATE="utd"
TIME="1462254993"
SIZE="3637"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\RAM4Kx8\RAM4Kx8.vhd,hdl"
STATE="utd"
TIME="1462254993"
SIZE="37539"
PARENT="<project>\smartgen\RAM4Kx8\RAM4Kx8.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.cxf,actgen_cxf"
STATE="utd"
TIME="1462254950"
SIZE="833"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.gen,gen"
STATE="utd"
TIME="1462254950"
SIZE="411"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.log,log"
STATE="utd"
TIME="1462254950"
SIZE="1820"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\smartgen\rc_osc\rc_osc.vhd,hdl"
STATE="utd"
TIME="1462254950"
SIZE="1044"
PARENT="<project>\smartgen\rc_osc\rc_osc.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>\synthesis\Core8051s_ExtSRAM_BRT.edn,syn_edn"
STATE="utd"
TIME="1462257889"
SIZE="5482871"
ENDFILE
VALUE "<project>\synthesis\Core8051s_ExtSRAM_BRT.so,so"
STATE="utd"
TIME="1462257889"
SIZE="292"
ENDFILE
VALUE "<project>\synthesis\Core8051s_ExtSRAM_BRT_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1462257889"
SIZE="426"
ENDFILE
VALUE "<project>\synthesis\Core8051s_ExtSRAM_BRT_syn.prj,prj"
STATE="utd"
TIME="1462257890"
SIZE="12946"
ENDFILE
VALUE "<project>\synthesis\memory_mux.edn,syn_edn"
STATE="utd"
TIME="1462256487"
SIZE="140732"
ENDFILE
VALUE "<project>\synthesis\memory_mux.so,so"
STATE="utd"
TIME="1462256487"
SIZE="270"
ENDFILE
VALUE "<project>\synthesis\memory_mux_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1462256487"
SIZE="405"
ENDFILE
VALUE "<project>\synthesis\memory_mux_syn.prj,prj"
STATE="utd"
TIME="1462256487"
SIZE="1708"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "CORE8051S::work"
FILE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmcompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "Core8051s_ExtSRAM_BRT::work"
FILE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.pdc,pdc"
ENDLIST
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Layout
ideDESIGNER(<project>\designer\impl1\Core8051s_ExtSRAM_BRT.adb,adb)=StateSuccess
ideSYNTHESIS(<project>\synthesis\Core8051s_ExtSRAM_BRT.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST PinReports
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_report_pin_byname.txt,log"
VALUE "<project>\designer\impl1\Core8051s_ExtSRAM_BRT_report_pin_bynumber.txt,log"
ENDLIST
ENDLIST
LIST "CoreWatchdog::work"
FILE "<project>\component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
ENDLIST
ENDLIST
LIST "memory_mux::work"
FILE "<project>\hdl\memory_mux.vhd,hdl"
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\memory_mux.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "sys::work"
FILE "<project>\component\work\sys\sys.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\sys\sys.pdc,pdc"
ENDLIST
ENDLIST
LIST "CORE1553BRT_APB::CORE1553BRT_APB_LIB::components"
FILE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\core1553brt.bfm,sim"
VALUE "<project>\simulation\bfmcompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\mti\scripts\wave_apbvhdl.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
FILE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components"
FILE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
FILE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components"
FILE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd,hdl"
LIST Other_Association
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAPBSRAM::COREAPBSRAM_LIB::components"
FILE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd,hdl"
LIST Other_Association
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\mti\scripts\wave.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CORE8051S
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST COREAPBSRAM
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd,tb_hdl"
ENDLIST
LIST CoreGPIO
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CoreTimer
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
ENDLIST
LIST sys_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
ENDLIST
LIST CORE1553BRT_APB
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST Core8051s_ExtSRAM_BRT
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.pdc,pdc"
ENDLIST
LIST sys
VALUE "<project>\simulation\subsystem.bfm,sim"
VALUE "<project>\component\work\sys\sys.pdc,pdc"
ENDLIST
LIST CORE8051S
VALUE "<project>\simulation\bfmcompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE8051S\2.4.101\verification\sim\run_8051s_test.do,do"
ENDLIST
LIST CoreWatchdog
VALUE "<project>\simulation\CoreWatchdog_scriptlet.bfm,sim"
ENDLIST
LIST CoreAPB3
VALUE "<project>\simulation\bfmtovec_compile.tcl,sim"
VALUE "<project>\simulation\coreapb3_usertb_master.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\mti\scripts\wave_user.do,do"
ENDLIST
LIST COREAPBSRAM
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\COREAPBSRAM\2.0.102\mti\scripts\wave.do,do"
ENDLIST
LIST CoreGPIO
VALUE "<project>\simulation\coregpio_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coregpio_usertb_include.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreGPIO\3.1.101\wave_vhdl.do,do"
ENDLIST
LIST CoreTimer
VALUE "<project>\simulation\user_tb.bfm,sim"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\bfmtovec_compile.do,do"
VALUE "<project>\component\Actel\DirectCore\CoreTimer\2.0.103\mti\wave.do,do"
ENDLIST
LIST sys_CoreUARTapb_0_CoreUARTapb
VALUE "<project>\simulation\coreuart_usertb_apb_master.bfm,sim"
VALUE "<project>\simulation\coreuart_usertb_include.bfm,sim"
VALUE "<project>\component\work\sys\CoreUARTapb_0\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd,tb_hdl"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\bfmtovec_compile.do,do"
VALUE "<project>\component\work\sys\CoreUARTapb_0\mti\scripts\wave_vhdl_amba.do,do"
ENDLIST
LIST CORE1553BRT_APB
VALUE "<project>\simulation\core1553brt.bfm,sim"
VALUE "<project>\simulation\bfmcompile.tcl,sim"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd,tb_hdl"
VALUE "<project>\component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\mti\scripts\wave_apbvhdl.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=false
Type=max
RunTime=1000ns
Resolution=1ps
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=false
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=TRUE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=FALSE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\SoftConsole\Eclipse\eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\synplify_pro.exe"
PARAM="-licensetype synplifypro_actel -batch -log synplify.log"
BATCH=1
LICENSE=""
IS32BIT="1"
EndProfile
NAME="ModelSim ME"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Model\win32acoem\modelsim.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Designer\bin\flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="C:\Microsemi\Libero_SoC_v11.7\Identify\bin\identify_debugger.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "CORE8051S::work"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "Core8051s_ExtSRAM_BRT::work"
LIST Impl1
LiberoState=Post_Layout
ideDESIGNER(<project>\designer\impl1\Core8051s_ExtSRAM_BRT.adb,adb)=StateSuccess
ideSYNTHESIS(<project>\synthesis\Core8051s_ExtSRAM_BRT.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "memory_mux::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>\synthesis\memory_mux.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreTimer::CORETIMER_LIB"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAPBSRAM::COREAPBSRAM_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
Reports;Reports;0
ReportsCurrentItem;Generate Programming Data:Core8051s_ExtSRAM_BRT_prgdata_log.rpt
HDL;hdl\Core8051s_BRT_ADDR_REMAP.vhd;0
StartPage;StartPage;0
ACTIVEVIEW;Reports
ENDLIST
LIST ModuleSubBlockList
LIST "ALU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd","FALSE","FALSE"
ENDLIST
LIST "BRT_0::work","component\work\BRT_0\BRT_0.vhd","TRUE","FALSE"
SUBBLOCK "CORE8051S_BRT_ADDR_REMAP::work","hdl\Core8051s_BRT_ADDR_REMAP.vhd","FALSE","FALSE"
SUBBLOCK "CORE1553BRT_APB::CORE1553BRT_APB_LIB::components","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd","FALSE","FALSE"
ENDLIST
LIST "CLOCK_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "CONTROL_UNIT::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE8051_GLOBS::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "Core8051_utility::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_utility.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "CORE8051_GLOBS::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s_globs_fusion.vhd","FALSE","FALSE"
SUBBLOCK "MAIN8051::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X20::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8_block_ram::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd","FALSE","FALSE"
SUBBLOCK "RAM256X8_registers::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd","FALSE","FALSE"
SUBBLOCK "ocia51::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE8051S_BRT_ADDR_REMAP::work","hdl\Core8051s_BRT_ADDR_REMAP.vhd","FALSE","FALSE"
ENDLIST
LIST "Core8051s_ExtSRAM_BRT::work","component\work\Core8051s_ExtSRAM_BRT\Core8051s_ExtSRAM_BRT.vhd","TRUE","FALSE"
SUBBLOCK "PLL_50Mh_6Mh::work","smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd","TRUE","FALSE"
SUBBLOCK "memory_mux::work","hdl\memory_mux.vhd","FALSE","FALSE"
SUBBLOCK "rc_osc::work","smartgen\rc_osc\rc_osc.vhd","TRUE","FALSE"
SUBBLOCK "sys::work","component\work\sys\sys.vhd","TRUE","FALSE"
ENDLIST
LIST "CoreGPIO_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreTimer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "CoreWatchdog::work","component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreWatchdog_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "debug::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component\work\DESIGN_FIRMWARE\DESIGN_FIRMWARE.cxf","TRUE","FALSE"
SUBBLOCK "CoreGPIO_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreTimer_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreUARTapb_Driver::work","","FALSE","FALSE"
SUBBLOCK "CoreWatchdog_Driver::work","","FALSE","FALSE"
SUBBLOCK "HAL::work","","FALSE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component\work\DESIGN_IO\DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "HAL::work","","FALSE","FALSE"
ENDLIST
LIST "instrdec::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "INTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "ISR::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd","FALSE","FALSE"
ENDLIST
LIST "jtag::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagdef::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagdef.vhd","FALSE","FALSE"
ENDLIST
LIST "jtagu::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "MAIN8051::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\main8051.vhd","FALSE","FALSE"
SUBBLOCK "ALU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\alu.vhd","FALSE","FALSE"
SUBBLOCK "CLOCK_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\clkctrl.vhd","FALSE","FALSE"
SUBBLOCK "CONTROL_UNIT::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\cpu.vhd","FALSE","FALSE"
SUBBLOCK "INTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\intctrl.vhd","FALSE","FALSE"
SUBBLOCK "ISR::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\isr.vhd","FALSE","FALSE"
SUBBLOCK "MEMORY_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd","FALSE","FALSE"
SUBBLOCK "OCI::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd","FALSE","FALSE"
SUBBLOCK "PMU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd","FALSE","FALSE"
SUBBLOCK "RAM_SFR_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd","FALSE","FALSE"
SUBBLOCK "RSTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd","FALSE","FALSE"
SUBBLOCK "instrdec::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\instrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "MEMORY_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\memctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "memory_mux::work","hdl\memory_mux.vhd","FALSE","FALSE"
SUBBLOCK "RAM4Kx8::work","smartgen\RAM4Kx8\RAM4Kx8.vhd","TRUE","FALSE"
ENDLIST
LIST "OCI::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\oci.vhd","FALSE","FALSE"
ENDLIST
LIST "ocia51::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ocia51.vhd","FALSE","FALSE"
SUBBLOCK "debug::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\debug.vhd","FALSE","FALSE"
SUBBLOCK "jtag::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtag.vhd","FALSE","FALSE"
SUBBLOCK "jtagu::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\jtagu_fusion.vhd","FALSE","FALSE"
SUBBLOCK "trace::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd","FALSE","FALSE"
SUBBLOCK "trigger::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd","FALSE","FALSE"
ENDLIST
LIST "PLL_50Mh_6Mh::work","smartgen\PLL_50Mh_6Mh\PLL_50Mh_6Mh.vhd","TRUE","FALSE"
ENDLIST
LIST "PMU::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\pmu.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X20::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x20_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8_block_ram::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_block_ram.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM256X8_registers::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ram256x8_registers.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM4Kx8::work","smartgen\RAM4Kx8\RAM4Kx8.vhd","TRUE","FALSE"
ENDLIST
LIST "RAM_SFR_CONTROL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\ramsfrctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "rc_osc::work","smartgen\rc_osc\rc_osc.vhd","TRUE","FALSE"
ENDLIST
LIST "RSTCTRL::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\rstctrl.vhd","FALSE","FALSE"
ENDLIST
LIST "sys::work","component\work\sys\sys.vhd","TRUE","FALSE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "CoreWatchdog::work","component\Actel\DirectCore\CoreWatchdog\1.1.101\rtl\vhdl\u\CoreWatchdog.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPBSRAM::COREAPBSRAM_LIB::components","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "BRT_0::work","component\work\BRT_0\BRT_0.vhd","TRUE","FALSE"
ENDLIST
LIST "trace::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trace.vhd","FALSE","FALSE"
ENDLIST
LIST "trigger::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\trigger.vhd","FALSE","FALSE"
ENDLIST
LIST "BACKEND::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\backend.vhd","FALSE","FALSE"
ENDLIST
LIST "components::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\components.vhd","FALSE","FALSE"
SUBBLOCK "CORE1553BRT_APB::CORE1553BRT_APB_LIB::components","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd","FALSE","FALSE"
ENDLIST
LIST "CORE1553BRT_APB::CORE1553BRT_APB_LIB::components","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd","FALSE","FALSE"
SUBBLOCK "RAM2K16::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\ram2k16_fusion.vhd","FALSE","FALSE"
SUBBLOCK "RT1553B::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\RT1553B.vhd","FALSE","FALSE"
ENDLIST
LIST "CWLEGALITY::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\cwlegality.vhd","FALSE","FALSE"
ENDLIST
LIST "DECODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd","FALSE","FALSE"
ENDLIST
LIST "ENCODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "RAM2K16::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\ram2k16_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "RT1553B::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\RT1553B.vhd","FALSE","FALSE"
SUBBLOCK "BACKEND::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\backend.vhd","FALSE","FALSE"
SUBBLOCK "CWLEGALITY::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\cwlegality.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd","FALSE","FALSE"
SUBBLOCK "ENCODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "rtcomps::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\rtcomps.vhd","FALSE","FALSE"
SUBBLOCK "BACKEND::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\backend.vhd","FALSE","FALSE"
SUBBLOCK "CWLEGALITY::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\cwlegality.vhd","FALSE","FALSE"
SUBBLOCK "DECODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd","FALSE","FALSE"
SUBBLOCK "ENCODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd","FALSE","FALSE"
SUBBLOCK "RT1553B::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\RT1553B.vhd","FALSE","FALSE"
ENDLIST
LIST "BFM_1553BBC::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd","FALSE","TRUE"
SUBBLOCK "DECODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\decoder.vhd","FALSE","FALSE"
SUBBLOCK "ENCODER::CORE1553BRT_APB_LIB::rtcomps","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\core300\encoder.vhd","FALSE","FALSE"
ENDLIST
LIST "bfm_ahbL::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_ahbLAPB::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_ahBSLAVE::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbslaveeXT::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_apb::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_Main::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1O1LI::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_apbslaVE::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_apbslavEEXT::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_Main::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_PAckage::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1O1LI::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_Main::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbslaveeXT::CORE1553BRT_APB_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_apbslavEEXT::CORE1553BRT_APB_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_ahBSLAVE::CORE1553BRT_APB_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_ahbL::CORE1553BRT_APB_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_ahbLAPB::CORE1553BRT_APB_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_apb::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_apbslaVE::CORE1553BRT_APB_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_textio::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1O1LI::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "TB_AMBA::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\tb_amba.vhd","FALSE","TRUE"
SUBBLOCK "BFM_1553BBC::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\bfm_1553bbc.vhd","FALSE","TRUE"
SUBBLOCK "TRANSCEIVER::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd","FALSE","TRUE"
SUBBLOCK "bfm_apb::CORE1553BRT_APB_LIB::BFM_PAckage","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\obfus_vhdl\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CORE1553BRT_APB::CORE1553BRT_APB_LIB::components","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\amba\Core1553BRT_apb.vhd","FALSE","FALSE"
ENDLIST
LIST "TRANSCEIVER::CORE1553BRT_APB_LIB","component\Actel\DirectCore\CORE1553BRT_APB\3.2.122\rtl\vhdl\tb_amba\transceiver.vhd","FALSE","TRUE"
ENDLIST
LIST "core8051_pkg::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\core8051_pkg.vhd","FALSE","TRUE"
ENDLIST
LIST "EXTERNAL_ACCESS_COMPARATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd","FALSE","TRUE"
ENDLIST
LIST "EXTERNAL_CLOCK_GENERATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd","FALSE","TRUE"
ENDLIST
LIST "jtagdef::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\jtagdef.vhd","FALSE","TRUE"
ENDLIST
LIST "oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd","FALSE","TRUE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
ENDLIST
LIST "tb_oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_oci_sys.vhd","FALSE","TRUE"
SUBBLOCK "oci_sys::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\oci_sys.vhd","FALSE","TRUE"
ENDLIST
LIST "tb_verif::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\tb_verif.vhd","FALSE","TRUE"
SUBBLOCK "CORE8051S::work","component\Actel\DirectCore\CORE8051S\2.4.101\rtl\vhdl\u\core8051s.vhd","FALSE","FALSE"
SUBBLOCK "EXTERNAL_ACCESS_COMPARATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extacs.vhd","FALSE","TRUE"
SUBBLOCK "EXTERNAL_CLOCK_GENERATOR::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\extclock.vhd","FALSE","TRUE"
SUBBLOCK "USER_RAM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd","FALSE","TRUE"
SUBBLOCK "USER_ROM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd","FALSE","TRUE"
ENDLIST
LIST "USER_RAM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_ram.vhd","FALSE","TRUE"
ENDLIST
LIST "USER_ROM::CORE8051S_LIB","component\Actel\DirectCore\CORE8051S\2.4.101\verification\vhdl\user_rom.vhd","FALSE","TRUE"
ENDLIST
LIST "components::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "coregpio_pkg::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREGPIO_LIB","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREGPIO_LIB::bfM_packAGE","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreGPIO::COREGPIO_LIB::components","component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vhdl\core\coregpio.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "coretimer_pkg::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::CORETIMER_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\test\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::CORETIMER_LIB::bfM_packAGE","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "CoreTimer::CORETIMER_LIB","component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Clock_gen::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_components::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_COREUART::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Clock_gen::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Clock_gen.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Rx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_Tx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_fifo_256x8::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_coreuart_pkg::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\coreuart_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_COREUART::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUART.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_fifo_256x8::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
SUBBLOCK "sys_CoreUARTapb_0_fifo_256x8_pa3::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_fifo_256x8_pa3::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\fifo_256x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Rx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Rx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "sys_CoreUARTapb_0_Tx_async::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\Tx_async.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREUARTAPB_LIB","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREUARTAPB_LIB","component\work\sys\CoreUARTapb_0\rtl\vhdl\test\user\testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREUARTAPB_LIB::bfM_packAGE","component\Actel\DirectCore\CoreUARTapb\5.5.101\rtl\vhdl\amba_bfm\bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "sys_CoreUARTapb_0_CoreUARTapb::COREUARTAPB_LIB::sys_CoreUARTapb_0_components","component\work\sys\CoreUARTapb_0\rtl\vhdl\core\CoreUARTapb.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAPBSRAM_LIB","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\components.vhd","FALSE","FALSE"
SUBBLOCK "COREAPBSRAM::COREAPBSRAM_LIB::components","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPBSRAM::COREAPBSRAM_LIB::components","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd","FALSE","FALSE"
SUBBLOCK "sram_512to8192x8::COREAPBSRAM_LIB::corecomps","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\sram_512to8192x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "corecomps::COREAPBSRAM_LIB","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\corecomps.vhd","FALSE","FALSE"
SUBBLOCK "sram_512to8192x8::COREAPBSRAM_LIB::corecomps","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\sram_512to8192x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "sram_512to8192x8::COREAPBSRAM_LIB::corecomps","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\sram_512to8192x8_fusion.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapbsram_pkg::COREAPBSRAM_LIB","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_pkg.vhd","FALSE","TRUE"
ENDLIST
LIST "coreapbsram_user_tb::COREAPBSRAM_LIB","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\test\user\coreapbsram_user_tb.vhd","FALSE","TRUE"
SUBBLOCK "COREAPBSRAM::COREAPBSRAM_LIB::components","component\Actel\DirectCore\COREAPBSRAM\2.0.102\rtl\vhdl\core\coreapbsram.vhd","FALSE","FALSE"
ENDLIST
LIST "coreparameters::COREAPBSRAM_LIB","component\Actel\DirectCore\COREAPBSRAM\2.0.102\coreparameters.vhd","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
ENDLIST
LIST FDCTabList
ENDLIST
