
build/debug/TPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2dc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  0800a57c  0800a57c  0000b57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a6cc  0800a6cc  0000c15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a6cc  0800a6cc  0000b6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a6d4  0800a6d4  0000c15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a6d4  0800a6d4  0000b6d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a6d8  0800a6d8  0000b6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0800a6dc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002274  2000015c  0800a838  0000c15c  2**2
                  ALLOC
 10 ._user_heap_stack 00008000  200023d0  0800a838  0000c3d0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c15c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000c18a  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035422  00000000  00000000  0000c1c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005503  00000000  00000000  000415e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00019a07  00000000  00000000  00046ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002200  00000000  00000000  000604f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001ab6  00000000  00000000  000626f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027764  00000000  00000000  000641a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000c00d  00000000  00000000  0008b90a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005a90  00000000  00000000  00097918  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  0009d3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b80c 	b.w	8000370 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f009 ff84 	bl	800a26c <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__aeabi_idiv0>:
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop

08000374 <__do_global_dtors_aux>:
 8000374:	b510      	push	{r4, lr}
 8000376:	4c05      	ldr	r4, [pc, #20]	@ (800038c <__do_global_dtors_aux+0x18>)
 8000378:	7823      	ldrb	r3, [r4, #0]
 800037a:	b933      	cbnz	r3, 800038a <__do_global_dtors_aux+0x16>
 800037c:	4b04      	ldr	r3, [pc, #16]	@ (8000390 <__do_global_dtors_aux+0x1c>)
 800037e:	b113      	cbz	r3, 8000386 <__do_global_dtors_aux+0x12>
 8000380:	4804      	ldr	r0, [pc, #16]	@ (8000394 <__do_global_dtors_aux+0x20>)
 8000382:	f3af 8000 	nop.w
 8000386:	2301      	movs	r3, #1
 8000388:	7023      	strb	r3, [r4, #0]
 800038a:	bd10      	pop	{r4, pc}
 800038c:	2000015c 	.word	0x2000015c
 8000390:	00000000 	.word	0x00000000
 8000394:	0800a564 	.word	0x0800a564

08000398 <frame_dummy>:
 8000398:	b508      	push	{r3, lr}
 800039a:	4b03      	ldr	r3, [pc, #12]	@ (80003a8 <frame_dummy+0x10>)
 800039c:	b11b      	cbz	r3, 80003a6 <frame_dummy+0xe>
 800039e:	4903      	ldr	r1, [pc, #12]	@ (80003ac <frame_dummy+0x14>)
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <frame_dummy+0x18>)
 80003a2:	f3af 8000 	nop.w
 80003a6:	bd08      	pop	{r3, pc}
 80003a8:	00000000 	.word	0x00000000
 80003ac:	20000160 	.word	0x20000160
 80003b0:	0800a564 	.word	0x0800a564

080003b4 <Athena_Init>:
extern void HAL_Delay(uint32_t Delay);
/* Forward Declaration End */

Athena_LED_PinConfig led_config;

void Athena_Init(Athena_LED_PinConfig* config) {
 80003b4:	b410      	push	{r4}
    led_config = *config;
 80003b6:	4c06      	ldr	r4, [pc, #24]	@ (80003d0 <Athena_Init+0x1c>)
 80003b8:	4684      	mov	ip, r0
 80003ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80003be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003c0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80003c4:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80003c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	20000178 	.word	0x20000178

080003d4 <Set_LED_Color>:

void Set_LED_Color(LED_ColorTypeDef color) {
 80003d4:	b510      	push	{r4, lr}
    switch (color) {
 80003d6:	2807      	cmp	r0, #7
 80003d8:	d815      	bhi.n	8000406 <Set_LED_Color+0x32>
 80003da:	e8df f000 	tbb	[pc, r0]
 80003de:	1504      	.short	0x1504
 80003e0:	59483726 	.word	0x59483726
 80003e4:	7b6a      	.short	0x7b6a
        case LED_OFF:
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 80003e6:	4c44      	ldr	r4, [pc, #272]	@ (80004f8 <Set_LED_Color+0x124>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	88a1      	ldrh	r1, [r4, #4]
 80003ec:	6820      	ldr	r0, [r4, #0]
 80003ee:	f001 f88f 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 80003f2:	2201      	movs	r2, #1
 80003f4:	89a1      	ldrh	r1, [r4, #12]
 80003f6:	68a0      	ldr	r0, [r4, #8]
 80003f8:	f001 f88a 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 80003fc:	2201      	movs	r2, #1
 80003fe:	8aa1      	ldrh	r1, [r4, #20]
 8000400:	6920      	ldr	r0, [r4, #16]
 8000402:	f001 f885 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
            break;
        default:
            break;
    }
}
 8000406:	bd10      	pop	{r4, pc}
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 8000408:	4c3b      	ldr	r4, [pc, #236]	@ (80004f8 <Set_LED_Color+0x124>)
 800040a:	2200      	movs	r2, #0
 800040c:	88a1      	ldrh	r1, [r4, #4]
 800040e:	6820      	ldr	r0, [r4, #0]
 8000410:	f001 f87e 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 8000414:	2201      	movs	r2, #1
 8000416:	89a1      	ldrh	r1, [r4, #12]
 8000418:	68a0      	ldr	r0, [r4, #8]
 800041a:	f001 f879 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 800041e:	2201      	movs	r2, #1
 8000420:	8aa1      	ldrh	r1, [r4, #20]
 8000422:	6920      	ldr	r0, [r4, #16]
 8000424:	f001 f874 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 8000428:	e7ed      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 800042a:	4c33      	ldr	r4, [pc, #204]	@ (80004f8 <Set_LED_Color+0x124>)
 800042c:	2201      	movs	r2, #1
 800042e:	88a1      	ldrh	r1, [r4, #4]
 8000430:	6820      	ldr	r0, [r4, #0]
 8000432:	f001 f86d 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	89a1      	ldrh	r1, [r4, #12]
 800043a:	68a0      	ldr	r0, [r4, #8]
 800043c:	f001 f868 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 8000440:	2201      	movs	r2, #1
 8000442:	8aa1      	ldrh	r1, [r4, #20]
 8000444:	6920      	ldr	r0, [r4, #16]
 8000446:	f001 f863 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 800044a:	e7dc      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 800044c:	4c2a      	ldr	r4, [pc, #168]	@ (80004f8 <Set_LED_Color+0x124>)
 800044e:	2201      	movs	r2, #1
 8000450:	88a1      	ldrh	r1, [r4, #4]
 8000452:	6820      	ldr	r0, [r4, #0]
 8000454:	f001 f85c 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 8000458:	2201      	movs	r2, #1
 800045a:	89a1      	ldrh	r1, [r4, #12]
 800045c:	68a0      	ldr	r0, [r4, #8]
 800045e:	f001 f857 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 8000462:	2200      	movs	r2, #0
 8000464:	8aa1      	ldrh	r1, [r4, #20]
 8000466:	6920      	ldr	r0, [r4, #16]
 8000468:	f001 f852 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 800046c:	e7cb      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 800046e:	4c22      	ldr	r4, [pc, #136]	@ (80004f8 <Set_LED_Color+0x124>)
 8000470:	2200      	movs	r2, #0
 8000472:	88a1      	ldrh	r1, [r4, #4]
 8000474:	6820      	ldr	r0, [r4, #0]
 8000476:	f001 f84b 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 800047a:	2200      	movs	r2, #0
 800047c:	89a1      	ldrh	r1, [r4, #12]
 800047e:	68a0      	ldr	r0, [r4, #8]
 8000480:	f001 f846 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 8000484:	2201      	movs	r2, #1
 8000486:	8aa1      	ldrh	r1, [r4, #20]
 8000488:	6920      	ldr	r0, [r4, #16]
 800048a:	f001 f841 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 800048e:	e7ba      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 8000490:	4c19      	ldr	r4, [pc, #100]	@ (80004f8 <Set_LED_Color+0x124>)
 8000492:	2201      	movs	r2, #1
 8000494:	88a1      	ldrh	r1, [r4, #4]
 8000496:	6820      	ldr	r0, [r4, #0]
 8000498:	f001 f83a 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 800049c:	2200      	movs	r2, #0
 800049e:	89a1      	ldrh	r1, [r4, #12]
 80004a0:	68a0      	ldr	r0, [r4, #8]
 80004a2:	f001 f835 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004a6:	2200      	movs	r2, #0
 80004a8:	8aa1      	ldrh	r1, [r4, #20]
 80004aa:	6920      	ldr	r0, [r4, #16]
 80004ac:	f001 f830 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 80004b0:	e7a9      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 80004b2:	4c11      	ldr	r4, [pc, #68]	@ (80004f8 <Set_LED_Color+0x124>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	88a1      	ldrh	r1, [r4, #4]
 80004b8:	6820      	ldr	r0, [r4, #0]
 80004ba:	f001 f829 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 80004be:	2201      	movs	r2, #1
 80004c0:	89a1      	ldrh	r1, [r4, #12]
 80004c2:	68a0      	ldr	r0, [r4, #8]
 80004c4:	f001 f824 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004c8:	2200      	movs	r2, #0
 80004ca:	8aa1      	ldrh	r1, [r4, #20]
 80004cc:	6920      	ldr	r0, [r4, #16]
 80004ce:	f001 f81f 	bl	8001510 <HAL_GPIO_WritePin>
            break;
 80004d2:	e798      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 80004d4:	4c08      	ldr	r4, [pc, #32]	@ (80004f8 <Set_LED_Color+0x124>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	88a1      	ldrh	r1, [r4, #4]
 80004da:	6820      	ldr	r0, [r4, #0]
 80004dc:	f001 f818 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 80004e0:	2200      	movs	r2, #0
 80004e2:	89a1      	ldrh	r1, [r4, #12]
 80004e4:	68a0      	ldr	r0, [r4, #8]
 80004e6:	f001 f813 	bl	8001510 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004ea:	2200      	movs	r2, #0
 80004ec:	8aa1      	ldrh	r1, [r4, #20]
 80004ee:	6920      	ldr	r0, [r4, #16]
 80004f0:	f001 f80e 	bl	8001510 <HAL_GPIO_WritePin>
}
 80004f4:	e787      	b.n	8000406 <Set_LED_Color+0x32>
 80004f6:	bf00      	nop
 80004f8:	20000178 	.word	0x20000178

080004fc <LED_Test_Sequence>:

void LED_Test_Sequence() {
 80004fc:	b508      	push	{r3, lr}
    Set_LED_Color(LED_RED);
 80004fe:	2001      	movs	r0, #1
 8000500:	f7ff ff68 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000504:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000508:	f000 fbd6 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_GREEN);
 800050c:	2002      	movs	r0, #2
 800050e:	f7ff ff61 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000512:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000516:	f000 fbcf 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_BLUE);
 800051a:	2003      	movs	r0, #3
 800051c:	f7ff ff5a 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000520:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000524:	f000 fbc8 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_YELLOW);
 8000528:	2004      	movs	r0, #4
 800052a:	f7ff ff53 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800052e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000532:	f000 fbc1 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_CYAN);
 8000536:	2005      	movs	r0, #5
 8000538:	f7ff ff4c 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800053c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000540:	f000 fbba 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_MAGENTA);
 8000544:	2006      	movs	r0, #6
 8000546:	f7ff ff45 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800054a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800054e:	f000 fbb3 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_WHITE);
 8000552:	2007      	movs	r0, #7
 8000554:	f7ff ff3e 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000558:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800055c:	f000 fbac 	bl	8000cb8 <HAL_Delay>
    Set_LED_Color(LED_OFF);
 8000560:	2000      	movs	r0, #0
 8000562:	f7ff ff37 	bl	80003d4 <Set_LED_Color>
 8000566:	bd08      	pop	{r3, pc}

08000568 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800056c:	2400      	movs	r4, #0
 800056e:	9400      	str	r4, [sp, #0]
 8000570:	9401      	str	r4, [sp, #4]
 8000572:	9402      	str	r4, [sp, #8]
 8000574:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000576:	f000 fc3d 	bl	8000df4 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800057a:	2301      	movs	r3, #1
 800057c:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000580:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000584:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000586:	221f      	movs	r2, #31
 8000588:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800058c:	2287      	movs	r2, #135	@ 0x87
 800058e:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000592:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000596:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800059a:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800059e:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80005a2:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80005a6:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005aa:	4668      	mov	r0, sp
 80005ac:	f000 fc40 	bl	8000e30 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005b0:	2004      	movs	r0, #4
 80005b2:	f000 fc2d 	bl	8000e10 <HAL_MPU_Enable>

}
 80005b6:	b005      	add	sp, #20
 80005b8:	bd30      	pop	{r4, r5, pc}
	...

080005bc <MX_GPIO_Init>:
{
 80005bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80005c0:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	ad07      	add	r5, sp, #28
 80005c4:	2400      	movs	r4, #0
 80005c6:	9407      	str	r4, [sp, #28]
 80005c8:	9408      	str	r4, [sp, #32]
 80005ca:	9409      	str	r4, [sp, #36]	@ 0x24
 80005cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80005ce:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005d0:	4b62      	ldr	r3, [pc, #392]	@ (800075c <MX_GPIO_Init+0x1a0>)
 80005d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005d6:	f042 0210 	orr.w	r2, r2, #16
 80005da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005de:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005e2:	f002 0210 	and.w	r2, r2, #16
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005ee:	f042 0204 	orr.w	r2, r2, #4
 80005f2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005f6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005fa:	f002 0204 	and.w	r2, r2, #4
 80005fe:	9202      	str	r2, [sp, #8]
 8000600:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000602:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000606:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800060a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800060e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000612:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000616:	9203      	str	r2, [sp, #12]
 8000618:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800061e:	f042 0201 	orr.w	r2, r2, #1
 8000622:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000626:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800062a:	f002 0201 	and.w	r2, r2, #1
 800062e:	9204      	str	r2, [sp, #16]
 8000630:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000636:	f042 0202 	orr.w	r2, r2, #2
 800063a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800063e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000642:	f002 0202 	and.w	r2, r2, #2
 8000646:	9205      	str	r2, [sp, #20]
 8000648:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800064a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800064e:	f042 0208 	orr.w	r2, r2, #8
 8000652:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000656:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800065a:	f003 0308 	and.w	r3, r3, #8
 800065e:	9306      	str	r3, [sp, #24]
 8000660:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOA, RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin, GPIO_PIN_RESET);
 8000662:	f8df b100 	ldr.w	fp, [pc, #256]	@ 8000764 <MX_GPIO_Init+0x1a8>
 8000666:	4622      	mov	r2, r4
 8000668:	211d      	movs	r1, #29
 800066a:	4658      	mov	r0, fp
 800066c:	f000 ff50 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, RF_DIO3_Pin|RF_DIO2_Pin, GPIO_PIN_RESET);
 8000670:	f8df a0f4 	ldr.w	sl, [pc, #244]	@ 8000768 <MX_GPIO_Init+0x1ac>
 8000674:	4622      	mov	r2, r4
 8000676:	2130      	movs	r1, #48	@ 0x30
 8000678:	4650      	mov	r0, sl
 800067a:	f000 ff49 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|GPS_RESET_Pin, GPIO_PIN_RESET);
 800067e:	4f38      	ldr	r7, [pc, #224]	@ (8000760 <MX_GPIO_Init+0x1a4>)
 8000680:	4622      	mov	r2, r4
 8000682:	f244 0143 	movw	r1, #16451	@ 0x4043
 8000686:	4638      	mov	r0, r7
 8000688:	f000 ff42 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BT_RESET_GPIO_Port, BT_RESET_Pin, GPIO_PIN_RESET);
 800068c:	f8df 90dc 	ldr.w	r9, [pc, #220]	@ 800076c <MX_GPIO_Init+0x1b0>
 8000690:	4622      	mov	r2, r4
 8000692:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000696:	4648      	mov	r0, r9
 8000698:	f000 ff3a 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TPU_R_GPIO_Port, TPU_R_Pin, GPIO_PIN_SET);
 800069c:	2201      	movs	r2, #1
 800069e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006a2:	4638      	mov	r0, r7
 80006a4:	f000 ff34 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, TPU_G_Pin|TPU_B_Pin, GPIO_PIN_SET);
 80006a8:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 8000770 <MX_GPIO_Init+0x1b4>
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80006b2:	4640      	mov	r0, r8
 80006b4:	f000 ff2c 	bl	8001510 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, SD_CD_Pin|GPS_SEL_Pin|GPS_SAFEBOOT_Pin|GPS_LNA_EN_Pin
 80006b8:	4622      	mov	r2, r4
 80006ba:	21ba      	movs	r1, #186	@ 0xba
 80006bc:	4640      	mov	r0, r8
 80006be:	f000 ff27 	bl	8001510 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = RF_RESET_Pin|RF_DIO4_Pin|RF_DIO5_Pin|RF_CS_Pin;
 80006c2:	231d      	movs	r3, #29
 80006c4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c6:	2601      	movs	r6, #1
 80006c8:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ca:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006cc:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ce:	4629      	mov	r1, r5
 80006d0:	4658      	mov	r0, fp
 80006d2:	f000 fe0d 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO3_Pin|RF_DIO2_Pin;
 80006d6:	2330      	movs	r3, #48	@ 0x30
 80006d8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006de:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e0:	4629      	mov	r1, r5
 80006e2:	4650      	mov	r0, sl
 80006e4:	f000 fe04 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RF_DIO1_Pin|RF_DIO0_Pin|TPU_CAN_S_Pin|TPU_R_Pin
 80006e8:	f24c 0343 	movw	r3, #49219	@ 0xc043
 80006ec:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ee:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006f2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f4:	4629      	mov	r1, r5
 80006f6:	4638      	mov	r0, r7
 80006f8:	f000 fdfa 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BT_RESET_Pin;
 80006fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000700:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000702:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000706:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(BT_RESET_GPIO_Port, &GPIO_InitStruct);
 8000708:	4629      	mov	r1, r5
 800070a:	4648      	mov	r0, r9
 800070c:	f000 fdf0 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 8000710:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000714:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000716:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 800071a:	4629      	mov	r1, r5
 800071c:	4648      	mov	r0, r9
 800071e:	f000 fde7 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TPU_G_Pin|TPU_B_Pin|SD_CD_Pin|GPS_SEL_Pin
 8000722:	f240 33ba 	movw	r3, #954	@ 0x3ba
 8000726:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000728:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072c:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800072e:	4629      	mov	r1, r5
 8000730:	4640      	mov	r0, r8
 8000732:	f000 fddd 	bl	80012f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPS_EXTINT_Pin;
 8000736:	2320      	movs	r3, #32
 8000738:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800073a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800073e:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000740:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPS_EXTINT_GPIO_Port, &GPIO_InitStruct);
 8000742:	4629      	mov	r1, r5
 8000744:	4638      	mov	r0, r7
 8000746:	f000 fdd3 	bl	80012f0 <HAL_GPIO_Init>
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 800074a:	4621      	mov	r1, r4
 800074c:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000750:	f000 facc 	bl	8000cec <HAL_SYSCFG_AnalogSwitchConfig>
}
 8000754:	b00d      	add	sp, #52	@ 0x34
 8000756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800075a:	bf00      	nop
 800075c:	58024400 	.word	0x58024400
 8000760:	58020400 	.word	0x58020400
 8000764:	58020000 	.word	0x58020000
 8000768:	58020800 	.word	0x58020800
 800076c:	58021000 	.word	0x58021000
 8000770:	58020c00 	.word	0x58020c00

08000774 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000774:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000776:	e7fe      	b.n	8000776 <Error_Handler+0x2>

08000778 <MX_QUADSPI_Init>:
{
 8000778:	b508      	push	{r3, lr}
  hqspi.Instance = QUADSPI;
 800077a:	480a      	ldr	r0, [pc, #40]	@ (80007a4 <MX_QUADSPI_Init+0x2c>)
 800077c:	4b0a      	ldr	r3, [pc, #40]	@ (80007a8 <MX_QUADSPI_Init+0x30>)
 800077e:	6003      	str	r3, [r0, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000780:	23ff      	movs	r3, #255	@ 0xff
 8000782:	6043      	str	r3, [r0, #4]
  hqspi.Init.FifoThreshold = 1;
 8000784:	2201      	movs	r2, #1
 8000786:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000788:	2300      	movs	r3, #0
 800078a:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 800078c:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800078e:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000790:	6183      	str	r3, [r0, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000792:	61c3      	str	r3, [r0, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000794:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000796:	f002 f8cf 	bl	8002938 <HAL_QSPI_Init>
 800079a:	b900      	cbnz	r0, 800079e <MX_QUADSPI_Init+0x26>
}
 800079c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800079e:	f7ff ffe9 	bl	8000774 <Error_Handler>
 80007a2:	bf00      	nop
 80007a4:	200005ac 	.word	0x200005ac
 80007a8:	52005000 	.word	0x52005000

080007ac <MX_SPI1_Init>:
{
 80007ac:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 80007ae:	4813      	ldr	r0, [pc, #76]	@ (80007fc <MX_SPI1_Init+0x50>)
 80007b0:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <MX_SPI1_Init+0x54>)
 80007b2:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007b4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007b8:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ba:	2300      	movs	r3, #0
 80007bc:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80007be:	2203      	movs	r2, #3
 80007c0:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c2:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c4:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007c6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007ca:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007cc:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007ce:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d0:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007d2:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80007d4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007da:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80007dc:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80007de:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007e0:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007e2:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80007e4:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80007e6:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80007e8:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80007ea:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80007ec:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007ee:	f005 f8d9 	bl	80059a4 <HAL_SPI_Init>
 80007f2:	b900      	cbnz	r0, 80007f6 <MX_SPI1_Init+0x4a>
}
 80007f4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007f6:	f7ff ffbd 	bl	8000774 <Error_Handler>
 80007fa:	bf00      	nop
 80007fc:	200004a8 	.word	0x200004a8
 8000800:	40013000 	.word	0x40013000

08000804 <MX_SPI3_Init>:
{
 8000804:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8000806:	4813      	ldr	r0, [pc, #76]	@ (8000854 <MX_SPI3_Init+0x50>)
 8000808:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <MX_SPI3_Init+0x54>)
 800080a:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800080c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000810:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000812:	2300      	movs	r3, #0
 8000814:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000816:	2203      	movs	r2, #3
 8000818:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800081a:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800081c:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800081e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000822:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000824:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000826:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000828:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800082a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 800082c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800082e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000832:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000834:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000836:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000838:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800083a:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800083c:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800083e:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000840:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000842:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000844:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000846:	f005 f8ad 	bl	80059a4 <HAL_SPI_Init>
 800084a:	b900      	cbnz	r0, 800084e <MX_SPI3_Init+0x4a>
}
 800084c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800084e:	f7ff ff91 	bl	8000774 <Error_Handler>
 8000852:	bf00      	nop
 8000854:	20000420 	.word	0x20000420
 8000858:	40003c00 	.word	0x40003c00

0800085c <MX_SPI4_Init>:
{
 800085c:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 800085e:	4810      	ldr	r0, [pc, #64]	@ (80008a0 <MX_SPI4_Init+0x44>)
 8000860:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <MX_SPI4_Init+0x48>)
 8000862:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 8000864:	2300      	movs	r3, #0
 8000866:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000868:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800086a:	2203      	movs	r2, #3
 800086c:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800086e:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000870:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000872:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000876:	6182      	str	r2, [r0, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000878:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800087a:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800087c:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 800087e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000880:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000882:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000884:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000886:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000888:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800088a:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800088c:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800088e:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000890:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000892:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000894:	f005 f886 	bl	80059a4 <HAL_SPI_Init>
 8000898:	b900      	cbnz	r0, 800089c <MX_SPI4_Init+0x40>
}
 800089a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800089c:	f7ff ff6a 	bl	8000774 <Error_Handler>
 80008a0:	20000398 	.word	0x20000398
 80008a4:	40013400 	.word	0x40013400

080008a8 <MX_UART7_Init>:
{
 80008a8:	b508      	push	{r3, lr}
  huart7.Instance = UART7;
 80008aa:	4815      	ldr	r0, [pc, #84]	@ (8000900 <MX_UART7_Init+0x58>)
 80008ac:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <MX_UART7_Init+0x5c>)
 80008ae:	6003      	str	r3, [r0, #0]
  huart7.Init.BaudRate = 115200;
 80008b0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80008b4:	6043      	str	r3, [r0, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80008b6:	2300      	movs	r3, #0
 80008b8:	6083      	str	r3, [r0, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80008ba:	60c3      	str	r3, [r0, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 80008bc:	6103      	str	r3, [r0, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80008be:	220c      	movs	r2, #12
 80008c0:	6142      	str	r2, [r0, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	6183      	str	r3, [r0, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	61c3      	str	r3, [r0, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008c6:	6203      	str	r3, [r0, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008c8:	6243      	str	r3, [r0, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ca:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80008cc:	f005 ff79 	bl	80067c2 <HAL_UART_Init>
 80008d0:	b970      	cbnz	r0, 80008f0 <MX_UART7_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008d2:	2100      	movs	r1, #0
 80008d4:	480a      	ldr	r0, [pc, #40]	@ (8000900 <MX_UART7_Init+0x58>)
 80008d6:	f006 f834 	bl	8006942 <HAL_UARTEx_SetTxFifoThreshold>
 80008da:	b958      	cbnz	r0, 80008f4 <MX_UART7_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008dc:	2100      	movs	r1, #0
 80008de:	4808      	ldr	r0, [pc, #32]	@ (8000900 <MX_UART7_Init+0x58>)
 80008e0:	f006 f854 	bl	800698c <HAL_UARTEx_SetRxFifoThreshold>
 80008e4:	b940      	cbnz	r0, 80008f8 <MX_UART7_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80008e6:	4806      	ldr	r0, [pc, #24]	@ (8000900 <MX_UART7_Init+0x58>)
 80008e8:	f006 f80c 	bl	8006904 <HAL_UARTEx_DisableFifoMode>
 80008ec:	b930      	cbnz	r0, 80008fc <MX_UART7_Init+0x54>
}
 80008ee:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008f0:	f7ff ff40 	bl	8000774 <Error_Handler>
    Error_Handler();
 80008f4:	f7ff ff3e 	bl	8000774 <Error_Handler>
    Error_Handler();
 80008f8:	f7ff ff3c 	bl	8000774 <Error_Handler>
    Error_Handler();
 80008fc:	f7ff ff3a 	bl	8000774 <Error_Handler>
 8000900:	200002b8 	.word	0x200002b8
 8000904:	40007800 	.word	0x40007800

08000908 <MX_UART8_Init>:
{
 8000908:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 800090a:	4816      	ldr	r0, [pc, #88]	@ (8000964 <MX_UART8_Init+0x5c>)
 800090c:	4b16      	ldr	r3, [pc, #88]	@ (8000968 <MX_UART8_Init+0x60>)
 800090e:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 8000910:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000914:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8000916:	2100      	movs	r1, #0
 8000918:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800091a:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 800091c:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800091e:	230c      	movs	r3, #12
 8000920:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000922:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8000924:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000926:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000928:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800092a:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 800092c:	460a      	mov	r2, r1
 800092e:	f005 ff7b 	bl	8006828 <HAL_MultiProcessor_Init>
 8000932:	b970      	cbnz	r0, 8000952 <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000934:	2100      	movs	r1, #0
 8000936:	480b      	ldr	r0, [pc, #44]	@ (8000964 <MX_UART8_Init+0x5c>)
 8000938:	f006 f803 	bl	8006942 <HAL_UARTEx_SetTxFifoThreshold>
 800093c:	b958      	cbnz	r0, 8000956 <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093e:	2100      	movs	r1, #0
 8000940:	4808      	ldr	r0, [pc, #32]	@ (8000964 <MX_UART8_Init+0x5c>)
 8000942:	f006 f823 	bl	800698c <HAL_UARTEx_SetRxFifoThreshold>
 8000946:	b940      	cbnz	r0, 800095a <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8000948:	4806      	ldr	r0, [pc, #24]	@ (8000964 <MX_UART8_Init+0x5c>)
 800094a:	f005 ffdb 	bl	8006904 <HAL_UARTEx_DisableFifoMode>
 800094e:	b930      	cbnz	r0, 800095e <MX_UART8_Init+0x56>
}
 8000950:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000952:	f7ff ff0f 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000956:	f7ff ff0d 	bl	8000774 <Error_Handler>
    Error_Handler();
 800095a:	f7ff ff0b 	bl	8000774 <Error_Handler>
    Error_Handler();
 800095e:	f7ff ff09 	bl	8000774 <Error_Handler>
 8000962:	bf00      	nop
 8000964:	20000224 	.word	0x20000224
 8000968:	40007c00 	.word	0x40007c00

0800096c <MX_FDCAN2_Init>:
{
 800096c:	b508      	push	{r3, lr}
  hfdcan2.Instance = FDCAN2;
 800096e:	4814      	ldr	r0, [pc, #80]	@ (80009c0 <MX_FDCAN2_Init+0x54>)
 8000970:	4b14      	ldr	r3, [pc, #80]	@ (80009c4 <MX_FDCAN2_Init+0x58>)
 8000972:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000974:	2300      	movs	r3, #0
 8000976:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000978:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 800097a:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800097c:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 800097e:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000980:	2210      	movs	r2, #16
 8000982:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8000984:	2201      	movs	r2, #1
 8000986:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 8000988:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 800098a:	6202      	str	r2, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 800098c:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800098e:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000990:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000992:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000994:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8000996:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000998:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 800099a:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800099c:	2204      	movs	r2, #4
 800099e:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 80009a0:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009a2:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 80009a4:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009a6:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 80009a8:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 80009aa:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 80009ac:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80009ae:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80009b0:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 80009b2:	f000 fb53 	bl	800105c <HAL_FDCAN_Init>
 80009b6:	b900      	cbnz	r0, 80009ba <MX_FDCAN2_Init+0x4e>
}
 80009b8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009ba:	f7ff fedb 	bl	8000774 <Error_Handler>
 80009be:	bf00      	nop
 80009c0:	200005f8 	.word	0x200005f8
 80009c4:	4000a400 	.word	0x4000a400

080009c8 <MX_USART1_UART_Init>:
{
 80009c8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80009ca:	4815      	ldr	r0, [pc, #84]	@ (8000a20 <MX_USART1_UART_Init+0x58>)
 80009cc:	4b15      	ldr	r3, [pc, #84]	@ (8000a24 <MX_USART1_UART_Init+0x5c>)
 80009ce:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80009d0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80009d4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	2300      	movs	r3, #0
 80009d8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009da:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009dc:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009de:	220c      	movs	r2, #12
 80009e0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009e6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009e8:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009ea:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ec:	f005 fee9 	bl	80067c2 <HAL_UART_Init>
 80009f0:	b970      	cbnz	r0, 8000a10 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f2:	2100      	movs	r1, #0
 80009f4:	480a      	ldr	r0, [pc, #40]	@ (8000a20 <MX_USART1_UART_Init+0x58>)
 80009f6:	f005 ffa4 	bl	8006942 <HAL_UARTEx_SetTxFifoThreshold>
 80009fa:	b958      	cbnz	r0, 8000a14 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009fc:	2100      	movs	r1, #0
 80009fe:	4808      	ldr	r0, [pc, #32]	@ (8000a20 <MX_USART1_UART_Init+0x58>)
 8000a00:	f005 ffc4 	bl	800698c <HAL_UARTEx_SetRxFifoThreshold>
 8000a04:	b940      	cbnz	r0, 8000a18 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a06:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <MX_USART1_UART_Init+0x58>)
 8000a08:	f005 ff7c 	bl	8006904 <HAL_UARTEx_DisableFifoMode>
 8000a0c:	b930      	cbnz	r0, 8000a1c <MX_USART1_UART_Init+0x54>
}
 8000a0e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a10:	f7ff feb0 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000a14:	f7ff feae 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000a18:	f7ff feac 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000a1c:	f7ff feaa 	bl	8000774 <Error_Handler>
 8000a20:	20000190 	.word	0x20000190
 8000a24:	40011000 	.word	0x40011000

08000a28 <MX_TIM2_Init>:
{
 8000a28:	b500      	push	{lr}
 8000a2a:	b089      	sub	sp, #36	@ 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9305      	str	r3, [sp, #20]
 8000a30:	9306      	str	r3, [sp, #24]
 8000a32:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a34:	9301      	str	r3, [sp, #4]
 8000a36:	9302      	str	r3, [sp, #8]
 8000a38:	9303      	str	r3, [sp, #12]
 8000a3a:	9304      	str	r3, [sp, #16]
  htim2.Instance = TIM2;
 8000a3c:	4814      	ldr	r0, [pc, #80]	@ (8000a90 <MX_TIM2_Init+0x68>)
 8000a3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a42:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8000a44:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a46:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 8000a48:	f04f 32ff 	mov.w	r2, #4294967295
 8000a4c:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a4e:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a50:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000a52:	f005 f943 	bl	8005cdc <HAL_TIM_IC_Init>
 8000a56:	b9a8      	cbnz	r0, 8000a84 <MX_TIM2_Init+0x5c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a5c:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a5e:	a905      	add	r1, sp, #20
 8000a60:	480b      	ldr	r0, [pc, #44]	@ (8000a90 <MX_TIM2_Init+0x68>)
 8000a62:	f005 fa1b 	bl	8005e9c <HAL_TIMEx_MasterConfigSynchronization>
 8000a66:	b978      	cbnz	r0, 8000a88 <MX_TIM2_Init+0x60>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a68:	2200      	movs	r2, #0
 8000a6a:	9201      	str	r2, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a70:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 0;
 8000a72:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a74:	a901      	add	r1, sp, #4
 8000a76:	4806      	ldr	r0, [pc, #24]	@ (8000a90 <MX_TIM2_Init+0x68>)
 8000a78:	f005 f9aa 	bl	8005dd0 <HAL_TIM_IC_ConfigChannel>
 8000a7c:	b930      	cbnz	r0, 8000a8c <MX_TIM2_Init+0x64>
}
 8000a7e:	b009      	add	sp, #36	@ 0x24
 8000a80:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000a84:	f7ff fe76 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000a88:	f7ff fe74 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000a8c:	f7ff fe72 	bl	8000774 <Error_Handler>
 8000a90:	2000034c 	.word	0x2000034c

08000a94 <MX_SDMMC1_SD_Init>:
{
 8000a94:	b508      	push	{r3, lr}
  hsd1.Instance = SDMMC1;
 8000a96:	4808      	ldr	r0, [pc, #32]	@ (8000ab8 <MX_SDMMC1_SD_Init+0x24>)
 8000a98:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_SDMMC1_SD_Init+0x28>)
 8000a9a:	6003      	str	r3, [r0, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	6043      	str	r3, [r0, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000aa0:	6083      	str	r3, [r0, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8000aa2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000aa6:	60c2      	str	r2, [r0, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000aa8:	6103      	str	r3, [r0, #16]
  hsd1.Init.ClockDiv = 0;
 8000aaa:	6143      	str	r3, [r0, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8000aac:	f004 ff15 	bl	80058da <HAL_SD_Init>
 8000ab0:	b900      	cbnz	r0, 8000ab4 <MX_SDMMC1_SD_Init+0x20>
}
 8000ab2:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ab4:	f7ff fe5e 	bl	8000774 <Error_Handler>
 8000ab8:	20000530 	.word	0x20000530
 8000abc:	52007000 	.word	0x52007000

08000ac0 <SystemClock_Config>:
{
 8000ac0:	b500      	push	{lr}
 8000ac2:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac4:	224c      	movs	r2, #76	@ 0x4c
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	a809      	add	r0, sp, #36	@ 0x24
 8000aca:	f008 fd7d 	bl	80095c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ace:	2220      	movs	r2, #32
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	a801      	add	r0, sp, #4
 8000ad4:	f008 fd78 	bl	80095c8 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ad8:	2002      	movs	r0, #2
 8000ada:	f001 fecd 	bl	8002878 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000ade:	2300      	movs	r3, #0
 8000ae0:	9300      	str	r3, [sp, #0]
 8000ae2:	4b25      	ldr	r3, [pc, #148]	@ (8000b78 <SystemClock_Config+0xb8>)
 8000ae4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ae6:	f022 0201 	bic.w	r2, r2, #1
 8000aea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	4a21      	ldr	r2, [pc, #132]	@ (8000b7c <SystemClock_Config+0xbc>)
 8000af6:	6993      	ldr	r3, [r2, #24]
 8000af8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b00:	6193      	str	r3, [r2, #24]
 8000b02:	6993      	ldr	r3, [r2, #24]
 8000b04:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <SystemClock_Config+0xbc>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000b14:	d0fa      	beq.n	8000b0c <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b16:	2301      	movs	r3, #1
 8000b18:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b1a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b1e:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b20:	2302      	movs	r3, #2
 8000b22:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b24:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000b26:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000b28:	220c      	movs	r2, #12
 8000b2a:	9215      	str	r2, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b2c:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000b2e:	2103      	movs	r1, #3
 8000b30:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b32:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b34:	9219      	str	r2, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b36:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	931b      	str	r3, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b3c:	a809      	add	r0, sp, #36	@ 0x24
 8000b3e:	f001 ff4f 	bl	80029e0 <HAL_RCC_OscConfig>
 8000b42:	b9a8      	cbnz	r0, 8000b70 <SystemClock_Config+0xb0>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b44:	233f      	movs	r3, #63	@ 0x3f
 8000b46:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b48:	2303      	movs	r3, #3
 8000b4a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b50:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b52:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b54:	2240      	movs	r2, #64	@ 0x40
 8000b56:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b5c:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b5e:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b60:	2101      	movs	r1, #1
 8000b62:	a801      	add	r0, sp, #4
 8000b64:	f002 fb90 	bl	8003288 <HAL_RCC_ClockConfig>
 8000b68:	b920      	cbnz	r0, 8000b74 <SystemClock_Config+0xb4>
}
 8000b6a:	b01d      	add	sp, #116	@ 0x74
 8000b6c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b70:	f7ff fe00 	bl	8000774 <Error_Handler>
    Error_Handler();
 8000b74:	f7ff fdfe 	bl	8000774 <Error_Handler>
 8000b78:	58000400 	.word	0x58000400
 8000b7c:	58024800 	.word	0x58024800

08000b80 <main>:
{
 8000b80:	b500      	push	{lr}
 8000b82:	b087      	sub	sp, #28
  MPU_Config();
 8000b84:	f7ff fcf0 	bl	8000568 <MPU_Config>
  HAL_Init();
 8000b88:	f000 f856 	bl	8000c38 <HAL_Init>
  SystemClock_Config();
 8000b8c:	f7ff ff98 	bl	8000ac0 <SystemClock_Config>
  Athena_LED_PinConfig led_pins = {
 8000b90:	46ec      	mov	ip, sp
 8000b92:	f8df e050 	ldr.w	lr, [pc, #80]	@ 8000be4 <main+0x64>
 8000b96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000b9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000b9e:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8000ba2:	e88c 0003 	stmia.w	ip, {r0, r1}
  Athena_Init(&led_pins);
 8000ba6:	4668      	mov	r0, sp
 8000ba8:	f7ff fc04 	bl	80003b4 <Athena_Init>
  MX_GPIO_Init();
 8000bac:	f7ff fd06 	bl	80005bc <MX_GPIO_Init>
  MX_QUADSPI_Init();
 8000bb0:	f7ff fde2 	bl	8000778 <MX_QUADSPI_Init>
  MX_SPI1_Init();
 8000bb4:	f7ff fdfa 	bl	80007ac <MX_SPI1_Init>
  MX_SPI3_Init();
 8000bb8:	f7ff fe24 	bl	8000804 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000bbc:	f7ff fe4e 	bl	800085c <MX_SPI4_Init>
  MX_UART7_Init();
 8000bc0:	f7ff fe72 	bl	80008a8 <MX_UART7_Init>
  MX_UART8_Init();
 8000bc4:	f7ff fea0 	bl	8000908 <MX_UART8_Init>
  MX_FDCAN2_Init();
 8000bc8:	f7ff fed0 	bl	800096c <MX_FDCAN2_Init>
  MX_USART1_UART_Init();
 8000bcc:	f7ff fefc 	bl	80009c8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000bd0:	f7ff ff2a 	bl	8000a28 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8000bd4:	f007 f8da 	bl	8007d8c <MX_USB_DEVICE_Init>
  MX_SDMMC1_SD_Init();
 8000bd8:	f7ff ff5c 	bl	8000a94 <MX_SDMMC1_SD_Init>
    LED_Test_Sequence();
 8000bdc:	f7ff fc8e 	bl	80004fc <LED_Test_Sequence>
  while (1)
 8000be0:	e7fc      	b.n	8000bdc <main+0x5c>
 8000be2:	bf00      	nop
 8000be4:	0800a57c 	.word	0x0800a57c

08000be8 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000be8:	4b10      	ldr	r3, [pc, #64]	@ (8000c2c <HAL_InitTick+0x44>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b90b      	cbnz	r3, 8000bf2 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000bee:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000bf0:	4770      	bx	lr
{
 8000bf2:	b510      	push	{r4, lr}
 8000bf4:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000bf6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000bfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8000bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8000c30 <HAL_InitTick+0x48>)
 8000c00:	6810      	ldr	r0, [r2, #0]
 8000c02:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c06:	f000 f8e1 	bl	8000dcc <HAL_SYSTICK_Config>
 8000c0a:	b968      	cbnz	r0, 8000c28 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0c:	2c0f      	cmp	r4, #15
 8000c0e:	d901      	bls.n	8000c14 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000c10:	2001      	movs	r0, #1
 8000c12:	e00a      	b.n	8000c2a <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c14:	2200      	movs	r2, #0
 8000c16:	4621      	mov	r1, r4
 8000c18:	f04f 30ff 	mov.w	r0, #4294967295
 8000c1c:	f000 f8c2 	bl	8000da4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c20:	4b04      	ldr	r3, [pc, #16]	@ (8000c34 <HAL_InitTick+0x4c>)
 8000c22:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000c24:	2000      	movs	r0, #0
 8000c26:	e000      	b.n	8000c2a <HAL_InitTick+0x42>
      return HAL_ERROR;
 8000c28:	2001      	movs	r0, #1
}
 8000c2a:	bd10      	pop	{r4, pc}
 8000c2c:	20000000 	.word	0x20000000
 8000c30:	2000000c 	.word	0x2000000c
 8000c34:	20000004 	.word	0x20000004

08000c38 <HAL_Init>:
{
 8000c38:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c3a:	2003      	movs	r0, #3
 8000c3c:	f000 f8a0 	bl	8000d80 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c40:	f002 fa26 	bl	8003090 <HAL_RCC_GetSysClockFreq>
 8000c44:	490f      	ldr	r1, [pc, #60]	@ (8000c84 <HAL_Init+0x4c>)
 8000c46:	698b      	ldr	r3, [r1, #24]
 8000c48:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000c4c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c88 <HAL_Init+0x50>)
 8000c4e:	5cd3      	ldrb	r3, [r2, r3]
 8000c50:	f003 031f 	and.w	r3, r3, #31
 8000c54:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c56:	698b      	ldr	r3, [r1, #24]
 8000c58:	f003 030f 	and.w	r3, r3, #15
 8000c5c:	5cd3      	ldrb	r3, [r2, r3]
 8000c5e:	f003 031f 	and.w	r3, r3, #31
 8000c62:	fa20 f303 	lsr.w	r3, r0, r3
 8000c66:	4a09      	ldr	r2, [pc, #36]	@ (8000c8c <HAL_Init+0x54>)
 8000c68:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000c6a:	4b09      	ldr	r3, [pc, #36]	@ (8000c90 <HAL_Init+0x58>)
 8000c6c:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c6e:	200f      	movs	r0, #15
 8000c70:	f7ff ffba 	bl	8000be8 <HAL_InitTick>
 8000c74:	b110      	cbz	r0, 8000c7c <HAL_Init+0x44>
    return HAL_ERROR;
 8000c76:	2401      	movs	r4, #1
}
 8000c78:	4620      	mov	r0, r4
 8000c7a:	bd10      	pop	{r4, pc}
 8000c7c:	4604      	mov	r4, r0
  HAL_MspInit();
 8000c7e:	f000 fc4d 	bl	800151c <HAL_MspInit>
  return HAL_OK;
 8000c82:	e7f9      	b.n	8000c78 <HAL_Init+0x40>
 8000c84:	58024400 	.word	0x58024400
 8000c88:	0800a608 	.word	0x0800a608
 8000c8c:	20000008 	.word	0x20000008
 8000c90:	2000000c 	.word	0x2000000c

08000c94 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <HAL_IncTick+0x10>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	4a03      	ldr	r2, [pc, #12]	@ (8000ca8 <HAL_IncTick+0x14>)
 8000c9a:	6811      	ldr	r1, [r2, #0]
 8000c9c:	440b      	add	r3, r1
 8000c9e:	6013      	str	r3, [r2, #0]
}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	20000698 	.word	0x20000698

08000cac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000cac:	4b01      	ldr	r3, [pc, #4]	@ (8000cb4 <HAL_GetTick+0x8>)
 8000cae:	6818      	ldr	r0, [r3, #0]
}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000698 	.word	0x20000698

08000cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000cbc:	f7ff fff6 	bl	8000cac <HAL_GetTick>
 8000cc0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000cc6:	d002      	beq.n	8000cce <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cc8:	4b04      	ldr	r3, [pc, #16]	@ (8000cdc <HAL_Delay+0x24>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cce:	f7ff ffed 	bl	8000cac <HAL_GetTick>
 8000cd2:	1b40      	subs	r0, r0, r5
 8000cd4:	42a0      	cmp	r0, r4
 8000cd6:	d3fa      	bcc.n	8000cce <HAL_Delay+0x16>
  {
  }
}
 8000cd8:	bd38      	pop	{r3, r4, r5, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000000 	.word	0x20000000

08000ce0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000ce0:	4b01      	ldr	r3, [pc, #4]	@ (8000ce8 <HAL_GetREVID+0x8>)
 8000ce2:	6818      	ldr	r0, [r3, #0]
}
 8000ce4:	0c00      	lsrs	r0, r0, #16
 8000ce6:	4770      	bx	lr
 8000ce8:	5c001000 	.word	0x5c001000

08000cec <HAL_SYSCFG_AnalogSwitchConfig>:
{
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000cec:	4a03      	ldr	r2, [pc, #12]	@ (8000cfc <HAL_SYSCFG_AnalogSwitchConfig+0x10>)
 8000cee:	6853      	ldr	r3, [r2, #4]
 8000cf0:	ea23 0300 	bic.w	r3, r3, r0
 8000cf4:	430b      	orrs	r3, r1
 8000cf6:	6053      	str	r3, [r2, #4]
}
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	58000400 	.word	0x58000400

08000d00 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000d00:	2800      	cmp	r0, #0
 8000d02:	db07      	blt.n	8000d14 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d04:	f000 021f 	and.w	r2, r0, #31
 8000d08:	0940      	lsrs	r0, r0, #5
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	4093      	lsls	r3, r2
 8000d0e:	4a02      	ldr	r2, [pc, #8]	@ (8000d18 <__NVIC_EnableIRQ+0x18>)
 8000d10:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000e100 	.word	0xe000e100

08000d1c <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000d1c:	2800      	cmp	r0, #0
 8000d1e:	db04      	blt.n	8000d2a <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d20:	0109      	lsls	r1, r1, #4
 8000d22:	b2c9      	uxtb	r1, r1
 8000d24:	4b04      	ldr	r3, [pc, #16]	@ (8000d38 <__NVIC_SetPriority+0x1c>)
 8000d26:	5419      	strb	r1, [r3, r0]
 8000d28:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	f000 000f 	and.w	r0, r0, #15
 8000d2e:	0109      	lsls	r1, r1, #4
 8000d30:	b2c9      	uxtb	r1, r1
 8000d32:	4b02      	ldr	r3, [pc, #8]	@ (8000d3c <__NVIC_SetPriority+0x20>)
 8000d34:	5419      	strb	r1, [r3, r0]
  }
}
 8000d36:	4770      	bx	lr
 8000d38:	e000e400 	.word	0xe000e400
 8000d3c:	e000ed14 	.word	0xe000ed14

08000d40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d42:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d46:	f1c0 0c07 	rsb	ip, r0, #7
 8000d4a:	f1bc 0f04 	cmp.w	ip, #4
 8000d4e:	bf28      	it	cs
 8000d50:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d54:	1d03      	adds	r3, r0, #4
 8000d56:	2b06      	cmp	r3, #6
 8000d58:	d90f      	bls.n	8000d7a <NVIC_EncodePriority+0x3a>
 8000d5a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d5c:	f04f 3eff 	mov.w	lr, #4294967295
 8000d60:	fa0e f00c 	lsl.w	r0, lr, ip
 8000d64:	ea21 0100 	bic.w	r1, r1, r0
 8000d68:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d6a:	fa0e fe03 	lsl.w	lr, lr, r3
 8000d6e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000d72:	ea41 0002 	orr.w	r0, r1, r2
 8000d76:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	e7ee      	b.n	8000d5c <NVIC_EncodePriority+0x1c>
	...

08000d80 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d80:	4906      	ldr	r1, [pc, #24]	@ (8000d9c <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000d82:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d84:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000d88:	041b      	lsls	r3, r3, #16
 8000d8a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d8c:	0200      	lsls	r0, r0, #8
 8000d8e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d92:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000d94:	4a02      	ldr	r2, [pc, #8]	@ (8000da0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d96:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000d98:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00
 8000da0:	05fa0000 	.word	0x05fa0000

08000da4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000da4:	b510      	push	{r4, lr}
 8000da6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <HAL_NVIC_SetPriority+0x1c>)
 8000daa:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dac:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000db0:	f7ff ffc6 	bl	8000d40 <NVIC_EncodePriority>
 8000db4:	4601      	mov	r1, r0
 8000db6:	4620      	mov	r0, r4
 8000db8:	f7ff ffb0 	bl	8000d1c <__NVIC_SetPriority>
}
 8000dbc:	bd10      	pop	{r4, pc}
 8000dbe:	bf00      	nop
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dc6:	f7ff ff9b 	bl	8000d00 <__NVIC_EnableIRQ>
}
 8000dca:	bd08      	pop	{r3, pc}

08000dcc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	3801      	subs	r0, #1
 8000dce:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000dd2:	d20b      	bcs.n	8000dec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000dd8:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	4a05      	ldr	r2, [pc, #20]	@ (8000df0 <HAL_SYSTICK_Config+0x24>)
 8000ddc:	21f0      	movs	r1, #240	@ 0xf0
 8000dde:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de2:	2000      	movs	r0, #0
 8000de4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000de6:	2207      	movs	r2, #7
 8000de8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000dea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000dec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000df4:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000df8:	4b04      	ldr	r3, [pc, #16]	@ (8000e0c <HAL_MPU_Disable+0x18>)
 8000dfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000dfc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000e00:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e02:	2200      	movs	r2, #0
 8000e04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	e000ed00 	.word	0xe000ed00

08000e10 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e10:	f040 0001 	orr.w	r0, r0, #1
 8000e14:	4b05      	ldr	r3, [pc, #20]	@ (8000e2c <HAL_MPU_Enable+0x1c>)
 8000e16:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e1a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e1c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e20:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e22:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e26:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e2a:	4770      	bx	lr
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e30:	7843      	ldrb	r3, [r0, #1]
 8000e32:	4a14      	ldr	r2, [pc, #80]	@ (8000e84 <HAL_MPU_ConfigRegion+0x54>)
 8000e34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000e38:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000e3c:	f023 0301 	bic.w	r3, r3, #1
 8000e40:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000e44:	6843      	ldr	r3, [r0, #4]
 8000e46:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e4a:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e4c:	7ac3      	ldrb	r3, [r0, #11]
 8000e4e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e50:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e54:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e56:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e5a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e5c:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e60:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e62:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e66:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e6c:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e6e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e72:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e74:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000e78:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e7a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e7c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000e88:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000e8a:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000e8c:	6804      	ldr	r4, [r0, #0]
 8000e8e:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000e92:	4a6f      	ldr	r2, [pc, #444]	@ (8001050 <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000e94:	4013      	ands	r3, r2
 8000e96:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000e9a:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000e9e:	6804      	ldr	r4, [r0, #0]
 8000ea0:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000ea4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000ea8:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000eaa:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000eae:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000eb2:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000eb4:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000eb6:	6804      	ldr	r4, [r0, #0]
 8000eb8:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000ebc:	4011      	ands	r1, r2
 8000ebe:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000ec2:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000ec6:	6804      	ldr	r4, [r0, #0]
 8000ec8:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000ecc:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000ed0:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000ed2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ed6:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000eda:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000edc:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000ee0:	6804      	ldr	r4, [r0, #0]
 8000ee2:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000ee6:	4011      	ands	r1, r2
 8000ee8:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000eec:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000ef0:	6804      	ldr	r4, [r0, #0]
 8000ef2:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000ef6:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000efa:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000efc:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f00:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f04:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000f06:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000f08:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000f0c:	6804      	ldr	r4, [r0, #0]
 8000f0e:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000f12:	4011      	ands	r1, r2
 8000f14:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f18:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000f1c:	6804      	ldr	r4, [r0, #0]
 8000f1e:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000f22:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000f26:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000f28:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f2c:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000f30:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000f32:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000f34:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000f38:	6804      	ldr	r4, [r0, #0]
 8000f3a:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000f3e:	4011      	ands	r1, r2
 8000f40:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f44:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f48:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000f4a:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000f4c:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000f50:	6804      	ldr	r4, [r0, #0]
 8000f52:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000f56:	4011      	ands	r1, r2
 8000f58:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f5c:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000f60:	6804      	ldr	r4, [r0, #0]
 8000f62:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000f66:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000f6a:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000f6c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f70:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000f74:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000f76:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000f7a:	6804      	ldr	r4, [r0, #0]
 8000f7c:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000f80:	400a      	ands	r2, r1
 8000f82:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000f86:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000f8a:	6802      	ldr	r2, [r0, #0]
 8000f8c:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000f90:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000f94:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000f96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f9a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000f9e:	6802      	ldr	r2, [r0, #0]
 8000fa0:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000fa4:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000fa8:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000faa:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000fae:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000fb2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000fb4:	4a27      	ldr	r2, [pc, #156]	@ (8001054 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000fb6:	441a      	add	r2, r3
 8000fb8:	0092      	lsls	r2, r2, #2
 8000fba:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000fbc:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000fbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000fc2:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000fc4:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000fc6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000fca:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000fcc:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000fce:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000fd0:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8000fd4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000fd8:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8000fda:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000fdc:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000fde:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8000fe2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000fe6:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8000fe8:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000fea:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000fec:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8000ff0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8000ff4:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8000ff8:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000ffa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000ffe:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001002:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8001004:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8001006:	fb01 fc04 	mul.w	ip, r1, r4
 800100a:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 800100e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001012:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8001014:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001018:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800101c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001020:	490d      	ldr	r1, [pc, #52]	@ (8001058 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 8001022:	428b      	cmp	r3, r1
 8001024:	d90d      	bls.n	8001042 <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001026:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 800102a:	f043 0320 	orr.w	r3, r3, #32
 800102e:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001032:	2303      	movs	r3, #3
 8001034:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8001038:	2001      	movs	r0, #1
 800103a:	e007      	b.n	800104c <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 800103c:	2300      	movs	r3, #0
 800103e:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001042:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8001046:	4293      	cmp	r3, r2
 8001048:	d8f8      	bhi.n	800103c <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800104a:	2000      	movs	r0, #0
}
 800104c:	bc30      	pop	{r4, r5}
 800104e:	4770      	bx	lr
 8001050:	ffff0003 	.word	0xffff0003
 8001054:	10002b00 	.word	0x10002b00
 8001058:	4000d3fc 	.word	0x4000d3fc

0800105c <HAL_FDCAN_Init>:
{
 800105c:	b530      	push	{r4, r5, lr}
 800105e:	b095      	sub	sp, #84	@ 0x54
 8001060:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001062:	224c      	movs	r2, #76	@ 0x4c
 8001064:	49a0      	ldr	r1, [pc, #640]	@ (80012e8 <HAL_FDCAN_Init+0x28c>)
 8001066:	a801      	add	r0, sp, #4
 8001068:	f008 fb29 	bl	80096be <memcpy>
  if (hfdcan == NULL)
 800106c:	2c00      	cmp	r4, #0
 800106e:	f000 8138 	beq.w	80012e2 <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 8001072:	6823      	ldr	r3, [r4, #0]
 8001074:	4a9d      	ldr	r2, [pc, #628]	@ (80012ec <HAL_FDCAN_Init+0x290>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d020      	beq.n	80010bc <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800107a:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 800107e:	b30b      	cbz	r3, 80010c4 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001080:	6822      	ldr	r2, [r4, #0]
 8001082:	6993      	ldr	r3, [r2, #24]
 8001084:	f023 0310 	bic.w	r3, r3, #16
 8001088:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 800108a:	f7ff fe0f 	bl	8000cac <HAL_GetTick>
 800108e:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001090:	6823      	ldr	r3, [r4, #0]
 8001092:	699a      	ldr	r2, [r3, #24]
 8001094:	f012 0f08 	tst.w	r2, #8
 8001098:	d01a      	beq.n	80010d0 <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800109a:	f7ff fe07 	bl	8000cac <HAL_GetTick>
 800109e:	1b43      	subs	r3, r0, r5
 80010a0:	2b0a      	cmp	r3, #10
 80010a2:	d9f5      	bls.n	8001090 <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010a4:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010b0:	2303      	movs	r3, #3
 80010b2:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 80010b6:	2001      	movs	r0, #1
}
 80010b8:	b015      	add	sp, #84	@ 0x54
 80010ba:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80010bc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80010c0:	6063      	str	r3, [r4, #4]
 80010c2:	e7da      	b.n	800107a <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 80010c4:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 80010c8:	4620      	mov	r0, r4
 80010ca:	f000 fa39 	bl	8001540 <HAL_FDCAN_MspInit>
 80010ce:	e7d7      	b.n	8001080 <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80010d0:	699a      	ldr	r2, [r3, #24]
 80010d2:	f042 0201 	orr.w	r2, r2, #1
 80010d6:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 80010d8:	f7ff fde8 	bl	8000cac <HAL_GetTick>
 80010dc:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80010de:	6823      	ldr	r3, [r4, #0]
 80010e0:	699a      	ldr	r2, [r3, #24]
 80010e2:	f012 0f01 	tst.w	r2, #1
 80010e6:	d10f      	bne.n	8001108 <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010e8:	f7ff fde0 	bl	8000cac <HAL_GetTick>
 80010ec:	1b40      	subs	r0, r0, r5
 80010ee:	280a      	cmp	r0, #10
 80010f0:	d9f5      	bls.n	80010de <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010f2:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010fe:	2303      	movs	r3, #3
 8001100:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8001104:	2001      	movs	r0, #1
 8001106:	e7d7      	b.n	80010b8 <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001108:	699a      	ldr	r2, [r3, #24]
 800110a:	f042 0202 	orr.w	r2, r2, #2
 800110e:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001110:	7c23      	ldrb	r3, [r4, #16]
 8001112:	2b01      	cmp	r3, #1
 8001114:	d040      	beq.n	8001198 <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001116:	6822      	ldr	r2, [r4, #0]
 8001118:	6993      	ldr	r3, [r2, #24]
 800111a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800111e:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001120:	7c63      	ldrb	r3, [r4, #17]
 8001122:	2b01      	cmp	r3, #1
 8001124:	d03e      	beq.n	80011a4 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001126:	6822      	ldr	r2, [r4, #0]
 8001128:	6993      	ldr	r3, [r2, #24]
 800112a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800112e:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001130:	7ca3      	ldrb	r3, [r4, #18]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d03c      	beq.n	80011b0 <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001136:	6822      	ldr	r2, [r4, #0]
 8001138:	6993      	ldr	r3, [r2, #24]
 800113a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800113e:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001140:	6822      	ldr	r2, [r4, #0]
 8001142:	6993      	ldr	r3, [r2, #24]
 8001144:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001148:	68a1      	ldr	r1, [r4, #8]
 800114a:	430b      	orrs	r3, r1
 800114c:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800114e:	6822      	ldr	r2, [r4, #0]
 8001150:	6993      	ldr	r3, [r2, #24]
 8001152:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8001156:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001158:	6822      	ldr	r2, [r4, #0]
 800115a:	6913      	ldr	r3, [r2, #16]
 800115c:	f023 0310 	bic.w	r3, r3, #16
 8001160:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001162:	68e3      	ldr	r3, [r4, #12]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d029      	beq.n	80011bc <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001168:	2b00      	cmp	r3, #0
 800116a:	d02c      	beq.n	80011c6 <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800116c:	2b02      	cmp	r3, #2
 800116e:	f000 809b 	beq.w	80012a8 <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001172:	6822      	ldr	r2, [r4, #0]
 8001174:	6993      	ldr	r3, [r2, #24]
 8001176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800117a:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800117c:	6822      	ldr	r2, [r4, #0]
 800117e:	6913      	ldr	r3, [r2, #16]
 8001180:	f043 0310 	orr.w	r3, r3, #16
 8001184:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001186:	68e3      	ldr	r3, [r4, #12]
 8001188:	2b03      	cmp	r3, #3
 800118a:	d11c      	bne.n	80011c6 <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800118c:	6822      	ldr	r2, [r4, #0]
 800118e:	6993      	ldr	r3, [r2, #24]
 8001190:	f043 0320 	orr.w	r3, r3, #32
 8001194:	6193      	str	r3, [r2, #24]
 8001196:	e016      	b.n	80011c6 <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001198:	6822      	ldr	r2, [r4, #0]
 800119a:	6993      	ldr	r3, [r2, #24]
 800119c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80011a0:	6193      	str	r3, [r2, #24]
 80011a2:	e7bd      	b.n	8001120 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80011a4:	6822      	ldr	r2, [r4, #0]
 80011a6:	6993      	ldr	r3, [r2, #24]
 80011a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011ac:	6193      	str	r3, [r2, #24]
 80011ae:	e7bf      	b.n	8001130 <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011b0:	6822      	ldr	r2, [r4, #0]
 80011b2:	6993      	ldr	r3, [r2, #24]
 80011b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80011b8:	6193      	str	r3, [r2, #24]
 80011ba:	e7c1      	b.n	8001140 <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80011bc:	6822      	ldr	r2, [r4, #0]
 80011be:	6993      	ldr	r3, [r2, #24]
 80011c0:	f043 0304 	orr.w	r3, r3, #4
 80011c4:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011c6:	69a3      	ldr	r3, [r4, #24]
 80011c8:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011ca:	69e3      	ldr	r3, [r4, #28]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011d0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011d4:	6a22      	ldr	r2, [r4, #32]
 80011d6:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011d8:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80011da:	6962      	ldr	r2, [r4, #20]
 80011dc:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011de:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80011e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011e4:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80011e6:	68a3      	ldr	r3, [r4, #8]
 80011e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80011ec:	d062      	beq.n	80012b4 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80011ee:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80011f0:	b133      	cbz	r3, 8001200 <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80011f2:	6822      	ldr	r2, [r4, #0]
 80011f4:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 80011f8:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80011fa:	430b      	orrs	r3, r1
 80011fc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001200:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8001202:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001204:	42d3      	cmn	r3, r2
 8001206:	d00d      	beq.n	8001224 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001208:	6821      	ldr	r1, [r4, #0]
 800120a:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 800120e:	f023 0307 	bic.w	r3, r3, #7
 8001212:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8001214:	a814      	add	r0, sp, #80	@ 0x50
 8001216:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800121a:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800121e:	4313      	orrs	r3, r2
 8001220:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001224:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001226:	b16b      	cbz	r3, 8001244 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001228:	6821      	ldr	r1, [r4, #0]
 800122a:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 800122e:	f023 0307 	bic.w	r3, r3, #7
 8001232:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001234:	a814      	add	r0, sp, #80	@ 0x50
 8001236:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800123a:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800123e:	4313      	orrs	r3, r2
 8001240:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001244:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001246:	b173      	cbz	r3, 8001266 <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001248:	6821      	ldr	r1, [r4, #0]
 800124a:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 800124e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001252:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001254:	a814      	add	r0, sp, #80	@ 0x50
 8001256:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800125a:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800125e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001262:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001266:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001268:	b173      	cbz	r3, 8001288 <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 800126a:	6821      	ldr	r1, [r4, #0]
 800126c:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 8001270:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001276:	a814      	add	r0, sp, #80	@ 0x50
 8001278:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800127c:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 8001280:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001284:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 8001288:	6822      	ldr	r2, [r4, #0]
 800128a:	4b18      	ldr	r3, [pc, #96]	@ (80012ec <HAL_FDCAN_Init+0x290>)
 800128c:	429a      	cmp	r2, r3
 800128e:	d022      	beq.n	80012d6 <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 8001290:	2300      	movs	r3, #0
 8001292:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001296:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800129a:	2301      	movs	r3, #1
 800129c:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80012a0:	4620      	mov	r0, r4
 80012a2:	f7ff fdf1 	bl	8000e88 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 80012a6:	e707      	b.n	80010b8 <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80012a8:	6822      	ldr	r2, [r4, #0]
 80012aa:	6993      	ldr	r3, [r2, #24]
 80012ac:	f043 0320 	orr.w	r3, r3, #32
 80012b0:	6193      	str	r3, [r2, #24]
 80012b2:	e788      	b.n	80011c6 <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012b4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80012b6:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012b8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80012ba:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012c0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80012c2:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012c4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80012c8:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80012ca:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012cc:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012d2:	60cb      	str	r3, [r1, #12]
 80012d4:	e78b      	b.n	80011ee <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80012d6:	6862      	ldr	r2, [r4, #4]
 80012d8:	6893      	ldr	r3, [r2, #8]
 80012da:	f023 0303 	bic.w	r3, r3, #3
 80012de:	6093      	str	r3, [r2, #8]
 80012e0:	e7d6      	b.n	8001290 <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 80012e2:	2001      	movs	r0, #1
 80012e4:	e6e8      	b.n	80010b8 <HAL_FDCAN_Init+0x5c>
 80012e6:	bf00      	nop
 80012e8:	0800a594 	.word	0x0800a594
 80012ec:	4000a000 	.word	0x4000a000

080012f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80012f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f2:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80012f4:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012f6:	e06b      	b.n	80013d0 <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012f8:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012fa:	005e      	lsls	r6, r3, #1
 80012fc:	2403      	movs	r4, #3
 80012fe:	40b4      	lsls	r4, r6
 8001300:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001304:	68cc      	ldr	r4, [r1, #12]
 8001306:	40b4      	lsls	r4, r6
 8001308:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800130a:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130c:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800130e:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001312:	684c      	ldr	r4, [r1, #4]
 8001314:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001318:	409c      	lsls	r4, r3
 800131a:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 800131c:	6044      	str	r4, [r0, #4]
 800131e:	e069      	b.n	80013f4 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001320:	08dd      	lsrs	r5, r3, #3
 8001322:	3508      	adds	r5, #8
 8001324:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001328:	f003 0c07 	and.w	ip, r3, #7
 800132c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001330:	f04f 0e0f 	mov.w	lr, #15
 8001334:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001338:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800133c:	690c      	ldr	r4, [r1, #16]
 800133e:	fa04 f40c 	lsl.w	r4, r4, ip
 8001342:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001346:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800134a:	e06b      	b.n	8001424 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800134c:	2409      	movs	r4, #9
 800134e:	e000      	b.n	8001352 <HAL_GPIO_Init+0x62>
 8001350:	2400      	movs	r4, #0
 8001352:	fa04 f40e 	lsl.w	r4, r4, lr
 8001356:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	f10c 0c02 	add.w	ip, ip, #2
 800135c:	4d69      	ldr	r5, [pc, #420]	@ (8001504 <HAL_GPIO_Init+0x214>)
 800135e:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001362:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8001366:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001368:	43d4      	mvns	r4, r2
 800136a:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800136e:	684f      	ldr	r7, [r1, #4]
 8001370:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8001374:	d001      	beq.n	800137a <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8001376:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800137a:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 800137e:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8001380:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001382:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001386:	684f      	ldr	r7, [r1, #4]
 8001388:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 800138c:	d001      	beq.n	8001392 <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 800138e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8001392:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8001396:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001398:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 800139c:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013a0:	684f      	ldr	r7, [r1, #4]
 80013a2:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80013a6:	d001      	beq.n	80013ac <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80013a8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80013ac:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80013b0:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80013b4:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80013b8:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ba:	684e      	ldr	r6, [r1, #4]
 80013bc:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80013c0:	d001      	beq.n	80013c6 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80013c2:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80013c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013ca:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 80013ce:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013d0:	680a      	ldr	r2, [r1, #0]
 80013d2:	fa32 f403 	lsrs.w	r4, r2, r3
 80013d6:	f000 8092 	beq.w	80014fe <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013da:	f04f 0c01 	mov.w	ip, #1
 80013de:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 80013e2:	ea1c 0202 	ands.w	r2, ip, r2
 80013e6:	d0f2      	beq.n	80013ce <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013e8:	684c      	ldr	r4, [r1, #4]
 80013ea:	f004 0403 	and.w	r4, r4, #3
 80013ee:	3c01      	subs	r4, #1
 80013f0:	2c01      	cmp	r4, #1
 80013f2:	d981      	bls.n	80012f8 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f4:	684c      	ldr	r4, [r1, #4]
 80013f6:	f004 0403 	and.w	r4, r4, #3
 80013fa:	2c03      	cmp	r4, #3
 80013fc:	d00c      	beq.n	8001418 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 80013fe:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001400:	005d      	lsls	r5, r3, #1
 8001402:	f04f 0c03 	mov.w	ip, #3
 8001406:	fa0c fc05 	lsl.w	ip, ip, r5
 800140a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800140e:	688c      	ldr	r4, [r1, #8]
 8001410:	40ac      	lsls	r4, r5
 8001412:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8001416:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001418:	684c      	ldr	r4, [r1, #4]
 800141a:	f004 0403 	and.w	r4, r4, #3
 800141e:	2c02      	cmp	r4, #2
 8001420:	f43f af7e 	beq.w	8001320 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8001424:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001426:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800142a:	f04f 0c03 	mov.w	ip, #3
 800142e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001432:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001436:	684c      	ldr	r4, [r1, #4]
 8001438:	f004 0403 	and.w	r4, r4, #3
 800143c:	fa04 f40e 	lsl.w	r4, r4, lr
 8001440:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001444:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001446:	684c      	ldr	r4, [r1, #4]
 8001448:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 800144c:	d0bf      	beq.n	80013ce <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	4c2e      	ldr	r4, [pc, #184]	@ (8001508 <HAL_GPIO_Init+0x218>)
 8001450:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8001454:	f045 0502 	orr.w	r5, r5, #2
 8001458:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 800145c:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 8001460:	f004 0402 	and.w	r4, r4, #2
 8001464:	9401      	str	r4, [sp, #4]
 8001466:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001468:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800146c:	f10c 0502 	add.w	r5, ip, #2
 8001470:	4c24      	ldr	r4, [pc, #144]	@ (8001504 <HAL_GPIO_Init+0x214>)
 8001472:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001476:	f003 0e03 	and.w	lr, r3, #3
 800147a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800147e:	240f      	movs	r4, #15
 8001480:	fa04 f40e 	lsl.w	r4, r4, lr
 8001484:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001488:	4c20      	ldr	r4, [pc, #128]	@ (800150c <HAL_GPIO_Init+0x21c>)
 800148a:	42a0      	cmp	r0, r4
 800148c:	f43f af60 	beq.w	8001350 <HAL_GPIO_Init+0x60>
 8001490:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001494:	42a0      	cmp	r0, r4
 8001496:	d022      	beq.n	80014de <HAL_GPIO_Init+0x1ee>
 8001498:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800149c:	42a0      	cmp	r0, r4
 800149e:	d020      	beq.n	80014e2 <HAL_GPIO_Init+0x1f2>
 80014a0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014a4:	42a0      	cmp	r0, r4
 80014a6:	d01e      	beq.n	80014e6 <HAL_GPIO_Init+0x1f6>
 80014a8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014ac:	42a0      	cmp	r0, r4
 80014ae:	d01c      	beq.n	80014ea <HAL_GPIO_Init+0x1fa>
 80014b0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014b4:	42a0      	cmp	r0, r4
 80014b6:	d01a      	beq.n	80014ee <HAL_GPIO_Init+0x1fe>
 80014b8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014bc:	42a0      	cmp	r0, r4
 80014be:	d018      	beq.n	80014f2 <HAL_GPIO_Init+0x202>
 80014c0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c4:	42a0      	cmp	r0, r4
 80014c6:	d016      	beq.n	80014f6 <HAL_GPIO_Init+0x206>
 80014c8:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014cc:	42a0      	cmp	r0, r4
 80014ce:	d014      	beq.n	80014fa <HAL_GPIO_Init+0x20a>
 80014d0:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014d4:	42a0      	cmp	r0, r4
 80014d6:	f43f af39 	beq.w	800134c <HAL_GPIO_Init+0x5c>
 80014da:	240a      	movs	r4, #10
 80014dc:	e739      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014de:	2401      	movs	r4, #1
 80014e0:	e737      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014e2:	2402      	movs	r4, #2
 80014e4:	e735      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014e6:	2403      	movs	r4, #3
 80014e8:	e733      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014ea:	2404      	movs	r4, #4
 80014ec:	e731      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014ee:	2405      	movs	r4, #5
 80014f0:	e72f      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014f2:	2406      	movs	r4, #6
 80014f4:	e72d      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014f6:	2407      	movs	r4, #7
 80014f8:	e72b      	b.n	8001352 <HAL_GPIO_Init+0x62>
 80014fa:	2408      	movs	r4, #8
 80014fc:	e729      	b.n	8001352 <HAL_GPIO_Init+0x62>
  }
}
 80014fe:	b003      	add	sp, #12
 8001500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001502:	bf00      	nop
 8001504:	58000400 	.word	0x58000400
 8001508:	58024400 	.word	0x58024400
 800150c:	58020000 	.word	0x58020000

08001510 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001510:	b10a      	cbz	r2, 8001516 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001512:	6181      	str	r1, [r0, #24]
 8001514:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001516:	0409      	lsls	r1, r1, #16
 8001518:	6181      	str	r1, [r0, #24]
  }
}
 800151a:	4770      	bx	lr

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151e:	4b07      	ldr	r3, [pc, #28]	@ (800153c <HAL_MspInit+0x20>)
 8001520:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001524:	f042 0202 	orr.w	r2, r2, #2
 8001528:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800152c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001538:	b002      	add	sp, #8
 800153a:	4770      	bx	lr
 800153c:	58024400 	.word	0x58024400

08001540 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001540:	b510      	push	{r4, lr}
 8001542:	b0b8      	sub	sp, #224	@ 0xe0
 8001544:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001546:	2100      	movs	r1, #0
 8001548:	9133      	str	r1, [sp, #204]	@ 0xcc
 800154a:	9134      	str	r1, [sp, #208]	@ 0xd0
 800154c:	9135      	str	r1, [sp, #212]	@ 0xd4
 800154e:	9136      	str	r1, [sp, #216]	@ 0xd8
 8001550:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001552:	22c0      	movs	r2, #192	@ 0xc0
 8001554:	a802      	add	r0, sp, #8
 8001556:	f008 f837 	bl	80095c8 <memset>
  if(hfdcan->Instance==FDCAN2)
 800155a:	6822      	ldr	r2, [r4, #0]
 800155c:	4b1d      	ldr	r3, [pc, #116]	@ (80015d4 <HAL_FDCAN_MspInit+0x94>)
 800155e:	429a      	cmp	r2, r3
 8001560:	d001      	beq.n	8001566 <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001562:	b038      	add	sp, #224	@ 0xe0
 8001564:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001566:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800156a:	2300      	movs	r3, #0
 800156c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001570:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001574:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001576:	a802      	add	r0, sp, #8
 8001578:	f002 f91e 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 800157c:	bb38      	cbnz	r0, 80015ce <HAL_FDCAN_MspInit+0x8e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800157e:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <HAL_FDCAN_MspInit+0x98>)
 8001580:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001584:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001588:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 800158c:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 8001590:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001594:	9200      	str	r2, [sp, #0]
 8001596:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001598:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800159c:	f042 0202 	orr.w	r2, r2, #2
 80015a0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	9301      	str	r3, [sp, #4]
 80015ae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_CAN_RX_Pin|TPU_CAN_TX_Pin;
 80015b0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015b4:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015be:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80015c0:	2309      	movs	r3, #9
 80015c2:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c4:	a933      	add	r1, sp, #204	@ 0xcc
 80015c6:	4805      	ldr	r0, [pc, #20]	@ (80015dc <HAL_FDCAN_MspInit+0x9c>)
 80015c8:	f7ff fe92 	bl	80012f0 <HAL_GPIO_Init>
}
 80015cc:	e7c9      	b.n	8001562 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80015ce:	f7ff f8d1 	bl	8000774 <Error_Handler>
 80015d2:	e7d4      	b.n	800157e <HAL_FDCAN_MspInit+0x3e>
 80015d4:	4000a400 	.word	0x4000a400
 80015d8:	58024400 	.word	0x58024400
 80015dc:	58020400 	.word	0x58020400

080015e0 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80015e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015e2:	b0bd      	sub	sp, #244	@ 0xf4
 80015e4:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e6:	2100      	movs	r1, #0
 80015e8:	9137      	str	r1, [sp, #220]	@ 0xdc
 80015ea:	9138      	str	r1, [sp, #224]	@ 0xe0
 80015ec:	9139      	str	r1, [sp, #228]	@ 0xe4
 80015ee:	913a      	str	r1, [sp, #232]	@ 0xe8
 80015f0:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015f2:	22c0      	movs	r2, #192	@ 0xc0
 80015f4:	a806      	add	r0, sp, #24
 80015f6:	f007 ffe7 	bl	80095c8 <memset>
  if(hqspi->Instance==QUADSPI)
 80015fa:	6822      	ldr	r2, [r4, #0]
 80015fc:	4b3e      	ldr	r3, [pc, #248]	@ (80016f8 <HAL_QSPI_MspInit+0x118>)
 80015fe:	429a      	cmp	r2, r3
 8001600:	d001      	beq.n	8001606 <HAL_QSPI_MspInit+0x26>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001602:	b03d      	add	sp, #244	@ 0xf4
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8001606:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800160a:	2300      	movs	r3, #0
 800160c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001610:	a806      	add	r0, sp, #24
 8001612:	f002 f8d1 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001616:	2800      	cmp	r0, #0
 8001618:	d16a      	bne.n	80016f0 <HAL_QSPI_MspInit+0x110>
    __HAL_RCC_QSPI_CLK_ENABLE();
 800161a:	4b38      	ldr	r3, [pc, #224]	@ (80016fc <HAL_QSPI_MspInit+0x11c>)
 800161c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001620:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001624:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8001628:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800162c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001630:	9201      	str	r2, [sp, #4]
 8001632:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001634:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001638:	f042 0210 	orr.w	r2, r2, #16
 800163c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001640:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001644:	f002 0210 	and.w	r2, r2, #16
 8001648:	9202      	str	r2, [sp, #8]
 800164a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800164c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001650:	f042 0201 	orr.w	r2, r2, #1
 8001654:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001658:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800165c:	f002 0201 	and.w	r2, r2, #1
 8001660:	9203      	str	r2, [sp, #12]
 8001662:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001664:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001668:	f042 0202 	orr.w	r2, r2, #2
 800166c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001670:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001674:	f002 0202 	and.w	r2, r2, #2
 8001678:	9204      	str	r2, [sp, #16]
 800167a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800167c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001680:	f042 0208 	orr.w	r2, r2, #8
 8001684:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	9305      	str	r3, [sp, #20]
 8001692:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = FLASH_IO2_Pin;
 8001694:	2304      	movs	r3, #4
 8001696:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2502      	movs	r5, #2
 800169a:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2400      	movs	r4, #0
 800169e:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a0:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80016a2:	2709      	movs	r7, #9
 80016a4:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO2_GPIO_Port, &GPIO_InitStruct);
 80016a6:	ae37      	add	r6, sp, #220	@ 0xdc
 80016a8:	4631      	mov	r1, r6
 80016aa:	4815      	ldr	r0, [pc, #84]	@ (8001700 <HAL_QSPI_MspInit+0x120>)
 80016ac:	f7ff fe20 	bl	80012f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO3_Pin;
 80016b0:	9537      	str	r5, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b2:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80016b8:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(FLASH_IO3_GPIO_Port, &GPIO_InitStruct);
 80016ba:	4631      	mov	r1, r6
 80016bc:	4811      	ldr	r0, [pc, #68]	@ (8001704 <HAL_QSPI_MspInit+0x124>)
 80016be:	f7ff fe17 	bl	80012f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_CS_Pin;
 80016c2:	f240 4304 	movw	r3, #1028	@ 0x404
 80016c6:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c8:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80016ce:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d0:	4631      	mov	r1, r6
 80016d2:	480d      	ldr	r0, [pc, #52]	@ (8001708 <HAL_QSPI_MspInit+0x128>)
 80016d4:	f7ff fe0c 	bl	80012f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FLASH_IO0_Pin|FLASH_IO1_Pin;
 80016d8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80016dc:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016de:	9538      	str	r5, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	9439      	str	r4, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e2:	943a      	str	r4, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80016e4:	973b      	str	r7, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016e6:	4631      	mov	r1, r6
 80016e8:	4808      	ldr	r0, [pc, #32]	@ (800170c <HAL_QSPI_MspInit+0x12c>)
 80016ea:	f7ff fe01 	bl	80012f0 <HAL_GPIO_Init>
}
 80016ee:	e788      	b.n	8001602 <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 80016f0:	f7ff f840 	bl	8000774 <Error_Handler>
 80016f4:	e791      	b.n	800161a <HAL_QSPI_MspInit+0x3a>
 80016f6:	bf00      	nop
 80016f8:	52005000 	.word	0x52005000
 80016fc:	58024400 	.word	0x58024400
 8001700:	58021000 	.word	0x58021000
 8001704:	58020000 	.word	0x58020000
 8001708:	58020400 	.word	0x58020400
 800170c:	58020c00 	.word	0x58020c00

08001710 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001714:	b0ba      	sub	sp, #232	@ 0xe8
 8001716:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001718:	2100      	movs	r1, #0
 800171a:	9135      	str	r1, [sp, #212]	@ 0xd4
 800171c:	9136      	str	r1, [sp, #216]	@ 0xd8
 800171e:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001720:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001722:	9139      	str	r1, [sp, #228]	@ 0xe4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001724:	22c0      	movs	r2, #192	@ 0xc0
 8001726:	a804      	add	r0, sp, #16
 8001728:	f007 ff4e 	bl	80095c8 <memset>
  if(hsd->Instance==SDMMC1)
 800172c:	6822      	ldr	r2, [r4, #0]
 800172e:	4b2b      	ldr	r3, [pc, #172]	@ (80017dc <HAL_SD_MspInit+0xcc>)
 8001730:	429a      	cmp	r2, r3
 8001732:	d002      	beq.n	800173a <HAL_SD_MspInit+0x2a>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001734:	b03a      	add	sp, #232	@ 0xe8
 8001736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 800173a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800173e:	2300      	movs	r3, #0
 8001740:	e9cd 2304 	strd	r2, r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001744:	a804      	add	r0, sp, #16
 8001746:	f002 f837 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 800174a:	2800      	cmp	r0, #0
 800174c:	d142      	bne.n	80017d4 <HAL_SD_MspInit+0xc4>
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800174e:	4b24      	ldr	r3, [pc, #144]	@ (80017e0 <HAL_SD_MspInit+0xd0>)
 8001750:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001754:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001758:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 800175c:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8001760:	f402 3280 	and.w	r2, r2, #65536	@ 0x10000
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001768:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800176c:	f042 0204 	orr.w	r2, r2, #4
 8001770:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001774:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001778:	f002 0204 	and.w	r2, r2, #4
 800177c:	9202      	str	r2, [sp, #8]
 800177e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001780:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001784:	f042 0208 	orr.w	r2, r2, #8
 8001788:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800178c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001790:	f003 0308 	and.w	r3, r3, #8
 8001794:	9303      	str	r3, [sp, #12]
 8001796:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SD_DAT0_Pin|SD_DAT1_Pin|SD_DAT2_Pin|SD_DAT3_Pin
 8001798:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 800179c:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179e:	f04f 0802 	mov.w	r8, #2
 80017a2:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a6:	2700      	movs	r7, #0
 80017a8:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2603      	movs	r6, #3
 80017ac:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80017ae:	250c      	movs	r5, #12
 80017b0:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b2:	ac35      	add	r4, sp, #212	@ 0xd4
 80017b4:	4621      	mov	r1, r4
 80017b6:	480b      	ldr	r0, [pc, #44]	@ (80017e4 <HAL_SD_MspInit+0xd4>)
 80017b8:	f7ff fd9a 	bl	80012f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 80017bc:	2304      	movs	r3, #4
 80017be:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	f8cd 80d8 	str.w	r8, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	9737      	str	r7, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	9638      	str	r6, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 80017c8:	9539      	str	r5, [sp, #228]	@ 0xe4
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 80017ca:	4621      	mov	r1, r4
 80017cc:	4806      	ldr	r0, [pc, #24]	@ (80017e8 <HAL_SD_MspInit+0xd8>)
 80017ce:	f7ff fd8f 	bl	80012f0 <HAL_GPIO_Init>
}
 80017d2:	e7af      	b.n	8001734 <HAL_SD_MspInit+0x24>
      Error_Handler();
 80017d4:	f7fe ffce 	bl	8000774 <Error_Handler>
 80017d8:	e7b9      	b.n	800174e <HAL_SD_MspInit+0x3e>
 80017da:	bf00      	nop
 80017dc:	52007000 	.word	0x52007000
 80017e0:	58024400 	.word	0x58024400
 80017e4:	58020800 	.word	0x58020800
 80017e8:	58020c00 	.word	0x58020c00

080017ec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017ec:	b570      	push	{r4, r5, r6, lr}
 80017ee:	b0be      	sub	sp, #248	@ 0xf8
 80017f0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f2:	2100      	movs	r1, #0
 80017f4:	9139      	str	r1, [sp, #228]	@ 0xe4
 80017f6:	913a      	str	r1, [sp, #232]	@ 0xe8
 80017f8:	913b      	str	r1, [sp, #236]	@ 0xec
 80017fa:	913c      	str	r1, [sp, #240]	@ 0xf0
 80017fc:	913d      	str	r1, [sp, #244]	@ 0xf4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017fe:	22c0      	movs	r2, #192	@ 0xc0
 8001800:	a808      	add	r0, sp, #32
 8001802:	f007 fee1 	bl	80095c8 <memset>
  if(hspi->Instance==SPI1)
 8001806:	6823      	ldr	r3, [r4, #0]
 8001808:	4a5f      	ldr	r2, [pc, #380]	@ (8001988 <HAL_SPI_MspInit+0x19c>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d008      	beq.n	8001820 <HAL_SPI_MspInit+0x34>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 800180e:	4a5f      	ldr	r2, [pc, #380]	@ (800198c <HAL_SPI_MspInit+0x1a0>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d038      	beq.n	8001886 <HAL_SPI_MspInit+0x9a>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8001814:	4a5e      	ldr	r2, [pc, #376]	@ (8001990 <HAL_SPI_MspInit+0x1a4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	f000 8081 	beq.w	800191e <HAL_SPI_MspInit+0x132>
    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }

}
 800181c:	b03e      	add	sp, #248	@ 0xf8
 800181e:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001820:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001824:	2300      	movs	r3, #0
 8001826:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800182a:	a808      	add	r0, sp, #32
 800182c:	f001 ffc4 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001830:	bb30      	cbnz	r0, 8001880 <HAL_SPI_MspInit+0x94>
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001832:	4b58      	ldr	r3, [pc, #352]	@ (8001994 <HAL_SPI_MspInit+0x1a8>)
 8001834:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001838:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800183c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001840:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001844:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001848:	9201      	str	r2, [sp, #4]
 800184a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800184c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001850:	f042 0201 	orr.w	r2, r2, #1
 8001854:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001858:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	9302      	str	r3, [sp, #8]
 8001862:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 8001864:	23e0      	movs	r3, #224	@ 0xe0
 8001866:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001872:	2305      	movs	r3, #5
 8001874:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001876:	a939      	add	r1, sp, #228	@ 0xe4
 8001878:	4847      	ldr	r0, [pc, #284]	@ (8001998 <HAL_SPI_MspInit+0x1ac>)
 800187a:	f7ff fd39 	bl	80012f0 <HAL_GPIO_Init>
 800187e:	e7cd      	b.n	800181c <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001880:	f7fe ff78 	bl	8000774 <Error_Handler>
 8001884:	e7d5      	b.n	8001832 <HAL_SPI_MspInit+0x46>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001886:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800188a:	2300      	movs	r3, #0
 800188c:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001890:	a808      	add	r0, sp, #32
 8001892:	f001 ff91 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001896:	2800      	cmp	r0, #0
 8001898:	d13e      	bne.n	8001918 <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800189a:	4b3e      	ldr	r3, [pc, #248]	@ (8001994 <HAL_SPI_MspInit+0x1a8>)
 800189c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80018a0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018a4:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80018a8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80018ac:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80018b0:	9203      	str	r2, [sp, #12]
 80018b2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018b4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018b8:	f042 0208 	orr.w	r2, r2, #8
 80018bc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018c0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018c4:	f002 0208 	and.w	r2, r2, #8
 80018c8:	9204      	str	r2, [sp, #16]
 80018ca:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018cc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018d0:	f042 0202 	orr.w	r2, r2, #2
 80018d4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	9305      	str	r3, [sp, #20]
 80018e2:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPS_MOSI_Pin;
 80018e4:	2340      	movs	r3, #64	@ 0x40
 80018e6:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2602      	movs	r6, #2
 80018ea:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2400      	movs	r4, #0
 80018ee:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f0:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI3;
 80018f2:	2305      	movs	r3, #5
 80018f4:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPS_MOSI_GPIO_Port, &GPIO_InitStruct);
 80018f6:	ad39      	add	r5, sp, #228	@ 0xe4
 80018f8:	4629      	mov	r1, r5
 80018fa:	4828      	ldr	r0, [pc, #160]	@ (800199c <HAL_SPI_MspInit+0x1b0>)
 80018fc:	f7ff fcf8 	bl	80012f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_SCK_Pin|GPS_MISO_Pin;
 8001900:	2318      	movs	r3, #24
 8001902:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001904:	963a      	str	r6, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	943b      	str	r4, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001908:	943c      	str	r4, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800190a:	2306      	movs	r3, #6
 800190c:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800190e:	4629      	mov	r1, r5
 8001910:	4823      	ldr	r0, [pc, #140]	@ (80019a0 <HAL_SPI_MspInit+0x1b4>)
 8001912:	f7ff fced 	bl	80012f0 <HAL_GPIO_Init>
 8001916:	e781      	b.n	800181c <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001918:	f7fe ff2c 	bl	8000774 <Error_Handler>
 800191c:	e7bd      	b.n	800189a <HAL_SPI_MspInit+0xae>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800191e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001922:	2300      	movs	r3, #0
 8001924:	e9cd 2308 	strd	r2, r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001928:	a808      	add	r0, sp, #32
 800192a:	f001 ff45 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 800192e:	bb38      	cbnz	r0, 8001980 <HAL_SPI_MspInit+0x194>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <HAL_SPI_MspInit+0x1a8>)
 8001932:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001936:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800193a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800193e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001942:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001946:	9206      	str	r2, [sp, #24]
 8001948:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800194a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800194e:	f042 0210 	orr.w	r2, r2, #16
 8001952:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800195a:	f003 0310 	and.w	r3, r3, #16
 800195e:	9307      	str	r3, [sp, #28]
 8001960:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = MCU_MISO_Pin|MCU_MOSI_Pin|MCU_SCK_Pin;
 8001962:	f44f 5383 	mov.w	r3, #4192	@ 0x1060
 8001966:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196c:	2300      	movs	r3, #0
 800196e:	933b      	str	r3, [sp, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001970:	933c      	str	r3, [sp, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001972:	2305      	movs	r3, #5
 8001974:	933d      	str	r3, [sp, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001976:	a939      	add	r1, sp, #228	@ 0xe4
 8001978:	480a      	ldr	r0, [pc, #40]	@ (80019a4 <HAL_SPI_MspInit+0x1b8>)
 800197a:	f7ff fcb9 	bl	80012f0 <HAL_GPIO_Init>
}
 800197e:	e74d      	b.n	800181c <HAL_SPI_MspInit+0x30>
      Error_Handler();
 8001980:	f7fe fef8 	bl	8000774 <Error_Handler>
 8001984:	e7d4      	b.n	8001930 <HAL_SPI_MspInit+0x144>
 8001986:	bf00      	nop
 8001988:	40013000 	.word	0x40013000
 800198c:	40003c00 	.word	0x40003c00
 8001990:	40013400 	.word	0x40013400
 8001994:	58024400 	.word	0x58024400
 8001998:	58020000 	.word	0x58020000
 800199c:	58020c00 	.word	0x58020c00
 80019a0:	58020400 	.word	0x58020400
 80019a4:	58021000 	.word	0x58021000

080019a8 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80019a8:	b500      	push	{lr}
 80019aa:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	2300      	movs	r3, #0
 80019ae:	9303      	str	r3, [sp, #12]
 80019b0:	9304      	str	r3, [sp, #16]
 80019b2:	9305      	str	r3, [sp, #20]
 80019b4:	9306      	str	r3, [sp, #24]
 80019b6:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM2)
 80019b8:	6803      	ldr	r3, [r0, #0]
 80019ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019be:	d002      	beq.n	80019c6 <HAL_TIM_IC_MspInit+0x1e>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80019c0:	b009      	add	sp, #36	@ 0x24
 80019c2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019c6:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <HAL_TIM_IC_MspInit+0x68>)
 80019c8:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80019cc:	f042 0201 	orr.w	r2, r2, #1
 80019d0:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80019d4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80019d8:	f002 0201 	and.w	r2, r2, #1
 80019dc:	9201      	str	r2, [sp, #4]
 80019de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80019e4:	f042 0201 	orr.w	r2, r2, #1
 80019e8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80019ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019f0:	f003 0301 	and.w	r3, r3, #1
 80019f4:	9302      	str	r3, [sp, #8]
 80019f6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPS_TIMEPULSE_Pin;
 80019f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019fc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a02:	2301      	movs	r3, #1
 8001a04:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPS_TIMEPULSE_GPIO_Port, &GPIO_InitStruct);
 8001a06:	a903      	add	r1, sp, #12
 8001a08:	4802      	ldr	r0, [pc, #8]	@ (8001a14 <HAL_TIM_IC_MspInit+0x6c>)
 8001a0a:	f7ff fc71 	bl	80012f0 <HAL_GPIO_Init>
}
 8001a0e:	e7d7      	b.n	80019c0 <HAL_TIM_IC_MspInit+0x18>
 8001a10:	58024400 	.word	0x58024400
 8001a14:	58020000 	.word	0x58020000

08001a18 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a18:	b510      	push	{r4, lr}
 8001a1a:	b0bc      	sub	sp, #240	@ 0xf0
 8001a1c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a1e:	2100      	movs	r1, #0
 8001a20:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001a22:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001a24:	9139      	str	r1, [sp, #228]	@ 0xe4
 8001a26:	913a      	str	r1, [sp, #232]	@ 0xe8
 8001a28:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a2a:	22c0      	movs	r2, #192	@ 0xc0
 8001a2c:	a806      	add	r0, sp, #24
 8001a2e:	f007 fdcb 	bl	80095c8 <memset>
  if(huart->Instance==UART7)
 8001a32:	6823      	ldr	r3, [r4, #0]
 8001a34:	4a51      	ldr	r2, [pc, #324]	@ (8001b7c <HAL_UART_MspInit+0x164>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d007      	beq.n	8001a4a <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART7_MspInit 1 */

    /* USER CODE END UART7_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 8001a3a:	4a51      	ldr	r2, [pc, #324]	@ (8001b80 <HAL_UART_MspInit+0x168>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d037      	beq.n	8001ab0 <HAL_UART_MspInit+0x98>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 8001a40:	4a50      	ldr	r2, [pc, #320]	@ (8001b84 <HAL_UART_MspInit+0x16c>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d066      	beq.n	8001b14 <HAL_UART_MspInit+0xfc>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001a46:	b03c      	add	sp, #240	@ 0xf0
 8001a48:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a52:	a806      	add	r0, sp, #24
 8001a54:	f001 feb0 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001a58:	bb38      	cbnz	r0, 8001aaa <HAL_UART_MspInit+0x92>
    __HAL_RCC_UART7_CLK_ENABLE();
 8001a5a:	4b4b      	ldr	r3, [pc, #300]	@ (8001b88 <HAL_UART_MspInit+0x170>)
 8001a5c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a60:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001a64:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001a68:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001a6c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001a70:	9200      	str	r2, [sp, #0]
 8001a72:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a74:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001a78:	f042 0210 	orr.w	r2, r2, #16
 8001a7c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001a80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a84:	f003 0310 	and.w	r3, r3, #16
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BT_RX_Pin|BT_TX_Pin;
 8001a8c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a90:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a92:	2302      	movs	r3, #2
 8001a94:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001a9c:	2307      	movs	r3, #7
 8001a9e:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001aa0:	a937      	add	r1, sp, #220	@ 0xdc
 8001aa2:	483a      	ldr	r0, [pc, #232]	@ (8001b8c <HAL_UART_MspInit+0x174>)
 8001aa4:	f7ff fc24 	bl	80012f0 <HAL_GPIO_Init>
 8001aa8:	e7cd      	b.n	8001a46 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001aaa:	f7fe fe63 	bl	8000774 <Error_Handler>
 8001aae:	e7d4      	b.n	8001a5a <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ab8:	a806      	add	r0, sp, #24
 8001aba:	f001 fe7d 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001abe:	bb30      	cbnz	r0, 8001b0e <HAL_UART_MspInit+0xf6>
    __HAL_RCC_UART8_CLK_ENABLE();
 8001ac0:	4b31      	ldr	r3, [pc, #196]	@ (8001b88 <HAL_UART_MspInit+0x170>)
 8001ac2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001ac6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001aca:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001ace:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001ad2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001ad6:	9202      	str	r2, [sp, #8]
 8001ad8:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ada:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001ade:	f042 0210 	orr.w	r2, r2, #16
 8001ae2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	9303      	str	r3, [sp, #12]
 8001af0:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 8001af2:	2303      	movs	r3, #3
 8001af4:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af6:	2312      	movs	r3, #18
 8001af8:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001afe:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8001b00:	2308      	movs	r3, #8
 8001b02:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b04:	a937      	add	r1, sp, #220	@ 0xdc
 8001b06:	4821      	ldr	r0, [pc, #132]	@ (8001b8c <HAL_UART_MspInit+0x174>)
 8001b08:	f7ff fbf2 	bl	80012f0 <HAL_GPIO_Init>
 8001b0c:	e79b      	b.n	8001a46 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001b0e:	f7fe fe31 	bl	8000774 <Error_Handler>
 8001b12:	e7d5      	b.n	8001ac0 <HAL_UART_MspInit+0xa8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b14:	2201      	movs	r2, #1
 8001b16:	2300      	movs	r3, #0
 8001b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b1c:	a806      	add	r0, sp, #24
 8001b1e:	f001 fe4b 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8001b22:	bb38      	cbnz	r0, 8001b74 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b24:	4b18      	ldr	r3, [pc, #96]	@ (8001b88 <HAL_UART_MspInit+0x170>)
 8001b26:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001b2a:	f042 0210 	orr.w	r2, r2, #16
 8001b2e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001b32:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001b36:	f002 0210 	and.w	r2, r2, #16
 8001b3a:	9204      	str	r2, [sp, #16]
 8001b3c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001b42:	f042 0201 	orr.w	r2, r2, #1
 8001b46:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	9305      	str	r3, [sp, #20]
 8001b54:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = TPU_TX_EX_Pin|TPU_RX_EX_Pin;
 8001b56:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b5a:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b64:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b66:	2307      	movs	r3, #7
 8001b68:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6a:	a937      	add	r1, sp, #220	@ 0xdc
 8001b6c:	4808      	ldr	r0, [pc, #32]	@ (8001b90 <HAL_UART_MspInit+0x178>)
 8001b6e:	f7ff fbbf 	bl	80012f0 <HAL_GPIO_Init>
}
 8001b72:	e768      	b.n	8001a46 <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001b74:	f7fe fdfe 	bl	8000774 <Error_Handler>
 8001b78:	e7d4      	b.n	8001b24 <HAL_UART_MspInit+0x10c>
 8001b7a:	bf00      	nop
 8001b7c:	40007800 	.word	0x40007800
 8001b80:	40007c00 	.word	0x40007c00
 8001b84:	40011000 	.word	0x40011000
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	58021000 	.word	0x58021000
 8001b90:	58020000 	.word	0x58020000

08001b94 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b98:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b9a:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001b9e:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8001ba2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001ba6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d854      	bhi.n	8001c58 <PCD_WriteEmptyTxFifo+0xc4>
 8001bae:	4607      	mov	r7, r0
 8001bb0:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001bb2:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001bb4:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001bb8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001bbc:	69d2      	ldr	r2, [r2, #28]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d300      	bcc.n	8001bc4 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8001bc2:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001bc4:	f102 0903 	add.w	r9, r2, #3
 8001bc8:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001bcc:	e015      	b.n	8001bfa <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001bce:	f106 0903 	add.w	r9, r6, #3
 8001bd2:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8001bd6:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001bd8:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001bdc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001be0:	6a29      	ldr	r1, [r5, #32]
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	b2b3      	uxth	r3, r6
 8001be6:	b2e2      	uxtb	r2, r4
 8001be8:	4640      	mov	r0, r8
 8001bea:	f005 fd76 	bl	80076da <USB_WritePacket>

    ep->xfer_buff  += len;
 8001bee:	6a2b      	ldr	r3, [r5, #32]
 8001bf0:	4433      	add	r3, r6
 8001bf2:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8001bf4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001bf6:	4433      	add	r3, r6
 8001bf8:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001bfa:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8001bfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001c02:	699b      	ldr	r3, [r3, #24]
 8001c04:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001c06:	454b      	cmp	r3, r9
 8001c08:	d312      	bcc.n	8001c30 <PCD_WriteEmptyTxFifo+0x9c>
 8001c0a:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001c0e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8001c12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d20a      	bcs.n	8001c30 <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001c1a:	b14b      	cbz	r3, 8001c30 <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8001c1c:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8001c1e:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8001c22:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001c26:	69d6      	ldr	r6, [r2, #28]
 8001c28:	429e      	cmp	r6, r3
 8001c2a:	d3d0      	bcc.n	8001bce <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8001c2c:	461e      	mov	r6, r3
 8001c2e:	e7ce      	b.n	8001bce <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001c30:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001c34:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d80f      	bhi.n	8001c60 <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001c40:	f004 040f 	and.w	r4, r4, #15
 8001c44:	2201      	movs	r2, #1
 8001c46:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001c48:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8001c4c:	ea23 0302 	bic.w	r3, r3, r2
 8001c50:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8001c54:	2000      	movs	r0, #0
 8001c56:	e000      	b.n	8001c5a <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8001c58:	2001      	movs	r0, #1
}
 8001c5a:	b003      	add	sp, #12
 8001c5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001c60:	2000      	movs	r0, #0
 8001c62:	e7fa      	b.n	8001c5a <PCD_WriteEmptyTxFifo+0xc6>

08001c64 <HAL_PCD_Init>:
{
 8001c64:	b530      	push	{r4, r5, lr}
 8001c66:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001c68:	2800      	cmp	r0, #0
 8001c6a:	d07a      	beq.n	8001d62 <HAL_PCD_Init+0xfe>
 8001c6c:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c6e:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001c72:	b1ab      	cbz	r3, 8001ca0 <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c74:	2303      	movs	r3, #3
 8001c76:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f005 fae2 	bl	8007244 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c80:	7c23      	ldrb	r3, [r4, #16]
 8001c82:	f88d 3000 	strb.w	r3, [sp]
 8001c86:	1d23      	adds	r3, r4, #4
 8001c88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c8a:	6820      	ldr	r0, [r4, #0]
 8001c8c:	f005 fa10 	bl	80070b0 <USB_CoreInit>
 8001c90:	b158      	cbz	r0, 8001caa <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001c98:	2501      	movs	r5, #1
}
 8001c9a:	4628      	mov	r0, r5
 8001c9c:	b003      	add	sp, #12
 8001c9e:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001ca0:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001ca4:	f006 fb26 	bl	80082f4 <HAL_PCD_MspInit>
 8001ca8:	e7e4      	b.n	8001c74 <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001caa:	2100      	movs	r1, #0
 8001cac:	6820      	ldr	r0, [r4, #0]
 8001cae:	f005 ff2a 	bl	8007b06 <USB_SetCurrentMode>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	b9b8      	cbnz	r0, 8001ce6 <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	7920      	ldrb	r0, [r4, #4]
 8001cba:	4298      	cmp	r0, r3
 8001cbc:	d918      	bls.n	8001cf0 <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 8001cbe:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001cc2:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001cc6:	2001      	movs	r0, #1
 8001cc8:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001cca:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ccc:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001cce:	2000      	movs	r0, #0
 8001cd0:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001cd2:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001cd4:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001cd6:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001cda:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001cde:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	b2db      	uxtb	r3, r3
 8001ce4:	e7e8      	b.n	8001cb8 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ce6:	2302      	movs	r3, #2
 8001ce8:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001cec:	2501      	movs	r5, #1
 8001cee:	e7d4      	b.n	8001c9a <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cf0:	4290      	cmp	r0, r2
 8001cf2:	d917      	bls.n	8001d24 <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8001cf4:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001cf8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001d02:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d06:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d0a:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001d0e:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001d12:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001d16:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d1a:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d1e:	3201      	adds	r2, #1
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	e7e5      	b.n	8001cf0 <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001d24:	7c23      	ldrb	r3, [r4, #16]
 8001d26:	f88d 3000 	strb.w	r3, [sp]
 8001d2a:	1d23      	adds	r3, r4, #4
 8001d2c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d2e:	6820      	ldr	r0, [r4, #0]
 8001d30:	f005 fade 	bl	80072f0 <USB_DevInit>
 8001d34:	4605      	mov	r5, r0
 8001d36:	b958      	cbnz	r0, 8001d50 <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001d42:	7b23      	ldrb	r3, [r4, #12]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d008      	beq.n	8001d5a <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001d48:	6820      	ldr	r0, [r4, #0]
 8001d4a:	f005 fe9b 	bl	8007a84 <USB_DevDisconnect>
  return HAL_OK;
 8001d4e:	e7a4      	b.n	8001c9a <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001d50:	2302      	movs	r3, #2
 8001d52:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001d56:	2501      	movs	r5, #1
 8001d58:	e79f      	b.n	8001c9a <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	f000 fd76 	bl	800284c <HAL_PCDEx_ActivateLPM>
 8001d60:	e7f2      	b.n	8001d48 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001d62:	2501      	movs	r5, #1
 8001d64:	e799      	b.n	8001c9a <HAL_PCD_Init+0x36>

08001d66 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001d66:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001d68:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001d6c:	2a01      	cmp	r2, #1
 8001d6e:	d01a      	beq.n	8001da6 <HAL_PCD_Start+0x40>
{
 8001d70:	b510      	push	{r4, lr}
 8001d72:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001d74:	2201      	movs	r2, #1
 8001d76:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001d7a:	68da      	ldr	r2, [r3, #12]
 8001d7c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001d80:	d002      	beq.n	8001d88 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001d82:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001d84:	2a01      	cmp	r2, #1
 8001d86:	d009      	beq.n	8001d9c <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001d88:	6820      	ldr	r0, [r4, #0]
 8001d8a:	f005 fa55 	bl	8007238 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001d8e:	6820      	ldr	r0, [r4, #0]
 8001d90:	f005 fe6a 	bl	8007a68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001d94:	2000      	movs	r0, #0
 8001d96:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001d9a:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001d9c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001d9e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001da2:	639a      	str	r2, [r3, #56]	@ 0x38
 8001da4:	e7f0      	b.n	8001d88 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001da6:	2002      	movs	r0, #2
}
 8001da8:	4770      	bx	lr
	...

08001dac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001dac:	b570      	push	{r4, r5, r6, lr}
 8001dae:	4604      	mov	r4, r0
 8001db0:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001db2:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001db4:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001db6:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dbe:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001dc0:	79a1      	ldrb	r1, [r4, #6]
 8001dc2:	2901      	cmp	r1, #1
 8001dc4:	d011      	beq.n	8001dea <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001dc6:	4938      	ldr	r1, [pc, #224]	@ (8001ea8 <PCD_EP_OutXfrComplete_int+0xfc>)
 8001dc8:	428e      	cmp	r6, r1
 8001dca:	d056      	beq.n	8001e7a <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001dcc:	b93d      	cbnz	r5, 8001dde <PCD_EP_OutXfrComplete_int+0x32>
 8001dce:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001dd2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001dd6:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d05e      	beq.n	8001e9c <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001dde:	b2e9      	uxtb	r1, r5
 8001de0:	4620      	mov	r0, r4
 8001de2:	f006 fae9 	bl	80083b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001de6:	2000      	movs	r0, #0
 8001de8:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001dea:	f012 0f08 	tst.w	r2, #8
 8001dee:	d009      	beq.n	8001e04 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001df0:	492e      	ldr	r1, [pc, #184]	@ (8001eac <PCD_EP_OutXfrComplete_int+0x100>)
 8001df2:	428e      	cmp	r6, r1
 8001df4:	d9f7      	bls.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
 8001df6:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001dfa:	d0f4      	beq.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001dfc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	e7f0      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001e04:	f012 0f20 	tst.w	r2, #32
 8001e08:	d002      	beq.n	8001e10 <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	e7ea      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001e10:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001e14:	d1e7      	bne.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e16:	4925      	ldr	r1, [pc, #148]	@ (8001eac <PCD_EP_OutXfrComplete_int+0x100>)
 8001e18:	428e      	cmp	r6, r1
 8001e1a:	d906      	bls.n	8001e2a <PCD_EP_OutXfrComplete_int+0x7e>
 8001e1c:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001e20:	d003      	beq.n	8001e2a <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e22:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e26:	609a      	str	r2, [r3, #8]
 8001e28:	e7dd      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001e2a:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001e2e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001e32:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e3c:	1acb      	subs	r3, r1, r3
 8001e3e:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001e42:	b97d      	cbnz	r5, 8001e64 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001e44:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001e48:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001e4c:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001e50:	b16a      	cbz	r2, 8001e6e <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001e52:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001e56:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001e5a:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001e5e:	4419      	add	r1, r3
 8001e60:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e64:	b2e9      	uxtb	r1, r5
 8001e66:	4620      	mov	r0, r4
 8001e68:	f006 faa6 	bl	80083b8 <HAL_PCD_DataOutStageCallback>
 8001e6c:	e7bb      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e6e:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e72:	2101      	movs	r1, #1
 8001e74:	f005 fe86 	bl	8007b84 <USB_EP0_OutStart>
 8001e78:	e7f4      	b.n	8001e64 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001e7a:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001e7e:	d003      	beq.n	8001e88 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e80:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	e7ae      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e88:	f012 0f20 	tst.w	r2, #32
 8001e8c:	d001      	beq.n	8001e92 <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e8e:	2220      	movs	r2, #32
 8001e90:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001e92:	b2e9      	uxtb	r1, r5
 8001e94:	4620      	mov	r0, r4
 8001e96:	f006 fa8f 	bl	80083b8 <HAL_PCD_DataOutStageCallback>
 8001e9a:	e7a4      	b.n	8001de6 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001e9c:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001ea0:	2100      	movs	r1, #0
 8001ea2:	f005 fe6f 	bl	8007b84 <USB_EP0_OutStart>
 8001ea6:	e79a      	b.n	8001dde <PCD_EP_OutXfrComplete_int+0x32>
 8001ea8:	4f54310a 	.word	0x4f54310a
 8001eac:	4f54300a 	.word	0x4f54300a

08001eb0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001eb0:	b538      	push	{r3, r4, r5, lr}
 8001eb2:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001eb4:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001eb6:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001eb8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001ebc:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001ec0:	4a0e      	ldr	r2, [pc, #56]	@ (8001efc <PCD_EP_OutSetupPacket_int+0x4c>)
 8001ec2:	4295      	cmp	r5, r2
 8001ec4:	d907      	bls.n	8001ed6 <PCD_EP_OutSetupPacket_int+0x26>
 8001ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001eca:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001ece:	d002      	beq.n	8001ed6 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001ed0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ed4:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	f006 fa66 	bl	80083a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001edc:	4b07      	ldr	r3, [pc, #28]	@ (8001efc <PCD_EP_OutSetupPacket_int+0x4c>)
 8001ede:	429d      	cmp	r5, r3
 8001ee0:	d902      	bls.n	8001ee8 <PCD_EP_OutSetupPacket_int+0x38>
 8001ee2:	79a3      	ldrb	r3, [r4, #6]
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d001      	beq.n	8001eec <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001ee8:	2000      	movs	r0, #0
 8001eea:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001eec:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	6820      	ldr	r0, [r4, #0]
 8001ef4:	f005 fe46 	bl	8007b84 <USB_EP0_OutStart>
 8001ef8:	e7f6      	b.n	8001ee8 <PCD_EP_OutSetupPacket_int+0x38>
 8001efa:	bf00      	nop
 8001efc:	4f54300a 	.word	0x4f54300a

08001f00 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001f00:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d00c      	beq.n	8001f22 <HAL_PCD_SetAddress+0x22>
{
 8001f08:	b510      	push	{r4, lr}
 8001f0a:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001f12:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f14:	6800      	ldr	r0, [r0, #0]
 8001f16:	f005 fd97 	bl	8007a48 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f1a:	2000      	movs	r0, #0
 8001f1c:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f20:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001f22:	2002      	movs	r0, #2
}
 8001f24:	4770      	bx	lr

08001f26 <HAL_PCD_EP_Open>:
{
 8001f26:	b538      	push	{r3, r4, r5, lr}
 8001f28:	4605      	mov	r5, r0
 8001f2a:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001f2c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f30:	d12b      	bne.n	8001f8a <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f32:	f001 0e0f 	and.w	lr, r1, #15
 8001f36:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001f3a:	00a4      	lsls	r4, r4, #2
 8001f3c:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001f40:	4404      	add	r4, r0
 8001f42:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001f44:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001f48:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f52:	f00c 0c0f 	and.w	ip, ip, #15
 8001f56:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f5a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001f5e:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001f60:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001f62:	784a      	ldrb	r2, [r1, #1]
 8001f64:	b10a      	cbz	r2, 8001f6a <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001f66:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d01c      	beq.n	8001fa8 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001f6e:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d01b      	beq.n	8001fae <HAL_PCD_EP_Open+0x88>
 8001f76:	2301      	movs	r3, #1
 8001f78:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f7c:	6828      	ldr	r0, [r5, #0]
 8001f7e:	f005 fa91 	bl	80074a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f82:	2000      	movs	r0, #0
 8001f84:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001f88:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f8a:	f001 000f 	and.w	r0, r1, #15
 8001f8e:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001f92:	0089      	lsls	r1, r1, #2
 8001f94:	3110      	adds	r1, #16
 8001f96:	4429      	add	r1, r5
 8001f98:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001f9a:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f9e:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001fa2:	2401      	movs	r4, #1
 8001fa4:	7544      	strb	r4, [r0, #21]
 8001fa6:	e7d4      	b.n	8001f52 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	714b      	strb	r3, [r1, #5]
 8001fac:	e7df      	b.n	8001f6e <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001fae:	2002      	movs	r0, #2
 8001fb0:	e7ea      	b.n	8001f88 <HAL_PCD_EP_Open+0x62>

08001fb2 <HAL_PCD_EP_Close>:
{
 8001fb2:	b510      	push	{r4, lr}
 8001fb4:	4604      	mov	r4, r0
 8001fb6:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001fb8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001fbc:	d120      	bne.n	8002000 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fbe:	f001 000f 	and.w	r0, r1, #15
 8001fc2:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fcc:	4423      	add	r3, r4
 8001fce:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001fd0:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001fd4:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001fd8:	2300      	movs	r3, #0
 8001fda:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fde:	f002 020f 	and.w	r2, r2, #15
 8001fe2:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001fe4:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d018      	beq.n	800201e <HAL_PCD_EP_Close+0x6c>
 8001fec:	2301      	movs	r3, #1
 8001fee:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001ff2:	6820      	ldr	r0, [r4, #0]
 8001ff4:	f005 faa2 	bl	800753c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001ffe:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002000:	f001 000f 	and.w	r0, r1, #15
 8002004:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	3310      	adds	r3, #16
 800200c:	4423      	add	r3, r4
 800200e:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8002010:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8002014:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8002018:	2301      	movs	r3, #1
 800201a:	7543      	strb	r3, [r0, #21]
 800201c:	e7df      	b.n	8001fde <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 800201e:	2002      	movs	r0, #2
 8002020:	e7ed      	b.n	8001ffe <HAL_PCD_EP_Close+0x4c>

08002022 <HAL_PCD_EP_Receive>:
{
 8002022:	b510      	push	{r4, lr}
 8002024:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002026:	f001 0c0f 	and.w	ip, r1, #15
 800202a:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 800202e:	0089      	lsls	r1, r1, #2
 8002030:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002034:	4401      	add	r1, r0
 8002036:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8002038:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 800203c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8002040:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8002044:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8002048:	2300      	movs	r3, #0
 800204a:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 800204e:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8002052:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8002056:	7982      	ldrb	r2, [r0, #6]
 8002058:	2a01      	cmp	r2, #1
 800205a:	d004      	beq.n	8002066 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800205c:	6800      	ldr	r0, [r0, #0]
 800205e:	f005 fb53 	bl	8007708 <USB_EPStartXfer>
}
 8002062:	2000      	movs	r0, #0
 8002064:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8002066:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 800206a:	e7f7      	b.n	800205c <HAL_PCD_EP_Receive+0x3a>

0800206c <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800206c:	f001 010f 	and.w	r1, r1, #15
 8002070:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002074:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8002078:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 800207c:	4770      	bx	lr

0800207e <HAL_PCD_EP_Transmit>:
{
 800207e:	b510      	push	{r4, lr}
 8002080:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002082:	f001 0c0f 	and.w	ip, r1, #15
 8002086:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 800208a:	0089      	lsls	r1, r1, #2
 800208c:	3110      	adds	r1, #16
 800208e:	4401      	add	r1, r0
 8002090:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8002092:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8002096:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800209a:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 800209e:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 80020a8:	2301      	movs	r3, #1
 80020aa:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020ae:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 80020b2:	7982      	ldrb	r2, [r0, #6]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d004      	beq.n	80020c2 <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80020b8:	6800      	ldr	r0, [r0, #0]
 80020ba:	f005 fb25 	bl	8007708 <USB_EPStartXfer>
}
 80020be:	2000      	movs	r0, #0
 80020c0:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80020c2:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 80020c6:	e7f7      	b.n	80020b8 <HAL_PCD_EP_Transmit+0x3a>

080020c8 <HAL_PCD_EP_SetStall>:
{
 80020c8:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020ca:	f001 050f 	and.w	r5, r1, #15
 80020ce:	7902      	ldrb	r2, [r0, #4]
 80020d0:	42aa      	cmp	r2, r5
 80020d2:	d338      	bcc.n	8002146 <HAL_PCD_EP_SetStall+0x7e>
 80020d4:	4604      	mov	r4, r0
 80020d6:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 80020d8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80020dc:	d11f      	bne.n	800211e <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 80020de:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80020e2:	0089      	lsls	r1, r1, #2
 80020e4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80020e8:	4401      	add	r1, r0
 80020ea:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80020ec:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80020f0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 80020fa:	2301      	movs	r3, #1
 80020fc:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020fe:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 8002100:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002104:	2b01      	cmp	r3, #1
 8002106:	d020      	beq.n	800214a <HAL_PCD_EP_SetStall+0x82>
 8002108:	2301      	movs	r3, #1
 800210a:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800210e:	6820      	ldr	r0, [r4, #0]
 8002110:	f005 fc3f 	bl	8007992 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002114:	b185      	cbz	r5, 8002138 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8002116:	2000      	movs	r0, #0
 8002118:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800211c:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800211e:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 8002122:	0089      	lsls	r1, r1, #2
 8002124:	3110      	adds	r1, #16
 8002126:	4401      	add	r1, r0
 8002128:	3104      	adds	r1, #4
    ep->is_in = 1U;
 800212a:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800212e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002132:	2201      	movs	r2, #1
 8002134:	755a      	strb	r2, [r3, #21]
 8002136:	e7e0      	b.n	80020fa <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002138:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800213c:	79a1      	ldrb	r1, [r4, #6]
 800213e:	6820      	ldr	r0, [r4, #0]
 8002140:	f005 fd20 	bl	8007b84 <USB_EP0_OutStart>
 8002144:	e7e7      	b.n	8002116 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8002146:	2001      	movs	r0, #1
 8002148:	e7e8      	b.n	800211c <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 800214a:	2002      	movs	r0, #2
 800214c:	e7e6      	b.n	800211c <HAL_PCD_EP_SetStall+0x54>

0800214e <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800214e:	f001 030f 	and.w	r3, r1, #15
 8002152:	7902      	ldrb	r2, [r0, #4]
 8002154:	429a      	cmp	r2, r3
 8002156:	d330      	bcc.n	80021ba <HAL_PCD_EP_ClrStall+0x6c>
{
 8002158:	b510      	push	{r4, lr}
 800215a:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 800215c:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002160:	d11e      	bne.n	80021a0 <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002162:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8002166:	0089      	lsls	r1, r1, #2
 8002168:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 800216c:	4401      	add	r1, r0
 800216e:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8002170:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002174:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002178:	2000      	movs	r0, #0
 800217a:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 800217e:	2200      	movs	r2, #0
 8002180:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002182:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8002184:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002188:	2b01      	cmp	r3, #1
 800218a:	d018      	beq.n	80021be <HAL_PCD_EP_ClrStall+0x70>
 800218c:	2301      	movs	r3, #1
 800218e:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002192:	6820      	ldr	r0, [r4, #0]
 8002194:	f005 fc2a 	bl	80079ec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002198:	2000      	movs	r0, #0
 800219a:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 800219e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021a0:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80021a4:	0089      	lsls	r1, r1, #2
 80021a6:	3110      	adds	r1, #16
 80021a8:	4401      	add	r1, r0
 80021aa:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80021ac:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80021b0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80021b4:	2001      	movs	r0, #1
 80021b6:	7550      	strb	r0, [r2, #21]
 80021b8:	e7e1      	b.n	800217e <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 80021ba:	2001      	movs	r0, #1
}
 80021bc:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80021be:	2002      	movs	r0, #2
 80021c0:	e7ed      	b.n	800219e <HAL_PCD_EP_ClrStall+0x50>

080021c2 <HAL_PCD_EP_Abort>:
{
 80021c2:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 80021c4:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80021c8:	d10c      	bne.n	80021e4 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021ca:	f001 010f 	and.w	r1, r1, #15
 80021ce:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80021d2:	0089      	lsls	r1, r1, #2
 80021d4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80021d8:	4401      	add	r1, r0
 80021da:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80021dc:	6800      	ldr	r0, [r0, #0]
 80021de:	f005 fa1d 	bl	800761c <USB_EPStopXfer>
}
 80021e2:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021e4:	f001 010f 	and.w	r1, r1, #15
 80021e8:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80021ec:	0089      	lsls	r1, r1, #2
 80021ee:	3110      	adds	r1, #16
 80021f0:	4401      	add	r1, r0
 80021f2:	3104      	adds	r1, #4
 80021f4:	e7f2      	b.n	80021dc <HAL_PCD_EP_Abort+0x1a>

080021f6 <HAL_PCD_IRQHandler>:
{
 80021f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021fa:	b083      	sub	sp, #12
 80021fc:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021fe:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002200:	4628      	mov	r0, r5
 8002202:	f005 fc7c 	bl	8007afe <USB_GetMode>
 8002206:	b110      	cbz	r0, 800220e <HAL_PCD_IRQHandler+0x18>
}
 8002208:	b003      	add	sp, #12
 800220a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800220e:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002210:	6820      	ldr	r0, [r4, #0]
 8002212:	f005 fc45 	bl	8007aa0 <USB_ReadInterrupts>
 8002216:	2800      	cmp	r0, #0
 8002218:	d0f6      	beq.n	8002208 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800221a:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002224:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002228:	6820      	ldr	r0, [r4, #0]
 800222a:	f005 fc39 	bl	8007aa0 <USB_ReadInterrupts>
 800222e:	f010 0f02 	tst.w	r0, #2
 8002232:	d004      	beq.n	800223e <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002234:	6822      	ldr	r2, [r4, #0]
 8002236:	6953      	ldr	r3, [r2, #20]
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800223e:	6820      	ldr	r0, [r4, #0]
 8002240:	f005 fc2e 	bl	8007aa0 <USB_ReadInterrupts>
 8002244:	f010 0f10 	tst.w	r0, #16
 8002248:	d016      	beq.n	8002278 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800224a:	6822      	ldr	r2, [r4, #0]
 800224c:	6993      	ldr	r3, [r2, #24]
 800224e:	f023 0310 	bic.w	r3, r3, #16
 8002252:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 8002254:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002258:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800225c:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 8002260:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002264:	d06a      	beq.n	800233c <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002266:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800226a:	f000 808d 	beq.w	8002388 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800226e:	6822      	ldr	r2, [r4, #0]
 8002270:	6993      	ldr	r3, [r2, #24]
 8002272:	f043 0310 	orr.w	r3, r3, #16
 8002276:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002278:	6820      	ldr	r0, [r4, #0]
 800227a:	f005 fc11 	bl	8007aa0 <USB_ReadInterrupts>
 800227e:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 8002282:	f040 8093 	bne.w	80023ac <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002286:	6820      	ldr	r0, [r4, #0]
 8002288:	f005 fc0a 	bl	8007aa0 <USB_ReadInterrupts>
 800228c:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 8002290:	f040 80fc 	bne.w	800248c <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002294:	6820      	ldr	r0, [r4, #0]
 8002296:	f005 fc03 	bl	8007aa0 <USB_ReadInterrupts>
 800229a:	2800      	cmp	r0, #0
 800229c:	f2c0 817d 	blt.w	800259a <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80022a0:	6820      	ldr	r0, [r4, #0]
 80022a2:	f005 fbfd 	bl	8007aa0 <USB_ReadInterrupts>
 80022a6:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80022aa:	d009      	beq.n	80022c0 <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f013 0f01 	tst.w	r3, #1
 80022b2:	f040 818a 	bne.w	80025ca <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80022b6:	6822      	ldr	r2, [r4, #0]
 80022b8:	6953      	ldr	r3, [r2, #20]
 80022ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022be:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80022c0:	6820      	ldr	r0, [r4, #0]
 80022c2:	f005 fbed 	bl	8007aa0 <USB_ReadInterrupts>
 80022c6:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 80022ca:	d015      	beq.n	80022f8 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80022cc:	6822      	ldr	r2, [r4, #0]
 80022ce:	6953      	ldr	r3, [r2, #20]
 80022d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022d4:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 80022d6:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f040 8179 	bne.w	80025d2 <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 80022e0:	2101      	movs	r1, #1
 80022e2:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80022e6:	6823      	ldr	r3, [r4, #0]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ea:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80022ee:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80022f2:	4620      	mov	r0, r4
 80022f4:	f000 fabe 	bl	8002874 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80022f8:	6820      	ldr	r0, [r4, #0]
 80022fa:	f005 fbd1 	bl	8007aa0 <USB_ReadInterrupts>
 80022fe:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8002302:	f040 816a 	bne.w	80025da <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002306:	6820      	ldr	r0, [r4, #0]
 8002308:	f005 fbca 	bl	8007aa0 <USB_ReadInterrupts>
 800230c:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8002310:	f040 81b6 	bne.w	8002680 <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002314:	6820      	ldr	r0, [r4, #0]
 8002316:	f005 fbc3 	bl	8007aa0 <USB_ReadInterrupts>
 800231a:	f010 0f08 	tst.w	r0, #8
 800231e:	f040 81c7 	bne.w	80026b0 <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002322:	6820      	ldr	r0, [r4, #0]
 8002324:	f005 fbbc 	bl	8007aa0 <USB_ReadInterrupts>
 8002328:	f010 0f80 	tst.w	r0, #128	@ 0x80
 800232c:	f000 81da 	beq.w	80026e4 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002330:	69ab      	ldr	r3, [r5, #24]
 8002332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002336:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002338:	2601      	movs	r6, #1
 800233a:	e1c3      	b.n	80026c4 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800233c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002340:	ea18 0f03 	tst.w	r8, r3
 8002344:	d093      	beq.n	800226e <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002346:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800234a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 8002354:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 8002358:	f3c8 120a 	ubfx	r2, r8, #4, #11
 800235c:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 8002360:	4628      	mov	r0, r5
 8002362:	f005 faf3 	bl	800794c <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002366:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 800236a:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 800236e:	4453      	add	r3, sl
 8002370:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002374:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 8002378:	9a01      	ldr	r2, [sp, #4]
 800237a:	444a      	add	r2, r9
 800237c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002380:	4453      	add	r3, sl
 8002382:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 8002386:	e772      	b.n	800226e <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002388:	2208      	movs	r2, #8
 800238a:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 800238e:	4628      	mov	r0, r5
 8002390:	f005 fadc 	bl	800794c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002394:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002398:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800239c:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 80023a0:	f3c8 180a 	ubfx	r8, r8, #4, #11
 80023a4:	4442      	add	r2, r8
 80023a6:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 80023aa:	e760      	b.n	800226e <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80023ac:	6820      	ldr	r0, [r4, #0]
 80023ae:	f005 fb7b 	bl	8007aa8 <USB_ReadDevAllOutEpInterrupt>
 80023b2:	4680      	mov	r8, r0
      epnum = 0U;
 80023b4:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80023b6:	e035      	b.n	8002424 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80023b8:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023bc:	2201      	movs	r2, #1
 80023be:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80023c2:	4649      	mov	r1, r9
 80023c4:	4620      	mov	r0, r4
 80023c6:	f7ff fcf1 	bl	8001dac <PCD_EP_OutXfrComplete_int>
 80023ca:	e03c      	b.n	8002446 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80023cc:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023d0:	2208      	movs	r2, #8
 80023d2:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80023d6:	4649      	mov	r1, r9
 80023d8:	4620      	mov	r0, r4
 80023da:	f7ff fd69 	bl	8001eb0 <PCD_EP_OutSetupPacket_int>
 80023de:	e035      	b.n	800244c <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 80023e0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80023e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80023e8:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d041      	beq.n	8002474 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80023f0:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023f4:	2202      	movs	r2, #2
 80023f6:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80023fa:	f01a 0f20 	tst.w	sl, #32
 80023fe:	d004      	beq.n	800240a <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002400:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002404:	2220      	movs	r2, #32
 8002406:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800240a:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 800240e:	d005      	beq.n	800241c <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002410:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002414:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002418:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 800241c:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8002420:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002424:	f1b8 0f00 	cmp.w	r8, #0
 8002428:	f43f af2d 	beq.w	8002286 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 800242c:	f018 0f01 	tst.w	r8, #1
 8002430:	d0f4      	beq.n	800241c <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002432:	fa5f fb89 	uxtb.w	fp, r9
 8002436:	4659      	mov	r1, fp
 8002438:	6820      	ldr	r0, [r4, #0]
 800243a:	f005 fb45 	bl	8007ac8 <USB_ReadDevOutEPInterrupt>
 800243e:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002440:	f010 0f01 	tst.w	r0, #1
 8002444:	d1b8      	bne.n	80023b8 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002446:	f01a 0f08 	tst.w	sl, #8
 800244a:	d1bf      	bne.n	80023cc <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800244c:	f01a 0f10 	tst.w	sl, #16
 8002450:	d004      	beq.n	800245c <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002452:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002456:	2210      	movs	r2, #16
 8002458:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800245c:	f01a 0f02 	tst.w	sl, #2
 8002460:	d0cb      	beq.n	80023fa <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002462:	696b      	ldr	r3, [r5, #20]
 8002464:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002468:	d0ba      	beq.n	80023e0 <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002470:	607b      	str	r3, [r7, #4]
 8002472:	e7b5      	b.n	80023e0 <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 8002474:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002478:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002482:	4659      	mov	r1, fp
 8002484:	4620      	mov	r0, r4
 8002486:	f005 ffe7 	bl	8008458 <HAL_PCD_ISOOUTIncompleteCallback>
 800248a:	e7b1      	b.n	80023f0 <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800248c:	6820      	ldr	r0, [r4, #0]
 800248e:	f005 fb13 	bl	8007ab8 <USB_ReadDevAllInEpInterrupt>
 8002492:	4680      	mov	r8, r0
      epnum = 0U;
 8002494:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002496:	e025      	b.n	80024e4 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002498:	4659      	mov	r1, fp
 800249a:	4620      	mov	r0, r4
 800249c:	f005 ff98 	bl	80083d0 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80024a0:	f01a 0f08 	tst.w	sl, #8
 80024a4:	d004      	beq.n	80024b0 <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80024a6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80024aa:	2208      	movs	r2, #8
 80024ac:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80024b0:	f01a 0f10 	tst.w	sl, #16
 80024b4:	d004      	beq.n	80024c0 <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80024b6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80024ba:	2210      	movs	r2, #16
 80024bc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80024c0:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 80024c4:	d004      	beq.n	80024d0 <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80024c6:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80024ca:	2240      	movs	r2, #64	@ 0x40
 80024cc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80024d0:	f01a 0f02 	tst.w	sl, #2
 80024d4:	d140      	bne.n	8002558 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80024d6:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 80024da:	d159      	bne.n	8002590 <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 80024dc:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 80024e0:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 80024e4:	f1b8 0f00 	cmp.w	r8, #0
 80024e8:	f43f aed4 	beq.w	8002294 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80024ec:	f018 0f01 	tst.w	r8, #1
 80024f0:	d0f4      	beq.n	80024dc <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80024f2:	fa5f fb89 	uxtb.w	fp, r9
 80024f6:	4659      	mov	r1, fp
 80024f8:	6820      	ldr	r0, [r4, #0]
 80024fa:	f005 faee 	bl	8007ada <USB_ReadDevInEPInterrupt>
 80024fe:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002500:	f010 0f01 	tst.w	r0, #1
 8002504:	d0cc      	beq.n	80024a0 <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002506:	f009 020f 	and.w	r2, r9, #15
 800250a:	2101      	movs	r1, #1
 800250c:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002512:	ea23 0302 	bic.w	r3, r3, r2
 8002516:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002518:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800251c:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 8002520:	79a3      	ldrb	r3, [r4, #6]
 8002522:	428b      	cmp	r3, r1
 8002524:	d1b8      	bne.n	8002498 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002526:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800252a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800252e:	6a1a      	ldr	r2, [r3, #32]
 8002530:	69d9      	ldr	r1, [r3, #28]
 8002532:	440a      	add	r2, r1
 8002534:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002536:	f1b9 0f00 	cmp.w	r9, #0
 800253a:	d1ad      	bne.n	8002498 <HAL_PCD_IRQHandler+0x2a2>
 800253c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002540:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	2b00      	cmp	r3, #0
 8002548:	d1a6      	bne.n	8002498 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800254a:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800254e:	2101      	movs	r1, #1
 8002550:	6820      	ldr	r0, [r4, #0]
 8002552:	f005 fb17 	bl	8007b84 <USB_EP0_OutStart>
 8002556:	e79f      	b.n	8002498 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 8002558:	4649      	mov	r1, r9
 800255a:	4628      	mov	r0, r5
 800255c:	f004 fe78 	bl	8007250 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 8002560:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002564:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002568:	7ddb      	ldrb	r3, [r3, #23]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d005      	beq.n	800257a <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800256e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002572:	2202      	movs	r2, #2
 8002574:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002578:	e7ad      	b.n	80024d6 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 800257a:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800257e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002582:	2200      	movs	r2, #0
 8002584:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002586:	4659      	mov	r1, fp
 8002588:	4620      	mov	r0, r4
 800258a:	f005 ff6b 	bl	8008464 <HAL_PCD_ISOINIncompleteCallback>
 800258e:	e7ee      	b.n	800256e <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002590:	4649      	mov	r1, r9
 8002592:	4620      	mov	r0, r4
 8002594:	f7ff fafe 	bl	8001b94 <PCD_WriteEmptyTxFifo>
 8002598:	e7a0      	b.n	80024dc <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f023 0301 	bic.w	r3, r3, #1
 80025a0:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 80025a2:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d008      	beq.n	80025bc <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 80025aa:	4620      	mov	r0, r4
 80025ac:	f005 ff4e 	bl	800844c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80025b0:	6822      	ldr	r2, [r4, #0]
 80025b2:	6953      	ldr	r3, [r2, #20]
 80025b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80025b8:	6153      	str	r3, [r2, #20]
 80025ba:	e671      	b.n	80022a0 <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 80025bc:	2100      	movs	r1, #0
 80025be:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80025c2:	4620      	mov	r0, r4
 80025c4:	f000 f956 	bl	8002874 <HAL_PCDEx_LPM_Callback>
 80025c8:	e7f2      	b.n	80025b0 <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 80025ca:	4620      	mov	r0, r4
 80025cc:	f005 ff26 	bl	800841c <HAL_PCD_SuspendCallback>
 80025d0:	e671      	b.n	80022b6 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 80025d2:	4620      	mov	r0, r4
 80025d4:	f005 ff22 	bl	800841c <HAL_PCD_SuspendCallback>
 80025d8:	e68e      	b.n	80022f8 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f023 0301 	bic.w	r3, r3, #1
 80025e0:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80025e2:	2110      	movs	r1, #16
 80025e4:	6820      	ldr	r0, [r4, #0]
 80025e6:	f004 fe33 	bl	8007250 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025ea:	e01a      	b.n	8002622 <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80025ec:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 80025f0:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 80025f4:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80025f8:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80025fc:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002600:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002604:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002608:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800260c:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8002610:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002614:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002618:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800261c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002620:	3601      	adds	r6, #1
 8002622:	7923      	ldrb	r3, [r4, #4]
 8002624:	42b3      	cmp	r3, r6
 8002626:	d8e1      	bhi.n	80025ec <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800262e:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002630:	7be3      	ldrb	r3, [r4, #15]
 8002632:	b1db      	cbz	r3, 800266c <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002634:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002638:	f043 030b 	orr.w	r3, r3, #11
 800263c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002642:	f043 030b 	orr.w	r3, r3, #11
 8002646:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002648:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 800264c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002650:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002654:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002658:	79a1      	ldrb	r1, [r4, #6]
 800265a:	6820      	ldr	r0, [r4, #0]
 800265c:	f005 fa92 	bl	8007b84 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002660:	6822      	ldr	r2, [r4, #0]
 8002662:	6953      	ldr	r3, [r2, #20]
 8002664:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002668:	6153      	str	r3, [r2, #20]
 800266a:	e64c      	b.n	8002306 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800266c:	697a      	ldr	r2, [r7, #20]
 800266e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002672:	4313      	orrs	r3, r2
 8002674:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	f043 030b 	orr.w	r3, r3, #11
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	e7e3      	b.n	8002648 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 8002680:	6820      	ldr	r0, [r4, #0]
 8002682:	f005 fa71 	bl	8007b68 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002686:	6820      	ldr	r0, [r4, #0]
 8002688:	f004 fefa 	bl	8007480 <USB_GetDevSpeed>
 800268c:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800268e:	6826      	ldr	r6, [r4, #0]
 8002690:	f000 ff44 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8002694:	4601      	mov	r1, r0
 8002696:	79e2      	ldrb	r2, [r4, #7]
 8002698:	4630      	mov	r0, r6
 800269a:	f004 fd5b 	bl	8007154 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 800269e:	4620      	mov	r0, r4
 80026a0:	f005 fea7 	bl	80083f2 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	6953      	ldr	r3, [r2, #20]
 80026a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026ac:	6153      	str	r3, [r2, #20]
 80026ae:	e631      	b.n	8002314 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 80026b0:	4620      	mov	r0, r4
 80026b2:	f005 fe98 	bl	80083e6 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80026b6:	6822      	ldr	r2, [r4, #0]
 80026b8:	6953      	ldr	r3, [r2, #20]
 80026ba:	f003 0308 	and.w	r3, r3, #8
 80026be:	6153      	str	r3, [r2, #20]
 80026c0:	e62f      	b.n	8002322 <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026c2:	3601      	adds	r6, #1
 80026c4:	7923      	ldrb	r3, [r4, #4]
 80026c6:	42b3      	cmp	r3, r6
 80026c8:	d90c      	bls.n	80026e4 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80026ca:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 80026ce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80026d2:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d1f3      	bne.n	80026c2 <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80026da:	b2f1      	uxtb	r1, r6
 80026dc:	4620      	mov	r0, r4
 80026de:	f7ff fd70 	bl	80021c2 <HAL_PCD_EP_Abort>
 80026e2:	e7ee      	b.n	80026c2 <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80026e4:	6820      	ldr	r0, [r4, #0]
 80026e6:	f005 f9db 	bl	8007aa0 <USB_ReadInterrupts>
 80026ea:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 80026ee:	d125      	bne.n	800273c <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80026f0:	6820      	ldr	r0, [r4, #0]
 80026f2:	f005 f9d5 	bl	8007aa0 <USB_ReadInterrupts>
 80026f6:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 80026fa:	d058      	beq.n	80027ae <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026fc:	2301      	movs	r3, #1
 80026fe:	e026      	b.n	800274e <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002700:	3601      	adds	r6, #1
 8002702:	7923      	ldrb	r3, [r4, #4]
 8002704:	42b3      	cmp	r3, r6
 8002706:	d91b      	bls.n	8002740 <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002708:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 800270c:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002710:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002714:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002718:	7e1b      	ldrb	r3, [r3, #24]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d1f0      	bne.n	8002700 <HAL_PCD_IRQHandler+0x50a>
 800271e:	2a00      	cmp	r2, #0
 8002720:	daee      	bge.n	8002700 <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002722:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002726:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800272a:	2201      	movs	r2, #1
 800272c:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800272e:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 8002732:	b2c9      	uxtb	r1, r1
 8002734:	4620      	mov	r0, r4
 8002736:	f7ff fd44 	bl	80021c2 <HAL_PCD_EP_Abort>
 800273a:	e7e1      	b.n	8002700 <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800273c:	2601      	movs	r6, #1
 800273e:	e7e0      	b.n	8002702 <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002740:	6822      	ldr	r2, [r4, #0]
 8002742:	6953      	ldr	r3, [r2, #20]
 8002744:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002748:	6153      	str	r3, [r2, #20]
 800274a:	e7d1      	b.n	80026f0 <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800274c:	3301      	adds	r3, #1
 800274e:	7922      	ldrb	r2, [r4, #4]
 8002750:	429a      	cmp	r2, r3
 8002752:	d927      	bls.n	80027a4 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002754:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8002758:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800275c:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002760:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002764:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 8002768:	2a01      	cmp	r2, #1
 800276a:	d1ef      	bne.n	800274c <HAL_PCD_IRQHandler+0x556>
 800276c:	2900      	cmp	r1, #0
 800276e:	daed      	bge.n	800274c <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002770:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 8002774:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002778:	f012 0f01 	tst.w	r2, #1
 800277c:	d1e6      	bne.n	800274c <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800277e:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002782:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8002786:	2101      	movs	r1, #1
 8002788:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800278c:	69aa      	ldr	r2, [r5, #24]
 800278e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002792:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002794:	696a      	ldr	r2, [r5, #20]
 8002796:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800279a:	d1d7      	bne.n	800274c <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027a2:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80027a4:	6822      	ldr	r2, [r4, #0]
 80027a6:	6953      	ldr	r3, [r2, #20]
 80027a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ac:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80027ae:	6820      	ldr	r0, [r4, #0]
 80027b0:	f005 f976 	bl	8007aa0 <USB_ReadInterrupts>
 80027b4:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 80027b8:	d110      	bne.n	80027dc <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80027ba:	6820      	ldr	r0, [r4, #0]
 80027bc:	f005 f970 	bl	8007aa0 <USB_ReadInterrupts>
 80027c0:	f010 0f04 	tst.w	r0, #4
 80027c4:	f43f ad20 	beq.w	8002208 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 80027c8:	6823      	ldr	r3, [r4, #0]
 80027ca:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80027cc:	f015 0f04 	tst.w	r5, #4
 80027d0:	d10d      	bne.n	80027ee <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 80027d2:	6822      	ldr	r2, [r4, #0]
 80027d4:	6853      	ldr	r3, [r2, #4]
 80027d6:	432b      	orrs	r3, r5
 80027d8:	6053      	str	r3, [r2, #4]
 80027da:	e515      	b.n	8002208 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 80027dc:	4620      	mov	r0, r4
 80027de:	f005 fe47 	bl	8008470 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80027e2:	6822      	ldr	r2, [r4, #0]
 80027e4:	6953      	ldr	r3, [r2, #20]
 80027e6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80027ea:	6153      	str	r3, [r2, #20]
 80027ec:	e7e5      	b.n	80027ba <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 80027ee:	4620      	mov	r0, r4
 80027f0:	f005 fe44 	bl	800847c <HAL_PCD_DisconnectCallback>
 80027f4:	e7ed      	b.n	80027d2 <HAL_PCD_IRQHandler+0x5dc>

080027f6 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80027f6:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80027f8:	6804      	ldr	r4, [r0, #0]
 80027fa:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 80027fc:	b931      	cbnz	r1, 800280c <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80027fe:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002802:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8002804:	2000      	movs	r0, #0
 8002806:	f85d 4b04 	ldr.w	r4, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800280e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002810:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002814:	2300      	movs	r3, #0
 8002816:	e008      	b.n	800282a <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002818:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800281c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8002820:	6849      	ldr	r1, [r1, #4]
 8002822:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002826:	3301      	adds	r3, #1
 8002828:	b2db      	uxtb	r3, r3
 800282a:	f10c 31ff 	add.w	r1, ip, #4294967295
 800282e:	428b      	cmp	r3, r1
 8002830:	d3f2      	bcc.n	8002818 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002832:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002836:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 800283a:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800283e:	6060      	str	r0, [r4, #4]
 8002840:	e7e0      	b.n	8002804 <HAL_PCDEx_SetTxFiFo+0xe>

08002842 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8002842:	6803      	ldr	r3, [r0, #0]
 8002844:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8002846:	2000      	movs	r0, #0
 8002848:	4770      	bx	lr
	...

0800284c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800284c:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800284e:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 8002850:	2101      	movs	r1, #1
 8002852:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002856:	2000      	movs	r0, #0
 8002858:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800285c:	6993      	ldr	r3, [r2, #24]
 800285e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002862:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002864:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 8002866:	4b02      	ldr	r3, [pc, #8]	@ (8002870 <HAL_PCDEx_ActivateLPM+0x24>)
 8002868:	430b      	orrs	r3, r1
 800286a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	10000003 	.word	0x10000003

08002874 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002874:	4770      	bx	lr
	...

08002878 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002878:	4b13      	ldr	r3, [pc, #76]	@ (80028c8 <HAL_PWREx_ConfigSupply+0x50>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f013 0f04 	tst.w	r3, #4
 8002880:	d107      	bne.n	8002892 <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002882:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <HAL_PWREx_ConfigSupply+0x50>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	4283      	cmp	r3, r0
 800288c:	d01a      	beq.n	80028c4 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800288e:	2001      	movs	r0, #1
 8002890:	4770      	bx	lr
{
 8002892:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002894:	4a0c      	ldr	r2, [pc, #48]	@ (80028c8 <HAL_PWREx_ConfigSupply+0x50>)
 8002896:	68d3      	ldr	r3, [r2, #12]
 8002898:	f023 0307 	bic.w	r3, r3, #7
 800289c:	4303      	orrs	r3, r0
 800289e:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80028a0:	f7fe fa04 	bl	8000cac <HAL_GetTick>
 80028a4:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80028a6:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <HAL_PWREx_ConfigSupply+0x50>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80028ae:	d107      	bne.n	80028c0 <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80028b0:	f7fe f9fc 	bl	8000cac <HAL_GetTick>
 80028b4:	1b00      	subs	r0, r0, r4
 80028b6:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80028ba:	d9f4      	bls.n	80028a6 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 80028bc:	2001      	movs	r0, #1
 80028be:	e000      	b.n	80028c2 <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80028c0:	2000      	movs	r0, #0
}
 80028c2:	bd10      	pop	{r4, pc}
      return HAL_OK;
 80028c4:	2000      	movs	r0, #0
}
 80028c6:	4770      	bx	lr
 80028c8:	58024800 	.word	0x58024800

080028cc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80028cc:	4a02      	ldr	r2, [pc, #8]	@ (80028d8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 80028ce:	68d3      	ldr	r3, [r2, #12]
 80028d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80028d4:	60d3      	str	r3, [r2, #12]
}
 80028d6:	4770      	bx	lr
 80028d8:	58024800 	.word	0x58024800

080028dc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80028dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80028e0:	4605      	mov	r5, r0
 80028e2:	460f      	mov	r7, r1
 80028e4:	4616      	mov	r6, r2
 80028e6:	4699      	mov	r9, r3
 80028e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	689c      	ldr	r4, [r3, #8]
 80028f0:	ea04 0c07 	and.w	ip, r4, r7
 80028f4:	f1bc 0c00 	subs.w	ip, ip, #0
 80028f8:	bf18      	it	ne
 80028fa:	f04f 0c01 	movne.w	ip, #1
 80028fe:	45b4      	cmp	ip, r6
 8002900:	d014      	beq.n	800292c <QSPI_WaitFlagStateUntilTimeout+0x50>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002902:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002906:	d0f1      	beq.n	80028ec <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002908:	f7fe f9d0 	bl	8000cac <HAL_GetTick>
 800290c:	eba0 0009 	sub.w	r0, r0, r9
 8002910:	4540      	cmp	r0, r8
 8002912:	d802      	bhi.n	800291a <QSPI_WaitFlagStateUntilTimeout+0x3e>
 8002914:	f1b8 0f00 	cmp.w	r8, #0
 8002918:	d1e8      	bne.n	80028ec <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800291a:	2304      	movs	r3, #4
 800291c:	f885 3041 	strb.w	r3, [r5, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002920:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 8002922:	f043 0301 	orr.w	r3, r3, #1
 8002926:	646b      	str	r3, [r5, #68]	@ 0x44

        return HAL_ERROR;
 8002928:	2001      	movs	r0, #1
 800292a:	e000      	b.n	800292e <QSPI_WaitFlagStateUntilTimeout+0x52>
      }
    }
  }
  return HAL_OK;
 800292c:	2000      	movs	r0, #0
}
 800292e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002932 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 8002932:	6481      	str	r1, [r0, #72]	@ 0x48
}
 8002934:	4770      	bx	lr
	...

08002938 <HAL_QSPI_Init>:
{
 8002938:	b570      	push	{r4, r5, r6, lr}
 800293a:	b082      	sub	sp, #8
 800293c:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800293e:	f7fe f9b5 	bl	8000cac <HAL_GetTick>
  if(hqspi == NULL)
 8002942:	2c00      	cmp	r4, #0
 8002944:	d045      	beq.n	80029d2 <HAL_QSPI_Init+0x9a>
 8002946:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002948:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800294c:	2b00      	cmp	r3, #0
 800294e:	d037      	beq.n	80029c0 <HAL_QSPI_Init+0x88>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002950:	6825      	ldr	r5, [r4, #0]
 8002952:	682a      	ldr	r2, [r5, #0]
 8002954:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8002958:	68a1      	ldr	r1, [r4, #8]
 800295a:	3901      	subs	r1, #1
 800295c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002960:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002962:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	4633      	mov	r3, r6
 8002968:	2200      	movs	r2, #0
 800296a:	2120      	movs	r1, #32
 800296c:	4620      	mov	r0, r4
 800296e:	f7ff ffb5 	bl	80028dc <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8002972:	bb18      	cbnz	r0, 80029bc <HAL_QSPI_Init+0x84>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8002974:	6821      	ldr	r1, [r4, #0]
 8002976:	680b      	ldr	r3, [r1, #0]
 8002978:	4a17      	ldr	r2, [pc, #92]	@ (80029d8 <HAL_QSPI_Init+0xa0>)
 800297a:	401a      	ands	r2, r3
 800297c:	6865      	ldr	r5, [r4, #4]
 800297e:	68e3      	ldr	r3, [r4, #12]
 8002980:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8002984:	69e5      	ldr	r5, [r4, #28]
 8002986:	432b      	orrs	r3, r5
 8002988:	6a25      	ldr	r5, [r4, #32]
 800298a:	432b      	orrs	r3, r5
 800298c:	431a      	orrs	r2, r3
 800298e:	600a      	str	r2, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002990:	6821      	ldr	r1, [r4, #0]
 8002992:	684a      	ldr	r2, [r1, #4]
 8002994:	4b11      	ldr	r3, [pc, #68]	@ (80029dc <HAL_QSPI_Init+0xa4>)
 8002996:	4013      	ands	r3, r2
 8002998:	6925      	ldr	r5, [r4, #16]
 800299a:	6962      	ldr	r2, [r4, #20]
 800299c:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 80029a0:	69a5      	ldr	r5, [r4, #24]
 80029a2:	432a      	orrs	r2, r5
 80029a4:	4313      	orrs	r3, r2
 80029a6:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 80029a8:	6822      	ldr	r2, [r4, #0]
 80029aa:	6813      	ldr	r3, [r2, #0]
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	6463      	str	r3, [r4, #68]	@ 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 80029b6:	2301      	movs	r3, #1
 80029b8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 80029bc:	b002      	add	sp, #8
 80029be:	bd70      	pop	{r4, r5, r6, pc}
    HAL_QSPI_MspInit(hqspi);
 80029c0:	4620      	mov	r0, r4
 80029c2:	f7fe fe0d 	bl	80015e0 <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80029c6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80029ca:	4620      	mov	r0, r4
 80029cc:	f7ff ffb1 	bl	8002932 <HAL_QSPI_SetTimeout>
 80029d0:	e7be      	b.n	8002950 <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
 80029d4:	e7f2      	b.n	80029bc <HAL_QSPI_Init+0x84>
 80029d6:	bf00      	nop
 80029d8:	00ffff2f 	.word	0x00ffff2f
 80029dc:	ffe0f8fe 	.word	0xffe0f8fe

080029e0 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80029e0:	2800      	cmp	r0, #0
 80029e2:	f000 8339 	beq.w	8003058 <HAL_RCC_OscConfig+0x678>
{
 80029e6:	b538      	push	{r3, r4, r5, lr}
 80029e8:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ea:	6803      	ldr	r3, [r0, #0]
 80029ec:	f013 0f01 	tst.w	r3, #1
 80029f0:	d025      	beq.n	8002a3e <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029f2:	4a94      	ldr	r2, [pc, #592]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 80029f4:	6913      	ldr	r3, [r2, #16]
 80029f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029fa:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80029fc:	2b10      	cmp	r3, #16
 80029fe:	d015      	beq.n	8002a2c <HAL_RCC_OscConfig+0x4c>
 8002a00:	2b18      	cmp	r3, #24
 8002a02:	d00f      	beq.n	8002a24 <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a04:	6863      	ldr	r3, [r4, #4]
 8002a06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a0a:	d03f      	beq.n	8002a8c <HAL_RCC_OscConfig+0xac>
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d153      	bne.n	8002ab8 <HAL_RCC_OscConfig+0xd8>
 8002a10:	4b8c      	ldr	r3, [pc, #560]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	e038      	b.n	8002a96 <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a24:	f002 0203 	and.w	r2, r2, #3
 8002a28:	2a02      	cmp	r2, #2
 8002a2a:	d1eb      	bne.n	8002a04 <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a2c:	4b85      	ldr	r3, [pc, #532]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002a34:	d003      	beq.n	8002a3e <HAL_RCC_OscConfig+0x5e>
 8002a36:	6863      	ldr	r3, [r4, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 830f 	beq.w	800305c <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a3e:	6823      	ldr	r3, [r4, #0]
 8002a40:	f013 0f02 	tst.w	r3, #2
 8002a44:	f000 80a1 	beq.w	8002b8a <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a48:	4a7e      	ldr	r2, [pc, #504]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a4a:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002a4e:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8002a52:	d05a      	beq.n	8002b0a <HAL_RCC_OscConfig+0x12a>
 8002a54:	2b18      	cmp	r3, #24
 8002a56:	d055      	beq.n	8002b04 <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a58:	68e3      	ldr	r3, [r4, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 80de 	beq.w	8002c1c <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002a60:	4978      	ldr	r1, [pc, #480]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a62:	680a      	ldr	r2, [r1, #0]
 8002a64:	f022 0219 	bic.w	r2, r2, #25
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a6c:	f7fe f91e 	bl	8000cac <HAL_GetTick>
 8002a70:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a72:	4b74      	ldr	r3, [pc, #464]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f013 0f04 	tst.w	r3, #4
 8002a7a:	f040 80ad 	bne.w	8002bd8 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7e:	f7fe f915 	bl	8000cac <HAL_GetTick>
 8002a82:	1b40      	subs	r0, r0, r5
 8002a84:	2802      	cmp	r0, #2
 8002a86:	d9f4      	bls.n	8002a72 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8002a88:	2003      	movs	r0, #3
 8002a8a:	e2ee      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a8c:	4a6d      	ldr	r2, [pc, #436]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002a8e:	6813      	ldr	r3, [r2, #0]
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a94:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a96:	6863      	ldr	r3, [r4, #4]
 8002a98:	b32b      	cbz	r3, 8002ae6 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 8002a9a:	f7fe f907 	bl	8000cac <HAL_GetTick>
 8002a9e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002aa0:	4b68      	ldr	r3, [pc, #416]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002aa8:	d1c9      	bne.n	8002a3e <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aaa:	f7fe f8ff 	bl	8000cac <HAL_GetTick>
 8002aae:	1b40      	subs	r0, r0, r5
 8002ab0:	2864      	cmp	r0, #100	@ 0x64
 8002ab2:	d9f5      	bls.n	8002aa0 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 8002ab4:	2003      	movs	r0, #3
 8002ab6:	e2d8      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ab8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002abc:	d009      	beq.n	8002ad2 <HAL_RCC_OscConfig+0xf2>
 8002abe:	4b61      	ldr	r3, [pc, #388]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002ace:	601a      	str	r2, [r3, #0]
 8002ad0:	e7e1      	b.n	8002a96 <HAL_RCC_OscConfig+0xb6>
 8002ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	e7d7      	b.n	8002a96 <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 8002ae6:	f7fe f8e1 	bl	8000cac <HAL_GetTick>
 8002aea:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002aec:	4b55      	ldr	r3, [pc, #340]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002af4:	d0a3      	beq.n	8002a3e <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af6:	f7fe f8d9 	bl	8000cac <HAL_GetTick>
 8002afa:	1b40      	subs	r0, r0, r5
 8002afc:	2864      	cmp	r0, #100	@ 0x64
 8002afe:	d9f5      	bls.n	8002aec <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8002b00:	2003      	movs	r0, #3
 8002b02:	e2b2      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b04:	f012 0f03 	tst.w	r2, #3
 8002b08:	d1a6      	bne.n	8002a58 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f013 0f04 	tst.w	r3, #4
 8002b12:	d003      	beq.n	8002b1c <HAL_RCC_OscConfig+0x13c>
 8002b14:	68e3      	ldr	r3, [r4, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 82a2 	beq.w	8003060 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002b1c:	4a49      	ldr	r2, [pc, #292]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b1e:	6813      	ldr	r3, [r2, #0]
 8002b20:	f023 0319 	bic.w	r3, r3, #25
 8002b24:	68e1      	ldr	r1, [r4, #12]
 8002b26:	430b      	orrs	r3, r1
 8002b28:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b2a:	f7fe f8bf 	bl	8000cac <HAL_GetTick>
 8002b2e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b30:	4b44      	ldr	r3, [pc, #272]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f013 0f04 	tst.w	r3, #4
 8002b38:	d106      	bne.n	8002b48 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b3a:	f7fe f8b7 	bl	8000cac <HAL_GetTick>
 8002b3e:	1b40      	subs	r0, r0, r5
 8002b40:	2802      	cmp	r0, #2
 8002b42:	d9f5      	bls.n	8002b30 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 8002b44:	2003      	movs	r0, #3
 8002b46:	e290      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b48:	f7fe f8ca 	bl	8000ce0 <HAL_GetREVID>
 8002b4c:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002b50:	4298      	cmp	r0, r3
 8002b52:	d812      	bhi.n	8002b7a <HAL_RCC_OscConfig+0x19a>
 8002b54:	6922      	ldr	r2, [r4, #16]
 8002b56:	2a40      	cmp	r2, #64	@ 0x40
 8002b58:	d007      	beq.n	8002b6a <HAL_RCC_OscConfig+0x18a>
 8002b5a:	493a      	ldr	r1, [pc, #232]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b5c:	684b      	ldr	r3, [r1, #4]
 8002b5e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b62:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002b66:	604b      	str	r3, [r1, #4]
 8002b68:	e00f      	b.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
 8002b6a:	4a36      	ldr	r2, [pc, #216]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b6c:	6853      	ldr	r3, [r2, #4]
 8002b6e:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002b72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b76:	6053      	str	r3, [r2, #4]
 8002b78:	e007      	b.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
 8002b7a:	4a32      	ldr	r2, [pc, #200]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b7c:	6853      	ldr	r3, [r2, #4]
 8002b7e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002b82:	6921      	ldr	r1, [r4, #16]
 8002b84:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002b88:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	f013 0f10 	tst.w	r3, #16
 8002b90:	f000 8088 	beq.w	8002ca4 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b94:	4a2b      	ldr	r2, [pc, #172]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002b96:	6913      	ldr	r3, [r2, #16]
 8002b98:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b9c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d056      	beq.n	8002c50 <HAL_RCC_OscConfig+0x270>
 8002ba2:	2b18      	cmp	r3, #24
 8002ba4:	d050      	beq.n	8002c48 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002ba6:	69e3      	ldr	r3, [r4, #28]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	f000 80b8 	beq.w	8002d1e <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002bae:	4a25      	ldr	r2, [pc, #148]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002bb0:	6813      	ldr	r3, [r2, #0]
 8002bb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb8:	f7fe f878 	bl	8000cac <HAL_GetTick>
 8002bbc:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002bbe:	4b21      	ldr	r3, [pc, #132]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002bc6:	f040 8088 	bne.w	8002cda <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002bca:	f7fe f86f 	bl	8000cac <HAL_GetTick>
 8002bce:	1b40      	subs	r0, r0, r5
 8002bd0:	2802      	cmp	r0, #2
 8002bd2:	d9f4      	bls.n	8002bbe <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8002bd4:	2003      	movs	r0, #3
 8002bd6:	e248      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd8:	f7fe f882 	bl	8000ce0 <HAL_GetREVID>
 8002bdc:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002be0:	4298      	cmp	r0, r3
 8002be2:	d812      	bhi.n	8002c0a <HAL_RCC_OscConfig+0x22a>
 8002be4:	6922      	ldr	r2, [r4, #16]
 8002be6:	2a40      	cmp	r2, #64	@ 0x40
 8002be8:	d007      	beq.n	8002bfa <HAL_RCC_OscConfig+0x21a>
 8002bea:	4916      	ldr	r1, [pc, #88]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002bec:	684b      	ldr	r3, [r1, #4]
 8002bee:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002bf2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002bf6:	604b      	str	r3, [r1, #4]
 8002bf8:	e7c7      	b.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
 8002bfa:	4a12      	ldr	r2, [pc, #72]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002bfc:	6853      	ldr	r3, [r2, #4]
 8002bfe:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c06:	6053      	str	r3, [r2, #4]
 8002c08:	e7bf      	b.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
 8002c0a:	4a0e      	ldr	r2, [pc, #56]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002c0c:	6853      	ldr	r3, [r2, #4]
 8002c0e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002c12:	6921      	ldr	r1, [r4, #16]
 8002c14:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002c18:	6053      	str	r3, [r2, #4]
 8002c1a:	e7b6      	b.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8002c1c:	4a09      	ldr	r2, [pc, #36]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002c1e:	6813      	ldr	r3, [r2, #0]
 8002c20:	f023 0301 	bic.w	r3, r3, #1
 8002c24:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002c26:	f7fe f841 	bl	8000cac <HAL_GetTick>
 8002c2a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002c2c:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <HAL_RCC_OscConfig+0x264>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f013 0f04 	tst.w	r3, #4
 8002c34:	d0a9      	beq.n	8002b8a <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c36:	f7fe f839 	bl	8000cac <HAL_GetTick>
 8002c3a:	1b40      	subs	r0, r0, r5
 8002c3c:	2802      	cmp	r0, #2
 8002c3e:	d9f5      	bls.n	8002c2c <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8002c40:	2003      	movs	r0, #3
 8002c42:	e212      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8002c44:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002c48:	f002 0203 	and.w	r2, r2, #3
 8002c4c:	2a01      	cmp	r2, #1
 8002c4e:	d1aa      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002c50:	4ba1      	ldr	r3, [pc, #644]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002c58:	d003      	beq.n	8002c62 <HAL_RCC_OscConfig+0x282>
 8002c5a:	69e3      	ldr	r3, [r4, #28]
 8002c5c:	2b80      	cmp	r3, #128	@ 0x80
 8002c5e:	f040 8201 	bne.w	8003064 <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c62:	f7fe f83d 	bl	8000ce0 <HAL_GetREVID>
 8002c66:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002c6a:	4298      	cmp	r0, r3
 8002c6c:	d812      	bhi.n	8002c94 <HAL_RCC_OscConfig+0x2b4>
 8002c6e:	6a22      	ldr	r2, [r4, #32]
 8002c70:	2a20      	cmp	r2, #32
 8002c72:	d007      	beq.n	8002c84 <HAL_RCC_OscConfig+0x2a4>
 8002c74:	4998      	ldr	r1, [pc, #608]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002c76:	684b      	ldr	r3, [r1, #4]
 8002c78:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c7c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002c80:	604b      	str	r3, [r1, #4]
 8002c82:	e00f      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
 8002c84:	4a94      	ldr	r2, [pc, #592]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002c86:	6853      	ldr	r3, [r2, #4]
 8002c88:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002c8c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002c90:	6053      	str	r3, [r2, #4]
 8002c92:	e007      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
 8002c94:	4a90      	ldr	r2, [pc, #576]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002c96:	68d3      	ldr	r3, [r2, #12]
 8002c98:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002c9c:	6a21      	ldr	r1, [r4, #32]
 8002c9e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002ca2:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	f013 0f08 	tst.w	r3, #8
 8002caa:	d060      	beq.n	8002d6e <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cac:	6963      	ldr	r3, [r4, #20]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d049      	beq.n	8002d46 <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cb2:	4a89      	ldr	r2, [pc, #548]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002cb4:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cbc:	f7fd fff6 	bl	8000cac <HAL_GetTick>
 8002cc0:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cc2:	4b85      	ldr	r3, [pc, #532]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cc6:	f013 0f02 	tst.w	r3, #2
 8002cca:	d150      	bne.n	8002d6e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ccc:	f7fd ffee 	bl	8000cac <HAL_GetTick>
 8002cd0:	1b40      	subs	r0, r0, r5
 8002cd2:	2802      	cmp	r0, #2
 8002cd4:	d9f5      	bls.n	8002cc2 <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8002cd6:	2003      	movs	r0, #3
 8002cd8:	e1c7      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002cda:	f7fe f801 	bl	8000ce0 <HAL_GetREVID>
 8002cde:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002ce2:	4298      	cmp	r0, r3
 8002ce4:	d812      	bhi.n	8002d0c <HAL_RCC_OscConfig+0x32c>
 8002ce6:	6a22      	ldr	r2, [r4, #32]
 8002ce8:	2a20      	cmp	r2, #32
 8002cea:	d007      	beq.n	8002cfc <HAL_RCC_OscConfig+0x31c>
 8002cec:	497a      	ldr	r1, [pc, #488]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002cee:	684b      	ldr	r3, [r1, #4]
 8002cf0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002cf4:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002cf8:	604b      	str	r3, [r1, #4]
 8002cfa:	e7d3      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
 8002cfc:	4a76      	ldr	r2, [pc, #472]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002cfe:	6853      	ldr	r3, [r2, #4]
 8002d00:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002d04:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d08:	6053      	str	r3, [r2, #4]
 8002d0a:	e7cb      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
 8002d0c:	4a72      	ldr	r2, [pc, #456]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d0e:	68d3      	ldr	r3, [r2, #12]
 8002d10:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002d14:	6a21      	ldr	r1, [r4, #32]
 8002d16:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002d1a:	60d3      	str	r3, [r2, #12]
 8002d1c:	e7c2      	b.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8002d1e:	4a6e      	ldr	r2, [pc, #440]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d20:	6813      	ldr	r3, [r2, #0]
 8002d22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d26:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d28:	f7fd ffc0 	bl	8000cac <HAL_GetTick>
 8002d2c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002d2e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002d36:	d0b5      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002d38:	f7fd ffb8 	bl	8000cac <HAL_GetTick>
 8002d3c:	1b40      	subs	r0, r0, r5
 8002d3e:	2802      	cmp	r0, #2
 8002d40:	d9f5      	bls.n	8002d2e <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8002d42:	2003      	movs	r0, #3
 8002d44:	e191      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d46:	4a64      	ldr	r2, [pc, #400]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d48:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002d4a:	f023 0301 	bic.w	r3, r3, #1
 8002d4e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d50:	f7fd ffac 	bl	8000cac <HAL_GetTick>
 8002d54:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002d56:	4b60      	ldr	r3, [pc, #384]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d5a:	f013 0f02 	tst.w	r3, #2
 8002d5e:	d006      	beq.n	8002d6e <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d60:	f7fd ffa4 	bl	8000cac <HAL_GetTick>
 8002d64:	1b40      	subs	r0, r0, r5
 8002d66:	2802      	cmp	r0, #2
 8002d68:	d9f5      	bls.n	8002d56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d6a:	2003      	movs	r0, #3
 8002d6c:	e17d      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	f013 0f20 	tst.w	r3, #32
 8002d74:	d029      	beq.n	8002dca <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d76:	69a3      	ldr	r3, [r4, #24]
 8002d78:	b19b      	cbz	r3, 8002da2 <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d7a:	4a57      	ldr	r2, [pc, #348]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d7c:	6813      	ldr	r3, [r2, #0]
 8002d7e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d82:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d84:	f7fd ff92 	bl	8000cac <HAL_GetTick>
 8002d88:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d8a:	4b53      	ldr	r3, [pc, #332]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002d92:	d11a      	bne.n	8002dca <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d94:	f7fd ff8a 	bl	8000cac <HAL_GetTick>
 8002d98:	1b40      	subs	r0, r0, r5
 8002d9a:	2802      	cmp	r0, #2
 8002d9c:	d9f5      	bls.n	8002d8a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d9e:	2003      	movs	r0, #3
 8002da0:	e163      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002da2:	4a4d      	ldr	r2, [pc, #308]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002da4:	6813      	ldr	r3, [r2, #0]
 8002da6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002daa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002dac:	f7fd ff7e 	bl	8000cac <HAL_GetTick>
 8002db0:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002db2:	4b49      	ldr	r3, [pc, #292]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002dba:	d006      	beq.n	8002dca <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dbc:	f7fd ff76 	bl	8000cac <HAL_GetTick>
 8002dc0:	1b40      	subs	r0, r0, r5
 8002dc2:	2802      	cmp	r0, #2
 8002dc4:	d9f5      	bls.n	8002db2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002dc6:	2003      	movs	r0, #3
 8002dc8:	e14f      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dca:	6823      	ldr	r3, [r4, #0]
 8002dcc:	f013 0f04 	tst.w	r3, #4
 8002dd0:	d121      	bne.n	8002e16 <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002dd2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	f000 8147 	beq.w	8003068 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002dda:	4a3f      	ldr	r2, [pc, #252]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002ddc:	6912      	ldr	r2, [r2, #16]
 8002dde:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002de2:	2a18      	cmp	r2, #24
 8002de4:	f000 80ee 	beq.w	8002fc4 <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d079      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dec:	4a3a      	ldr	r2, [pc, #232]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002dee:	6813      	ldr	r3, [r2, #0]
 8002df0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df6:	f7fd ff59 	bl	8000cac <HAL_GetTick>
 8002dfa:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002dfc:	4b36      	ldr	r3, [pc, #216]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002e04:	f000 80dc 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e08:	f7fd ff50 	bl	8000cac <HAL_GetTick>
 8002e0c:	1b00      	subs	r0, r0, r4
 8002e0e:	2802      	cmp	r0, #2
 8002e10:	d9f4      	bls.n	8002dfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002e12:	2003      	movs	r0, #3
 8002e14:	e129      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002e16:	4a31      	ldr	r2, [pc, #196]	@ (8002edc <HAL_RCC_OscConfig+0x4fc>)
 8002e18:	6813      	ldr	r3, [r2, #0]
 8002e1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002e20:	f7fd ff44 	bl	8000cac <HAL_GetTick>
 8002e24:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002e26:	4b2d      	ldr	r3, [pc, #180]	@ (8002edc <HAL_RCC_OscConfig+0x4fc>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002e2e:	d106      	bne.n	8002e3e <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e30:	f7fd ff3c 	bl	8000cac <HAL_GetTick>
 8002e34:	1b40      	subs	r0, r0, r5
 8002e36:	2864      	cmp	r0, #100	@ 0x64
 8002e38:	d9f5      	bls.n	8002e26 <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8002e3a:	2003      	movs	r0, #3
 8002e3c:	e115      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e3e:	68a3      	ldr	r3, [r4, #8]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d00a      	beq.n	8002e5a <HAL_RCC_OscConfig+0x47a>
 8002e44:	bb0b      	cbnz	r3, 8002e8a <HAL_RCC_OscConfig+0x4aa>
 8002e46:	4b24      	ldr	r3, [pc, #144]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002e48:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e4a:	f022 0201 	bic.w	r2, r2, #1
 8002e4e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e50:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e52:	f022 0204 	bic.w	r2, r2, #4
 8002e56:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e58:	e004      	b.n	8002e64 <HAL_RCC_OscConfig+0x484>
 8002e5a:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002e5c:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e64:	68a3      	ldr	r3, [r4, #8]
 8002e66:	b333      	cbz	r3, 8002eb6 <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8002e68:	f7fd ff20 	bl	8000cac <HAL_GetTick>
 8002e6c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002e70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e72:	f013 0f02 	tst.w	r3, #2
 8002e76:	d1ac      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e78:	f7fd ff18 	bl	8000cac <HAL_GetTick>
 8002e7c:	1b40      	subs	r0, r0, r5
 8002e7e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002e82:	4298      	cmp	r0, r3
 8002e84:	d9f3      	bls.n	8002e6e <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8002e86:	2003      	movs	r0, #3
 8002e88:	e0ef      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e8a:	2b05      	cmp	r3, #5
 8002e8c:	d009      	beq.n	8002ea2 <HAL_RCC_OscConfig+0x4c2>
 8002e8e:	4b12      	ldr	r3, [pc, #72]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002e90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e92:	f022 0201 	bic.w	r2, r2, #1
 8002e96:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e98:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002e9a:	f022 0204 	bic.w	r2, r2, #4
 8002e9e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ea0:	e7e0      	b.n	8002e64 <HAL_RCC_OscConfig+0x484>
 8002ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002ea4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ea6:	f042 0204 	orr.w	r2, r2, #4
 8002eaa:	671a      	str	r2, [r3, #112]	@ 0x70
 8002eac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002eae:	f042 0201 	orr.w	r2, r2, #1
 8002eb2:	671a      	str	r2, [r3, #112]	@ 0x70
 8002eb4:	e7d6      	b.n	8002e64 <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8002eb6:	f7fd fef9 	bl	8000cac <HAL_GetTick>
 8002eba:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002ebc:	4b06      	ldr	r3, [pc, #24]	@ (8002ed8 <HAL_RCC_OscConfig+0x4f8>)
 8002ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec0:	f013 0f02 	tst.w	r3, #2
 8002ec4:	d085      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec6:	f7fd fef1 	bl	8000cac <HAL_GetTick>
 8002eca:	1b40      	subs	r0, r0, r5
 8002ecc:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ed0:	4298      	cmp	r0, r3
 8002ed2:	d9f3      	bls.n	8002ebc <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002ed4:	2003      	movs	r0, #3
 8002ed6:	e0c8      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8002ed8:	58024400 	.word	0x58024400
 8002edc:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002ee0:	4a69      	ldr	r2, [pc, #420]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8002ee2:	6813      	ldr	r3, [r2, #0]
 8002ee4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ee8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002eea:	f7fd fedf 	bl	8000cac <HAL_GetTick>
 8002eee:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ef0:	4b65      	ldr	r3, [pc, #404]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002ef8:	d006      	beq.n	8002f08 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efa:	f7fd fed7 	bl	8000cac <HAL_GetTick>
 8002efe:	1b40      	subs	r0, r0, r5
 8002f00:	2802      	cmp	r0, #2
 8002f02:	d9f5      	bls.n	8002ef0 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002f04:	2003      	movs	r0, #3
 8002f06:	e0b0      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f08:	4b5f      	ldr	r3, [pc, #380]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8002f0a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002f0c:	4a5f      	ldr	r2, [pc, #380]	@ (800308c <HAL_RCC_OscConfig+0x6ac>)
 8002f0e:	400a      	ands	r2, r1
 8002f10:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002f12:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002f14:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f1c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002f1e:	3a01      	subs	r2, #1
 8002f20:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f26:	3901      	subs	r1, #1
 8002f28:	0249      	lsls	r1, r1, #9
 8002f2a:	b289      	uxth	r1, r1
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002f30:	3901      	subs	r1, #1
 8002f32:	0409      	lsls	r1, r1, #16
 8002f34:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002f3c:	3901      	subs	r1, #1
 8002f3e:	0609      	lsls	r1, r1, #24
 8002f40:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002f44:	430a      	orrs	r2, r1
 8002f46:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f4a:	f022 0201 	bic.w	r2, r2, #1
 8002f4e:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f52:	f36f 02cf 	bfc	r2, #3, #13
 8002f56:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002f58:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002f5c:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f60:	f022 020c 	bic.w	r2, r2, #12
 8002f64:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002f66:	430a      	orrs	r2, r1
 8002f68:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f6c:	f022 0202 	bic.w	r2, r2, #2
 8002f70:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002f72:	430a      	orrs	r2, r1
 8002f74:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f78:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f80:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002f84:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f88:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f90:	f042 0201 	orr.w	r2, r2, #1
 8002f94:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002f9c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f9e:	f7fd fe85 	bl	8000cac <HAL_GetTick>
 8002fa2:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fa4:	4b38      	ldr	r3, [pc, #224]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002fac:	d106      	bne.n	8002fbc <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fae:	f7fd fe7d 	bl	8000cac <HAL_GetTick>
 8002fb2:	1b00      	subs	r0, r0, r4
 8002fb4:	2802      	cmp	r0, #2
 8002fb6:	d9f5      	bls.n	8002fa4 <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002fb8:	2003      	movs	r0, #3
 8002fba:	e056      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002fbc:	2000      	movs	r0, #0
 8002fbe:	e054      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	e052      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002fc4:	4a30      	ldr	r2, [pc, #192]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8002fc6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002fc8:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d04e      	beq.n	800306c <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fce:	f001 0303 	and.w	r3, r1, #3
 8002fd2:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d14b      	bne.n	8003070 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd8:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002fdc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fde:	4299      	cmp	r1, r3
 8002fe0:	d148      	bne.n	8003074 <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fe2:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002fe6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002fe8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d144      	bne.n	8003078 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fee:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002ff2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002ff4:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d140      	bne.n	800307c <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ffa:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002ffe:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003000:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003002:	429a      	cmp	r2, r3
 8003004:	d13c      	bne.n	8003080 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003006:	f3c0 6006 	ubfx	r0, r0, #24, #7
 800300a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800300c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800300e:	4298      	cmp	r0, r3
 8003010:	d138      	bne.n	8003084 <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003012:	4b1d      	ldr	r3, [pc, #116]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8003014:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003016:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800301a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800301c:	429a      	cmp	r2, r3
 800301e:	d101      	bne.n	8003024 <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8003020:	2000      	movs	r0, #0
 8003022:	e022      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8003024:	4a18      	ldr	r2, [pc, #96]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 8003026:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003028:	f023 0301 	bic.w	r3, r3, #1
 800302c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 800302e:	f7fd fe3d 	bl	8000cac <HAL_GetTick>
 8003032:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003034:	f7fd fe3a 	bl	8000cac <HAL_GetTick>
 8003038:	42a8      	cmp	r0, r5
 800303a:	d0fb      	beq.n	8003034 <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800303c:	4a12      	ldr	r2, [pc, #72]	@ (8003088 <HAL_RCC_OscConfig+0x6a8>)
 800303e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8003040:	f36f 03cf 	bfc	r3, #3, #13
 8003044:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003046:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800304a:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800304c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800304e:	f043 0301 	orr.w	r3, r3, #1
 8003052:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8003054:	2000      	movs	r0, #0
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8003058:	2001      	movs	r0, #1
}
 800305a:	4770      	bx	lr
        return HAL_ERROR;
 800305c:	2001      	movs	r0, #1
 800305e:	e004      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003060:	2001      	movs	r0, #1
 8003062:	e002      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8003064:	2001      	movs	r0, #1
 8003066:	e000      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8003068:	2000      	movs	r0, #0
}
 800306a:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 800306c:	2001      	movs	r0, #1
 800306e:	e7fc      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003070:	2001      	movs	r0, #1
 8003072:	e7fa      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003074:	2001      	movs	r0, #1
 8003076:	e7f8      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003078:	2001      	movs	r0, #1
 800307a:	e7f6      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 800307c:	2001      	movs	r0, #1
 800307e:	e7f4      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003080:	2001      	movs	r0, #1
 8003082:	e7f2      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003084:	2001      	movs	r0, #1
 8003086:	e7f0      	b.n	800306a <HAL_RCC_OscConfig+0x68a>
 8003088:	58024400 	.word	0x58024400
 800308c:	fffffc0c 	.word	0xfffffc0c

08003090 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003090:	4b75      	ldr	r3, [pc, #468]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003092:	691b      	ldr	r3, [r3, #16]
 8003094:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003098:	2b10      	cmp	r3, #16
 800309a:	f000 80de 	beq.w	800325a <HAL_RCC_GetSysClockFreq+0x1ca>
 800309e:	2b18      	cmp	r3, #24
 80030a0:	d00f      	beq.n	80030c2 <HAL_RCC_GetSysClockFreq+0x32>
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f040 80db 	bne.w	800325e <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f013 0f20 	tst.w	r3, #32
 80030b0:	f000 80d7 	beq.w	8003262 <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80030b4:	4b6c      	ldr	r3, [pc, #432]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80030bc:	486b      	ldr	r0, [pc, #428]	@ (800326c <HAL_RCC_GetSysClockFreq+0x1dc>)
 80030be:	40d8      	lsrs	r0, r3
 80030c0:	4770      	bx	lr
{
 80030c2:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80030c4:	4b68      	ldr	r3, [pc, #416]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80030c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030c8:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80030cc:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80030ce:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80030d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80030d4:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80030d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030da:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80030de:	fb01 f303 	mul.w	r3, r1, r3
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 80030ea:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 80030ee:	d077      	beq.n	80031e0 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 80030f0:	2a01      	cmp	r2, #1
 80030f2:	d04a      	beq.n	800318a <HAL_RCC_GetSysClockFreq+0xfa>
 80030f4:	2a02      	cmp	r2, #2
 80030f6:	d076      	beq.n	80031e6 <HAL_RCC_GetSysClockFreq+0x156>
 80030f8:	2a00      	cmp	r2, #0
 80030fa:	f040 8091 	bne.w	8003220 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f013 0f20 	tst.w	r3, #32
 8003106:	d023      	beq.n	8003150 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003108:	4957      	ldr	r1, [pc, #348]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800310a:	680a      	ldr	r2, [r1, #0]
 800310c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003110:	4b56      	ldr	r3, [pc, #344]	@ (800326c <HAL_RCC_GetSysClockFreq+0x1dc>)
 8003112:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003114:	ee07 3a10 	vmov	s14, r3
 8003118:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800311c:	ee07 0a10 	vmov	s14, r0
 8003120:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8003124:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8003128:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 800312a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800312e:	ee06 3a90 	vmov	s13, r3
 8003132:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003136:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 8003270 <HAL_RCC_GetSysClockFreq+0x1e0>
 800313a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800313e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800314a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800314e:	e038      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003150:	ee07 0a10 	vmov	s14, r0
 8003154:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003158:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 8003274 <HAL_RCC_GetSysClockFreq+0x1e4>
 800315c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003160:	4b41      	ldr	r3, [pc, #260]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003168:	ee06 3a90 	vmov	s13, r3
 800316c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003170:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 8003270 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003174:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003178:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800317c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003180:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003188:	e01b      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800318a:	ee07 0a10 	vmov	s14, r0
 800318e:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003192:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 8003278 <HAL_RCC_GetSysClockFreq+0x1e8>
 8003196:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800319a:	4b33      	ldr	r3, [pc, #204]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031a2:	ee06 3a90 	vmov	s13, r3
 80031a6:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80031aa:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 8003270 <HAL_RCC_GetSysClockFreq+0x1e0>
 80031ae:	ee67 7a86 	vmul.f32	s15, s15, s12
 80031b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80031b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80031ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80031be:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80031c2:	4b29      	ldr	r3, [pc, #164]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80031c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c6:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80031ca:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80031cc:	ee07 3a90 	vmov	s15, r3
 80031d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031d4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80031d8:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 80031dc:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 80031e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031e4:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80031e6:	ee07 0a10 	vmov	s14, r0
 80031ea:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80031ee:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 800327c <HAL_RCC_GetSysClockFreq+0x1ec>
 80031f2:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80031f6:	4b1c      	ldr	r3, [pc, #112]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031fe:	ee06 3a90 	vmov	s13, r3
 8003202:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003206:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8003270 <HAL_RCC_GetSysClockFreq+0x1e0>
 800320a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800320e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003212:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003216:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800321a:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 800321e:	e7d0      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003220:	ee07 0a10 	vmov	s14, r0
 8003224:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003228:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8003278 <HAL_RCC_GetSysClockFreq+0x1e8>
 800322c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003230:	4b0d      	ldr	r3, [pc, #52]	@ (8003268 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003232:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003238:	ee06 3a90 	vmov	s13, r3
 800323c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003240:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 8003270 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003244:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003248:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800324c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003250:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003254:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8003258:	e7b3      	b.n	80031c2 <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 800325a:	4809      	ldr	r0, [pc, #36]	@ (8003280 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800325c:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800325e:	4809      	ldr	r0, [pc, #36]	@ (8003284 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003260:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003262:	4802      	ldr	r0, [pc, #8]	@ (800326c <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	58024400 	.word	0x58024400
 800326c:	03d09000 	.word	0x03d09000
 8003270:	39000000 	.word	0x39000000
 8003274:	4c742400 	.word	0x4c742400
 8003278:	4a742400 	.word	0x4a742400
 800327c:	4bbebc20 	.word	0x4bbebc20
 8003280:	017d7840 	.word	0x017d7840
 8003284:	003d0900 	.word	0x003d0900

08003288 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003288:	2800      	cmp	r0, #0
 800328a:	f000 8132 	beq.w	80034f2 <HAL_RCC_ClockConfig+0x26a>
{
 800328e:	b570      	push	{r4, r5, r6, lr}
 8003290:	460d      	mov	r5, r1
 8003292:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003294:	4b9b      	ldr	r3, [pc, #620]	@ (8003504 <HAL_RCC_ClockConfig+0x27c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 030f 	and.w	r3, r3, #15
 800329c:	428b      	cmp	r3, r1
 800329e:	d20b      	bcs.n	80032b8 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a0:	4a98      	ldr	r2, [pc, #608]	@ (8003504 <HAL_RCC_ClockConfig+0x27c>)
 80032a2:	6813      	ldr	r3, [r2, #0]
 80032a4:	f023 030f 	bic.w	r3, r3, #15
 80032a8:	430b      	orrs	r3, r1
 80032aa:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ac:	6813      	ldr	r3, [r2, #0]
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	428b      	cmp	r3, r1
 80032b4:	f040 811f 	bne.w	80034f6 <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032b8:	6823      	ldr	r3, [r4, #0]
 80032ba:	f013 0f04 	tst.w	r3, #4
 80032be:	d00c      	beq.n	80032da <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032c0:	6922      	ldr	r2, [r4, #16]
 80032c2:	4b91      	ldr	r3, [pc, #580]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d905      	bls.n	80032da <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80032ce:	498e      	ldr	r1, [pc, #568]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80032d0:	698b      	ldr	r3, [r1, #24]
 80032d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032d6:	431a      	orrs	r2, r3
 80032d8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032da:	6823      	ldr	r3, [r4, #0]
 80032dc:	f013 0f08 	tst.w	r3, #8
 80032e0:	d00c      	beq.n	80032fc <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032e2:	6962      	ldr	r2, [r4, #20]
 80032e4:	4b88      	ldr	r3, [pc, #544]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d905      	bls.n	80032fc <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032f0:	4985      	ldr	r1, [pc, #532]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80032f2:	69cb      	ldr	r3, [r1, #28]
 80032f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032f8:	431a      	orrs	r2, r3
 80032fa:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032fc:	6823      	ldr	r3, [r4, #0]
 80032fe:	f013 0f10 	tst.w	r3, #16
 8003302:	d00c      	beq.n	800331e <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003304:	69a2      	ldr	r2, [r4, #24]
 8003306:	4b80      	ldr	r3, [pc, #512]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003308:	69db      	ldr	r3, [r3, #28]
 800330a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800330e:	429a      	cmp	r2, r3
 8003310:	d905      	bls.n	800331e <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003312:	497d      	ldr	r1, [pc, #500]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003314:	69cb      	ldr	r3, [r1, #28]
 8003316:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800331a:	431a      	orrs	r2, r3
 800331c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	f013 0f20 	tst.w	r3, #32
 8003324:	d00c      	beq.n	8003340 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003326:	69e2      	ldr	r2, [r4, #28]
 8003328:	4b77      	ldr	r3, [pc, #476]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003330:	429a      	cmp	r2, r3
 8003332:	d905      	bls.n	8003340 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003334:	4974      	ldr	r1, [pc, #464]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003336:	6a0b      	ldr	r3, [r1, #32]
 8003338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800333c:	431a      	orrs	r2, r3
 800333e:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003340:	6823      	ldr	r3, [r4, #0]
 8003342:	f013 0f02 	tst.w	r3, #2
 8003346:	d00c      	beq.n	8003362 <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003348:	68e2      	ldr	r2, [r4, #12]
 800334a:	4b6f      	ldr	r3, [pc, #444]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	429a      	cmp	r2, r3
 8003354:	d905      	bls.n	8003362 <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003356:	496c      	ldr	r1, [pc, #432]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003358:	698b      	ldr	r3, [r1, #24]
 800335a:	f023 030f 	bic.w	r3, r3, #15
 800335e:	431a      	orrs	r2, r3
 8003360:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	6823      	ldr	r3, [r4, #0]
 8003364:	f013 0f01 	tst.w	r3, #1
 8003368:	d041      	beq.n	80033ee <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800336a:	4a67      	ldr	r2, [pc, #412]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800336c:	6993      	ldr	r3, [r2, #24]
 800336e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003372:	68a1      	ldr	r1, [r4, #8]
 8003374:	430b      	orrs	r3, r1
 8003376:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003378:	6863      	ldr	r3, [r4, #4]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d00a      	beq.n	8003394 <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800337e:	2b03      	cmp	r3, #3
 8003380:	d027      	beq.n	80033d2 <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003382:	2b01      	cmp	r3, #1
 8003384:	d02c      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003386:	4a60      	ldr	r2, [pc, #384]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	f012 0f04 	tst.w	r2, #4
 800338e:	d106      	bne.n	800339e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003390:	2001      	movs	r0, #1
 8003392:	e0ad      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 800339a:	f000 80ae 	beq.w	80034fa <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800339e:	495a      	ldr	r1, [pc, #360]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80033a0:	690a      	ldr	r2, [r1, #16]
 80033a2:	f022 0207 	bic.w	r2, r2, #7
 80033a6:	4313      	orrs	r3, r2
 80033a8:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 80033aa:	f7fd fc7f 	bl	8000cac <HAL_GetTick>
 80033ae:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b0:	4b55      	ldr	r3, [pc, #340]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80033b2:	691b      	ldr	r3, [r3, #16]
 80033b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033b8:	6862      	ldr	r2, [r4, #4]
 80033ba:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80033be:	d016      	beq.n	80033ee <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c0:	f7fd fc74 	bl	8000cac <HAL_GetTick>
 80033c4:	1b80      	subs	r0, r0, r6
 80033c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80033ca:	4298      	cmp	r0, r3
 80033cc:	d9f0      	bls.n	80033b0 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 80033ce:	2003      	movs	r0, #3
 80033d0:	e08e      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033d2:	4a4d      	ldr	r2, [pc, #308]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80033da:	d1e0      	bne.n	800339e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80033dc:	2001      	movs	r0, #1
 80033de:	e087      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80033e0:	4a49      	ldr	r2, [pc, #292]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	f412 7f80 	tst.w	r2, #256	@ 0x100
 80033e8:	d1d9      	bne.n	800339e <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80033ea:	2001      	movs	r0, #1
 80033ec:	e080      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033ee:	6823      	ldr	r3, [r4, #0]
 80033f0:	f013 0f02 	tst.w	r3, #2
 80033f4:	d00c      	beq.n	8003410 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80033f6:	68e2      	ldr	r2, [r4, #12]
 80033f8:	4b43      	ldr	r3, [pc, #268]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	f003 030f 	and.w	r3, r3, #15
 8003400:	429a      	cmp	r2, r3
 8003402:	d205      	bcs.n	8003410 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003404:	4940      	ldr	r1, [pc, #256]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003406:	698b      	ldr	r3, [r1, #24]
 8003408:	f023 030f 	bic.w	r3, r3, #15
 800340c:	431a      	orrs	r2, r3
 800340e:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003410:	4b3c      	ldr	r3, [pc, #240]	@ (8003504 <HAL_RCC_ClockConfig+0x27c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	42ab      	cmp	r3, r5
 800341a:	d90a      	bls.n	8003432 <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800341c:	4a39      	ldr	r2, [pc, #228]	@ (8003504 <HAL_RCC_ClockConfig+0x27c>)
 800341e:	6813      	ldr	r3, [r2, #0]
 8003420:	f023 030f 	bic.w	r3, r3, #15
 8003424:	432b      	orrs	r3, r5
 8003426:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003428:	6813      	ldr	r3, [r2, #0]
 800342a:	f003 030f 	and.w	r3, r3, #15
 800342e:	42ab      	cmp	r3, r5
 8003430:	d165      	bne.n	80034fe <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	f013 0f04 	tst.w	r3, #4
 8003438:	d00c      	beq.n	8003454 <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800343a:	6922      	ldr	r2, [r4, #16]
 800343c:	4b32      	ldr	r3, [pc, #200]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003444:	429a      	cmp	r2, r3
 8003446:	d205      	bcs.n	8003454 <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003448:	492f      	ldr	r1, [pc, #188]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800344a:	698b      	ldr	r3, [r1, #24]
 800344c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003450:	431a      	orrs	r2, r3
 8003452:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	6823      	ldr	r3, [r4, #0]
 8003456:	f013 0f08 	tst.w	r3, #8
 800345a:	d00c      	beq.n	8003476 <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800345c:	6962      	ldr	r2, [r4, #20]
 800345e:	4b2a      	ldr	r3, [pc, #168]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003466:	429a      	cmp	r2, r3
 8003468:	d205      	bcs.n	8003476 <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800346a:	4927      	ldr	r1, [pc, #156]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800346c:	69cb      	ldr	r3, [r1, #28]
 800346e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003472:	431a      	orrs	r2, r3
 8003474:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003476:	6823      	ldr	r3, [r4, #0]
 8003478:	f013 0f10 	tst.w	r3, #16
 800347c:	d00c      	beq.n	8003498 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800347e:	69a2      	ldr	r2, [r4, #24]
 8003480:	4b21      	ldr	r3, [pc, #132]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003488:	429a      	cmp	r2, r3
 800348a:	d205      	bcs.n	8003498 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800348c:	491e      	ldr	r1, [pc, #120]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 800348e:	69cb      	ldr	r3, [r1, #28]
 8003490:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003494:	431a      	orrs	r2, r3
 8003496:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003498:	6823      	ldr	r3, [r4, #0]
 800349a:	f013 0f20 	tst.w	r3, #32
 800349e:	d00c      	beq.n	80034ba <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80034a0:	69e2      	ldr	r2, [r4, #28]
 80034a2:	4b19      	ldr	r3, [pc, #100]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80034aa:	429a      	cmp	r2, r3
 80034ac:	d205      	bcs.n	80034ba <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80034ae:	4916      	ldr	r1, [pc, #88]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80034b0:	6a0b      	ldr	r3, [r1, #32]
 80034b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034b6:	431a      	orrs	r2, r3
 80034b8:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80034ba:	f7ff fde9 	bl	8003090 <HAL_RCC_GetSysClockFreq>
 80034be:	4912      	ldr	r1, [pc, #72]	@ (8003508 <HAL_RCC_ClockConfig+0x280>)
 80034c0:	698b      	ldr	r3, [r1, #24]
 80034c2:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80034c6:	4a11      	ldr	r2, [pc, #68]	@ (800350c <HAL_RCC_ClockConfig+0x284>)
 80034c8:	5cd3      	ldrb	r3, [r2, r3]
 80034ca:	f003 031f 	and.w	r3, r3, #31
 80034ce:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034d0:	698b      	ldr	r3, [r1, #24]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	5cd3      	ldrb	r3, [r2, r3]
 80034d8:	f003 031f 	and.w	r3, r3, #31
 80034dc:	fa20 f303 	lsr.w	r3, r0, r3
 80034e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003510 <HAL_RCC_ClockConfig+0x288>)
 80034e2:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 80034e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <HAL_RCC_ClockConfig+0x28c>)
 80034e6:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <HAL_RCC_ClockConfig+0x290>)
 80034ea:	6818      	ldr	r0, [r3, #0]
 80034ec:	f7fd fb7c 	bl	8000be8 <HAL_InitTick>
}
 80034f0:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80034f2:	2001      	movs	r0, #1
}
 80034f4:	4770      	bx	lr
      return HAL_ERROR;
 80034f6:	2001      	movs	r0, #1
 80034f8:	e7fa      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 80034fa:	2001      	movs	r0, #1
 80034fc:	e7f8      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 80034fe:	2001      	movs	r0, #1
 8003500:	e7f6      	b.n	80034f0 <HAL_RCC_ClockConfig+0x268>
 8003502:	bf00      	nop
 8003504:	52002000 	.word	0x52002000
 8003508:	58024400 	.word	0x58024400
 800350c:	0800a608 	.word	0x0800a608
 8003510:	20000008 	.word	0x20000008
 8003514:	2000000c 	.word	0x2000000c
 8003518:	20000004 	.word	0x20000004

0800351c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800351c:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800351e:	f7ff fdb7 	bl	8003090 <HAL_RCC_GetSysClockFreq>
 8003522:	4a0b      	ldr	r2, [pc, #44]	@ (8003550 <HAL_RCC_GetHCLKFreq+0x34>)
 8003524:	6993      	ldr	r3, [r2, #24]
 8003526:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800352a:	490a      	ldr	r1, [pc, #40]	@ (8003554 <HAL_RCC_GetHCLKFreq+0x38>)
 800352c:	5ccb      	ldrb	r3, [r1, r3]
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003536:	6992      	ldr	r2, [r2, #24]
 8003538:	f002 020f 	and.w	r2, r2, #15
 800353c:	5c88      	ldrb	r0, [r1, r2]
 800353e:	f000 001f 	and.w	r0, r0, #31
 8003542:	fa23 f000 	lsr.w	r0, r3, r0
 8003546:	4a04      	ldr	r2, [pc, #16]	@ (8003558 <HAL_RCC_GetHCLKFreq+0x3c>)
 8003548:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800354a:	4a04      	ldr	r2, [pc, #16]	@ (800355c <HAL_RCC_GetHCLKFreq+0x40>)
 800354c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800354e:	bd08      	pop	{r3, pc}
 8003550:	58024400 	.word	0x58024400
 8003554:	0800a608 	.word	0x0800a608
 8003558:	20000008 	.word	0x20000008
 800355c:	2000000c 	.word	0x2000000c

08003560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003560:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003562:	f7ff ffdb 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8003566:	4b05      	ldr	r3, [pc, #20]	@ (800357c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800356e:	4a04      	ldr	r2, [pc, #16]	@ (8003580 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003570:	5cd3      	ldrb	r3, [r2, r3]
 8003572:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003576:	40d8      	lsrs	r0, r3
 8003578:	bd08      	pop	{r3, pc}
 800357a:	bf00      	nop
 800357c:	58024400 	.word	0x58024400
 8003580:	0800a608 	.word	0x0800a608

08003584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003584:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003586:	f7ff ffc9 	bl	800351c <HAL_RCC_GetHCLKFreq>
 800358a:	4b05      	ldr	r3, [pc, #20]	@ (80035a0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003592:	4a04      	ldr	r2, [pc, #16]	@ (80035a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003594:	5cd3      	ldrb	r3, [r2, r3]
 8003596:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800359a:	40d8      	lsrs	r0, r3
 800359c:	bd08      	pop	{r3, pc}
 800359e:	bf00      	nop
 80035a0:	58024400 	.word	0x58024400
 80035a4:	0800a608 	.word	0x0800a608

080035a8 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80035a8:	4b40      	ldr	r3, [pc, #256]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 80035aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ac:	f003 0303 	and.w	r3, r3, #3
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d079      	beq.n	80036a8 <RCCEx_PLL2_Config+0x100>
{
 80035b4:	b570      	push	{r4, r5, r6, lr}
 80035b6:	4605      	mov	r5, r0
 80035b8:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80035ba:	4a3c      	ldr	r2, [pc, #240]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 80035bc:	6813      	ldr	r3, [r2, #0]
 80035be:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80035c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c4:	f7fd fb72 	bl	8000cac <HAL_GetTick>
 80035c8:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80035ca:	4b38      	ldr	r3, [pc, #224]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80035d2:	d006      	beq.n	80035e2 <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80035d4:	f7fd fb6a 	bl	8000cac <HAL_GetTick>
 80035d8:	1b03      	subs	r3, r0, r4
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d9f5      	bls.n	80035ca <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 80035de:	2003      	movs	r0, #3

  }


  return status;
}
 80035e0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80035e2:	4b32      	ldr	r3, [pc, #200]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 80035e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035e6:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 80035ea:	6829      	ldr	r1, [r5, #0]
 80035ec:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 80035f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80035f2:	686a      	ldr	r2, [r5, #4]
 80035f4:	3a01      	subs	r2, #1
 80035f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035fa:	68a9      	ldr	r1, [r5, #8]
 80035fc:	3901      	subs	r1, #1
 80035fe:	0249      	lsls	r1, r1, #9
 8003600:	b289      	uxth	r1, r1
 8003602:	430a      	orrs	r2, r1
 8003604:	68e9      	ldr	r1, [r5, #12]
 8003606:	3901      	subs	r1, #1
 8003608:	0409      	lsls	r1, r1, #16
 800360a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800360e:	430a      	orrs	r2, r1
 8003610:	6929      	ldr	r1, [r5, #16]
 8003612:	3901      	subs	r1, #1
 8003614:	0609      	lsls	r1, r1, #24
 8003616:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800361a:	430a      	orrs	r2, r1
 800361c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800361e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003620:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8003624:	6969      	ldr	r1, [r5, #20]
 8003626:	430a      	orrs	r2, r1
 8003628:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800362a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800362c:	f022 0220 	bic.w	r2, r2, #32
 8003630:	69a9      	ldr	r1, [r5, #24]
 8003632:	430a      	orrs	r2, r1
 8003634:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003638:	f022 0210 	bic.w	r2, r2, #16
 800363c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800363e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003640:	f36f 02cf 	bfc	r2, #3, #13
 8003644:	69e9      	ldr	r1, [r5, #28]
 8003646:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800364a:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 800364c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800364e:	f042 0210 	orr.w	r2, r2, #16
 8003652:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003654:	b9c6      	cbnz	r6, 8003688 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003656:	461a      	mov	r2, r3
 8003658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800365e:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 8003660:	4a12      	ldr	r2, [pc, #72]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 8003662:	6813      	ldr	r3, [r2, #0]
 8003664:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003668:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800366a:	f7fd fb1f 	bl	8000cac <HAL_GetTick>
 800366e:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003670:	4b0e      	ldr	r3, [pc, #56]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8003678:	d114      	bne.n	80036a4 <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800367a:	f7fd fb17 	bl	8000cac <HAL_GetTick>
 800367e:	1b00      	subs	r0, r0, r4
 8003680:	2802      	cmp	r0, #2
 8003682:	d9f5      	bls.n	8003670 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 8003684:	2003      	movs	r0, #3
 8003686:	e7ab      	b.n	80035e0 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003688:	2e01      	cmp	r6, #1
 800368a:	d005      	beq.n	8003698 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800368c:	4a07      	ldr	r2, [pc, #28]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 800368e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003690:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003694:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003696:	e7e3      	b.n	8003660 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003698:	4a04      	ldr	r2, [pc, #16]	@ (80036ac <RCCEx_PLL2_Config+0x104>)
 800369a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800369c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80036a2:	e7dd      	b.n	8003660 <RCCEx_PLL2_Config+0xb8>
  return status;
 80036a4:	2000      	movs	r0, #0
 80036a6:	e79b      	b.n	80035e0 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 80036a8:	2001      	movs	r0, #1
}
 80036aa:	4770      	bx	lr
 80036ac:	58024400 	.word	0x58024400

080036b0 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80036b0:	4b40      	ldr	r3, [pc, #256]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 80036b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b4:	f003 0303 	and.w	r3, r3, #3
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d079      	beq.n	80037b0 <RCCEx_PLL3_Config+0x100>
{
 80036bc:	b570      	push	{r4, r5, r6, lr}
 80036be:	4605      	mov	r5, r0
 80036c0:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80036c2:	4a3c      	ldr	r2, [pc, #240]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 80036c4:	6813      	ldr	r3, [r2, #0]
 80036c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036cc:	f7fd faee 	bl	8000cac <HAL_GetTick>
 80036d0:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80036d2:	4b38      	ldr	r3, [pc, #224]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80036da:	d006      	beq.n	80036ea <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80036dc:	f7fd fae6 	bl	8000cac <HAL_GetTick>
 80036e0:	1b03      	subs	r3, r0, r4
 80036e2:	2b02      	cmp	r3, #2
 80036e4:	d9f5      	bls.n	80036d2 <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 80036e6:	2003      	movs	r0, #3

  }


  return status;
}
 80036e8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80036ea:	4b32      	ldr	r3, [pc, #200]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 80036ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80036ee:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 80036f2:	6829      	ldr	r1, [r5, #0]
 80036f4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80036f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80036fa:	686a      	ldr	r2, [r5, #4]
 80036fc:	3a01      	subs	r2, #1
 80036fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003702:	68a9      	ldr	r1, [r5, #8]
 8003704:	3901      	subs	r1, #1
 8003706:	0249      	lsls	r1, r1, #9
 8003708:	b289      	uxth	r1, r1
 800370a:	430a      	orrs	r2, r1
 800370c:	68e9      	ldr	r1, [r5, #12]
 800370e:	3901      	subs	r1, #1
 8003710:	0409      	lsls	r1, r1, #16
 8003712:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8003716:	430a      	orrs	r2, r1
 8003718:	6929      	ldr	r1, [r5, #16]
 800371a:	3901      	subs	r1, #1
 800371c:	0609      	lsls	r1, r1, #24
 800371e:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8003722:	430a      	orrs	r2, r1
 8003724:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003728:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800372c:	6969      	ldr	r1, [r5, #20]
 800372e:	430a      	orrs	r2, r1
 8003730:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003734:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003738:	69a9      	ldr	r1, [r5, #24]
 800373a:	430a      	orrs	r2, r1
 800373c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800373e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003740:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003744:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003746:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003748:	f36f 02cf 	bfc	r2, #3, #13
 800374c:	69e9      	ldr	r1, [r5, #28]
 800374e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003752:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003756:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800375a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800375c:	b9c6      	cbnz	r6, 8003790 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800375e:	461a      	mov	r2, r3
 8003760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003762:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003766:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 8003768:	4a12      	ldr	r2, [pc, #72]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 800376a:	6813      	ldr	r3, [r2, #0]
 800376c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003770:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003772:	f7fd fa9b 	bl	8000cac <HAL_GetTick>
 8003776:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003778:	4b0e      	ldr	r3, [pc, #56]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003780:	d114      	bne.n	80037ac <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003782:	f7fd fa93 	bl	8000cac <HAL_GetTick>
 8003786:	1b00      	subs	r0, r0, r4
 8003788:	2802      	cmp	r0, #2
 800378a:	d9f5      	bls.n	8003778 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 800378c:	2003      	movs	r0, #3
 800378e:	e7ab      	b.n	80036e8 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 8003790:	2e01      	cmp	r6, #1
 8003792:	d005      	beq.n	80037a0 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003794:	4a07      	ldr	r2, [pc, #28]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 8003796:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003798:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800379c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800379e:	e7e3      	b.n	8003768 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80037a0:	4a04      	ldr	r2, [pc, #16]	@ (80037b4 <RCCEx_PLL3_Config+0x104>)
 80037a2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80037a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80037aa:	e7dd      	b.n	8003768 <RCCEx_PLL3_Config+0xb8>
  return status;
 80037ac:	2000      	movs	r0, #0
 80037ae:	e79b      	b.n	80036e8 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 80037b0:	2001      	movs	r0, #1
}
 80037b2:	4770      	bx	lr
 80037b4:	58024400 	.word	0x58024400

080037b8 <HAL_RCCEx_PeriphCLKConfig>:
{
 80037b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ba:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037bc:	6803      	ldr	r3, [r0, #0]
 80037be:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80037c2:	d030      	beq.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80037c4:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 80037c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037ca:	d026      	beq.n	800381a <HAL_RCCEx_PeriphCLKConfig+0x62>
 80037cc:	d80e      	bhi.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x34>
 80037ce:	b1ab      	cbz	r3, 80037fc <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d4:	d107      	bne.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037d6:	2102      	movs	r1, #2
 80037d8:	3008      	adds	r0, #8
 80037da:	f7ff fee5 	bl	80035a8 <RCCEx_PLL2_Config>
 80037de:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80037e0:	b195      	cbz	r5, 8003808 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 80037e2:	462e      	mov	r6, r5
 80037e4:	e021      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80037e6:	2601      	movs	r6, #1
 80037e8:	4635      	mov	r5, r6
 80037ea:	e01e      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x72>
 80037ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037f0:	d101      	bne.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80037f2:	2500      	movs	r5, #0
 80037f4:	e008      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80037f6:	2601      	movs	r6, #1
 80037f8:	4635      	mov	r5, r6
 80037fa:	e016      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037fc:	4a9a      	ldr	r2, [pc, #616]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037fe:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003804:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003806:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003808:	4a97      	ldr	r2, [pc, #604]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800380a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800380c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003810:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8003812:	430b      	orrs	r3, r1
 8003814:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003816:	2600      	movs	r6, #0
 8003818:	e007      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800381a:	2102      	movs	r1, #2
 800381c:	3028      	adds	r0, #40	@ 0x28
 800381e:	f7ff ff47 	bl	80036b0 <RCCEx_PLL3_Config>
 8003822:	4605      	mov	r5, r0
        break;
 8003824:	e7dc      	b.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003826:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003828:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800382a:	6823      	ldr	r3, [r4, #0]
 800382c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003830:	d014      	beq.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003832:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003834:	2b04      	cmp	r3, #4
 8003836:	d831      	bhi.n	800389c <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8003838:	e8df f003 	tbb	[pc, r3]
 800383c:	08292203 	.word	0x08292203
 8003840:	08          	.byte	0x08
 8003841:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003842:	4a89      	ldr	r2, [pc, #548]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003844:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003846:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800384a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800384c:	bb4d      	cbnz	r5, 80038a2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800384e:	4a86      	ldr	r2, [pc, #536]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003850:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003852:	f023 0307 	bic.w	r3, r3, #7
 8003856:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8003858:	430b      	orrs	r3, r1
 800385a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8003862:	d03f      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003864:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8003866:	2b80      	cmp	r3, #128	@ 0x80
 8003868:	d02e      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800386a:	d81f      	bhi.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800386c:	b333      	cbz	r3, 80038bc <HAL_RCCEx_PeriphCLKConfig+0x104>
 800386e:	2b40      	cmp	r3, #64	@ 0x40
 8003870:	d119      	bne.n	80038a6 <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003872:	2100      	movs	r1, #0
 8003874:	f104 0008 	add.w	r0, r4, #8
 8003878:	f7ff fe96 	bl	80035a8 <RCCEx_PLL2_Config>
 800387c:	4605      	mov	r5, r0
        break;
 800387e:	e029      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003880:	2100      	movs	r1, #0
 8003882:	f104 0008 	add.w	r0, r4, #8
 8003886:	f7ff fe8f 	bl	80035a8 <RCCEx_PLL2_Config>
 800388a:	4605      	mov	r5, r0
        break;
 800388c:	e7de      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800388e:	2100      	movs	r1, #0
 8003890:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003894:	f7ff ff0c 	bl	80036b0 <RCCEx_PLL3_Config>
 8003898:	4605      	mov	r5, r0
        break;
 800389a:	e7d7      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 800389c:	2601      	movs	r6, #1
 800389e:	4635      	mov	r5, r6
 80038a0:	e7dc      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 80038a2:	462e      	mov	r6, r5
 80038a4:	e7da      	b.n	800385c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 80038a6:	2601      	movs	r6, #1
 80038a8:	4635      	mov	r5, r6
 80038aa:	e01b      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80038ac:	2bc0      	cmp	r3, #192	@ 0xc0
 80038ae:	d011      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80038b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038b4:	d00e      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80038b6:	2601      	movs	r6, #1
 80038b8:	4635      	mov	r5, r6
 80038ba:	e013      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80038be:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80038c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80038c6:	e005      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038c8:	2100      	movs	r1, #0
 80038ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80038ce:	f7ff feef 	bl	80036b0 <RCCEx_PLL3_Config>
 80038d2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038d4:	b9dd      	cbnz	r5, 800390e <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80038d6:	4a64      	ldr	r2, [pc, #400]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80038d8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80038da:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 80038de:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80038e0:	430b      	orrs	r3, r1
 80038e2:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80038ea:	d033      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 80038ec:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 80038f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038f4:	d01f      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x17e>
 80038f6:	d80f      	bhi.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80038f8:	b1bb      	cbz	r3, 800392a <HAL_RCCEx_PeriphCLKConfig+0x172>
 80038fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80038fe:	d108      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003900:	2100      	movs	r1, #0
 8003902:	f104 0008 	add.w	r0, r4, #8
 8003906:	f7ff fe4f 	bl	80035a8 <RCCEx_PLL2_Config>
 800390a:	4605      	mov	r5, r0
        break;
 800390c:	e019      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 800390e:	462e      	mov	r6, r5
 8003910:	e7e8      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003912:	2601      	movs	r6, #1
 8003914:	4635      	mov	r5, r6
 8003916:	e01d      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003918:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800391c:	d011      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800391e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003922:	d00e      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003924:	2601      	movs	r6, #1
 8003926:	4635      	mov	r5, r6
 8003928:	e014      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800392a:	4a4f      	ldr	r2, [pc, #316]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800392c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800392e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003932:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003934:	e005      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003936:	2100      	movs	r1, #0
 8003938:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800393c:	f7ff feb8 	bl	80036b0 <RCCEx_PLL3_Config>
 8003940:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003942:	b9e5      	cbnz	r5, 800397e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003944:	4a48      	ldr	r2, [pc, #288]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003946:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003948:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 800394c:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003950:	430b      	orrs	r3, r1
 8003952:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003954:	6823      	ldr	r3, [r4, #0]
 8003956:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 800395a:	d034      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 800395c:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 8003960:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003964:	d01f      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003966:	d80f      	bhi.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8003968:	b1bb      	cbz	r3, 800399a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800396a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800396e:	d108      	bne.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003970:	2100      	movs	r1, #0
 8003972:	f104 0008 	add.w	r0, r4, #8
 8003976:	f7ff fe17 	bl	80035a8 <RCCEx_PLL2_Config>
 800397a:	4605      	mov	r5, r0
        break;
 800397c:	e019      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800397e:	462e      	mov	r6, r5
 8003980:	e7e8      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003982:	2601      	movs	r6, #1
 8003984:	4635      	mov	r5, r6
 8003986:	e01e      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8003988:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800398c:	d011      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800398e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003992:	d00e      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003994:	2601      	movs	r6, #1
 8003996:	4635      	mov	r5, r6
 8003998:	e015      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800399a:	4a33      	ldr	r2, [pc, #204]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800399c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800399e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80039a4:	e005      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039a6:	2100      	movs	r1, #0
 80039a8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80039ac:	f7ff fe80 	bl	80036b0 <RCCEx_PLL3_Config>
 80039b0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80039b2:	2d00      	cmp	r5, #0
 80039b4:	d133      	bne.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80039b6:	4a2c      	ldr	r2, [pc, #176]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80039b8:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80039ba:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80039be:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80039c2:	430b      	orrs	r3, r1
 80039c4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80039c6:	6823      	ldr	r3, [r4, #0]
 80039c8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80039cc:	d013      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 80039ce:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 80039d0:	2b20      	cmp	r3, #32
 80039d2:	d02e      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x27a>
 80039d4:	d828      	bhi.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x270>
 80039d6:	b133      	cbz	r3, 80039e6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 80039d8:	2b10      	cmp	r3, #16
 80039da:	d122      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039dc:	4a22      	ldr	r2, [pc, #136]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80039de:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80039e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80039e6:	bb5d      	cbnz	r5, 8003a40 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80039e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80039ea:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80039ec:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80039f0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80039f2:	430b      	orrs	r3, r1
 80039f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039f6:	6823      	ldr	r3, [r4, #0]
 80039f8:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80039fc:	d046      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 80039fe:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003a00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a04:	d032      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003a06:	d820      	bhi.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003a08:	b343      	cbz	r3, 8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8003a0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a0e:	d119      	bne.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a10:	2100      	movs	r1, #0
 8003a12:	f104 0008 	add.w	r0, r4, #8
 8003a16:	f7ff fdc7 	bl	80035a8 <RCCEx_PLL2_Config>
 8003a1a:	4605      	mov	r5, r0
        break;
 8003a1c:	e02c      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 8003a1e:	462e      	mov	r6, r5
 8003a20:	e7d1      	b.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 8003a22:	2601      	movs	r6, #1
 8003a24:	4635      	mov	r5, r6
 8003a26:	e7e6      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8003a28:	2b30      	cmp	r3, #48	@ 0x30
 8003a2a:	d0dc      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003a2c:	2601      	movs	r6, #1
 8003a2e:	4635      	mov	r5, r6
 8003a30:	e7e1      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a32:	2102      	movs	r1, #2
 8003a34:	f104 0008 	add.w	r0, r4, #8
 8003a38:	f7ff fdb6 	bl	80035a8 <RCCEx_PLL2_Config>
 8003a3c:	4605      	mov	r5, r0
        break;
 8003a3e:	e7d2      	b.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8003a40:	462e      	mov	r6, r5
 8003a42:	e7d8      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003a44:	2601      	movs	r6, #1
 8003a46:	4635      	mov	r5, r6
 8003a48:	e020      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003a4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a4e:	d013      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003a50:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a54:	d010      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003a56:	2601      	movs	r6, #1
 8003a58:	4635      	mov	r5, r6
 8003a5a:	e017      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a5c:	4a02      	ldr	r2, [pc, #8]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003a5e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a64:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 8003a66:	e007      	b.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003a68:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a6c:	2100      	movs	r1, #0
 8003a6e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003a72:	f7ff fe1d 	bl	80036b0 <RCCEx_PLL3_Config>
 8003a76:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003a78:	b93d      	cbnz	r5, 8003a8a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a7a:	4a70      	ldr	r2, [pc, #448]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a7c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a82:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a88:	e000      	b.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 8003a8a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a8c:	6823      	ldr	r3, [r4, #0]
 8003a8e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003a92:	d017      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a94:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a9a:	d04f      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003a9c:	d842      	bhi.n	8003b24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8003a9e:	b143      	cbz	r3, 8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aa4:	d13b      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	f104 0008 	add.w	r0, r4, #8
 8003aac:	f7ff fd7c 	bl	80035a8 <RCCEx_PLL2_Config>
 8003ab0:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003ab2:	2d00      	cmp	r5, #0
 8003ab4:	d149      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003ab6:	4a61      	ldr	r2, [pc, #388]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003ab8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003aba:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003abe:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003ac0:	430b      	orrs	r3, r1
 8003ac2:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8003aca:	d019      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003acc:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8003ad0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ad4:	d04a      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 8003ad6:	d83d      	bhi.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003ad8:	b143      	cbz	r3, 8003aec <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003ada:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ade:	d136      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ae0:	2101      	movs	r1, #1
 8003ae2:	f104 0008 	add.w	r0, r4, #8
 8003ae6:	f7ff fd5f 	bl	80035a8 <RCCEx_PLL2_Config>
 8003aea:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003aec:	2d00      	cmp	r5, #0
 8003aee:	d144      	bne.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003af0:	4a52      	ldr	r2, [pc, #328]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003af2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003af4:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003af8:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003b00:	6823      	ldr	r3, [r4, #0]
 8003b02:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003b06:	d047      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8003b08:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8003b0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003b0e:	d036      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8003b10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b14:	d04b      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 8003b16:	b3bb      	cbz	r3, 8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003b18:	2601      	movs	r6, #1
 8003b1a:	4635      	mov	r5, r6
 8003b1c:	e03c      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003b1e:	2601      	movs	r6, #1
 8003b20:	4635      	mov	r5, r6
 8003b22:	e7cf      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8003b24:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b28:	d0c3      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003b2a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b2e:	d0c0      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003b30:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b34:	d0bd      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003b36:	2601      	movs	r6, #1
 8003b38:	4635      	mov	r5, r6
 8003b3a:	e7c3      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b42:	f7ff fdb5 	bl	80036b0 <RCCEx_PLL3_Config>
 8003b46:	4605      	mov	r5, r0
        break;
 8003b48:	e7b3      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 8003b4a:	462e      	mov	r6, r5
 8003b4c:	e7ba      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b4e:	2601      	movs	r6, #1
 8003b50:	4635      	mov	r5, r6
 8003b52:	e7d5      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8003b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b58:	d0c8      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003b5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b5e:	d0c5      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003b60:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b64:	d0c2      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003b66:	2601      	movs	r6, #1
 8003b68:	4635      	mov	r5, r6
 8003b6a:	e7c9      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b72:	f7ff fd9d 	bl	80036b0 <RCCEx_PLL3_Config>
 8003b76:	4605      	mov	r5, r0
        break;
 8003b78:	e7b8      	b.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 8003b7a:	462e      	mov	r6, r5
 8003b7c:	e7c0      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b7e:	4a2f      	ldr	r2, [pc, #188]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b80:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003b82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b86:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003b88:	b9c5      	cbnz	r5, 8003bbc <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003b8a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003b8c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003b8e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003b92:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8003b94:	430b      	orrs	r3, r1
 8003b96:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8003b9e:	d01c      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 8003ba0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d844      	bhi.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003ba6:	e8df f003 	tbb	[pc, r3]
 8003baa:	0b10      	.short	0x0b10
 8003bac:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bae:	2101      	movs	r1, #1
 8003bb0:	f104 0008 	add.w	r0, r4, #8
 8003bb4:	f7ff fcf8 	bl	80035a8 <RCCEx_PLL2_Config>
 8003bb8:	4605      	mov	r5, r0
        break;
 8003bba:	e7e5      	b.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 8003bbc:	462e      	mov	r6, r5
 8003bbe:	e7eb      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bc0:	4a1e      	ldr	r2, [pc, #120]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003bc2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003bca:	bba5      	cbnz	r5, 8003c36 <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003bcc:	4a1b      	ldr	r2, [pc, #108]	@ (8003c3c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003bce:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003bd0:	f023 0303 	bic.w	r3, r3, #3
 8003bd4:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003bd6:	430b      	orrs	r3, r1
 8003bd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003be0:	d12e      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	f013 0f01 	tst.w	r3, #1
 8003be8:	f000 80a6 	beq.w	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003bec:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8003bee:	2b28      	cmp	r3, #40	@ 0x28
 8003bf0:	f200 80a0 	bhi.w	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003bf4:	e8df f003 	tbb	[pc, r3]
 8003bf8:	9e9e9e8e 	.word	0x9e9e9e8e
 8003bfc:	9e9e9e9e 	.word	0x9e9e9e9e
 8003c00:	9e9e9e88 	.word	0x9e9e9e88
 8003c04:	9e9e9e9e 	.word	0x9e9e9e9e
 8003c08:	9e9e9e97 	.word	0x9e9e9e97
 8003c0c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003c10:	9e9e9e8e 	.word	0x9e9e9e8e
 8003c14:	9e9e9e9e 	.word	0x9e9e9e9e
 8003c18:	9e9e9e8e 	.word	0x9e9e9e8e
 8003c1c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003c20:	8e          	.byte	0x8e
 8003c21:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c22:	2102      	movs	r1, #2
 8003c24:	f104 0008 	add.w	r0, r4, #8
 8003c28:	f7ff fcbe 	bl	80035a8 <RCCEx_PLL2_Config>
 8003c2c:	4605      	mov	r5, r0
        break;
 8003c2e:	e7cc      	b.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8003c30:	2601      	movs	r6, #1
 8003c32:	4635      	mov	r5, r6
 8003c34:	e7d1      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8003c36:	462e      	mov	r6, r5
 8003c38:	e7cf      	b.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x422>
 8003c3a:	bf00      	nop
 8003c3c:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c40:	4a5a      	ldr	r2, [pc, #360]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003c42:	6813      	ldr	r3, [r2, #0]
 8003c44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c48:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003c4a:	f7fd f82f 	bl	8000cac <HAL_GetTick>
 8003c4e:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003c50:	4b56      	ldr	r3, [pc, #344]	@ (8003dac <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003c58:	d105      	bne.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5a:	f7fd f827 	bl	8000cac <HAL_GetTick>
 8003c5e:	1bc0      	subs	r0, r0, r7
 8003c60:	2864      	cmp	r0, #100	@ 0x64
 8003c62:	d9f5      	bls.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8003c64:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8003c66:	2d00      	cmp	r5, #0
 8003c68:	d14a      	bne.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003c6a:	4b51      	ldr	r3, [pc, #324]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003c72:	4053      	eors	r3, r2
 8003c74:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003c78:	d00c      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c7a:	4b4d      	ldr	r3, [pc, #308]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003c7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c82:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c84:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003c88:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c8a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003c8c:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003c90:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8003c92:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003c94:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003c98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c9c:	d015      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 8003c9e:	bb8d      	cbnz	r5, 8003d04 <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ca0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003ca4:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003ca8:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003cac:	d01e      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003cae:	4a40      	ldr	r2, [pc, #256]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cb0:	6913      	ldr	r3, [r2, #16]
 8003cb2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003cb6:	6113      	str	r3, [r2, #16]
 8003cb8:	493d      	ldr	r1, [pc, #244]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cba:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003cbc:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003cc0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	670b      	str	r3, [r1, #112]	@ 0x70
 8003cc8:	e78b      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 8003cca:	f7fc ffef 	bl	8000cac <HAL_GetTick>
 8003cce:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003cd0:	4b37      	ldr	r3, [pc, #220]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cd4:	f013 0f02 	tst.w	r3, #2
 8003cd8:	d1e1      	bne.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cda:	f7fc ffe7 	bl	8000cac <HAL_GetTick>
 8003cde:	1bc0      	subs	r0, r0, r7
 8003ce0:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ce4:	4298      	cmp	r0, r3
 8003ce6:	d9f3      	bls.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8003ce8:	2503      	movs	r5, #3
 8003cea:	e7d8      	b.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cec:	4830      	ldr	r0, [pc, #192]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cee:	6902      	ldr	r2, [r0, #16]
 8003cf0:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003cf4:	492f      	ldr	r1, [pc, #188]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8003cf6:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	6103      	str	r3, [r0, #16]
 8003cfe:	e7db      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8003d00:	462e      	mov	r6, r5
 8003d02:	e76e      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8003d04:	462e      	mov	r6, r5
 8003d06:	e76c      	b.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d08:	2101      	movs	r1, #1
 8003d0a:	f104 0008 	add.w	r0, r4, #8
 8003d0e:	f7ff fc4b 	bl	80035a8 <RCCEx_PLL2_Config>
 8003d12:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003d14:	b9e5      	cbnz	r5, 8003d50 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003d16:	4a26      	ldr	r2, [pc, #152]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003d18:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003d1a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003d1e:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003d20:	430b      	orrs	r3, r1
 8003d22:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d24:	e008      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d26:	2101      	movs	r1, #1
 8003d28:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d2c:	f7ff fcc0 	bl	80036b0 <RCCEx_PLL3_Config>
 8003d30:	4605      	mov	r5, r0
        break;
 8003d32:	e7ef      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003d34:	2601      	movs	r6, #1
 8003d36:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	f013 0f02 	tst.w	r3, #2
 8003d3e:	d017      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003d40:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003d42:	2b05      	cmp	r3, #5
 8003d44:	d82c      	bhi.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003d46:	e8df f003 	tbb	[pc, r3]
 8003d4a:	050b      	.short	0x050b
 8003d4c:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8003d50:	462e      	mov	r6, r5
 8003d52:	e7f1      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d54:	2101      	movs	r1, #1
 8003d56:	f104 0008 	add.w	r0, r4, #8
 8003d5a:	f7ff fc25 	bl	80035a8 <RCCEx_PLL2_Config>
 8003d5e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003d60:	bb0d      	cbnz	r5, 8003da6 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d62:	4a13      	ldr	r2, [pc, #76]	@ (8003db0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003d64:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003d66:	f023 0307 	bic.w	r3, r3, #7
 8003d6a:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d70:	6823      	ldr	r3, [r4, #0]
 8003d72:	f013 0f04 	tst.w	r3, #4
 8003d76:	d030      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003d78:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8003d7c:	2b05      	cmp	r3, #5
 8003d7e:	f200 810f 	bhi.w	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8003d82:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003d86:	001f      	.short	0x001f
 8003d88:	01060019 	.word	0x01060019
 8003d8c:	001f001f 	.word	0x001f001f
 8003d90:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d92:	2101      	movs	r1, #1
 8003d94:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003d98:	f7ff fc8a 	bl	80036b0 <RCCEx_PLL3_Config>
 8003d9c:	4605      	mov	r5, r0
        break;
 8003d9e:	e7df      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003da0:	2601      	movs	r6, #1
 8003da2:	4635      	mov	r5, r6
 8003da4:	e7e4      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8003da6:	462e      	mov	r6, r5
 8003da8:	e7e2      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003daa:	bf00      	nop
 8003dac:	58024800 	.word	0x58024800
 8003db0:	58024400 	.word	0x58024400
 8003db4:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003db8:	2101      	movs	r1, #1
 8003dba:	f104 0008 	add.w	r0, r4, #8
 8003dbe:	f7ff fbf3 	bl	80035a8 <RCCEx_PLL2_Config>
 8003dc2:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003dc4:	2d00      	cmp	r5, #0
 8003dc6:	f040 80ee 	bne.w	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003dca:	4ab6      	ldr	r2, [pc, #728]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003dcc:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003dce:	f023 0307 	bic.w	r3, r3, #7
 8003dd2:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dda:	6823      	ldr	r3, [r4, #0]
 8003ddc:	f013 0f20 	tst.w	r3, #32
 8003de0:	d01d      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003de2:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8003de6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dea:	f000 80f0 	beq.w	8003fce <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003dee:	f200 80df 	bhi.w	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003df2:	b14b      	cbz	r3, 8003e08 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003df4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003df8:	f040 80d7 	bne.w	8003faa <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	f104 0008 	add.w	r0, r4, #8
 8003e02:	f7ff fbd1 	bl	80035a8 <RCCEx_PLL2_Config>
 8003e06:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003e08:	2d00      	cmp	r5, #0
 8003e0a:	f040 80e7 	bne.w	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e0e:	4aa5      	ldr	r2, [pc, #660]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e10:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003e12:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003e16:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8003e1a:	430b      	orrs	r3, r1
 8003e1c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003e24:	d01d      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e26:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003e2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003e2e:	f000 80e9 	beq.w	8004004 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8003e32:	f200 80d8 	bhi.w	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8003e36:	b14b      	cbz	r3, 8003e4c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003e38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e3c:	f040 80d0 	bne.w	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e40:	2100      	movs	r1, #0
 8003e42:	f104 0008 	add.w	r0, r4, #8
 8003e46:	f7ff fbaf 	bl	80035a8 <RCCEx_PLL2_Config>
 8003e4a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003e4c:	2d00      	cmp	r5, #0
 8003e4e:	f040 80e0 	bne.w	8004012 <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e52:	4a94      	ldr	r2, [pc, #592]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e54:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003e56:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003e5a:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8003e5e:	430b      	orrs	r3, r1
 8003e60:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003e62:	6823      	ldr	r3, [r4, #0]
 8003e64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e68:	d01d      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003e6a:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8003e6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e72:	f000 80e2 	beq.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x882>
 8003e76:	f200 80d1 	bhi.w	800401c <HAL_RCCEx_PeriphCLKConfig+0x864>
 8003e7a:	b14b      	cbz	r3, 8003e90 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003e7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e80:	f040 80c9 	bne.w	8004016 <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e84:	2100      	movs	r1, #0
 8003e86:	f104 0008 	add.w	r0, r4, #8
 8003e8a:	f7ff fb8d 	bl	80035a8 <RCCEx_PLL2_Config>
 8003e8e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003e90:	2d00      	cmp	r5, #0
 8003e92:	f040 80d9 	bne.w	8004048 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003e96:	4a83      	ldr	r2, [pc, #524]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003e98:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003e9a:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003e9e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003ea2:	430b      	orrs	r3, r1
 8003ea4:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	f013 0f08 	tst.w	r3, #8
 8003eac:	d00d      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003eae:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003eb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb6:	f000 80c9 	beq.w	800404c <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003eba:	4a7a      	ldr	r2, [pc, #488]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ebc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ebe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003ec2:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003ec6:	430b      	orrs	r3, r1
 8003ec8:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003eca:	6823      	ldr	r3, [r4, #0]
 8003ecc:	f013 0f10 	tst.w	r3, #16
 8003ed0:	d00d      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003ed2:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eda:	f000 80c1 	beq.w	8004060 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ede:	4a71      	ldr	r2, [pc, #452]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ee0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003ee2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ee6:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003eea:	430b      	orrs	r3, r1
 8003eec:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003ef4:	d01c      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003ef6:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003efa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003efe:	f000 80b9 	beq.w	8004074 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003f02:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f06:	d008      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	f040 80ba 	bne.w	8004082 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f0e:	2100      	movs	r1, #0
 8003f10:	f104 0008 	add.w	r0, r4, #8
 8003f14:	f7ff fb48 	bl	80035a8 <RCCEx_PLL2_Config>
 8003f18:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003f1a:	2d00      	cmp	r5, #0
 8003f1c:	f040 80b4 	bne.w	8004088 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f20:	4a60      	ldr	r2, [pc, #384]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003f22:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003f24:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003f28:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003f30:	6823      	ldr	r3, [r4, #0]
 8003f32:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003f36:	d01c      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003f38:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003f3c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f40:	f000 80a4 	beq.w	800408c <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003f44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003f48:	d008      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f4e:	f040 80a4 	bne.w	800409a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f52:	4a54      	ldr	r2, [pc, #336]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003f54:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003f56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003f5c:	2d00      	cmp	r5, #0
 8003f5e:	f040 809f 	bne.w	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f62:	4a50      	ldr	r2, [pc, #320]	@ (80040a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003f64:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f66:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003f6a:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003f6e:	430b      	orrs	r3, r1
 8003f70:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003f78:	f000 80ac 	beq.w	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003f7c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 8092 	beq.w	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f88:	f000 809c 	beq.w	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8003f8c:	2601      	movs	r6, #1
 8003f8e:	4635      	mov	r5, r6
 8003f90:	e0a0      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f92:	2101      	movs	r1, #1
 8003f94:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003f98:	f7ff fb8a 	bl	80036b0 <RCCEx_PLL3_Config>
 8003f9c:	4605      	mov	r5, r0
        break;
 8003f9e:	e711      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003fa0:	2601      	movs	r6, #1
 8003fa2:	4635      	mov	r5, r6
 8003fa4:	e719      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8003fa6:	462e      	mov	r6, r5
 8003fa8:	e717      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003faa:	2601      	movs	r6, #1
 8003fac:	4635      	mov	r5, r6
 8003fae:	e736      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x666>
 8003fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fb4:	f43f af28 	beq.w	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003fb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fbc:	f43f af24 	beq.w	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003fc0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003fc4:	f43f af20 	beq.w	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003fc8:	2601      	movs	r6, #1
 8003fca:	4635      	mov	r5, r6
 8003fcc:	e727      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fce:	2102      	movs	r1, #2
 8003fd0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003fd4:	f7ff fb6c 	bl	80036b0 <RCCEx_PLL3_Config>
 8003fd8:	4605      	mov	r5, r0
        break;
 8003fda:	e715      	b.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003fdc:	462e      	mov	r6, r5
 8003fde:	e71e      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003fe0:	2601      	movs	r6, #1
 8003fe2:	4635      	mov	r5, r6
 8003fe4:	e73d      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003fe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fea:	f43f af2f 	beq.w	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003fee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003ff2:	f43f af2b 	beq.w	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003ff6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003ffa:	f43f af27 	beq.w	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003ffe:	2601      	movs	r6, #1
 8004000:	4635      	mov	r5, r6
 8004002:	e72e      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004004:	2102      	movs	r1, #2
 8004006:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800400a:	f7ff fb51 	bl	80036b0 <RCCEx_PLL3_Config>
 800400e:	4605      	mov	r5, r0
        break;
 8004010:	e71c      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8004012:	462e      	mov	r6, r5
 8004014:	e725      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004016:	2601      	movs	r6, #1
 8004018:	4635      	mov	r5, r6
 800401a:	e744      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800401c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004020:	f43f af36 	beq.w	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004024:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004028:	f43f af32 	beq.w	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 800402c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004030:	f43f af2e 	beq.w	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8004034:	2601      	movs	r6, #1
 8004036:	4635      	mov	r5, r6
 8004038:	e735      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800403a:	2102      	movs	r1, #2
 800403c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004040:	f7ff fb36 	bl	80036b0 <RCCEx_PLL3_Config>
 8004044:	4605      	mov	r5, r0
        break;
 8004046:	e723      	b.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8004048:	462e      	mov	r6, r5
 800404a:	e72c      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800404c:	2102      	movs	r1, #2
 800404e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004052:	f7ff fb2d 	bl	80036b0 <RCCEx_PLL3_Config>
 8004056:	2800      	cmp	r0, #0
 8004058:	f43f af2f 	beq.w	8003eba <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 800405c:	2601      	movs	r6, #1
 800405e:	e72c      	b.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004060:	2102      	movs	r1, #2
 8004062:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004066:	f7ff fb23 	bl	80036b0 <RCCEx_PLL3_Config>
 800406a:	2800      	cmp	r0, #0
 800406c:	f43f af37 	beq.w	8003ede <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8004070:	2601      	movs	r6, #1
 8004072:	e734      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004074:	2102      	movs	r1, #2
 8004076:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800407a:	f7ff fb19 	bl	80036b0 <RCCEx_PLL3_Config>
 800407e:	4605      	mov	r5, r0
        break;
 8004080:	e74b      	b.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 8004082:	2601      	movs	r6, #1
 8004084:	4635      	mov	r5, r6
 8004086:	e753      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8004088:	462e      	mov	r6, r5
 800408a:	e751      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800408c:	2101      	movs	r1, #1
 800408e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004092:	f7ff fb0d 	bl	80036b0 <RCCEx_PLL3_Config>
 8004096:	4605      	mov	r5, r0
        break;
 8004098:	e760      	b.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 800409a:	2601      	movs	r6, #1
 800409c:	4635      	mov	r5, r6
 800409e:	e768      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 80040a0:	462e      	mov	r6, r5
 80040a2:	e766      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 80040a4:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040a8:	4a70      	ldr	r2, [pc, #448]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040aa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80040ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80040b2:	b975      	cbnz	r5, 80040d2 <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80040b4:	4a6d      	ldr	r2, [pc, #436]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80040b6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80040b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040bc:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 80040be:	430b      	orrs	r3, r1
 80040c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040c2:	e007      	b.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040c4:	2102      	movs	r1, #2
 80040c6:	f104 0008 	add.w	r0, r4, #8
 80040ca:	f7ff fa6d 	bl	80035a8 <RCCEx_PLL2_Config>
 80040ce:	4605      	mov	r5, r0
        break;
 80040d0:	e7ef      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 80040d2:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80040d4:	6823      	ldr	r3, [r4, #0]
 80040d6:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80040da:	d111      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80040e2:	d028      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 80040e4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 80040e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040ec:	d014      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80040ee:	d910      	bls.n	8004112 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80040f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040f4:	d015      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80040f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80040fa:	d012      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80040fc:	2601      	movs	r6, #1
 80040fe:	e01a      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004100:	2102      	movs	r1, #2
 8004102:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004106:	f7ff fad3 	bl	80036b0 <RCCEx_PLL3_Config>
 800410a:	2800      	cmp	r0, #0
 800410c:	d0e6      	beq.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 800410e:	2601      	movs	r6, #1
 8004110:	e7e4      	b.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 8004112:	b133      	cbz	r3, 8004122 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8004114:	2601      	movs	r6, #1
 8004116:	e00e      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004118:	4a54      	ldr	r2, [pc, #336]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800411a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800411c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004120:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8004122:	2d00      	cmp	r5, #0
 8004124:	d169      	bne.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004126:	4a51      	ldr	r2, [pc, #324]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004128:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800412a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800412e:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8004132:	430b      	orrs	r3, r1
 8004134:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800413c:	d006      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800413e:	4a4b      	ldr	r2, [pc, #300]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004140:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004142:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004146:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8004148:	430b      	orrs	r3, r1
 800414a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800414c:	6823      	ldr	r3, [r4, #0]
 800414e:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004152:	d007      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004154:	4a45      	ldr	r2, [pc, #276]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004156:	6913      	ldr	r3, [r2, #16]
 8004158:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800415c:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8004160:	430b      	orrs	r3, r1
 8004162:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800416a:	d006      	beq.n	800417a <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800416c:	4a3f      	ldr	r2, [pc, #252]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800416e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8004170:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004174:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8004176:	430b      	orrs	r3, r1
 8004178:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800417a:	6823      	ldr	r3, [r4, #0]
 800417c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004180:	d009      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004182:	4b3a      	ldr	r3, [pc, #232]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8004184:	691a      	ldr	r2, [r3, #16]
 8004186:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800418a:	611a      	str	r2, [r3, #16]
 800418c:	691a      	ldr	r2, [r3, #16]
 800418e:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8004192:	430a      	orrs	r2, r1
 8004194:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004196:	6823      	ldr	r3, [r4, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	da06      	bge.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800419c:	4a33      	ldr	r2, [pc, #204]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 800419e:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80041a0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80041a4:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 80041a6:	430b      	orrs	r3, r1
 80041a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041aa:	6823      	ldr	r3, [r4, #0]
 80041ac:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 80041b0:	d007      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041b2:	4a2e      	ldr	r2, [pc, #184]	@ (800426c <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 80041b4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80041b6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80041ba:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 80041be:	430b      	orrs	r3, r1
 80041c0:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80041c2:	6863      	ldr	r3, [r4, #4]
 80041c4:	f013 0f01 	tst.w	r3, #1
 80041c8:	d119      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80041ca:	6863      	ldr	r3, [r4, #4]
 80041cc:	f013 0f02 	tst.w	r3, #2
 80041d0:	d11e      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80041d2:	6863      	ldr	r3, [r4, #4]
 80041d4:	f013 0f04 	tst.w	r3, #4
 80041d8:	d123      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80041da:	6863      	ldr	r3, [r4, #4]
 80041dc:	f013 0f08 	tst.w	r3, #8
 80041e0:	d128      	bne.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80041e2:	6863      	ldr	r3, [r4, #4]
 80041e4:	f013 0f10 	tst.w	r3, #16
 80041e8:	d12d      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80041ea:	6863      	ldr	r3, [r4, #4]
 80041ec:	f013 0f20 	tst.w	r3, #32
 80041f0:	d132      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 80041f2:	b106      	cbz	r6, 80041f6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 80041f4:	2601      	movs	r6, #1
}
 80041f6:	4630      	mov	r0, r6
 80041f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 80041fa:	462e      	mov	r6, r5
 80041fc:	e79b      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80041fe:	2100      	movs	r1, #0
 8004200:	f104 0008 	add.w	r0, r4, #8
 8004204:	f7ff f9d0 	bl	80035a8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8004208:	2800      	cmp	r0, #0
 800420a:	d0de      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 800420c:	4606      	mov	r6, r0
 800420e:	e7dc      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004210:	2101      	movs	r1, #1
 8004212:	f104 0008 	add.w	r0, r4, #8
 8004216:	f7ff f9c7 	bl	80035a8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800421a:	2800      	cmp	r0, #0
 800421c:	d0d9      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 800421e:	4606      	mov	r6, r0
 8004220:	e7d7      	b.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004222:	2102      	movs	r1, #2
 8004224:	f104 0008 	add.w	r0, r4, #8
 8004228:	f7ff f9be 	bl	80035a8 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800422c:	2800      	cmp	r0, #0
 800422e:	d0d4      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 8004230:	4606      	mov	r6, r0
 8004232:	e7d2      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004234:	2100      	movs	r1, #0
 8004236:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800423a:	f7ff fa39 	bl	80036b0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800423e:	2800      	cmp	r0, #0
 8004240:	d0cf      	beq.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 8004242:	4606      	mov	r6, r0
 8004244:	e7cd      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004246:	2101      	movs	r1, #1
 8004248:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800424c:	f7ff fa30 	bl	80036b0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004250:	2800      	cmp	r0, #0
 8004252:	d0ca      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 8004254:	4606      	mov	r6, r0
 8004256:	e7c8      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004258:	2102      	movs	r1, #2
 800425a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800425e:	f7ff fa27 	bl	80036b0 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004262:	2800      	cmp	r0, #0
 8004264:	d0c5      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 8004266:	2601      	movs	r6, #1
 8004268:	e7c5      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 800426a:	bf00      	nop
 800426c:	58024400 	.word	0x58024400

08004270 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 8004270:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004272:	f7ff f953 	bl	800351c <HAL_RCC_GetHCLKFreq>
 8004276:	4b05      	ldr	r3, [pc, #20]	@ (800428c <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800427e:	4a04      	ldr	r2, [pc, #16]	@ (8004290 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 8004280:	5cd3      	ldrb	r3, [r2, r3]
 8004282:	f003 031f 	and.w	r3, r3, #31
}
 8004286:	40d8      	lsrs	r0, r3
 8004288:	bd08      	pop	{r3, pc}
 800428a:	bf00      	nop
 800428c:	58024400 	.word	0x58024400
 8004290:	0800a608 	.word	0x0800a608

08004294 <HAL_RCCEx_GetPLL2ClockFreq>:
{
 8004294:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004296:	4b79      	ldr	r3, [pc, #484]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004298:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800429a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800429c:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80042a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80042a2:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80042a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042a8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80042ac:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 80042b0:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 80042b4:	f000 80dd 	beq.w	8004472 <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 80042b8:	f002 0203 	and.w	r2, r2, #3
 80042bc:	ee07 3a90 	vmov	s15, r3
 80042c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80042c4:	2a01      	cmp	r2, #1
 80042c6:	d04b      	beq.n	8004360 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 80042c8:	2a02      	cmp	r2, #2
 80042ca:	f000 8098 	beq.w	80043fe <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 80042ce:	2a00      	cmp	r2, #0
 80042d0:	f040 80b2 	bne.w	8004438 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80042d4:	4b69      	ldr	r3, [pc, #420]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f013 0f20 	tst.w	r3, #32
 80042dc:	d023      	beq.n	8004326 <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80042de:	4967      	ldr	r1, [pc, #412]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80042e0:	680a      	ldr	r2, [r1, #0]
 80042e2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80042e6:	4b66      	ldr	r3, [pc, #408]	@ (8004480 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 80042e8:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042ea:	ee07 3a10 	vmov	s14, r3
 80042ee:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80042f2:	ee07 ca10 	vmov	s14, ip
 80042f6:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80042fa:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80042fe:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8004300:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004304:	ee06 3a90 	vmov	s13, r3
 8004308:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800430c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004310:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004314:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004318:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800431c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004320:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004324:	e038      	b.n	8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004326:	ee07 ca10 	vmov	s14, ip
 800432a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800432e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004488 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 8004332:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004336:	4b51      	ldr	r3, [pc, #324]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800433e:	ee06 3a90 	vmov	s13, r3
 8004342:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004346:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800434a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800434e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004352:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004356:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800435a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800435e:	e01b      	b.n	8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004360:	ee07 ca10 	vmov	s14, ip
 8004364:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004368:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800448c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800436c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004370:	4b42      	ldr	r3, [pc, #264]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004374:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004378:	ee06 3a90 	vmov	s13, r3
 800437c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004380:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004384:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004388:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800438c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004390:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004394:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004398:	4a38      	ldr	r2, [pc, #224]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800439a:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800439c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80043a0:	ee07 3a90 	vmov	s15, r3
 80043a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043b0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80043b4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80043b8:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80043bc:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80043be:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80043c2:	ee07 3a90 	vmov	s15, r3
 80043c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ce:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80043d2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80043d6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80043da:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80043dc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80043e0:	ee07 3a90 	vmov	s15, r3
 80043e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80043f0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80043f4:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80043f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043fc:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043fe:	ee07 ca10 	vmov	s14, ip
 8004402:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004406:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004490 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 800440a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800440e:	4b1b      	ldr	r3, [pc, #108]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004416:	ee06 3a90 	vmov	s13, r3
 800441a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800441e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004422:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800442a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800442e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004432:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004436:	e7af      	b.n	8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004438:	ee07 ca10 	vmov	s14, ip
 800443c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004440:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800448c <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 8004444:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004448:	4b0c      	ldr	r3, [pc, #48]	@ (800447c <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800444a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004450:	ee06 3a90 	vmov	s13, r3
 8004454:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004458:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004484 <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800445c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004460:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004464:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004468:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800446c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004470:	e792      	b.n	8004398 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004472:	2300      	movs	r3, #0
 8004474:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004476:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004478:	6083      	str	r3, [r0, #8]
}
 800447a:	e7bd      	b.n	80043f8 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 800447c:	58024400 	.word	0x58024400
 8004480:	03d09000 	.word	0x03d09000
 8004484:	39000000 	.word	0x39000000
 8004488:	4c742400 	.word	0x4c742400
 800448c:	4a742400 	.word	0x4a742400
 8004490:	4bbebc20 	.word	0x4bbebc20

08004494 <HAL_RCCEx_GetPLL3ClockFreq>:
{
 8004494:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004496:	4b79      	ldr	r3, [pc, #484]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004498:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800449a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800449c:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80044a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80044a2:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80044a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80044ac:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 80044b0:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 80044b4:	f000 80dd 	beq.w	8004672 <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 80044b8:	f002 0203 	and.w	r2, r2, #3
 80044bc:	ee07 3a90 	vmov	s15, r3
 80044c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80044c4:	2a01      	cmp	r2, #1
 80044c6:	d04b      	beq.n	8004560 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 80044c8:	2a02      	cmp	r2, #2
 80044ca:	f000 8098 	beq.w	80045fe <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 80044ce:	2a00      	cmp	r2, #0
 80044d0:	f040 80b2 	bne.w	8004638 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044d4:	4b69      	ldr	r3, [pc, #420]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f013 0f20 	tst.w	r3, #32
 80044dc:	d023      	beq.n	8004526 <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044de:	4967      	ldr	r1, [pc, #412]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80044e0:	680a      	ldr	r2, [r1, #0]
 80044e2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80044e6:	4b66      	ldr	r3, [pc, #408]	@ (8004680 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 80044e8:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044ea:	ee07 3a10 	vmov	s14, r3
 80044ee:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80044f2:	ee07 ca10 	vmov	s14, ip
 80044f6:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80044fa:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80044fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004500:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004504:	ee06 3a90 	vmov	s13, r3
 8004508:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800450c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004510:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004514:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004518:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800451c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004520:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004524:	e038      	b.n	8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004526:	ee07 ca10 	vmov	s14, ip
 800452a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800452e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 8004532:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004536:	4b51      	ldr	r3, [pc, #324]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800453e:	ee06 3a90 	vmov	s13, r3
 8004542:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004546:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800454a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800454e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004552:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004556:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800455a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800455e:	e01b      	b.n	8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004560:	ee07 ca10 	vmov	s14, ip
 8004564:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004568:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800468c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800456c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004570:	4b42      	ldr	r3, [pc, #264]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004578:	ee06 3a90 	vmov	s13, r3
 800457c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004580:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004584:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004588:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800458c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004590:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004594:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004598:	4a38      	ldr	r2, [pc, #224]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800459a:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800459c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80045a0:	ee07 3a90 	vmov	s15, r3
 80045a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045b0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80045b4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80045b8:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80045bc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80045be:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80045c2:	ee07 3a90 	vmov	s15, r3
 80045c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ce:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80045d2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80045d6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80045da:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80045dc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80045e0:	ee07 3a90 	vmov	s15, r3
 80045e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80045f0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80045f4:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80045f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045fc:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045fe:	ee07 ca10 	vmov	s14, ip
 8004602:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004606:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004690 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 800460a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800460e:	4b1b      	ldr	r3, [pc, #108]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004616:	ee06 3a90 	vmov	s13, r3
 800461a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800461e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004622:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004626:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800462a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800462e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004632:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004636:	e7af      	b.n	8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004638:	ee07 ca10 	vmov	s14, ip
 800463c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004640:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 800468c <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 8004644:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004648:	4b0c      	ldr	r3, [pc, #48]	@ (800467c <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800464a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004650:	ee06 3a90 	vmov	s13, r3
 8004654:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004658:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004684 <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800465c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004660:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004664:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004668:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800466c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004670:	e792      	b.n	8004598 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004672:	2300      	movs	r3, #0
 8004674:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004676:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004678:	6083      	str	r3, [r0, #8]
}
 800467a:	e7bd      	b.n	80045f8 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 800467c:	58024400 	.word	0x58024400
 8004680:	03d09000 	.word	0x03d09000
 8004684:	39000000 	.word	0x39000000
 8004688:	4c742400 	.word	0x4c742400
 800468c:	4a742400 	.word	0x4a742400
 8004690:	4bbebc20 	.word	0x4bbebc20

08004694 <HAL_RCCEx_GetPLL1ClockFreq>:
{
 8004694:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004696:	4b79      	ldr	r3, [pc, #484]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004698:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800469a:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 800469c:	f3c4 1c05 	ubfx	ip, r4, #4, #6
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80046a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046a2:	f001 0101 	and.w	r1, r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80046a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046a8:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80046ac:	fb01 f303 	mul.w	r3, r1, r3
  if (pll1m != 0U)
 80046b0:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 80046b4:	f000 80dd 	beq.w	8004872 <HAL_RCCEx_GetPLL1ClockFreq+0x1de>
 80046b8:	f002 0203 	and.w	r2, r2, #3
 80046bc:	ee07 3a90 	vmov	s15, r3
 80046c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 80046c4:	2a01      	cmp	r2, #1
 80046c6:	d04b      	beq.n	8004760 <HAL_RCCEx_GetPLL1ClockFreq+0xcc>
 80046c8:	2a02      	cmp	r2, #2
 80046ca:	f000 8098 	beq.w	80047fe <HAL_RCCEx_GetPLL1ClockFreq+0x16a>
 80046ce:	2a00      	cmp	r2, #0
 80046d0:	f040 80b2 	bne.w	8004838 <HAL_RCCEx_GetPLL1ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046d4:	4b69      	ldr	r3, [pc, #420]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f013 0f20 	tst.w	r3, #32
 80046dc:	d023      	beq.n	8004726 <HAL_RCCEx_GetPLL1ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80046de:	4967      	ldr	r1, [pc, #412]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 80046e0:	680a      	ldr	r2, [r1, #0]
 80046e2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80046e6:	4b66      	ldr	r3, [pc, #408]	@ (8004880 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>)
 80046e8:	40d3      	lsrs	r3, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046ea:	ee07 3a10 	vmov	s14, r3
 80046ee:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80046f2:	ee07 ca10 	vmov	s14, ip
 80046f6:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 80046fa:	ee86 7a86 	vdiv.f32	s14, s13, s12
 80046fe:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8004700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004704:	ee06 3a90 	vmov	s13, r3
 8004708:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800470c:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 8004884 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004710:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004714:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004718:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800471c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004720:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004724:	e038      	b.n	8004798 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004726:	ee07 ca10 	vmov	s14, ip
 800472a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800472e:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 8004888 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8004732:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004736:	4b51      	ldr	r3, [pc, #324]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800473e:	ee06 3a90 	vmov	s13, r3
 8004742:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004746:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 8004884 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800474a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800474e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800475a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800475e:	e01b      	b.n	8004798 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004760:	ee07 ca10 	vmov	s14, ip
 8004764:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004768:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 800488c <HAL_RCCEx_GetPLL1ClockFreq+0x1f8>
 800476c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004770:	4b42      	ldr	r3, [pc, #264]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004778:	ee06 3a90 	vmov	s13, r3
 800477c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004780:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8004884 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004784:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004788:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800478c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004790:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004794:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004798:	4a38      	ldr	r2, [pc, #224]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800479a:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 800479c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80047a0:	ee07 3a90 	vmov	s15, r3
 80047a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047b0:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80047b4:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80047b8:	ed80 6a00 	vstr	s12, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80047bc:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80047be:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80047c2:	ee07 3a90 	vmov	s15, r3
 80047c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ce:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80047d2:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 80047d6:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80047da:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80047dc:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80047e0:	ee07 3a90 	vmov	s15, r3
 80047e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80047f0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80047f4:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80047f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047fc:	4770      	bx	lr
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047fe:	ee07 ca10 	vmov	s14, ip
 8004802:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004806:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 8004890 <HAL_RCCEx_GetPLL1ClockFreq+0x1fc>
 800480a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800480e:	4b1b      	ldr	r3, [pc, #108]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 8004810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004816:	ee06 3a90 	vmov	s13, r3
 800481a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800481e:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 8004884 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 8004822:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004826:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800482a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800482e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004832:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004836:	e7af      	b.n	8004798 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004838:	ee07 ca10 	vmov	s14, ip
 800483c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004840:	ed9f 6a11 	vldr	s12, [pc, #68]	@ 8004888 <HAL_RCCEx_GetPLL1ClockFreq+0x1f4>
 8004844:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004848:	4b0c      	ldr	r3, [pc, #48]	@ (800487c <HAL_RCCEx_GetPLL1ClockFreq+0x1e8>)
 800484a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004850:	ee06 3a90 	vmov	s13, r3
 8004854:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004858:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 8004884 <HAL_RCCEx_GetPLL1ClockFreq+0x1f0>
 800485c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004860:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004864:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004868:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800486c:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 8004870:	e792      	b.n	8004798 <HAL_RCCEx_GetPLL1ClockFreq+0x104>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004872:	2300      	movs	r3, #0
 8004874:	6003      	str	r3, [r0, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004876:	6043      	str	r3, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004878:	6083      	str	r3, [r0, #8]
}
 800487a:	e7bd      	b.n	80047f8 <HAL_RCCEx_GetPLL1ClockFreq+0x164>
 800487c:	58024400 	.word	0x58024400
 8004880:	03d09000 	.word	0x03d09000
 8004884:	39000000 	.word	0x39000000
 8004888:	4c742400 	.word	0x4c742400
 800488c:	4a742400 	.word	0x4a742400
 8004890:	4bbebc20 	.word	0x4bbebc20

08004894 <HAL_RCCEx_GetPeriphCLKFreq>:
{
 8004894:	b500      	push	{lr}
 8004896:	b08b      	sub	sp, #44	@ 0x2c
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004898:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 800489c:	430b      	orrs	r3, r1
 800489e:	d02d      	beq.n	80048fc <HAL_RCCEx_GetPeriphCLKFreq+0x68>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80048a0:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80048a4:	430b      	orrs	r3, r1
 80048a6:	d07c      	beq.n	80049a2 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80048a8:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 80048ac:	430b      	orrs	r3, r1
 80048ae:	f000 80d0 	beq.w	8004a52 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80048b2:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 80048b6:	430b      	orrs	r3, r1
 80048b8:	f000 8128 	beq.w	8004b0c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 80048bc:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 80048c0:	430b      	orrs	r3, r1
 80048c2:	f000 8187 	beq.w	8004bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x340>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80048c6:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 80048ca:	430b      	orrs	r3, r1
 80048cc:	f000 81df 	beq.w	8004c8e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80048d0:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 80048d4:	430b      	orrs	r3, r1
 80048d6:	f000 8228 	beq.w	8004d2a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80048da:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 80048de:	430b      	orrs	r3, r1
 80048e0:	f000 826b 	beq.w	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0x526>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80048e4:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 80048e8:	430b      	orrs	r3, r1
 80048ea:	f000 828d 	beq.w	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x574>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80048ee:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 80048f2:	4308      	orrs	r0, r1
 80048f4:	f000 82d6 	beq.w	8004ea4 <HAL_RCCEx_GetPeriphCLKFreq+0x610>
    frequency = 0;
 80048f8:	2000      	movs	r0, #0
 80048fa:	e00c      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80048fc:	4b93      	ldr	r3, [pc, #588]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80048fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004900:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8004904:	2b04      	cmp	r3, #4
 8004906:	f200 82f7 	bhi.w	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 800490a:	e8df f003 	tbb	[pc, r3]
 800490e:	1107      	.short	0x1107
 8004910:	031b      	.short	0x031b
 8004912:	25          	.byte	0x25
 8004913:	00          	.byte	0x00
 8004914:	488e      	ldr	r0, [pc, #568]	@ (8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
}
 8004916:	b00b      	add	sp, #44	@ 0x2c
 8004918:	f85d fb04 	ldr.w	pc, [sp], #4
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800491c:	4b8b      	ldr	r3, [pc, #556]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004924:	d0f7      	beq.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004926:	a807      	add	r0, sp, #28
 8004928:	f7ff feb4 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800492c:	9808      	ldr	r0, [sp, #32]
 800492e:	e7f2      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004930:	4b86      	ldr	r3, [pc, #536]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004932:	6818      	ldr	r0, [r3, #0]
 8004934:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004938:	d0ed      	beq.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800493a:	a804      	add	r0, sp, #16
 800493c:	f7ff fcaa 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004940:	9804      	ldr	r0, [sp, #16]
 8004942:	e7e8      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004944:	4b81      	ldr	r3, [pc, #516]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 800494c:	d0e3      	beq.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800494e:	a801      	add	r0, sp, #4
 8004950:	f7ff fda0 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004954:	9801      	ldr	r0, [sp, #4]
 8004956:	e7de      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004958:	4a7c      	ldr	r2, [pc, #496]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800495a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800495c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004960:	6812      	ldr	r2, [r2, #0]
 8004962:	f012 0f04 	tst.w	r2, #4
 8004966:	d007      	beq.n	8004978 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8004968:	b933      	cbnz	r3, 8004978 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800496a:	4b78      	ldr	r3, [pc, #480]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004972:	4878      	ldr	r0, [pc, #480]	@ (8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004974:	40d8      	lsrs	r0, r3
 8004976:	e7ce      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004978:	4a74      	ldr	r2, [pc, #464]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004980:	d003      	beq.n	800498a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004982:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004986:	f000 82b9 	beq.w	8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800498a:	4a70      	ldr	r2, [pc, #448]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 800498c:	6812      	ldr	r2, [r2, #0]
 800498e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004992:	f000 82b5 	beq.w	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004996:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800499a:	f000 82b3 	beq.w	8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = 0;
 800499e:	2000      	movs	r0, #0
 80049a0:	e7b9      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80049a2:	4b6a      	ldr	r3, [pc, #424]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 80049aa:	2b80      	cmp	r3, #128	@ 0x80
 80049ac:	d031      	beq.n	8004a12 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80049ae:	d915      	bls.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80049b0:	2bc0      	cmp	r3, #192	@ 0xc0
 80049b2:	f000 82a9 	beq.w	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
 80049b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049ba:	d11e      	bne.n	80049fa <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80049bc:	4a63      	ldr	r2, [pc, #396]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049be:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 80049c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80049c4:	6812      	ldr	r2, [r2, #0]
 80049c6:	f012 0f04 	tst.w	r2, #4
 80049ca:	d02d      	beq.n	8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80049cc:	bb63      	cbnz	r3, 8004a28 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80049ce:	4b5f      	ldr	r3, [pc, #380]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80049d6:	485f      	ldr	r0, [pc, #380]	@ (8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80049d8:	40d8      	lsrs	r0, r3
 80049da:	e79c      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 80049dc:	b17b      	cbz	r3, 80049fe <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
 80049de:	2b40      	cmp	r3, #64	@ 0x40
 80049e0:	d109      	bne.n	80049f6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80049e2:	4b5a      	ldr	r3, [pc, #360]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80049e4:	6818      	ldr	r0, [r3, #0]
 80049e6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80049ea:	d094      	beq.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049ec:	a804      	add	r0, sp, #16
 80049ee:	f7ff fc51 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80049f2:	9804      	ldr	r0, [sp, #16]
 80049f4:	e78f      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 80049f6:	2000      	movs	r0, #0
 80049f8:	e78d      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 80049fa:	2000      	movs	r0, #0
 80049fc:	e78b      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80049fe:	4b53      	ldr	r3, [pc, #332]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a00:	6818      	ldr	r0, [r3, #0]
 8004a02:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004a06:	d086      	beq.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a08:	a807      	add	r0, sp, #28
 8004a0a:	f7ff fe43 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a0e:	9808      	ldr	r0, [sp, #32]
 8004a10:	e781      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004a12:	4b4e      	ldr	r3, [pc, #312]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a14:	6818      	ldr	r0, [r3, #0]
 8004a16:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004a1a:	f43f af7c 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004a1e:	a801      	add	r0, sp, #4
 8004a20:	f7ff fd38 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004a24:	9801      	ldr	r0, [sp, #4]
 8004a26:	e776      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004a28:	4a48      	ldr	r2, [pc, #288]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004a30:	d003      	beq.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8004a32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a36:	f000 8269 	beq.w	8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004a3a:	4a44      	ldr	r2, [pc, #272]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a3c:	6812      	ldr	r2, [r2, #0]
 8004a3e:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004a42:	f000 8265 	beq.w	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8004a46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a4a:	f000 8263 	beq.w	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          frequency = 0;
 8004a4e:	2000      	movs	r0, #0
 8004a50:	e761      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8004a52:	4b3e      	ldr	r3, [pc, #248]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a56:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 8004a5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a5e:	d035      	beq.n	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8004a60:	d916      	bls.n	8004a90 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8004a62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004a66:	f000 8257 	beq.w	8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8004a6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004a6e:	d120      	bne.n	8004ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004a70:	4a36      	ldr	r2, [pc, #216]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a72:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004a74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004a78:	6812      	ldr	r2, [r2, #0]
 8004a7a:	f012 0f04 	tst.w	r2, #4
 8004a7e:	d030      	beq.n	8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
 8004a80:	bb7b      	cbnz	r3, 8004ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a82:	4b32      	ldr	r3, [pc, #200]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004a8a:	4832      	ldr	r0, [pc, #200]	@ (8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004a8c:	40d8      	lsrs	r0, r3
 8004a8e:	e742      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004a90:	b18b      	cbz	r3, 8004ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x222>
 8004a92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a96:	d10a      	bne.n	8004aae <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004a98:	4b2c      	ldr	r3, [pc, #176]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004a9a:	6818      	ldr	r0, [r3, #0]
 8004a9c:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004aa0:	f43f af39 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004aa4:	a804      	add	r0, sp, #16
 8004aa6:	f7ff fbf5 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004aaa:	9804      	ldr	r0, [sp, #16]
 8004aac:	e733      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004aae:	2000      	movs	r0, #0
 8004ab0:	e731      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004ab2:	2000      	movs	r0, #0
 8004ab4:	e72f      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004ab6:	4b25      	ldr	r3, [pc, #148]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004ab8:	6818      	ldr	r0, [r3, #0]
 8004aba:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004abe:	f43f af2a 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ac2:	a807      	add	r0, sp, #28
 8004ac4:	f7ff fde6 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004ac8:	9808      	ldr	r0, [sp, #32]
 8004aca:	e724      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004acc:	4b1f      	ldr	r3, [pc, #124]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004ace:	6818      	ldr	r0, [r3, #0]
 8004ad0:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004ad4:	f43f af1f 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ad8:	a801      	add	r0, sp, #4
 8004ada:	f7ff fcdb 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004ade:	9801      	ldr	r0, [sp, #4]
 8004ae0:	e719      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004ae4:	6812      	ldr	r2, [r2, #0]
 8004ae6:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004aea:	d003      	beq.n	8004af4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8004aec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004af0:	f000 8214 	beq.w	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x688>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004af4:	4a15      	ldr	r2, [pc, #84]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004af6:	6812      	ldr	r2, [r2, #0]
 8004af8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004afc:	f000 8210 	beq.w	8004f20 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8004b00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b04:	f000 820e 	beq.w	8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
          frequency = 0;
 8004b08:	2000      	movs	r0, #0
 8004b0a:	e704      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b10:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 8004b14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004b18:	d03c      	beq.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 8004b1a:	d91d      	bls.n	8004b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004b1c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004b20:	f000 8202 	beq.w	8004f28 <HAL_RCCEx_GetPeriphCLKFreq+0x694>
 8004b24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b28:	d127      	bne.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004b2a:	4a08      	ldr	r2, [pc, #32]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004b2c:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004b2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	f012 0f04 	tst.w	r2, #4
 8004b38:	d037      	beq.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d135      	bne.n	8004baa <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004b3e:	4b03      	ldr	r3, [pc, #12]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004b46:	4803      	ldr	r0, [pc, #12]	@ (8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8004b48:	40d8      	lsrs	r0, r3
 8004b4a:	e6e4      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004b4c:	58024400 	.word	0x58024400
 8004b50:	00bb8000 	.word	0x00bb8000
 8004b54:	03d09000 	.word	0x03d09000
    switch (saiclocksource)
 8004b58:	b18b      	cbz	r3, 8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
 8004b5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b5e:	d10a      	bne.n	8004b76 <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004b60:	4b9a      	ldr	r3, [pc, #616]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004b68:	f43f aed5 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004b6c:	a804      	add	r0, sp, #16
 8004b6e:	f7ff fb91 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004b72:	9804      	ldr	r0, [sp, #16]
 8004b74:	e6cf      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004b76:	2000      	movs	r0, #0
 8004b78:	e6cd      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004b7a:	2000      	movs	r0, #0
 8004b7c:	e6cb      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004b7e:	4b93      	ldr	r3, [pc, #588]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b80:	6818      	ldr	r0, [r3, #0]
 8004b82:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004b86:	f43f aec6 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004b8a:	a807      	add	r0, sp, #28
 8004b8c:	f7ff fd82 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004b90:	9808      	ldr	r0, [sp, #32]
 8004b92:	e6c0      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004b94:	4b8d      	ldr	r3, [pc, #564]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004b96:	6818      	ldr	r0, [r3, #0]
 8004b98:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004b9c:	f43f aebb 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ba0:	a801      	add	r0, sp, #4
 8004ba2:	f7ff fc77 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004ba6:	9801      	ldr	r0, [sp, #4]
 8004ba8:	e6b5      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004baa:	4a88      	ldr	r2, [pc, #544]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bac:	6812      	ldr	r2, [r2, #0]
 8004bae:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004bb2:	d003      	beq.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8004bb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bb8:	f000 81b8 	beq.w	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004bbc:	4a83      	ldr	r2, [pc, #524]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bbe:	6812      	ldr	r2, [r2, #0]
 8004bc0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004bc4:	f000 81b4 	beq.w	8004f30 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
 8004bc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004bcc:	f000 81b2 	beq.w	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = 0;
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	e6a0      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004bd4:	4b7d      	ldr	r3, [pc, #500]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 8004bdc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004be0:	d035      	beq.n	8004c4e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8004be2:	d916      	bls.n	8004c12 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8004be4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004be8:	f000 81a6 	beq.w	8004f38 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
 8004bec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bf0:	d120      	bne.n	8004c34 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004bf2:	4a76      	ldr	r2, [pc, #472]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004bf4:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004bf6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004bfa:	6812      	ldr	r2, [r2, #0]
 8004bfc:	f012 0f04 	tst.w	r2, #4
 8004c00:	d030      	beq.n	8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
 8004c02:	bb7b      	cbnz	r3, 8004c64 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c04:	4b71      	ldr	r3, [pc, #452]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004c0c:	4870      	ldr	r0, [pc, #448]	@ (8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004c0e:	40d8      	lsrs	r0, r3
 8004c10:	e681      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004c12:	b18b      	cbz	r3, 8004c38 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8004c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c18:	d10a      	bne.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004c1a:	4b6c      	ldr	r3, [pc, #432]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c1c:	6818      	ldr	r0, [r3, #0]
 8004c1e:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004c22:	f43f ae78 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004c26:	a804      	add	r0, sp, #16
 8004c28:	f7ff fb34 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004c2c:	9804      	ldr	r0, [sp, #16]
 8004c2e:	e672      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004c30:	2000      	movs	r0, #0
 8004c32:	e670      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004c34:	2000      	movs	r0, #0
 8004c36:	e66e      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004c38:	4b64      	ldr	r3, [pc, #400]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004c40:	f43f ae69 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004c44:	a807      	add	r0, sp, #28
 8004c46:	f7ff fd25 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004c4a:	9808      	ldr	r0, [sp, #32]
 8004c4c:	e663      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004c4e:	4b5f      	ldr	r3, [pc, #380]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c50:	6818      	ldr	r0, [r3, #0]
 8004c52:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004c56:	f43f ae5e 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004c5a:	a801      	add	r0, sp, #4
 8004c5c:	f7ff fc1a 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004c60:	9801      	ldr	r0, [sp, #4]
 8004c62:	e658      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004c64:	4a59      	ldr	r2, [pc, #356]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c66:	6812      	ldr	r2, [r2, #0]
 8004c68:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004c6c:	d003      	beq.n	8004c76 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004c6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c72:	f000 8163 	beq.w	8004f3c <HAL_RCCEx_GetPeriphCLKFreq+0x6a8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004c76:	4a55      	ldr	r2, [pc, #340]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c78:	6812      	ldr	r2, [r2, #0]
 8004c7a:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004c7e:	f000 815f 	beq.w	8004f40 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8004c82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c86:	f000 815d 	beq.w	8004f44 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          frequency = 0;
 8004c8a:	2000      	movs	r0, #0
 8004c8c:	e643      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004c8e:	4b4f      	ldr	r3, [pc, #316]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c92:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8004c96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c9a:	d032      	beq.n	8004d02 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
 8004c9c:	d80b      	bhi.n	8004cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8004c9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ca2:	d018      	beq.n	8004cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8004ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ca8:	d020      	beq.n	8004cec <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8004caa:	b913      	cbnz	r3, 8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004cac:	f7fe fc58 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
        break;
 8004cb0:	e631      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004cb2:	2000      	movs	r0, #0
 8004cb4:	e62f      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004cb6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004cba:	d02e      	beq.n	8004d1a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 8004cbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004cc0:	d107      	bne.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004cc2:	4b42      	ldr	r3, [pc, #264]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004cc4:	6818      	ldr	r0, [r3, #0]
 8004cc6:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004cca:	f43f ae24 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004cce:	4841      	ldr	r0, [pc, #260]	@ (8004dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8004cd0:	e621      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004cd2:	2000      	movs	r0, #0
 8004cd4:	e61f      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004cd6:	4b3d      	ldr	r3, [pc, #244]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004cd8:	6818      	ldr	r0, [r3, #0]
 8004cda:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004cde:	f43f ae1a 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004ce2:	a804      	add	r0, sp, #16
 8004ce4:	f7ff fad6 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ce8:	9805      	ldr	r0, [sp, #20]
 8004cea:	e614      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004cec:	4b37      	ldr	r3, [pc, #220]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004cf4:	f43f ae0f 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004cf8:	a801      	add	r0, sp, #4
 8004cfa:	f7ff fbcb 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004cfe:	9802      	ldr	r0, [sp, #8]
 8004d00:	e609      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d02:	4b32      	ldr	r3, [pc, #200]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	f010 0004 	ands.w	r0, r0, #4
 8004d0a:	f43f ae04 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d14:	482e      	ldr	r0, [pc, #184]	@ (8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004d16:	40d8      	lsrs	r0, r3
 8004d18:	e5fd      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004d1a:	4b2c      	ldr	r3, [pc, #176]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d1c:	6818      	ldr	r0, [r3, #0]
 8004d1e:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8004d22:	f43f adf8 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004d26:	482c      	ldr	r0, [pc, #176]	@ (8004dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>)
 8004d28:	e5f5      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004d2a:	4b28      	ldr	r3, [pc, #160]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8004d32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d36:	d010      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8004d38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d3c:	d018      	beq.n	8004d70 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	f040 8102 	bne.w	8004f48 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004d44:	4b21      	ldr	r3, [pc, #132]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d46:	6818      	ldr	r0, [r3, #0]
 8004d48:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004d4c:	f43f ade3 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d50:	a804      	add	r0, sp, #16
 8004d52:	f7ff fa9f 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004d56:	9804      	ldr	r0, [sp, #16]
 8004d58:	e5dd      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d5c:	6818      	ldr	r0, [r3, #0]
 8004d5e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004d62:	f43f add8 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004d66:	a801      	add	r0, sp, #4
 8004d68:	f7ff fb94 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004d6c:	9803      	ldr	r0, [sp, #12]
 8004d6e:	e5d2      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d70:	4a16      	ldr	r2, [pc, #88]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d72:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8004d74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d78:	6812      	ldr	r2, [r2, #0]
 8004d7a:	f012 0f04 	tst.w	r2, #4
 8004d7e:	d007      	beq.n	8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
 8004d80:	b933      	cbnz	r3, 8004d90 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d82:	4b12      	ldr	r3, [pc, #72]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d8a:	4811      	ldr	r0, [pc, #68]	@ (8004dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8004d8c:	40d8      	lsrs	r0, r3
 8004d8e:	e5c2      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004d90:	4a0e      	ldr	r2, [pc, #56]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004d92:	6812      	ldr	r2, [r2, #0]
 8004d94:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8004d98:	d003      	beq.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
 8004d9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d9e:	f000 80d5 	beq.w	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004da2:	4a0a      	ldr	r2, [pc, #40]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004da4:	6812      	ldr	r2, [r2, #0]
 8004da6:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004daa:	f000 80d1 	beq.w	8004f50 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8004dae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004db2:	f000 80cf 	beq.w	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x6c0>
          frequency = 0;
 8004db6:	2000      	movs	r0, #0
 8004db8:	e5ad      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004dba:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8004dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
    switch (srcclk)
 8004dbe:	f413 3380 	ands.w	r3, r3, #65536	@ 0x10000
 8004dc2:	d00b      	beq.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8004dc4:	b9ab      	cbnz	r3, 8004df2 <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	e5a5      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004dca:	bf00      	nop
 8004dcc:	58024400 	.word	0x58024400
 8004dd0:	03d09000 	.word	0x03d09000
 8004dd4:	017d7840 	.word	0x017d7840
 8004dd8:	003d0900 	.word	0x003d0900
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004ddc:	4b5f      	ldr	r3, [pc, #380]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004dde:	6818      	ldr	r0, [r3, #0]
 8004de0:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004de4:	f43f ad97 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004de8:	a807      	add	r0, sp, #28
 8004dea:	f7ff fc53 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004dee:	9808      	ldr	r0, [sp, #32]
 8004df0:	e591      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004df2:	4b5a      	ldr	r3, [pc, #360]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004df4:	6818      	ldr	r0, [r3, #0]
 8004df6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004dfa:	f43f ad8c 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004dfe:	a804      	add	r0, sp, #16
 8004e00:	f7ff fa48 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004e04:	9806      	ldr	r0, [sp, #24]
 8004e06:	e586      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004e08:	4b54      	ldr	r3, [pc, #336]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0c:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8004e10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004e14:	d032      	beq.n	8004e7c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>
 8004e16:	d80b      	bhi.n	8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8004e18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e1c:	d018      	beq.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5bc>
 8004e1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e22:	d020      	beq.n	8004e66 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8004e24:	b913      	cbnz	r3, 8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0x598>
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8004e26:	f7ff fa23 	bl	8004270 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 8004e2a:	e574      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	e572      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e34:	d02e      	beq.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 8004e36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e3a:	d107      	bne.n	8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004e3c:	4b47      	ldr	r3, [pc, #284]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e3e:	6818      	ldr	r0, [r3, #0]
 8004e40:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004e44:	f43f ad67 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004e48:	4845      	ldr	r0, [pc, #276]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004e4a:	e564      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	e562      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004e50:	4b42      	ldr	r3, [pc, #264]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e52:	6818      	ldr	r0, [r3, #0]
 8004e54:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004e58:	f43f ad5d 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e5c:	a804      	add	r0, sp, #16
 8004e5e:	f7ff fa19 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004e62:	9805      	ldr	r0, [sp, #20]
 8004e64:	e557      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e66:	4b3d      	ldr	r3, [pc, #244]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e68:	6818      	ldr	r0, [r3, #0]
 8004e6a:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8004e6e:	f43f ad52 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004e72:	a801      	add	r0, sp, #4
 8004e74:	f7ff fb0e 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004e78:	9802      	ldr	r0, [sp, #8]
 8004e7a:	e54c      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e7c:	4b37      	ldr	r3, [pc, #220]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e7e:	6818      	ldr	r0, [r3, #0]
 8004e80:	f010 0004 	ands.w	r0, r0, #4
 8004e84:	f43f ad47 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e8e:	4835      	ldr	r0, [pc, #212]	@ (8004f64 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>)
 8004e90:	40d8      	lsrs	r0, r3
 8004e92:	e540      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004e94:	4b31      	ldr	r3, [pc, #196]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004e96:	6818      	ldr	r0, [r3, #0]
 8004e98:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 8004e9c:	f43f ad3b 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004ea0:	4831      	ldr	r0, [pc, #196]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004ea2:	e538      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004ea4:	4b2d      	ldr	r3, [pc, #180]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ea8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 8004eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004eb0:	d00c      	beq.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x638>
 8004eb2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004eb6:	d014      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0x64e>
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d14d      	bne.n	8004f58 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ebc:	4b27      	ldr	r3, [pc, #156]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8004ec4:	f43f ad27 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004ec8:	4825      	ldr	r0, [pc, #148]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004eca:	e524      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004ecc:	4b23      	ldr	r3, [pc, #140]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004ece:	6818      	ldr	r0, [r3, #0]
 8004ed0:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8004ed4:	f43f ad1f 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ed8:	a807      	add	r0, sp, #28
 8004eda:	f7ff fbdb 	bl	8004694 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004ede:	9808      	ldr	r0, [sp, #32]
 8004ee0:	e519      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004ee2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f5c <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>)
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 8004eea:	f43f ad14 	beq.w	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004eee:	a804      	add	r0, sp, #16
 8004ef0:	f7ff f9d0 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004ef4:	9805      	ldr	r0, [sp, #20]
 8004ef6:	e50e      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
        frequency = 0;
 8004ef8:	2000      	movs	r0, #0
 8004efa:	e50c      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004efc:	481a      	ldr	r0, [pc, #104]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004efe:	e50a      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f00:	2000      	movs	r0, #0
 8004f02:	e508      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f04:	4816      	ldr	r0, [pc, #88]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f06:	e506      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004f08:	4818      	ldr	r0, [pc, #96]	@ (8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004f0a:	e504      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004f0c:	4816      	ldr	r0, [pc, #88]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004f0e:	e502      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f10:	2000      	movs	r0, #0
 8004f12:	e500      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f14:	4812      	ldr	r0, [pc, #72]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f16:	e4fe      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004f18:	4814      	ldr	r0, [pc, #80]	@ (8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004f1a:	e4fc      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004f1c:	4812      	ldr	r0, [pc, #72]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004f1e:	e4fa      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f20:	2000      	movs	r0, #0
 8004f22:	e4f8      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f24:	480e      	ldr	r0, [pc, #56]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f26:	e4f6      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (saiclocksource)
 8004f28:	4810      	ldr	r0, [pc, #64]	@ (8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004f2a:	e4f4      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004f2c:	480e      	ldr	r0, [pc, #56]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004f2e:	e4f2      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f30:	2000      	movs	r0, #0
 8004f32:	e4f0      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f34:	480a      	ldr	r0, [pc, #40]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f36:	e4ee      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004f38:	480c      	ldr	r0, [pc, #48]	@ (8004f6c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>)
 8004f3a:	e4ec      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004f3c:	480a      	ldr	r0, [pc, #40]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004f3e:	e4ea      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f40:	2000      	movs	r0, #0
 8004f42:	e4e8      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f44:	4806      	ldr	r0, [pc, #24]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f46:	e4e6      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004f48:	2000      	movs	r0, #0
 8004f4a:	e4e4      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = CSI_VALUE;
 8004f4c:	4806      	ldr	r0, [pc, #24]	@ (8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>)
 8004f4e:	e4e2      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = 0;
 8004f50:	2000      	movs	r0, #0
 8004f52:	e4e0      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          frequency = HSE_VALUE;
 8004f54:	4802      	ldr	r0, [pc, #8]	@ (8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>)
 8004f56:	e4de      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
    switch (srcclk)
 8004f58:	2000      	movs	r0, #0
  return frequency;
 8004f5a:	e4dc      	b.n	8004916 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
 8004f5c:	58024400 	.word	0x58024400
 8004f60:	017d7840 	.word	0x017d7840
 8004f64:	03d09000 	.word	0x03d09000
 8004f68:	003d0900 	.word	0x003d0900
 8004f6c:	00bb8000 	.word	0x00bb8000

08004f70 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004f70:	b570      	push	{r4, r5, r6, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8004f76:	2300      	movs	r3, #0
 8004f78:	9301      	str	r3, [sp, #4]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004f7a:	6800      	ldr	r0, [r0, #0]
 8004f7c:	f001 fdae 	bl	8006adc <SDMMC_CmdGoIdleState>
  if (errorstate != HAL_SD_ERROR_NONE)
 8004f80:	4605      	mov	r5, r0
 8004f82:	b110      	cbz	r0, 8004f8a <SD_PowerON+0x1a>
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
}
 8004f84:	4628      	mov	r0, r5
 8004f86:	b002      	add	sp, #8
 8004f88:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004f8a:	6820      	ldr	r0, [r4, #0]
 8004f8c:	f002 f852 	bl	8007034 <SDMMC_CmdOperCond>
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8004f90:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8004f94:	d007      	beq.n	8004fa6 <SD_PowerON+0x36>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004f96:	2301      	movs	r3, #1
 8004f98:	63e3      	str	r3, [r4, #60]	@ 0x3c
  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8004f9a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d00b      	beq.n	8004fb8 <SD_PowerON+0x48>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004fa0:	462e      	mov	r6, r5
 8004fa2:	4628      	mov	r0, r5
 8004fa4:	e014      	b.n	8004fd0 <SD_PowerON+0x60>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	63e3      	str	r3, [r4, #60]	@ 0x3c
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004faa:	6820      	ldr	r0, [r4, #0]
 8004fac:	f001 fd96 	bl	8006adc <SDMMC_CmdGoIdleState>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004fb0:	2800      	cmp	r0, #0
 8004fb2:	d0f2      	beq.n	8004f9a <SD_PowerON+0x2a>
      return errorstate;
 8004fb4:	4605      	mov	r5, r0
 8004fb6:	e7e5      	b.n	8004f84 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004fb8:	2100      	movs	r1, #0
 8004fba:	6820      	ldr	r0, [r4, #0]
 8004fbc:	f001 fe84 	bl	8006cc8 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	d0ed      	beq.n	8004fa0 <SD_PowerON+0x30>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004fc4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8004fc8:	e7dc      	b.n	8004f84 <SD_PowerON+0x14>
    count++;
 8004fca:	9b01      	ldr	r3, [sp, #4]
 8004fcc:	3301      	adds	r3, #1
 8004fce:	9301      	str	r3, [sp, #4]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004fd0:	9a01      	ldr	r2, [sp, #4]
 8004fd2:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d813      	bhi.n	8005002 <SD_PowerON+0x92>
 8004fda:	b996      	cbnz	r6, 8005002 <SD_PowerON+0x92>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004fdc:	2100      	movs	r1, #0
 8004fde:	6820      	ldr	r0, [r4, #0]
 8004fe0:	f001 fe72 	bl	8006cc8 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004fe4:	b9d0      	cbnz	r0, 800501c <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8004fe6:	4912      	ldr	r1, [pc, #72]	@ (8005030 <SD_PowerON+0xc0>)
 8004fe8:	6820      	ldr	r0, [r4, #0]
 8004fea:	f001 ff6f 	bl	8006ecc <SDMMC_CmdAppOperCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8004fee:	4606      	mov	r6, r0
 8004ff0:	b9b0      	cbnz	r0, 8005020 <SD_PowerON+0xb0>
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8004ff2:	2100      	movs	r1, #0
 8004ff4:	6820      	ldr	r0, [r4, #0]
 8004ff6:	f001 fd5c 	bl	8006ab2 <SDMMC_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004ffa:	0fc3      	lsrs	r3, r0, #31
 8004ffc:	d0e5      	beq.n	8004fca <SD_PowerON+0x5a>
 8004ffe:	461e      	mov	r6, r3
 8005000:	e7e3      	b.n	8004fca <SD_PowerON+0x5a>
  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8005002:	9a01      	ldr	r2, [sp, #4]
 8005004:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8005008:	429a      	cmp	r2, r3
 800500a:	d80c      	bhi.n	8005026 <SD_PowerON+0xb6>
  hsd->SdCard.CardType = CARD_SDSC;
 800500c:	2300      	movs	r3, #0
 800500e:	63a3      	str	r3, [r4, #56]	@ 0x38
  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8005010:	f010 4380 	ands.w	r3, r0, #1073741824	@ 0x40000000
 8005014:	d00a      	beq.n	800502c <SD_PowerON+0xbc>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005016:	2301      	movs	r3, #1
 8005018:	63a3      	str	r3, [r4, #56]	@ 0x38
 800501a:	e7b3      	b.n	8004f84 <SD_PowerON+0x14>
      return errorstate;
 800501c:	4605      	mov	r5, r0
 800501e:	e7b1      	b.n	8004f84 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005020:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8005024:	e7ae      	b.n	8004f84 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005026:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
 800502a:	e7ab      	b.n	8004f84 <SD_PowerON+0x14>
  return HAL_SD_ERROR_NONE;
 800502c:	461d      	mov	r5, r3
 800502e:	e7a9      	b.n	8004f84 <SD_PowerON+0x14>
 8005030:	c1100000 	.word	0xc1100000

08005034 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8005034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005036:	b087      	sub	sp, #28
 8005038:	4605      	mov	r5, r0
 800503a:	460e      	mov	r6, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800503c:	f7fb fe36 	bl	8000cac <HAL_GetTick>
 8005040:	4607      	mov	r7, r0
  uint32_t count;
  uint32_t *pData = pSDstatus;

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005042:	2100      	movs	r1, #0
 8005044:	6828      	ldr	r0, [r5, #0]
 8005046:	f001 fd34 	bl	8006ab2 <SDMMC_GetResponse>
 800504a:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800504e:	d164      	bne.n	800511a <SD_SendSDStatus+0xe6>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8005050:	2140      	movs	r1, #64	@ 0x40
 8005052:	6828      	ldr	r0, [r5, #0]
 8005054:	f001 fe06 	bl	8006c64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005058:	4603      	mov	r3, r0
 800505a:	b110      	cbz	r0, 8005062 <SD_SendSDStatus+0x2e>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800505c:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800505e:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8005060:	e05d      	b.n	800511e <SD_SendSDStatus+0xea>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005062:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 8005064:	0409      	lsls	r1, r1, #16
 8005066:	6828      	ldr	r0, [r5, #0]
 8005068:	f001 fe2e 	bl	8006cc8 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800506c:	4603      	mov	r3, r0
 800506e:	b110      	cbz	r0, 8005076 <SD_SendSDStatus+0x42>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8005070:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005072:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 8005074:	e053      	b.n	800511e <SD_SendSDStatus+0xea>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005076:	f04f 33ff 	mov.w	r3, #4294967295
 800507a:	9300      	str	r3, [sp, #0]
  config.DataLength    = 64U;
 800507c:	2340      	movs	r3, #64	@ 0x40
 800507e:	9301      	str	r3, [sp, #4]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8005080:	2360      	movs	r3, #96	@ 0x60
 8005082:	9302      	str	r3, [sp, #8]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005084:	2302      	movs	r3, #2
 8005086:	9303      	str	r3, [sp, #12]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005088:	2300      	movs	r3, #0
 800508a:	9304      	str	r3, [sp, #16]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800508c:	2301      	movs	r3, #1
 800508e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005090:	4669      	mov	r1, sp
 8005092:	6828      	ldr	r0, [r5, #0]
 8005094:	f001 fd10 	bl	8006ab8 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8005098:	6828      	ldr	r0, [r5, #0]
 800509a:	f001 fe79 	bl	8006d90 <SDMMC_CmdStatusRegister>
  if (errorstate != HAL_SD_ERROR_NONE)
 800509e:	4603      	mov	r3, r0
 80050a0:	b180      	cbz	r0, 80050c4 <SD_SendSDStatus+0x90>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80050a2:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80050a4:	636a      	str	r2, [r5, #52]	@ 0x34
    return errorstate;
 80050a6:	e03a      	b.n	800511e <SD_SendSDStatus+0xea>
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
    {
      for (count = 0U; count < 8U; count++)
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80050a8:	6828      	ldr	r0, [r5, #0]
 80050aa:	f001 fcdf 	bl	8006a6c <SDMMC_ReadFIFO>
 80050ae:	f846 0b04 	str.w	r0, [r6], #4
      for (count = 0U; count < 8U; count++)
 80050b2:	3401      	adds	r4, #1
 80050b4:	2c07      	cmp	r4, #7
 80050b6:	d9f7      	bls.n	80050a8 <SD_SendSDStatus+0x74>
        pData++;
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80050b8:	f7fb fdf8 	bl	8000cac <HAL_GetTick>
 80050bc:	1bc0      	subs	r0, r0, r7
 80050be:	f1b0 3fff 	cmp.w	r0, #4294967295
 80050c2:	d02f      	beq.n	8005124 <SD_SendSDStatus+0xf0>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80050c4:	682b      	ldr	r3, [r5, #0]
 80050c6:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 80050c8:	f414 7495 	ands.w	r4, r4, #298	@ 0x12a
 80050cc:	d104      	bne.n	80050d8 <SD_SendSDStatus+0xa4>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80050d4:	d0f0      	beq.n	80050b8 <SD_SendSDStatus+0x84>
 80050d6:	e7ed      	b.n	80050b4 <SD_SendSDStatus+0x80>
    {
      return HAL_SD_ERROR_TIMEOUT;
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80050d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050da:	f012 0f08 	tst.w	r2, #8
 80050de:	d124      	bne.n	800512a <SD_SendSDStatus+0xf6>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80050e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050e2:	f012 0f02 	tst.w	r2, #2
 80050e6:	d122      	bne.n	800512e <SD_SendSDStatus+0xfa>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80050e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ea:	f013 0f20 	tst.w	r3, #32
 80050ee:	d120      	bne.n	8005132 <SD_SendSDStatus+0xfe>
  else
  {
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 80050f0:	6828      	ldr	r0, [r5, #0]
 80050f2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80050f4:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 80050f8:	d00c      	beq.n	8005114 <SD_SendSDStatus+0xe0>
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 80050fa:	f001 fcb7 	bl	8006a6c <SDMMC_ReadFIFO>
 80050fe:	f846 0b04 	str.w	r0, [r6], #4
    pData++;

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005102:	f7fb fdd3 	bl	8000cac <HAL_GetTick>
 8005106:	1bc0      	subs	r0, r0, r7
 8005108:	f1b0 3fff 	cmp.w	r0, #4294967295
 800510c:	d1f0      	bne.n	80050f0 <SD_SendSDStatus+0xbc>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800510e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005112:	e004      	b.n	800511e <SD_SendSDStatus+0xea>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005114:	4a08      	ldr	r2, [pc, #32]	@ (8005138 <SD_SendSDStatus+0x104>)
 8005116:	6382      	str	r2, [r0, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8005118:	e001      	b.n	800511e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800511a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
}
 800511e:	4618      	mov	r0, r3
 8005120:	b007      	add	sp, #28
 8005122:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_SD_ERROR_TIMEOUT;
 8005124:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005128:	e7f9      	b.n	800511e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800512a:	2308      	movs	r3, #8
 800512c:	e7f7      	b.n	800511e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800512e:	2302      	movs	r3, #2
 8005130:	e7f5      	b.n	800511e <SD_SendSDStatus+0xea>
    return HAL_SD_ERROR_RX_OVERRUN;
 8005132:	2320      	movs	r3, #32
 8005134:	e7f3      	b.n	800511e <SD_SendSDStatus+0xea>
 8005136:	bf00      	nop
 8005138:	18000f3a 	.word	0x18000f3a

0800513c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800513c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800513e:	b089      	sub	sp, #36	@ 0x24
 8005140:	4604      	mov	r4, r0
 8005142:	460f      	mov	r7, r1
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005144:	f7fb fdb2 	bl	8000cac <HAL_GetTick>
 8005148:	4605      	mov	r5, r0
  uint32_t index = 0U;
  uint32_t tempscr[2U] = {0UL, 0UL};
 800514a:	2300      	movs	r3, #0
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	9301      	str	r3, [sp, #4]
  uint32_t *scr = pSCR;

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005150:	2108      	movs	r1, #8
 8005152:	6820      	ldr	r0, [r4, #0]
 8005154:	f001 fd86 	bl	8006c64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005158:	4606      	mov	r6, r0
 800515a:	b110      	cbz	r0, 8005162 <SD_FindSCR+0x26>
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));

  }

  return HAL_SD_ERROR_NONE;
}
 800515c:	4630      	mov	r0, r6
 800515e:	b009      	add	sp, #36	@ 0x24
 8005160:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005162:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005164:	0409      	lsls	r1, r1, #16
 8005166:	6820      	ldr	r0, [r4, #0]
 8005168:	f001 fdae 	bl	8006cc8 <SDMMC_CmdAppCommand>
  if (errorstate != HAL_SD_ERROR_NONE)
 800516c:	4606      	mov	r6, r0
 800516e:	2800      	cmp	r0, #0
 8005170:	d1f4      	bne.n	800515c <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005172:	f04f 33ff 	mov.w	r3, #4294967295
 8005176:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8005178:	2308      	movs	r3, #8
 800517a:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800517c:	2330      	movs	r3, #48	@ 0x30
 800517e:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8005180:	2302      	movs	r3, #2
 8005182:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005184:	2300      	movs	r3, #0
 8005186:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8005188:	2301      	movs	r3, #1
 800518a:	9307      	str	r3, [sp, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800518c:	a902      	add	r1, sp, #8
 800518e:	6820      	ldr	r0, [r4, #0]
 8005190:	f001 fc92 	bl	8006ab8 <SDMMC_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005194:	6820      	ldr	r0, [r4, #0]
 8005196:	f001 fdc9 	bl	8006d2c <SDMMC_CmdSendSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 800519a:	4606      	mov	r6, r0
 800519c:	b130      	cbz	r0, 80051ac <SD_FindSCR+0x70>
 800519e:	e7dd      	b.n	800515c <SD_FindSCR+0x20>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 80051a0:	f7fb fd84 	bl	8000cac <HAL_GetTick>
 80051a4:	1b43      	subs	r3, r0, r5
 80051a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051aa:	d046      	beq.n	800523a <SD_FindSCR+0xfe>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 80051ac:	6820      	ldr	r0, [r4, #0]
 80051ae:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80051b0:	f240 532a 	movw	r3, #1322	@ 0x52a
 80051b4:	421a      	tst	r2, r3
 80051b6:	d10e      	bne.n	80051d6 <SD_FindSCR+0x9a>
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 80051b8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80051ba:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 80051be:	d1ef      	bne.n	80051a0 <SD_FindSCR+0x64>
 80051c0:	2e00      	cmp	r6, #0
 80051c2:	d1ed      	bne.n	80051a0 <SD_FindSCR+0x64>
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80051c4:	f001 fc52 	bl	8006a6c <SDMMC_ReadFIFO>
 80051c8:	9000      	str	r0, [sp, #0]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80051ca:	6820      	ldr	r0, [r4, #0]
 80051cc:	f001 fc4e 	bl	8006a6c <SDMMC_ReadFIFO>
 80051d0:	9001      	str	r0, [sp, #4]
      index++;
 80051d2:	3601      	adds	r6, #1
 80051d4:	e7e4      	b.n	80051a0 <SD_FindSCR+0x64>
  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80051d6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80051d8:	f013 0f08 	tst.w	r3, #8
 80051dc:	d124      	bne.n	8005228 <SD_FindSCR+0xec>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80051de:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80051e0:	f013 0f02 	tst.w	r3, #2
 80051e4:	d123      	bne.n	800522e <SD_FindSCR+0xf2>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80051e6:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 80051e8:	f016 0620 	ands.w	r6, r6, #32
 80051ec:	d122      	bne.n	8005234 <SD_FindSCR+0xf8>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80051ee:	4b14      	ldr	r3, [pc, #80]	@ (8005240 <SD_FindSCR+0x104>)
 80051f0:	6383      	str	r3, [r0, #56]	@ 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 80051f2:	9a01      	ldr	r2, [sp, #4]
 80051f4:	0213      	lsls	r3, r2, #8
 80051f6:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051fa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 80051fe:	0a11      	lsrs	r1, r2, #8
 8005200:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8005204:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 8005206:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 800520a:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800520c:	9a00      	ldr	r2, [sp, #0]
 800520e:	0213      	lsls	r3, r2, #8
 8005210:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005214:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8005218:	0a11      	lsrs	r1, r2, #8
 800521a:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 800521e:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8005220:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8005224:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 8005226:	e799      	b.n	800515c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8005228:	2608      	movs	r6, #8
 800522a:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800522c:	e796      	b.n	800515c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800522e:	2602      	movs	r6, #2
 8005230:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005232:	e793      	b.n	800515c <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8005234:	2620      	movs	r6, #32
 8005236:	6386      	str	r6, [r0, #56]	@ 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8005238:	e790      	b.n	800515c <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 800523a:	f04f 4600 	mov.w	r6, #2147483648	@ 0x80000000
 800523e:	e78d      	b.n	800515c <SD_FindSCR+0x20>
 8005240:	18000f3a 	.word	0x18000f3a

08005244 <SD_WideBus_Enable>:
{
 8005244:	b510      	push	{r4, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 800524a:	2100      	movs	r1, #0
 800524c:	9100      	str	r1, [sp, #0]
 800524e:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005250:	6800      	ldr	r0, [r0, #0]
 8005252:	f001 fc2e 	bl	8006ab2 <SDMMC_GetResponse>
 8005256:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 800525a:	d113      	bne.n	8005284 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 800525c:	4669      	mov	r1, sp
 800525e:	4620      	mov	r0, r4
 8005260:	f7ff ff6c 	bl	800513c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005264:	b980      	cbnz	r0, 8005288 <SD_WideBus_Enable+0x44>
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005266:	9b01      	ldr	r3, [sp, #4]
 8005268:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 800526c:	d00e      	beq.n	800528c <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800526e:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005270:	0409      	lsls	r1, r1, #16
 8005272:	6820      	ldr	r0, [r4, #0]
 8005274:	f001 fd28 	bl	8006cc8 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005278:	b930      	cbnz	r0, 8005288 <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800527a:	2102      	movs	r1, #2
 800527c:	6820      	ldr	r0, [r4, #0]
 800527e:	f001 fd3c 	bl	8006cfa <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005282:	e001      	b.n	8005288 <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005284:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 8005288:	b002      	add	sp, #8
 800528a:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800528c:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8005290:	e7fa      	b.n	8005288 <SD_WideBus_Enable+0x44>

08005292 <SD_WideBus_Disable>:
{
 8005292:	b510      	push	{r4, lr}
 8005294:	b082      	sub	sp, #8
 8005296:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0UL, 0UL};
 8005298:	2100      	movs	r1, #0
 800529a:	9100      	str	r1, [sp, #0]
 800529c:	9101      	str	r1, [sp, #4]
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800529e:	6800      	ldr	r0, [r0, #0]
 80052a0:	f001 fc07 	bl	8006ab2 <SDMMC_GetResponse>
 80052a4:	f010 7f00 	tst.w	r0, #33554432	@ 0x2000000
 80052a8:	d113      	bne.n	80052d2 <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 80052aa:	4669      	mov	r1, sp
 80052ac:	4620      	mov	r0, r4
 80052ae:	f7ff ff45 	bl	800513c <SD_FindSCR>
  if (errorstate != HAL_SD_ERROR_NONE)
 80052b2:	b980      	cbnz	r0, 80052d6 <SD_WideBus_Disable+0x44>
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80052b4:	9b01      	ldr	r3, [sp, #4]
 80052b6:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80052ba:	d00e      	beq.n	80052da <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052bc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80052be:	0409      	lsls	r1, r1, #16
 80052c0:	6820      	ldr	r0, [r4, #0]
 80052c2:	f001 fd01 	bl	8006cc8 <SDMMC_CmdAppCommand>
    if (errorstate != HAL_SD_ERROR_NONE)
 80052c6:	b930      	cbnz	r0, 80052d6 <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80052c8:	2100      	movs	r1, #0
 80052ca:	6820      	ldr	r0, [r4, #0]
 80052cc:	f001 fd15 	bl	8006cfa <SDMMC_CmdBusWidth>
    if (errorstate != HAL_SD_ERROR_NONE)
 80052d0:	e001      	b.n	80052d6 <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80052d2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
}
 80052d6:	b002      	add	sp, #8
 80052d8:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80052da:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80052de:	e7fa      	b.n	80052d6 <SD_WideBus_Disable+0x44>

080052e0 <SD_SendStatus>:
{
 80052e0:	b570      	push	{r4, r5, r6, lr}
  if (pCardStatus == NULL)
 80052e2:	b181      	cbz	r1, 8005306 <SD_SendStatus+0x26>
 80052e4:	4604      	mov	r4, r0
 80052e6:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052e8:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 80052ea:	0409      	lsls	r1, r1, #16
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	f001 fd36 	bl	8006d5e <SDMMC_CmdSendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 80052f2:	4605      	mov	r5, r0
 80052f4:	b108      	cbz	r0, 80052fa <SD_SendStatus+0x1a>
}
 80052f6:	4628      	mov	r0, r5
 80052f8:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80052fa:	2100      	movs	r1, #0
 80052fc:	6820      	ldr	r0, [r4, #0]
 80052fe:	f001 fbd8 	bl	8006ab2 <SDMMC_GetResponse>
 8005302:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 8005304:	e7f7      	b.n	80052f6 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 8005306:	f04f 6500 	mov.w	r5, #134217728	@ 0x8000000
 800530a:	e7f4      	b.n	80052f6 <SD_SendStatus+0x16>

0800530c <HAL_SD_GetCardCSD>:
{
 800530c:	4603      	mov	r3, r0
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800530e:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8005310:	0f92      	lsrs	r2, r2, #30
 8005312:	700a      	strb	r2, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005314:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8005316:	f3c2 6283 	ubfx	r2, r2, #26, #4
 800531a:	704a      	strb	r2, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800531c:	f890 205f 	ldrb.w	r2, [r0, #95]	@ 0x5f
 8005320:	f002 0203 	and.w	r2, r2, #3
 8005324:	708a      	strb	r2, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005326:	f890 205e 	ldrb.w	r2, [r0, #94]	@ 0x5e
 800532a:	70ca      	strb	r2, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800532c:	f890 205d 	ldrb.w	r2, [r0, #93]	@ 0x5d
 8005330:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005332:	f890 205c 	ldrb.w	r2, [r0, #92]	@ 0x5c
 8005336:	714a      	strb	r2, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005338:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800533a:	0d12      	lsrs	r2, r2, #20
 800533c:	80ca      	strh	r2, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800533e:	f8b0 2062 	ldrh.w	r2, [r0, #98]	@ 0x62
 8005342:	f002 020f 	and.w	r2, r2, #15
 8005346:	720a      	strb	r2, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005348:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800534a:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800534e:	724a      	strb	r2, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005350:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8005352:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8005356:	728a      	strb	r2, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005358:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800535a:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800535e:	72ca      	strb	r2, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005360:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8005362:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8005366:	730a      	strb	r2, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005368:	2200      	movs	r2, #0
 800536a:	734a      	strb	r2, [r1, #13]
  if (hsd->SdCard.CardType == CARD_SDSC)
 800536c:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 800536e:	2a00      	cmp	r2, #0
 8005370:	f040 8086 	bne.w	8005480 <HAL_SD_GetCardCSD+0x174>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005374:	6e00      	ldr	r0, [r0, #96]	@ 0x60
 8005376:	f640 72fc 	movw	r2, #4092	@ 0xffc
 800537a:	ea02 0280 	and.w	r2, r2, r0, lsl #2
 800537e:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8005380:	ea42 7290 	orr.w	r2, r2, r0, lsr #30
 8005384:	610a      	str	r2, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005386:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005388:	f3c2 62c2 	ubfx	r2, r2, #27, #3
 800538c:	750a      	strb	r2, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800538e:	f893 2067 	ldrb.w	r2, [r3, #103]	@ 0x67
 8005392:	f002 0207 	and.w	r2, r2, #7
 8005396:	754a      	strb	r2, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005398:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800539a:	f3c2 5242 	ubfx	r2, r2, #21, #3
 800539e:	758a      	strb	r2, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80053a0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053a2:	f3c2 4282 	ubfx	r2, r2, #18, #3
 80053a6:	75ca      	strb	r2, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80053a8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053aa:	f3c2 32c2 	ubfx	r2, r2, #15, #3
 80053ae:	760a      	strb	r2, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80053b0:	690a      	ldr	r2, [r1, #16]
 80053b2:	3201      	adds	r2, #1
 80053b4:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80053b6:	7e08      	ldrb	r0, [r1, #24]
 80053b8:	f000 0007 	and.w	r0, r0, #7
 80053bc:	3002      	adds	r0, #2
 80053be:	4082      	lsls	r2, r0
 80053c0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80053c2:	f891 c008 	ldrb.w	ip, [r1, #8]
 80053c6:	f00c 0c0f 	and.w	ip, ip, #15
 80053ca:	2001      	movs	r0, #1
 80053cc:	fa00 f00c 	lsl.w	r0, r0, ip
 80053d0:	64d8      	str	r0, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 80053d2:	0a40      	lsrs	r0, r0, #9
 80053d4:	fb00 f202 	mul.w	r2, r0, r2
 80053d8:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 80053da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80053de:	655a      	str	r2, [r3, #84]	@ 0x54
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80053e0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053e2:	f3c2 3280 	ubfx	r2, r2, #14, #1
 80053e6:	764a      	strb	r2, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80053e8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053ea:	f3c2 12c6 	ubfx	r2, r2, #7, #7
 80053ee:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80053f0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80053f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80053f6:	76ca      	strb	r2, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80053f8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80053fa:	0fd2      	lsrs	r2, r2, #31
 80053fc:	770a      	strb	r2, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80053fe:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005400:	f3c2 7241 	ubfx	r2, r2, #29, #2
 8005404:	774a      	strb	r2, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005406:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005408:	f3c2 6282 	ubfx	r2, r2, #26, #3
 800540c:	778a      	strb	r2, [r1, #30]
  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800540e:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005410:	f3c2 5283 	ubfx	r2, r2, #22, #4
 8005414:	77ca      	strb	r2, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005416:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005418:	f3c2 5240 	ubfx	r2, r2, #21, #1
 800541c:	f881 2020 	strb.w	r2, [r1, #32]
  pCSD->Reserved3 = 0;
 8005420:	2000      	movs	r0, #0
 8005422:	f881 0021 	strb.w	r0, [r1, #33]	@ 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005426:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800542a:	f002 0201 	and.w	r2, r2, #1
 800542e:	f881 2022 	strb.w	r2, [r1, #34]	@ 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005432:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005434:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 8005438:	f881 2023 	strb.w	r2, [r1, #35]	@ 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800543c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800543e:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8005442:	f881 2024 	strb.w	r2, [r1, #36]	@ 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005446:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005448:	f3c2 3240 	ubfx	r2, r2, #13, #1
 800544c:	f881 2025 	strb.w	r2, [r1, #37]	@ 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005450:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005452:	f3c2 3200 	ubfx	r2, r2, #12, #1
 8005456:	f881 2026 	strb.w	r2, [r1, #38]	@ 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800545a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800545c:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8005460:	f881 2027 	strb.w	r2, [r1, #39]	@ 0x27
  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005464:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005466:	f3c2 2201 	ubfx	r2, r2, #8, #2
 800546a:	f881 2028 	strb.w	r2, [r1, #40]	@ 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800546e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005470:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8005474:	f881 3029 	strb.w	r3, [r1, #41]	@ 0x29
  pCSD->Reserved4 = 1;
 8005478:	2301      	movs	r3, #1
 800547a:	f881 302a 	strb.w	r3, [r1, #42]	@ 0x2a
}
 800547e:	4770      	bx	lr
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005480:	2a01      	cmp	r2, #1
 8005482:	d111      	bne.n	80054a8 <HAL_SD_GetCardCSD+0x19c>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005484:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 8005486:	0412      	lsls	r2, r2, #16
 8005488:	f402 127c 	and.w	r2, r2, #4128768	@ 0x3f0000
 800548c:	f8b0 0066 	ldrh.w	r0, [r0, #102]	@ 0x66
 8005490:	4302      	orrs	r2, r0
 8005492:	610a      	str	r2, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005494:	690a      	ldr	r2, [r1, #16]
 8005496:	3201      	adds	r2, #1
 8005498:	0292      	lsls	r2, r2, #10
 800549a:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800549c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 800549e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054a2:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80054a4:	655a      	str	r2, [r3, #84]	@ 0x54
 80054a6:	e79b      	b.n	80053e0 <HAL_SD_GetCardCSD+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80054a8:	6802      	ldr	r2, [r0, #0]
 80054aa:	4905      	ldr	r1, [pc, #20]	@ (80054c0 <HAL_SD_GetCardCSD+0x1b4>)
 80054ac:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054ae:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 80054b0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80054b4:	6342      	str	r2, [r0, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80054b6:	2001      	movs	r0, #1
 80054b8:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
    return HAL_ERROR;
 80054bc:	4770      	bx	lr
 80054be:	bf00      	nop
 80054c0:	1fe00fff 	.word	0x1fe00fff

080054c4 <SD_InitCard>:
{
 80054c4:	b530      	push	{r4, r5, lr}
 80054c6:	b08d      	sub	sp, #52	@ 0x34
 80054c8:	4604      	mov	r4, r0
  uint16_t sd_rca = 0U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	f8ad 3002 	strh.w	r3, [sp, #2]
  uint32_t tickstart = HAL_GetTick();
 80054d0:	f7fb fbec 	bl	8000cac <HAL_GetTick>
 80054d4:	4605      	mov	r5, r0
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 80054d6:	6820      	ldr	r0, [r4, #0]
 80054d8:	f001 fad1 	bl	8006a7e <SDMMC_GetPowerState>
 80054dc:	2800      	cmp	r0, #0
 80054de:	d067      	beq.n	80055b0 <SD_InitCard+0xec>
  if (hsd->SdCard.CardType != CARD_SECURED)
 80054e0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80054e2:	2b03      	cmp	r3, #3
 80054e4:	d117      	bne.n	8005516 <SD_InitCard+0x52>
  if (hsd->SdCard.CardType != CARD_SECURED)
 80054e6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80054e8:	2b03      	cmp	r3, #3
 80054ea:	d02f      	beq.n	800554c <SD_InitCard+0x88>
    while (sd_rca == 0U)
 80054ec:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80054f0:	bb63      	cbnz	r3, 800554c <SD_InitCard+0x88>
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80054f2:	f10d 0102 	add.w	r1, sp, #2
 80054f6:	6820      	ldr	r0, [r4, #0]
 80054f8:	f001 fd50 	bl	8006f9c <SDMMC_CmdSetRelAdd>
      if (errorstate != HAL_SD_ERROR_NONE)
 80054fc:	4603      	mov	r3, r0
 80054fe:	2800      	cmp	r0, #0
 8005500:	d158      	bne.n	80055b4 <SD_InitCard+0xf0>
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8005502:	f7fb fbd3 	bl	8000cac <HAL_GetTick>
 8005506:	1b43      	subs	r3, r0, r5
 8005508:	f241 3287 	movw	r2, #4999	@ 0x1387
 800550c:	4293      	cmp	r3, r2
 800550e:	d9ed      	bls.n	80054ec <SD_InitCard+0x28>
        return HAL_SD_ERROR_TIMEOUT;
 8005510:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005514:	e04e      	b.n	80055b4 <SD_InitCard+0xf0>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005516:	6820      	ldr	r0, [r4, #0]
 8005518:	f001 fc84 	bl	8006e24 <SDMMC_CmdSendCID>
    if (errorstate != HAL_SD_ERROR_NONE)
 800551c:	4603      	mov	r3, r0
 800551e:	2800      	cmp	r0, #0
 8005520:	d148      	bne.n	80055b4 <SD_InitCard+0xf0>
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005522:	2100      	movs	r1, #0
 8005524:	6820      	ldr	r0, [r4, #0]
 8005526:	f001 fac4 	bl	8006ab2 <SDMMC_GetResponse>
 800552a:	66e0      	str	r0, [r4, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800552c:	2104      	movs	r1, #4
 800552e:	6820      	ldr	r0, [r4, #0]
 8005530:	f001 fabf 	bl	8006ab2 <SDMMC_GetResponse>
 8005534:	6720      	str	r0, [r4, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005536:	2108      	movs	r1, #8
 8005538:	6820      	ldr	r0, [r4, #0]
 800553a:	f001 faba 	bl	8006ab2 <SDMMC_GetResponse>
 800553e:	6760      	str	r0, [r4, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005540:	210c      	movs	r1, #12
 8005542:	6820      	ldr	r0, [r4, #0]
 8005544:	f001 fab5 	bl	8006ab2 <SDMMC_GetResponse>
 8005548:	67a0      	str	r0, [r4, #120]	@ 0x78
 800554a:	e7cc      	b.n	80054e6 <SD_InitCard+0x22>
  if (hsd->SdCard.CardType != CARD_SECURED)
 800554c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800554e:	2b03      	cmp	r3, #3
 8005550:	d01c      	beq.n	800558c <SD_InitCard+0xc8>
    hsd->SdCard.RelCardAdd = sd_rca;
 8005552:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8005556:	6461      	str	r1, [r4, #68]	@ 0x44
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005558:	0409      	lsls	r1, r1, #16
 800555a:	6820      	ldr	r0, [r4, #0]
 800555c:	f001 fc78 	bl	8006e50 <SDMMC_CmdSendCSD>
    if (errorstate != HAL_SD_ERROR_NONE)
 8005560:	4603      	mov	r3, r0
 8005562:	bb38      	cbnz	r0, 80055b4 <SD_InitCard+0xf0>
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005564:	2100      	movs	r1, #0
 8005566:	6820      	ldr	r0, [r4, #0]
 8005568:	f001 faa3 	bl	8006ab2 <SDMMC_GetResponse>
 800556c:	65e0      	str	r0, [r4, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800556e:	2104      	movs	r1, #4
 8005570:	6820      	ldr	r0, [r4, #0]
 8005572:	f001 fa9e 	bl	8006ab2 <SDMMC_GetResponse>
 8005576:	6620      	str	r0, [r4, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8005578:	2108      	movs	r1, #8
 800557a:	6820      	ldr	r0, [r4, #0]
 800557c:	f001 fa99 	bl	8006ab2 <SDMMC_GetResponse>
 8005580:	6660      	str	r0, [r4, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8005582:	210c      	movs	r1, #12
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	f001 fa94 	bl	8006ab2 <SDMMC_GetResponse>
 800558a:	66a0      	str	r0, [r4, #104]	@ 0x68
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800558c:	2104      	movs	r1, #4
 800558e:	6820      	ldr	r0, [r4, #0]
 8005590:	f001 fa8f 	bl	8006ab2 <SDMMC_GetResponse>
 8005594:	0d00      	lsrs	r0, r0, #20
 8005596:	6420      	str	r0, [r4, #64]	@ 0x40
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005598:	a901      	add	r1, sp, #4
 800559a:	4620      	mov	r0, r4
 800559c:	f7ff feb6 	bl	800530c <HAL_SD_GetCardCSD>
 80055a0:	b958      	cbnz	r0, 80055ba <SD_InitCard+0xf6>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80055a2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80055a4:	0409      	lsls	r1, r1, #16
 80055a6:	6820      	ldr	r0, [r4, #0]
 80055a8:	f001 fb75 	bl	8006c96 <SDMMC_CmdSelDesel>
 80055ac:	4603      	mov	r3, r0
  if (errorstate != HAL_SD_ERROR_NONE)
 80055ae:	e001      	b.n	80055b4 <SD_InitCard+0xf0>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80055b0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	b00d      	add	sp, #52	@ 0x34
 80055b8:	bd30      	pop	{r4, r5, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055ba:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80055be:	e7f9      	b.n	80055b4 <SD_InitCard+0xf0>

080055c0 <HAL_SD_InitCard>:
{
 80055c0:	b570      	push	{r4, r5, r6, lr}
 80055c2:	b088      	sub	sp, #32
 80055c4:	4604      	mov	r4, r0
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80055c6:	2300      	movs	r3, #0
 80055c8:	9303      	str	r3, [sp, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80055ca:	9304      	str	r3, [sp, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80055cc:	9305      	str	r3, [sp, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80055ce:	9306      	str	r3, [sp, #24]
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80055d0:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80055d4:	2100      	movs	r1, #0
 80055d6:	f7ff f95d 	bl	8004894 <HAL_RCCEx_GetPeriphCLKFreq>
  if (sdmmc_clk == 0U)
 80055da:	b938      	cbnz	r0, 80055ec <HAL_SD_InitCard+0x2c>
    hsd->State = HAL_SD_STATE_READY;
 80055dc:	2001      	movs	r0, #1
 80055de:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 80055e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055e6:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80055e8:	b008      	add	sp, #32
 80055ea:	bd70      	pop	{r4, r5, r6, pc}
 80055ec:	4606      	mov	r6, r0
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 80055ee:	0a05      	lsrs	r5, r0, #8
 80055f0:	4b24      	ldr	r3, [pc, #144]	@ (8005684 <HAL_SD_InitCard+0xc4>)
 80055f2:	fba3 3505 	umull	r3, r5, r3, r5
 80055f6:	092d      	lsrs	r5, r5, #4
 80055f8:	9507      	str	r5, [sp, #28]
  (void)SDMMC_Init(hsd->Instance, Init);
 80055fa:	ab08      	add	r3, sp, #32
 80055fc:	e913 0003 	ldmdb	r3, {r0, r1}
 8005600:	e88d 0003 	stmia.w	sp, {r0, r1}
 8005604:	ab03      	add	r3, sp, #12
 8005606:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005608:	6820      	ldr	r0, [r4, #0]
 800560a:	f001 fa17 	bl	8006a3c <SDMMC_Init>
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800560e:	6820      	ldr	r0, [r4, #0]
 8005610:	f001 fa2f 	bl	8006a72 <SDMMC_PowerState_ON>
  if (Init.ClockDiv != 0U)
 8005614:	4b1c      	ldr	r3, [pc, #112]	@ (8005688 <HAL_SD_InitCard+0xc8>)
 8005616:	429e      	cmp	r6, r3
 8005618:	d902      	bls.n	8005620 <HAL_SD_InitCard+0x60>
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800561a:	006d      	lsls	r5, r5, #1
 800561c:	fbb6 f6f5 	udiv	r6, r6, r5
  if (sdmmc_clk != 0U)
 8005620:	b95e      	cbnz	r6, 800563a <HAL_SD_InitCard+0x7a>
  errorstate = SD_PowerON(hsd);
 8005622:	4620      	mov	r0, r4
 8005624:	f7ff fca4 	bl	8004f70 <SD_PowerON>
  if (errorstate != HAL_SD_ERROR_NONE)
 8005628:	4602      	mov	r2, r0
 800562a:	b168      	cbz	r0, 8005648 <HAL_SD_InitCard+0x88>
    hsd->State = HAL_SD_STATE_READY;
 800562c:	2001      	movs	r0, #1
 800562e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005632:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005634:	4313      	orrs	r3, r2
 8005636:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8005638:	e7d6      	b.n	80055e8 <HAL_SD_InitCard+0x28>
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800563a:	4814      	ldr	r0, [pc, #80]	@ (800568c <HAL_SD_InitCard+0xcc>)
 800563c:	fbb0 f0f6 	udiv	r0, r0, r6
 8005640:	3001      	adds	r0, #1
 8005642:	f7fb fb39 	bl	8000cb8 <HAL_Delay>
 8005646:	e7ec      	b.n	8005622 <HAL_SD_InitCard+0x62>
  errorstate = SD_InitCard(hsd);
 8005648:	4620      	mov	r0, r4
 800564a:	f7ff ff3b 	bl	80054c4 <SD_InitCard>
  if (errorstate != HAL_SD_ERROR_NONE)
 800564e:	4602      	mov	r2, r0
 8005650:	b130      	cbz	r0, 8005660 <HAL_SD_InitCard+0xa0>
    hsd->State = HAL_SD_STATE_READY;
 8005652:	2001      	movs	r0, #1
 8005654:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8005658:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800565a:	4313      	orrs	r3, r2
 800565c:	6363      	str	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 800565e:	e7c3      	b.n	80055e8 <HAL_SD_InitCard+0x28>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005660:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005664:	6820      	ldr	r0, [r4, #0]
 8005666:	f001 fafd 	bl	8006c64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 800566a:	b908      	cbnz	r0, 8005670 <HAL_SD_InitCard+0xb0>
  return HAL_OK;
 800566c:	2000      	movs	r0, #0
 800566e:	e7bb      	b.n	80055e8 <HAL_SD_InitCard+0x28>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005670:	6823      	ldr	r3, [r4, #0]
 8005672:	4907      	ldr	r1, [pc, #28]	@ (8005690 <HAL_SD_InitCard+0xd0>)
 8005674:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8005676:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005678:	4303      	orrs	r3, r0
 800567a:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 800567c:	2001      	movs	r0, #1
 800567e:	f884 0030 	strb.w	r0, [r4, #48]	@ 0x30
    return HAL_ERROR;
 8005682:	e7b1      	b.n	80055e8 <HAL_SD_InitCard+0x28>
 8005684:	014f8b59 	.word	0x014f8b59
 8005688:	000c34ff 	.word	0x000c34ff
 800568c:	00012110 	.word	0x00012110
 8005690:	1fe00fff 	.word	0x1fe00fff

08005694 <HAL_SD_GetCardStatus>:
{
 8005694:	b530      	push	{r4, r5, lr}
 8005696:	b091      	sub	sp, #68	@ 0x44
  if (hsd->State == HAL_SD_STATE_BUSY)
 8005698:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 800569c:	2b03      	cmp	r3, #3
 800569e:	d059      	beq.n	8005754 <HAL_SD_GetCardStatus+0xc0>
 80056a0:	4604      	mov	r4, r0
 80056a2:	460d      	mov	r5, r1
  errorstate = SD_SendSDStatus(hsd, sd_status);
 80056a4:	4669      	mov	r1, sp
 80056a6:	f7ff fcc5 	bl	8005034 <SD_SendSDStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 80056aa:	b1b8      	cbz	r0, 80056dc <HAL_SD_GetCardStatus+0x48>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	492b      	ldr	r1, [pc, #172]	@ (800575c <HAL_SD_GetCardStatus+0xc8>)
 80056b0:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80056b2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056b4:	4303      	orrs	r3, r0
 80056b6:	6363      	str	r3, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80056b8:	2501      	movs	r5, #1
 80056ba:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80056be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80056c2:	6820      	ldr	r0, [r4, #0]
 80056c4:	f001 face 	bl	8006c64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d044      	beq.n	8005756 <HAL_SD_GetCardStatus+0xc2>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056cc:	6822      	ldr	r2, [r4, #0]
 80056ce:	4923      	ldr	r1, [pc, #140]	@ (800575c <HAL_SD_GetCardStatus+0xc8>)
 80056d0:	6391      	str	r1, [r2, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 80056d2:	6360      	str	r0, [r4, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 80056d4:	2501      	movs	r5, #1
 80056d6:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
    status = HAL_ERROR;
 80056da:	e03c      	b.n	8005756 <HAL_SD_GetCardStatus+0xc2>
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 80056dc:	9a00      	ldr	r2, [sp, #0]
 80056de:	f3c2 1381 	ubfx	r3, r2, #6, #2
 80056e2:	702b      	strb	r3, [r5, #0]
    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 80056e4:	f3c2 1340 	ubfx	r3, r2, #5, #1
 80056e8:	706b      	strb	r3, [r5, #1]
    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 80056ea:	0a13      	lsrs	r3, r2, #8
 80056ec:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80056f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	806b      	strh	r3, [r5, #2]
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 80056f8:	9a01      	ldr	r2, [sp, #4]
 80056fa:	0213      	lsls	r3, r2, #8
 80056fc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005700:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005704:	0a11      	lsrs	r1, r2, #8
 8005706:	f401 417f 	and.w	r1, r1, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800570a:	430b      	orrs	r3, r1
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800570c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005710:	606b      	str	r3, [r5, #4]
    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005712:	9b02      	ldr	r3, [sp, #8]
 8005714:	b2da      	uxtb	r2, r3
 8005716:	722a      	strb	r2, [r5, #8]
    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005718:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800571c:	726a      	strb	r2, [r5, #9]
    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800571e:	f3c3 5203 	ubfx	r2, r3, #20, #4
 8005722:	72aa      	strb	r2, [r5, #10]
    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005724:	0c1b      	lsrs	r3, r3, #16
 8005726:	9a03      	ldr	r2, [sp, #12]
 8005728:	b2d1      	uxtb	r1, r2
 800572a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800572e:	430b      	orrs	r3, r1
 8005730:	81ab      	strh	r3, [r5, #12]
    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005732:	f3c2 2385 	ubfx	r3, r2, #10, #6
 8005736:	73ab      	strb	r3, [r5, #14]
    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005738:	f3c2 2301 	ubfx	r3, r2, #8, #2
 800573c:	73eb      	strb	r3, [r5, #15]
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800573e:	f3c2 1303 	ubfx	r3, r2, #4, #4
 8005742:	742b      	strb	r3, [r5, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005744:	f002 020f 	and.w	r2, r2, #15
 8005748:	746a      	strb	r2, [r5, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800574a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800574e:	74ab      	strb	r3, [r5, #18]
  HAL_StatusTypeDef status = HAL_OK;
 8005750:	2500      	movs	r5, #0
 8005752:	e7b4      	b.n	80056be <HAL_SD_GetCardStatus+0x2a>
    return HAL_ERROR;
 8005754:	2501      	movs	r5, #1
}
 8005756:	4628      	mov	r0, r5
 8005758:	b011      	add	sp, #68	@ 0x44
 800575a:	bd30      	pop	{r4, r5, pc}
 800575c:	1fe00fff 	.word	0x1fe00fff

08005760 <HAL_SD_ConfigWideBusOperation>:
{
 8005760:	b530      	push	{r4, r5, lr}
 8005762:	b089      	sub	sp, #36	@ 0x24
 8005764:	4604      	mov	r4, r0
 8005766:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 8005768:	2303      	movs	r3, #3
 800576a:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  if (hsd->SdCard.CardType != CARD_SECURED)
 800576e:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8005770:	2b03      	cmp	r3, #3
 8005772:	d01c      	beq.n	80057ae <HAL_SD_ConfigWideBusOperation+0x4e>
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8005774:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8005778:	d008      	beq.n	800578c <HAL_SD_ConfigWideBusOperation+0x2c>
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800577a:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 800577e:	d00a      	beq.n	8005796 <HAL_SD_ConfigWideBusOperation+0x36>
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8005780:	b179      	cbz	r1, 80057a2 <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005782:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8005784:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005788:	6343      	str	r3, [r0, #52]	@ 0x34
 800578a:	e014      	b.n	80057b6 <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800578c:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800578e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005792:	6343      	str	r3, [r0, #52]	@ 0x34
 8005794:	e00f      	b.n	80057b6 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 8005796:	f7ff fd55 	bl	8005244 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 800579a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800579c:	4303      	orrs	r3, r0
 800579e:	6363      	str	r3, [r4, #52]	@ 0x34
 80057a0:	e009      	b.n	80057b6 <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 80057a2:	f7ff fd76 	bl	8005292 <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 80057a6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80057a8:	4303      	orrs	r3, r0
 80057aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80057ac:	e003      	b.n	80057b6 <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80057ae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80057b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057b4:	6343      	str	r3, [r0, #52]	@ 0x34
  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80057b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80057b8:	b1b3      	cbz	r3, 80057e8 <HAL_SD_ConfigWideBusOperation+0x88>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	4a3a      	ldr	r2, [pc, #232]	@ (80058a8 <HAL_SD_ConfigWideBusOperation+0x148>)
 80057be:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 80057c0:	2501      	movs	r5, #1
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80057c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80057c6:	6820      	ldr	r0, [r4, #0]
 80057c8:	f001 fa4c 	bl	8006c64 <SDMMC_CmdBlockLength>
  if (errorstate != HAL_SD_ERROR_NONE)
 80057cc:	b130      	cbz	r0, 80057dc <HAL_SD_ConfigWideBusOperation+0x7c>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80057ce:	6823      	ldr	r3, [r4, #0]
 80057d0:	4935      	ldr	r1, [pc, #212]	@ (80058a8 <HAL_SD_ConfigWideBusOperation+0x148>)
 80057d2:	6399      	str	r1, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80057d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80057d6:	4303      	orrs	r3, r0
 80057d8:	6363      	str	r3, [r4, #52]	@ 0x34
    status = HAL_ERROR;
 80057da:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 80057dc:	2301      	movs	r3, #1
 80057de:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
}
 80057e2:	4628      	mov	r0, r5
 80057e4:	b009      	add	sp, #36	@ 0x24
 80057e6:	bd30      	pop	{r4, r5, pc}
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 80057e8:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80057ec:	2100      	movs	r1, #0
 80057ee:	f7ff f851 	bl	8004894 <HAL_RCCEx_GetPeriphCLKFreq>
    if (sdmmc_clk != 0U)
 80057f2:	4602      	mov	r2, r0
 80057f4:	2800      	cmp	r0, #0
 80057f6:	d050      	beq.n	800589a <HAL_SD_ConfigWideBusOperation+0x13a>
      Init.ClockEdge           = hsd->Init.ClockEdge;
 80057f8:	6863      	ldr	r3, [r4, #4]
 80057fa:	9303      	str	r3, [sp, #12]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80057fc:	68a3      	ldr	r3, [r4, #8]
 80057fe:	9304      	str	r3, [sp, #16]
      Init.BusWide             = WideMode;
 8005800:	9505      	str	r5, [sp, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005802:	6923      	ldr	r3, [r4, #16]
 8005804:	9306      	str	r3, [sp, #24]
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8005806:	6961      	ldr	r1, [r4, #20]
 8005808:	4b28      	ldr	r3, [pc, #160]	@ (80058ac <HAL_SD_ConfigWideBusOperation+0x14c>)
 800580a:	fba3 0302 	umull	r0, r3, r3, r2
 800580e:	0e18      	lsrs	r0, r3, #24
 8005810:	ebb1 6f13 	cmp.w	r1, r3, lsr #24
 8005814:	d30c      	bcc.n	8005830 <HAL_SD_ConfigWideBusOperation+0xd0>
        Init.ClockDiv = hsd->Init.ClockDiv;
 8005816:	9107      	str	r1, [sp, #28]
      (void)SDMMC_Init(hsd->Instance, Init);
 8005818:	ab08      	add	r3, sp, #32
 800581a:	e913 0003 	ldmdb	r3, {r0, r1}
 800581e:	e88d 0003 	stmia.w	sp, {r0, r1}
 8005822:	ab03      	add	r3, sp, #12
 8005824:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005826:	6820      	ldr	r0, [r4, #0]
 8005828:	f001 f908 	bl	8006a3c <SDMMC_Init>
  HAL_StatusTypeDef status = HAL_OK;
 800582c:	2500      	movs	r5, #0
 800582e:	e7c8      	b.n	80057c2 <HAL_SD_ConfigWideBusOperation+0x62>
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8005830:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005832:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005836:	d008      	beq.n	800584a <HAL_SD_ConfigWideBusOperation+0xea>
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 8005838:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800583c:	d007      	beq.n	800584e <HAL_SD_ConfigWideBusOperation+0xee>
        if (hsd->Init.ClockDiv == 0U)
 800583e:	bb11      	cbnz	r1, 8005886 <HAL_SD_ConfigWideBusOperation+0x126>
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 8005840:	4b1b      	ldr	r3, [pc, #108]	@ (80058b0 <HAL_SD_ConfigWideBusOperation+0x150>)
 8005842:	429a      	cmp	r2, r3
 8005844:	d91d      	bls.n	8005882 <HAL_SD_ConfigWideBusOperation+0x122>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005846:	9007      	str	r0, [sp, #28]
 8005848:	e7e6      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
        Init.ClockDiv = hsd->Init.ClockDiv;
 800584a:	9107      	str	r1, [sp, #28]
 800584c:	e7e4      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
        if (hsd->Init.ClockDiv == 0U)
 800584e:	b951      	cbnz	r1, 8005866 <HAL_SD_ConfigWideBusOperation+0x106>
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8005850:	4b18      	ldr	r3, [pc, #96]	@ (80058b4 <HAL_SD_ConfigWideBusOperation+0x154>)
 8005852:	429a      	cmp	r2, r3
 8005854:	d905      	bls.n	8005862 <HAL_SD_ConfigWideBusOperation+0x102>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005856:	4b15      	ldr	r3, [pc, #84]	@ (80058ac <HAL_SD_ConfigWideBusOperation+0x14c>)
 8005858:	fba3 2302 	umull	r2, r3, r3, r2
 800585c:	0e5b      	lsrs	r3, r3, #25
 800585e:	9307      	str	r3, [sp, #28]
 8005860:	e7da      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005862:	9107      	str	r1, [sp, #28]
 8005864:	e7d8      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 8005866:	004b      	lsls	r3, r1, #1
 8005868:	fbb2 f3f3 	udiv	r3, r2, r3
 800586c:	4811      	ldr	r0, [pc, #68]	@ (80058b4 <HAL_SD_ConfigWideBusOperation+0x154>)
 800586e:	4283      	cmp	r3, r0
 8005870:	d905      	bls.n	800587e <HAL_SD_ConfigWideBusOperation+0x11e>
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8005872:	4b0e      	ldr	r3, [pc, #56]	@ (80058ac <HAL_SD_ConfigWideBusOperation+0x14c>)
 8005874:	fba3 2302 	umull	r2, r3, r3, r2
 8005878:	0e5b      	lsrs	r3, r3, #25
 800587a:	9307      	str	r3, [sp, #28]
 800587c:	e7cc      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 800587e:	9107      	str	r1, [sp, #28]
 8005880:	e7ca      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005882:	9107      	str	r1, [sp, #28]
 8005884:	e7c8      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 8005886:	004b      	lsls	r3, r1, #1
 8005888:	fbb2 f2f3 	udiv	r2, r2, r3
 800588c:	4b08      	ldr	r3, [pc, #32]	@ (80058b0 <HAL_SD_ConfigWideBusOperation+0x150>)
 800588e:	429a      	cmp	r2, r3
 8005890:	d901      	bls.n	8005896 <HAL_SD_ConfigWideBusOperation+0x136>
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8005892:	9007      	str	r0, [sp, #28]
 8005894:	e7c0      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
            Init.ClockDiv = hsd->Init.ClockDiv;
 8005896:	9107      	str	r1, [sp, #28]
 8005898:	e7be      	b.n	8005818 <HAL_SD_ConfigWideBusOperation+0xb8>
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800589a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800589c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80058a0:	6363      	str	r3, [r4, #52]	@ 0x34
      status = HAL_ERROR;
 80058a2:	2501      	movs	r5, #1
 80058a4:	e78d      	b.n	80057c2 <HAL_SD_ConfigWideBusOperation+0x62>
 80058a6:	bf00      	nop
 80058a8:	1fe00fff 	.word	0x1fe00fff
 80058ac:	55e63b89 	.word	0x55e63b89
 80058b0:	017d7840 	.word	0x017d7840
 80058b4:	02faf080 	.word	0x02faf080

080058b8 <HAL_SD_GetCardState>:
{
 80058b8:	b510      	push	{r4, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 80058be:	2300      	movs	r3, #0
 80058c0:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 80058c2:	a901      	add	r1, sp, #4
 80058c4:	f7ff fd0c 	bl	80052e0 <SD_SendStatus>
  if (errorstate != HAL_SD_ERROR_NONE)
 80058c8:	b110      	cbz	r0, 80058d0 <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 80058ca:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80058cc:	4303      	orrs	r3, r0
 80058ce:	6363      	str	r3, [r4, #52]	@ 0x34
}
 80058d0:	9801      	ldr	r0, [sp, #4]
 80058d2:	f3c0 2043 	ubfx	r0, r0, #9, #4
 80058d6:	b002      	add	sp, #8
 80058d8:	bd10      	pop	{r4, pc}

080058da <HAL_SD_Init>:
{
 80058da:	b570      	push	{r4, r5, r6, lr}
 80058dc:	b086      	sub	sp, #24
  if (hsd == NULL)
 80058de:	2800      	cmp	r0, #0
 80058e0:	d054      	beq.n	800598c <HAL_SD_Init+0xb2>
 80058e2:	4604      	mov	r4, r0
  if (hsd->State == HAL_SD_STATE_RESET)
 80058e4:	f890 3030 	ldrb.w	r3, [r0, #48]	@ 0x30
 80058e8:	b153      	cbz	r3, 8005900 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_PROGRAMMING;
 80058ea:	2304      	movs	r3, #4
 80058ec:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80058f0:	4620      	mov	r0, r4
 80058f2:	f7ff fe65 	bl	80055c0 <HAL_SD_InitCard>
 80058f6:	b138      	cbz	r0, 8005908 <HAL_SD_Init+0x2e>
    return HAL_ERROR;
 80058f8:	2501      	movs	r5, #1
}
 80058fa:	4628      	mov	r0, r5
 80058fc:	b006      	add	sp, #24
 80058fe:	bd70      	pop	{r4, r5, r6, pc}
    hsd->Lock = HAL_UNLOCKED;
 8005900:	7603      	strb	r3, [r0, #24]
    HAL_SD_MspInit(hsd);
 8005902:	f7fb ff05 	bl	8001710 <HAL_SD_MspInit>
 8005906:	e7f0      	b.n	80058ea <HAL_SD_Init+0x10>
  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8005908:	a901      	add	r1, sp, #4
 800590a:	4620      	mov	r0, r4
 800590c:	f7ff fec2 	bl	8005694 <HAL_SD_GetCardStatus>
 8005910:	2800      	cmp	r0, #0
 8005912:	d13d      	bne.n	8005990 <HAL_SD_Init+0xb6>
  speedgrade = CardStatus.UhsSpeedGrade;
 8005914:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8005918:	b2db      	uxtb	r3, r3
  unitsize = CardStatus.UhsAllocationUnitSize;
 800591a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800591e:	b2d2      	uxtb	r2, r2
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 8005920:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005922:	2901      	cmp	r1, #1
 8005924:	d00b      	beq.n	800593e <HAL_SD_Init+0x64>
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005926:	2901      	cmp	r1, #1
 8005928:	d00f      	beq.n	800594a <HAL_SD_Init+0x70>
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800592a:	2300      	movs	r3, #0
 800592c:	65a3      	str	r3, [r4, #88]	@ 0x58
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800592e:	68e1      	ldr	r1, [r4, #12]
 8005930:	4620      	mov	r0, r4
 8005932:	f7ff ff15 	bl	8005760 <HAL_SD_ConfigWideBusOperation>
 8005936:	4605      	mov	r5, r0
 8005938:	b158      	cbz	r0, 8005952 <HAL_SD_Init+0x78>
    return HAL_ERROR;
 800593a:	2501      	movs	r5, #1
 800593c:	e7dd      	b.n	80058fa <HAL_SD_Init+0x20>
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800593e:	4313      	orrs	r3, r2
 8005940:	d0f1      	beq.n	8005926 <HAL_SD_Init+0x4c>
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 8005942:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005946:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005948:	e7f1      	b.n	800592e <HAL_SD_Init+0x54>
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800594a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800594e:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005950:	e7ed      	b.n	800592e <HAL_SD_Init+0x54>
  tickstart = HAL_GetTick();
 8005952:	f7fb f9ab 	bl	8000cac <HAL_GetTick>
 8005956:	4606      	mov	r6, r0
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8005958:	4620      	mov	r0, r4
 800595a:	f7ff ffad 	bl	80058b8 <HAL_SD_GetCardState>
 800595e:	2804      	cmp	r0, #4
 8005960:	d00d      	beq.n	800597e <HAL_SD_Init+0xa4>
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005962:	f7fb f9a3 	bl	8000cac <HAL_GetTick>
 8005966:	1b80      	subs	r0, r0, r6
 8005968:	f1b0 3fff 	cmp.w	r0, #4294967295
 800596c:	d1f4      	bne.n	8005958 <HAL_SD_Init+0x7e>
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800596e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005972:	6363      	str	r3, [r4, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8005974:	2301      	movs	r3, #1
 8005976:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
      return HAL_TIMEOUT;
 800597a:	2503      	movs	r5, #3
 800597c:	e7bd      	b.n	80058fa <HAL_SD_Init+0x20>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800597e:	2300      	movs	r3, #0
 8005980:	6363      	str	r3, [r4, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005982:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hsd->State = HAL_SD_STATE_READY;
 8005984:	2301      	movs	r3, #1
 8005986:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  return HAL_OK;
 800598a:	e7b6      	b.n	80058fa <HAL_SD_Init+0x20>
    return HAL_ERROR;
 800598c:	2501      	movs	r5, #1
 800598e:	e7b4      	b.n	80058fa <HAL_SD_Init+0x20>
    return HAL_ERROR;
 8005990:	2501      	movs	r5, #1
 8005992:	e7b2      	b.n	80058fa <HAL_SD_Init+0x20>

08005994 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005994:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8005996:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005998:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800599a:	3008      	adds	r0, #8
 800599c:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 800599e:	fb03 0000 	mla	r0, r3, r0, r0
 80059a2:	4770      	bx	lr

080059a4 <HAL_SPI_Init>:
  if (hspi == NULL)
 80059a4:	2800      	cmp	r0, #0
 80059a6:	f000 80b7 	beq.w	8005b18 <HAL_SPI_Init+0x174>
{
 80059aa:	b570      	push	{r4, r5, r6, lr}
 80059ac:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059ae:	2300      	movs	r3, #0
 80059b0:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80059b2:	6805      	ldr	r5, [r0, #0]
 80059b4:	4b5c      	ldr	r3, [pc, #368]	@ (8005b28 <HAL_SPI_Init+0x184>)
 80059b6:	4e5d      	ldr	r6, [pc, #372]	@ (8005b2c <HAL_SPI_Init+0x188>)
 80059b8:	429d      	cmp	r5, r3
 80059ba:	bf18      	it	ne
 80059bc:	42b5      	cmpne	r5, r6
 80059be:	bf14      	ite	ne
 80059c0:	2601      	movne	r6, #1
 80059c2:	2600      	moveq	r6, #0
 80059c4:	d007      	beq.n	80059d6 <HAL_SPI_Init+0x32>
 80059c6:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 80059ca:	429d      	cmp	r5, r3
 80059cc:	d003      	beq.n	80059d6 <HAL_SPI_Init+0x32>
 80059ce:	68c3      	ldr	r3, [r0, #12]
 80059d0:	2b0f      	cmp	r3, #15
 80059d2:	f200 80a3 	bhi.w	8005b1c <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 80059d6:	4620      	mov	r0, r4
 80059d8:	f7ff ffdc 	bl	8005994 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80059dc:	b12e      	cbz	r6, 80059ea <HAL_SPI_Init+0x46>
 80059de:	4b54      	ldr	r3, [pc, #336]	@ (8005b30 <HAL_SPI_Init+0x18c>)
 80059e0:	429d      	cmp	r5, r3
 80059e2:	d002      	beq.n	80059ea <HAL_SPI_Init+0x46>
 80059e4:	2808      	cmp	r0, #8
 80059e6:	f200 809b 	bhi.w	8005b20 <HAL_SPI_Init+0x17c>
 80059ea:	4a4f      	ldr	r2, [pc, #316]	@ (8005b28 <HAL_SPI_Init+0x184>)
 80059ec:	4b4f      	ldr	r3, [pc, #316]	@ (8005b2c <HAL_SPI_Init+0x188>)
 80059ee:	429d      	cmp	r5, r3
 80059f0:	bf18      	it	ne
 80059f2:	4295      	cmpne	r5, r2
 80059f4:	d003      	beq.n	80059fe <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80059f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80059fa:	429d      	cmp	r5, r3
 80059fc:	d102      	bne.n	8005a04 <HAL_SPI_Init+0x60>
 80059fe:	2810      	cmp	r0, #16
 8005a00:	f200 8090 	bhi.w	8005b24 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a04:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8005a08:	b1f3      	cbz	r3, 8005a48 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8005a0a:	2302      	movs	r3, #2
 8005a0c:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 8005a10:	6822      	ldr	r2, [r4, #0]
 8005a12:	6813      	ldr	r3, [r2, #0]
 8005a14:	f023 0301 	bic.w	r3, r3, #1
 8005a18:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005a1a:	6823      	ldr	r3, [r4, #0]
 8005a1c:	689a      	ldr	r2, [r3, #8]
 8005a1e:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a22:	69a1      	ldr	r1, [r4, #24]
 8005a24:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8005a28:	d014      	beq.n	8005a54 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005a2a:	6863      	ldr	r3, [r4, #4]
 8005a2c:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8005a30:	d023      	beq.n	8005a7a <HAL_SPI_Init+0xd6>
 8005a32:	68e3      	ldr	r3, [r4, #12]
 8005a34:	2b06      	cmp	r3, #6
 8005a36:	d920      	bls.n	8005a7a <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005a38:	6821      	ldr	r1, [r4, #0]
 8005a3a:	680b      	ldr	r3, [r1, #0]
 8005a3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a40:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8005a42:	4303      	orrs	r3, r0
 8005a44:	600b      	str	r3, [r1, #0]
 8005a46:	e01d      	b.n	8005a84 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 8005a48:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f7fb fecd 	bl	80017ec <HAL_SPI_MspInit>
 8005a52:	e7da      	b.n	8005a0a <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a54:	6861      	ldr	r1, [r4, #4]
 8005a56:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8005a5a:	d006      	beq.n	8005a6a <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a5c:	2900      	cmp	r1, #0
 8005a5e:	d1e4      	bne.n	8005a2a <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005a60:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005a62:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005a66:	d1e0      	bne.n	8005a2a <HAL_SPI_Init+0x86>
 8005a68:	e002      	b.n	8005a70 <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a6a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	d1f5      	bne.n	8005a5c <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005a70:	6819      	ldr	r1, [r3, #0]
 8005a72:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 8005a76:	6019      	str	r1, [r3, #0]
 8005a78:	e7d7      	b.n	8005a2a <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005a7a:	6821      	ldr	r1, [r4, #0]
 8005a7c:	680b      	ldr	r3, [r1, #0]
 8005a7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a82:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005a84:	69e3      	ldr	r3, [r4, #28]
 8005a86:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8005a88:	430b      	orrs	r3, r1
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	68e1      	ldr	r1, [r4, #12]
 8005a92:	6822      	ldr	r2, [r4, #0]
 8005a94:	430b      	orrs	r3, r1
 8005a96:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005a98:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a9a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005aa0:	4313      	orrs	r3, r2
 8005aa2:	69a2      	ldr	r2, [r4, #24]
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	6922      	ldr	r2, [r4, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	6962      	ldr	r2, [r4, #20]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	6a22      	ldr	r2, [r4, #32]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	6862      	ldr	r2, [r4, #4]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	68a2      	ldr	r2, [r4, #8]
 8005abc:	4313      	orrs	r3, r2
 8005abe:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005ac4:	6822      	ldr	r2, [r4, #0]
 8005ac6:	430b      	orrs	r3, r1
 8005ac8:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005aca:	6863      	ldr	r3, [r4, #4]
 8005acc:	b96b      	cbnz	r3, 8005aea <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005ace:	6822      	ldr	r2, [r4, #0]
 8005ad0:	6893      	ldr	r3, [r2, #8]
 8005ad2:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8005ad6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005ada:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005adc:	6822      	ldr	r2, [r4, #0]
 8005ade:	6893      	ldr	r3, [r2, #8]
 8005ae0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005ae4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ae8:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005aea:	6822      	ldr	r2, [r4, #0]
 8005aec:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8005aee:	f023 0301 	bic.w	r3, r3, #1
 8005af2:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005af4:	6863      	ldr	r3, [r4, #4]
 8005af6:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8005afa:	d006      	beq.n	8005b0a <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005afc:	6822      	ldr	r2, [r4, #0]
 8005afe:	68d3      	ldr	r3, [r2, #12]
 8005b00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b04:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8005b06:	430b      	orrs	r3, r1
 8005b08:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b0a:	2000      	movs	r0, #0
 8005b0c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005b10:	2301      	movs	r3, #1
 8005b12:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8005b16:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8005b18:	2001      	movs	r0, #1
}
 8005b1a:	4770      	bx	lr
    return HAL_ERROR;
 8005b1c:	2001      	movs	r0, #1
 8005b1e:	e7fa      	b.n	8005b16 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 8005b20:	2001      	movs	r0, #1
 8005b22:	e7f8      	b.n	8005b16 <HAL_SPI_Init+0x172>
 8005b24:	2001      	movs	r0, #1
 8005b26:	e7f6      	b.n	8005b16 <HAL_SPI_Init+0x172>
 8005b28:	40013000 	.word	0x40013000
 8005b2c:	40003800 	.word	0x40003800
 8005b30:	40003c00 	.word	0x40003c00

08005b34 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b34:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005b36:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b38:	6a04      	ldr	r4, [r0, #32]
 8005b3a:	f024 0410 	bic.w	r4, r4, #16
 8005b3e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b40:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005b42:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005b46:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b4a:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005b4e:	031b      	lsls	r3, r3, #12
 8005b50:	b29b      	uxth	r3, r3
 8005b52:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b56:	f025 05a0 	bic.w	r5, r5, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005b5a:	0109      	lsls	r1, r1, #4
 8005b5c:	f001 01a0 	and.w	r1, r1, #160	@ 0xa0
 8005b60:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b62:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005b64:	6201      	str	r1, [r0, #32]
}
 8005b66:	bc30      	pop	{r4, r5}
 8005b68:	4770      	bx	lr

08005b6a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b6a:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005b6c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005b6e:	6a04      	ldr	r4, [r0, #32]
 8005b70:	f424 7480 	bic.w	r4, r4, #256	@ 0x100
 8005b74:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005b76:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005b78:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8005b7c:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005b80:	f02c 0cf0 	bic.w	ip, ip, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005b84:	011b      	lsls	r3, r3, #4
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005b8c:	f425 6520 	bic.w	r5, r5, #2560	@ 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005b90:	0209      	lsls	r1, r1, #8
 8005b92:	f401 6120 	and.w	r1, r1, #2560	@ 0xa00
 8005b96:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005b98:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8005b9a:	6201      	str	r1, [r0, #32]
}
 8005b9c:	bc30      	pop	{r4, r5}
 8005b9e:	4770      	bx	lr

08005ba0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ba0:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005ba2:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ba4:	6a04      	ldr	r4, [r0, #32]
 8005ba6:	f424 5480 	bic.w	r4, r4, #4096	@ 0x1000
 8005baa:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005bac:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005bae:	f424 7c40 	bic.w	ip, r4, #768	@ 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005bb2:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005bb6:	f42c 4c70 	bic.w	ip, ip, #61440	@ 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005bba:	031b      	lsls	r3, r3, #12
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005bc2:	f425 4520 	bic.w	r5, r5, #40960	@ 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005bc6:	0309      	lsls	r1, r1, #12
 8005bc8:	f401 4120 	and.w	r1, r1, #40960	@ 0xa000
 8005bcc:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005bce:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005bd0:	6201      	str	r1, [r0, #32]
}
 8005bd2:	bc30      	pop	{r4, r5}
 8005bd4:	4770      	bx	lr
	...

08005bd8 <TIM_Base_SetConfig>:
{
 8005bd8:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8005bda:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bdc:	4a39      	ldr	r2, [pc, #228]	@ (8005cc4 <TIM_Base_SetConfig+0xec>)
 8005bde:	4290      	cmp	r0, r2
 8005be0:	bf14      	ite	ne
 8005be2:	2200      	movne	r2, #0
 8005be4:	2201      	moveq	r2, #1
 8005be6:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005bea:	bf14      	ite	ne
 8005bec:	4614      	movne	r4, r2
 8005bee:	f042 0401 	orreq.w	r4, r2, #1
 8005bf2:	b9ac      	cbnz	r4, 8005c20 <TIM_Base_SetConfig+0x48>
 8005bf4:	4d34      	ldr	r5, [pc, #208]	@ (8005cc8 <TIM_Base_SetConfig+0xf0>)
 8005bf6:	42a8      	cmp	r0, r5
 8005bf8:	bf14      	ite	ne
 8005bfa:	2500      	movne	r5, #0
 8005bfc:	2501      	moveq	r5, #1
 8005bfe:	4e33      	ldr	r6, [pc, #204]	@ (8005ccc <TIM_Base_SetConfig+0xf4>)
 8005c00:	42b0      	cmp	r0, r6
 8005c02:	d00d      	beq.n	8005c20 <TIM_Base_SetConfig+0x48>
 8005c04:	b965      	cbnz	r5, 8005c20 <TIM_Base_SetConfig+0x48>
 8005c06:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8005c0a:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 8005c0e:	42a8      	cmp	r0, r5
 8005c10:	bf14      	ite	ne
 8005c12:	2500      	movne	r5, #0
 8005c14:	2501      	moveq	r5, #1
 8005c16:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8005c1a:	42b0      	cmp	r0, r6
 8005c1c:	d000      	beq.n	8005c20 <TIM_Base_SetConfig+0x48>
 8005c1e:	b11d      	cbz	r5, 8005c28 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005c24:	684d      	ldr	r5, [r1, #4]
 8005c26:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c28:	bb14      	cbnz	r4, 8005c70 <TIM_Base_SetConfig+0x98>
 8005c2a:	4c27      	ldr	r4, [pc, #156]	@ (8005cc8 <TIM_Base_SetConfig+0xf0>)
 8005c2c:	42a0      	cmp	r0, r4
 8005c2e:	bf14      	ite	ne
 8005c30:	2400      	movne	r4, #0
 8005c32:	2401      	moveq	r4, #1
 8005c34:	4d25      	ldr	r5, [pc, #148]	@ (8005ccc <TIM_Base_SetConfig+0xf4>)
 8005c36:	42a8      	cmp	r0, r5
 8005c38:	d01a      	beq.n	8005c70 <TIM_Base_SetConfig+0x98>
 8005c3a:	b9cc      	cbnz	r4, 8005c70 <TIM_Base_SetConfig+0x98>
 8005c3c:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8005c40:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8005c44:	42a0      	cmp	r0, r4
 8005c46:	bf14      	ite	ne
 8005c48:	2400      	movne	r4, #0
 8005c4a:	2401      	moveq	r4, #1
 8005c4c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005c50:	42a8      	cmp	r0, r5
 8005c52:	d00d      	beq.n	8005c70 <TIM_Base_SetConfig+0x98>
 8005c54:	b964      	cbnz	r4, 8005c70 <TIM_Base_SetConfig+0x98>
 8005c56:	4c1e      	ldr	r4, [pc, #120]	@ (8005cd0 <TIM_Base_SetConfig+0xf8>)
 8005c58:	42a0      	cmp	r0, r4
 8005c5a:	bf14      	ite	ne
 8005c5c:	2400      	movne	r4, #0
 8005c5e:	2401      	moveq	r4, #1
 8005c60:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 8005c64:	42a8      	cmp	r0, r5
 8005c66:	d003      	beq.n	8005c70 <TIM_Base_SetConfig+0x98>
 8005c68:	b914      	cbnz	r4, 8005c70 <TIM_Base_SetConfig+0x98>
 8005c6a:	4c1a      	ldr	r4, [pc, #104]	@ (8005cd4 <TIM_Base_SetConfig+0xfc>)
 8005c6c:	42a0      	cmp	r0, r4
 8005c6e:	d103      	bne.n	8005c78 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c74:	68cc      	ldr	r4, [r1, #12]
 8005c76:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c7c:	694c      	ldr	r4, [r1, #20]
 8005c7e:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c80:	688c      	ldr	r4, [r1, #8]
 8005c82:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005c84:	680c      	ldr	r4, [r1, #0]
 8005c86:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c88:	4c13      	ldr	r4, [pc, #76]	@ (8005cd8 <TIM_Base_SetConfig+0x100>)
 8005c8a:	42a0      	cmp	r0, r4
 8005c8c:	bf08      	it	eq
 8005c8e:	f042 0201 	orreq.w	r2, r2, #1
 8005c92:	b962      	cbnz	r2, 8005cae <TIM_Base_SetConfig+0xd6>
 8005c94:	4a0e      	ldr	r2, [pc, #56]	@ (8005cd0 <TIM_Base_SetConfig+0xf8>)
 8005c96:	4290      	cmp	r0, r2
 8005c98:	bf14      	ite	ne
 8005c9a:	2200      	movne	r2, #0
 8005c9c:	2201      	moveq	r2, #1
 8005c9e:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 8005ca2:	42a0      	cmp	r0, r4
 8005ca4:	d003      	beq.n	8005cae <TIM_Base_SetConfig+0xd6>
 8005ca6:	b912      	cbnz	r2, 8005cae <TIM_Base_SetConfig+0xd6>
 8005ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8005cd4 <TIM_Base_SetConfig+0xfc>)
 8005caa:	4290      	cmp	r0, r2
 8005cac:	d101      	bne.n	8005cb2 <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 8005cae:	690a      	ldr	r2, [r1, #16]
 8005cb0:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005cb2:	6802      	ldr	r2, [r0, #0]
 8005cb4:	f042 0204 	orr.w	r2, r2, #4
 8005cb8:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8005cba:	2201      	movs	r2, #1
 8005cbc:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8005cbe:	6003      	str	r3, [r0, #0]
}
 8005cc0:	bc70      	pop	{r4, r5, r6}
 8005cc2:	4770      	bx	lr
 8005cc4:	40010000 	.word	0x40010000
 8005cc8:	40000800 	.word	0x40000800
 8005ccc:	40000400 	.word	0x40000400
 8005cd0:	40014400 	.word	0x40014400
 8005cd4:	40014800 	.word	0x40014800
 8005cd8:	40010400 	.word	0x40010400

08005cdc <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8005cdc:	b360      	cbz	r0, 8005d38 <HAL_TIM_IC_Init+0x5c>
{
 8005cde:	b510      	push	{r4, lr}
 8005ce0:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ce2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005ce6:	b313      	cbz	r3, 8005d2e <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005ce8:	2302      	movs	r3, #2
 8005cea:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cee:	4621      	mov	r1, r4
 8005cf0:	f851 0b04 	ldr.w	r0, [r1], #4
 8005cf4:	f7ff ff70 	bl	8005bd8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005cfe:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8005d02:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005d06:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005d0a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005d0e:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d16:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005d1a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005d1e:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8005d22:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005d26:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005d2a:	2000      	movs	r0, #0
}
 8005d2c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005d2e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8005d32:	f7fb fe39 	bl	80019a8 <HAL_TIM_IC_MspInit>
 8005d36:	e7d7      	b.n	8005ce8 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8005d38:	2001      	movs	r0, #1
}
 8005d3a:	4770      	bx	lr

08005d3c <TIM_TI1_SetConfig>:
{
 8005d3c:	b470      	push	{r4, r5, r6}
 8005d3e:	4694      	mov	ip, r2
  tmpccer = TIMx->CCER;
 8005d40:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d42:	6a04      	ldr	r4, [r0, #32]
 8005d44:	f024 0401 	bic.w	r4, r4, #1
 8005d48:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d4a:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005d4c:	4d1d      	ldr	r5, [pc, #116]	@ (8005dc4 <TIM_TI1_SetConfig+0x88>)
 8005d4e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005d52:	bf18      	it	ne
 8005d54:	42a8      	cmpne	r0, r5
 8005d56:	d023      	beq.n	8005da0 <TIM_TI1_SetConfig+0x64>
 8005d58:	4a1b      	ldr	r2, [pc, #108]	@ (8005dc8 <TIM_TI1_SetConfig+0x8c>)
 8005d5a:	4290      	cmp	r0, r2
 8005d5c:	bf14      	ite	ne
 8005d5e:	2200      	movne	r2, #0
 8005d60:	2201      	moveq	r2, #1
 8005d62:	f5a5 457c 	sub.w	r5, r5, #64512	@ 0xfc00
 8005d66:	42a8      	cmp	r0, r5
 8005d68:	d01a      	beq.n	8005da0 <TIM_TI1_SetConfig+0x64>
 8005d6a:	b9ca      	cbnz	r2, 8005da0 <TIM_TI1_SetConfig+0x64>
 8005d6c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8005d70:	f502 3282 	add.w	r2, r2, #66560	@ 0x10400
 8005d74:	4290      	cmp	r0, r2
 8005d76:	bf14      	ite	ne
 8005d78:	2200      	movne	r2, #0
 8005d7a:	2201      	moveq	r2, #1
 8005d7c:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8005d80:	42a8      	cmp	r0, r5
 8005d82:	d00d      	beq.n	8005da0 <TIM_TI1_SetConfig+0x64>
 8005d84:	b962      	cbnz	r2, 8005da0 <TIM_TI1_SetConfig+0x64>
 8005d86:	4a11      	ldr	r2, [pc, #68]	@ (8005dcc <TIM_TI1_SetConfig+0x90>)
 8005d88:	4290      	cmp	r0, r2
 8005d8a:	bf14      	ite	ne
 8005d8c:	2200      	movne	r2, #0
 8005d8e:	2201      	moveq	r2, #1
 8005d90:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8005d94:	42a8      	cmp	r0, r5
 8005d96:	d003      	beq.n	8005da0 <TIM_TI1_SetConfig+0x64>
 8005d98:	b912      	cbnz	r2, 8005da0 <TIM_TI1_SetConfig+0x64>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d9a:	f044 0201 	orr.w	r2, r4, #1
 8005d9e:	e003      	b.n	8005da8 <TIM_TI1_SetConfig+0x6c>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005da0:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8005da4:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005da8:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005db2:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005db6:	f001 010a 	and.w	r1, r1, #10
 8005dba:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8005dbc:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005dbe:	6201      	str	r1, [r0, #32]
}
 8005dc0:	bc70      	pop	{r4, r5, r6}
 8005dc2:	4770      	bx	lr
 8005dc4:	40010000 	.word	0x40010000
 8005dc8:	40000800 	.word	0x40000800
 8005dcc:	40014000 	.word	0x40014000

08005dd0 <HAL_TIM_IC_ConfigChannel>:
{
 8005dd0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005dd2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d05e      	beq.n	8005e98 <HAL_TIM_IC_ConfigChannel+0xc8>
 8005dda:	4604      	mov	r4, r0
 8005ddc:	460d      	mov	r5, r1
 8005dde:	2301      	movs	r3, #1
 8005de0:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  if (Channel == TIM_CHANNEL_1)
 8005de4:	2a0c      	cmp	r2, #12
 8005de6:	d852      	bhi.n	8005e8e <HAL_TIM_IC_ConfigChannel+0xbe>
 8005de8:	e8df f002 	tbb	[pc, r2]
 8005dec:	51515107 	.word	0x51515107
 8005df0:	51515119 	.word	0x51515119
 8005df4:	5151512c 	.word	0x5151512c
 8005df8:	3e          	.byte	0x3e
 8005df9:	00          	.byte	0x00
    TIM_TI1_SetConfig(htim->Instance,
 8005dfa:	68cb      	ldr	r3, [r1, #12]
 8005dfc:	684a      	ldr	r2, [r1, #4]
 8005dfe:	6809      	ldr	r1, [r1, #0]
 8005e00:	6800      	ldr	r0, [r0, #0]
 8005e02:	f7ff ff9b 	bl	8005d3c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005e06:	6822      	ldr	r2, [r4, #0]
 8005e08:	6993      	ldr	r3, [r2, #24]
 8005e0a:	f023 030c 	bic.w	r3, r3, #12
 8005e0e:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005e10:	6822      	ldr	r2, [r4, #0]
 8005e12:	6993      	ldr	r3, [r2, #24]
 8005e14:	68a9      	ldr	r1, [r5, #8]
 8005e16:	430b      	orrs	r3, r1
 8005e18:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e1a:	2000      	movs	r0, #0
 8005e1c:	e038      	b.n	8005e90 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI2_SetConfig(htim->Instance,
 8005e1e:	68cb      	ldr	r3, [r1, #12]
 8005e20:	684a      	ldr	r2, [r1, #4]
 8005e22:	6809      	ldr	r1, [r1, #0]
 8005e24:	6800      	ldr	r0, [r0, #0]
 8005e26:	f7ff fe85 	bl	8005b34 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005e2a:	6822      	ldr	r2, [r4, #0]
 8005e2c:	6993      	ldr	r3, [r2, #24]
 8005e2e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005e32:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005e34:	6822      	ldr	r2, [r4, #0]
 8005e36:	6993      	ldr	r3, [r2, #24]
 8005e38:	68a9      	ldr	r1, [r5, #8]
 8005e3a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005e3e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005e40:	2000      	movs	r0, #0
 8005e42:	e025      	b.n	8005e90 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI3_SetConfig(htim->Instance,
 8005e44:	68cb      	ldr	r3, [r1, #12]
 8005e46:	684a      	ldr	r2, [r1, #4]
 8005e48:	6809      	ldr	r1, [r1, #0]
 8005e4a:	6800      	ldr	r0, [r0, #0]
 8005e4c:	f7ff fe8d 	bl	8005b6a <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005e50:	6822      	ldr	r2, [r4, #0]
 8005e52:	69d3      	ldr	r3, [r2, #28]
 8005e54:	f023 030c 	bic.w	r3, r3, #12
 8005e58:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005e5a:	6822      	ldr	r2, [r4, #0]
 8005e5c:	69d3      	ldr	r3, [r2, #28]
 8005e5e:	68a9      	ldr	r1, [r5, #8]
 8005e60:	430b      	orrs	r3, r1
 8005e62:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e64:	2000      	movs	r0, #0
 8005e66:	e013      	b.n	8005e90 <HAL_TIM_IC_ConfigChannel+0xc0>
    TIM_TI4_SetConfig(htim->Instance,
 8005e68:	68cb      	ldr	r3, [r1, #12]
 8005e6a:	684a      	ldr	r2, [r1, #4]
 8005e6c:	6809      	ldr	r1, [r1, #0]
 8005e6e:	6800      	ldr	r0, [r0, #0]
 8005e70:	f7ff fe96 	bl	8005ba0 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005e74:	6822      	ldr	r2, [r4, #0]
 8005e76:	69d3      	ldr	r3, [r2, #28]
 8005e78:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005e7c:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005e7e:	6822      	ldr	r2, [r4, #0]
 8005e80:	69d3      	ldr	r3, [r2, #28]
 8005e82:	68a9      	ldr	r1, [r5, #8]
 8005e84:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005e88:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005e8a:	2000      	movs	r0, #0
 8005e8c:	e000      	b.n	8005e90 <HAL_TIM_IC_ConfigChannel+0xc0>
  __HAL_LOCK(htim);
 8005e8e:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005e90:	2300      	movs	r3, #0
 8005e92:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005e96:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005e98:	2002      	movs	r0, #2
 8005e9a:	e7fc      	b.n	8005e96 <HAL_TIM_IC_ConfigChannel+0xc6>

08005e9c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e9c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005ea0:	2a01      	cmp	r2, #1
 8005ea2:	d045      	beq.n	8005f30 <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8005ea4:	b470      	push	{r4, r5, r6}
 8005ea6:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eae:	2202      	movs	r2, #2
 8005eb0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eb4:	6802      	ldr	r2, [r0, #0]
 8005eb6:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb8:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005eba:	4e1e      	ldr	r6, [pc, #120]	@ (8005f34 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005ebc:	4d1e      	ldr	r5, [pc, #120]	@ (8005f38 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8005ebe:	42aa      	cmp	r2, r5
 8005ec0:	bf18      	it	ne
 8005ec2:	42b2      	cmpne	r2, r6
 8005ec4:	d103      	bne.n	8005ece <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ec6:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005eca:	684d      	ldr	r5, [r1, #4]
 8005ecc:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ece:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ed2:	680d      	ldr	r5, [r1, #0]
 8005ed4:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ed6:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	4816      	ldr	r0, [pc, #88]	@ (8005f34 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8005edc:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005ee0:	bf18      	it	ne
 8005ee2:	4282      	cmpne	r2, r0
 8005ee4:	d017      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ee6:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8005eea:	4282      	cmp	r2, r0
 8005eec:	d013      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eee:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005ef2:	4282      	cmp	r2, r0
 8005ef4:	d00f      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ef6:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8005efa:	4282      	cmp	r2, r0
 8005efc:	d00b      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005efe:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8005f02:	4282      	cmp	r2, r0
 8005f04:	d007      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f06:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8005f0a:	4282      	cmp	r2, r0
 8005f0c:	d003      	beq.n	8005f16 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f0e:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8005f12:	4282      	cmp	r2, r0
 8005f14:	d104      	bne.n	8005f20 <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f16:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f1a:	6889      	ldr	r1, [r1, #8]
 8005f1c:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f1e:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f20:	2201      	movs	r2, #1
 8005f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f26:	2000      	movs	r0, #0
 8005f28:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005f2c:	bc70      	pop	{r4, r5, r6}
 8005f2e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005f30:	2002      	movs	r0, #2
}
 8005f32:	4770      	bx	lr
 8005f34:	40010000 	.word	0x40010000
 8005f38:	40010400 	.word	0x40010400

08005f3c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f3c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f3e:	e852 3f00 	ldrex	r3, [r2]
 8005f42:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f46:	e842 3100 	strex	r1, r3, [r2]
 8005f4a:	2900      	cmp	r1, #0
 8005f4c:	d1f6      	bne.n	8005f3c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f4e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f50:	f102 0308 	add.w	r3, r2, #8
 8005f54:	e853 1f00 	ldrex	r1, [r3]
 8005f58:	4b0d      	ldr	r3, [pc, #52]	@ (8005f90 <UART_EndRxTransfer+0x54>)
 8005f5a:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f5c:	3208      	adds	r2, #8
 8005f5e:	e842 3100 	strex	r1, r3, [r2]
 8005f62:	2900      	cmp	r1, #0
 8005f64:	d1f3      	bne.n	8005f4e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f66:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d006      	beq.n	8005f7a <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f6c:	2320      	movs	r3, #32
 8005f6e:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f72:	2300      	movs	r3, #0
 8005f74:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f76:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8005f78:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f7a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7c:	e852 3f00 	ldrex	r3, [r2]
 8005f80:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f84:	e842 3100 	strex	r1, r3, [r2]
 8005f88:	2900      	cmp	r1, #0
 8005f8a:	d1f6      	bne.n	8005f7a <UART_EndRxTransfer+0x3e>
 8005f8c:	e7ee      	b.n	8005f6c <UART_EndRxTransfer+0x30>
 8005f8e:	bf00      	nop
 8005f90:	effffffe 	.word	0xeffffffe

08005f94 <UART_SetConfig>:
{
 8005f94:	b570      	push	{r4, r5, r6, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f9a:	6883      	ldr	r3, [r0, #8]
 8005f9c:	6902      	ldr	r2, [r0, #16]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	6942      	ldr	r2, [r0, #20]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	69c2      	ldr	r2, [r0, #28]
 8005fa6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fa8:	6801      	ldr	r1, [r0, #0]
 8005faa:	6808      	ldr	r0, [r1, #0]
 8005fac:	4a88      	ldr	r2, [pc, #544]	@ (80061d0 <UART_SetConfig+0x23c>)
 8005fae:	4002      	ands	r2, r0
 8005fb0:	431a      	orrs	r2, r3
 8005fb2:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fb4:	6822      	ldr	r2, [r4, #0]
 8005fb6:	6853      	ldr	r3, [r2, #4]
 8005fb8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005fbc:	68e1      	ldr	r1, [r4, #12]
 8005fbe:	430b      	orrs	r3, r1
 8005fc0:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fc2:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005fc4:	6822      	ldr	r2, [r4, #0]
 8005fc6:	4b83      	ldr	r3, [pc, #524]	@ (80061d4 <UART_SetConfig+0x240>)
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d001      	beq.n	8005fd0 <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8005fcc:	6a23      	ldr	r3, [r4, #32]
 8005fce:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fd0:	6890      	ldr	r0, [r2, #8]
 8005fd2:	4b81      	ldr	r3, [pc, #516]	@ (80061d8 <UART_SetConfig+0x244>)
 8005fd4:	4003      	ands	r3, r0
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fda:	6822      	ldr	r2, [r4, #0]
 8005fdc:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8005fde:	f023 030f 	bic.w	r3, r3, #15
 8005fe2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8005fe4:	430b      	orrs	r3, r1
 8005fe6:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	4a7c      	ldr	r2, [pc, #496]	@ (80061dc <UART_SetConfig+0x248>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d021      	beq.n	8006034 <UART_SetConfig+0xa0>
 8005ff0:	4a7b      	ldr	r2, [pc, #492]	@ (80061e0 <UART_SetConfig+0x24c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	f000 808c 	beq.w	8006110 <UART_SetConfig+0x17c>
 8005ff8:	4a7a      	ldr	r2, [pc, #488]	@ (80061e4 <UART_SetConfig+0x250>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	f000 80a2 	beq.w	8006144 <UART_SetConfig+0x1b0>
 8006000:	4a79      	ldr	r2, [pc, #484]	@ (80061e8 <UART_SetConfig+0x254>)
 8006002:	4293      	cmp	r3, r2
 8006004:	f000 80b5 	beq.w	8006172 <UART_SetConfig+0x1de>
 8006008:	4a78      	ldr	r2, [pc, #480]	@ (80061ec <UART_SetConfig+0x258>)
 800600a:	4293      	cmp	r3, r2
 800600c:	f000 80c8 	beq.w	80061a0 <UART_SetConfig+0x20c>
 8006010:	4a77      	ldr	r2, [pc, #476]	@ (80061f0 <UART_SetConfig+0x25c>)
 8006012:	4293      	cmp	r3, r2
 8006014:	f000 80f4 	beq.w	8006200 <UART_SetConfig+0x26c>
 8006018:	4a76      	ldr	r2, [pc, #472]	@ (80061f4 <UART_SetConfig+0x260>)
 800601a:	4293      	cmp	r3, r2
 800601c:	f000 8119 	beq.w	8006252 <UART_SetConfig+0x2be>
 8006020:	4a75      	ldr	r2, [pc, #468]	@ (80061f8 <UART_SetConfig+0x264>)
 8006022:	4293      	cmp	r3, r2
 8006024:	f000 812c 	beq.w	8006280 <UART_SetConfig+0x2ec>
 8006028:	4a6a      	ldr	r2, [pc, #424]	@ (80061d4 <UART_SetConfig+0x240>)
 800602a:	4293      	cmp	r3, r2
 800602c:	f000 813f 	beq.w	80062ae <UART_SetConfig+0x31a>
 8006030:	2280      	movs	r2, #128	@ 0x80
 8006032:	e03b      	b.n	80060ac <UART_SetConfig+0x118>
 8006034:	4a71      	ldr	r2, [pc, #452]	@ (80061fc <UART_SetConfig+0x268>)
 8006036:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006038:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800603c:	2a28      	cmp	r2, #40	@ 0x28
 800603e:	d834      	bhi.n	80060aa <UART_SetConfig+0x116>
 8006040:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006044:	00330029 	.word	0x00330029
 8006048:	00330033 	.word	0x00330033
 800604c:	00330033 	.word	0x00330033
 8006050:	00330033 	.word	0x00330033
 8006054:	0033014d 	.word	0x0033014d
 8006058:	00330033 	.word	0x00330033
 800605c:	00330033 	.word	0x00330033
 8006060:	00330033 	.word	0x00330033
 8006064:	0033002b 	.word	0x0033002b
 8006068:	00330033 	.word	0x00330033
 800606c:	00330033 	.word	0x00330033
 8006070:	00330033 	.word	0x00330033
 8006074:	0033002d 	.word	0x0033002d
 8006078:	00330033 	.word	0x00330033
 800607c:	00330033 	.word	0x00330033
 8006080:	00330033 	.word	0x00330033
 8006084:	0033002f 	.word	0x0033002f
 8006088:	00330033 	.word	0x00330033
 800608c:	00330033 	.word	0x00330033
 8006090:	00330033 	.word	0x00330033
 8006094:	0031      	.short	0x0031
 8006096:	2201      	movs	r2, #1
 8006098:	e008      	b.n	80060ac <UART_SetConfig+0x118>
 800609a:	2208      	movs	r2, #8
 800609c:	e006      	b.n	80060ac <UART_SetConfig+0x118>
 800609e:	2210      	movs	r2, #16
 80060a0:	e004      	b.n	80060ac <UART_SetConfig+0x118>
 80060a2:	2220      	movs	r2, #32
 80060a4:	e002      	b.n	80060ac <UART_SetConfig+0x118>
 80060a6:	2240      	movs	r2, #64	@ 0x40
 80060a8:	e000      	b.n	80060ac <UART_SetConfig+0x118>
 80060aa:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 80060ac:	4949      	ldr	r1, [pc, #292]	@ (80061d4 <UART_SetConfig+0x240>)
 80060ae:	428b      	cmp	r3, r1
 80060b0:	f000 8127 	beq.w	8006302 <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060b4:	69e0      	ldr	r0, [r4, #28]
 80060b6:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80060ba:	f000 81a7 	beq.w	800640c <UART_SetConfig+0x478>
    switch (clocksource)
 80060be:	2a20      	cmp	r2, #32
 80060c0:	f200 81ff 	bhi.w	80064c2 <UART_SetConfig+0x52e>
 80060c4:	2a20      	cmp	r2, #32
 80060c6:	f200 8249 	bhi.w	800655c <UART_SetConfig+0x5c8>
 80060ca:	e8df f012 	tbh	[pc, r2, lsl #1]
 80060ce:	0216      	.short	0x0216
 80060d0:	0247021c 	.word	0x0247021c
 80060d4:	021f0247 	.word	0x021f0247
 80060d8:	02470247 	.word	0x02470247
 80060dc:	02240247 	.word	0x02240247
 80060e0:	02470247 	.word	0x02470247
 80060e4:	02470247 	.word	0x02470247
 80060e8:	02470247 	.word	0x02470247
 80060ec:	02290247 	.word	0x02290247
 80060f0:	02470247 	.word	0x02470247
 80060f4:	02470247 	.word	0x02470247
 80060f8:	02470247 	.word	0x02470247
 80060fc:	02470247 	.word	0x02470247
 8006100:	02470247 	.word	0x02470247
 8006104:	02470247 	.word	0x02470247
 8006108:	02470247 	.word	0x02470247
 800610c:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006110:	4a3a      	ldr	r2, [pc, #232]	@ (80061fc <UART_SetConfig+0x268>)
 8006112:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006114:	f002 0207 	and.w	r2, r2, #7
 8006118:	2a05      	cmp	r2, #5
 800611a:	d811      	bhi.n	8006140 <UART_SetConfig+0x1ac>
 800611c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006120:	00e10006 	.word	0x00e10006
 8006124:	000a0008 	.word	0x000a0008
 8006128:	000e000c 	.word	0x000e000c
 800612c:	2200      	movs	r2, #0
 800612e:	e7bd      	b.n	80060ac <UART_SetConfig+0x118>
 8006130:	2208      	movs	r2, #8
 8006132:	e7bb      	b.n	80060ac <UART_SetConfig+0x118>
 8006134:	2210      	movs	r2, #16
 8006136:	e7b9      	b.n	80060ac <UART_SetConfig+0x118>
 8006138:	2220      	movs	r2, #32
 800613a:	e7b7      	b.n	80060ac <UART_SetConfig+0x118>
 800613c:	2240      	movs	r2, #64	@ 0x40
 800613e:	e7b5      	b.n	80060ac <UART_SetConfig+0x118>
 8006140:	2280      	movs	r2, #128	@ 0x80
 8006142:	e7b3      	b.n	80060ac <UART_SetConfig+0x118>
 8006144:	4a2d      	ldr	r2, [pc, #180]	@ (80061fc <UART_SetConfig+0x268>)
 8006146:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006148:	f002 0207 	and.w	r2, r2, #7
 800614c:	2a05      	cmp	r2, #5
 800614e:	d80e      	bhi.n	800616e <UART_SetConfig+0x1da>
 8006150:	e8df f002 	tbb	[pc, r2]
 8006154:	0705c903 	.word	0x0705c903
 8006158:	0b09      	.short	0x0b09
 800615a:	2200      	movs	r2, #0
 800615c:	e7a6      	b.n	80060ac <UART_SetConfig+0x118>
 800615e:	2208      	movs	r2, #8
 8006160:	e7a4      	b.n	80060ac <UART_SetConfig+0x118>
 8006162:	2210      	movs	r2, #16
 8006164:	e7a2      	b.n	80060ac <UART_SetConfig+0x118>
 8006166:	2220      	movs	r2, #32
 8006168:	e7a0      	b.n	80060ac <UART_SetConfig+0x118>
 800616a:	2240      	movs	r2, #64	@ 0x40
 800616c:	e79e      	b.n	80060ac <UART_SetConfig+0x118>
 800616e:	2280      	movs	r2, #128	@ 0x80
 8006170:	e79c      	b.n	80060ac <UART_SetConfig+0x118>
 8006172:	4a22      	ldr	r2, [pc, #136]	@ (80061fc <UART_SetConfig+0x268>)
 8006174:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006176:	f002 0207 	and.w	r2, r2, #7
 800617a:	2a05      	cmp	r2, #5
 800617c:	d80e      	bhi.n	800619c <UART_SetConfig+0x208>
 800617e:	e8df f002 	tbb	[pc, r2]
 8006182:	b403      	.short	0xb403
 8006184:	0b090705 	.word	0x0b090705
 8006188:	2200      	movs	r2, #0
 800618a:	e78f      	b.n	80060ac <UART_SetConfig+0x118>
 800618c:	2208      	movs	r2, #8
 800618e:	e78d      	b.n	80060ac <UART_SetConfig+0x118>
 8006190:	2210      	movs	r2, #16
 8006192:	e78b      	b.n	80060ac <UART_SetConfig+0x118>
 8006194:	2220      	movs	r2, #32
 8006196:	e789      	b.n	80060ac <UART_SetConfig+0x118>
 8006198:	2240      	movs	r2, #64	@ 0x40
 800619a:	e787      	b.n	80060ac <UART_SetConfig+0x118>
 800619c:	2280      	movs	r2, #128	@ 0x80
 800619e:	e785      	b.n	80060ac <UART_SetConfig+0x118>
 80061a0:	4a16      	ldr	r2, [pc, #88]	@ (80061fc <UART_SetConfig+0x268>)
 80061a2:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80061a4:	f002 0207 	and.w	r2, r2, #7
 80061a8:	2a05      	cmp	r2, #5
 80061aa:	d80e      	bhi.n	80061ca <UART_SetConfig+0x236>
 80061ac:	e8df f002 	tbb	[pc, r2]
 80061b0:	07059f03 	.word	0x07059f03
 80061b4:	0b09      	.short	0x0b09
 80061b6:	2200      	movs	r2, #0
 80061b8:	e778      	b.n	80060ac <UART_SetConfig+0x118>
 80061ba:	2208      	movs	r2, #8
 80061bc:	e776      	b.n	80060ac <UART_SetConfig+0x118>
 80061be:	2210      	movs	r2, #16
 80061c0:	e774      	b.n	80060ac <UART_SetConfig+0x118>
 80061c2:	2220      	movs	r2, #32
 80061c4:	e772      	b.n	80060ac <UART_SetConfig+0x118>
 80061c6:	2240      	movs	r2, #64	@ 0x40
 80061c8:	e770      	b.n	80060ac <UART_SetConfig+0x118>
 80061ca:	2280      	movs	r2, #128	@ 0x80
 80061cc:	e76e      	b.n	80060ac <UART_SetConfig+0x118>
 80061ce:	bf00      	nop
 80061d0:	cfff69f3 	.word	0xcfff69f3
 80061d4:	58000c00 	.word	0x58000c00
 80061d8:	11fff4ff 	.word	0x11fff4ff
 80061dc:	40011000 	.word	0x40011000
 80061e0:	40004400 	.word	0x40004400
 80061e4:	40004800 	.word	0x40004800
 80061e8:	40004c00 	.word	0x40004c00
 80061ec:	40005000 	.word	0x40005000
 80061f0:	40011400 	.word	0x40011400
 80061f4:	40007800 	.word	0x40007800
 80061f8:	40007c00 	.word	0x40007c00
 80061fc:	58024400 	.word	0x58024400
 8006200:	4a7d      	ldr	r2, [pc, #500]	@ (80063f8 <UART_SetConfig+0x464>)
 8006202:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006204:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8006208:	2a28      	cmp	r2, #40	@ 0x28
 800620a:	d820      	bhi.n	800624e <UART_SetConfig+0x2ba>
 800620c:	e8df f002 	tbb	[pc, r2]
 8006210:	1f1f1f15 	.word	0x1f1f1f15
 8006214:	1f1f1f1f 	.word	0x1f1f1f1f
 8006218:	1f1f1f71 	.word	0x1f1f1f71
 800621c:	1f1f1f1f 	.word	0x1f1f1f1f
 8006220:	1f1f1f17 	.word	0x1f1f1f17
 8006224:	1f1f1f1f 	.word	0x1f1f1f1f
 8006228:	1f1f1f19 	.word	0x1f1f1f19
 800622c:	1f1f1f1f 	.word	0x1f1f1f1f
 8006230:	1f1f1f1b 	.word	0x1f1f1f1b
 8006234:	1f1f1f1f 	.word	0x1f1f1f1f
 8006238:	1d          	.byte	0x1d
 8006239:	00          	.byte	0x00
 800623a:	2201      	movs	r2, #1
 800623c:	e736      	b.n	80060ac <UART_SetConfig+0x118>
 800623e:	2208      	movs	r2, #8
 8006240:	e734      	b.n	80060ac <UART_SetConfig+0x118>
 8006242:	2210      	movs	r2, #16
 8006244:	e732      	b.n	80060ac <UART_SetConfig+0x118>
 8006246:	2220      	movs	r2, #32
 8006248:	e730      	b.n	80060ac <UART_SetConfig+0x118>
 800624a:	2240      	movs	r2, #64	@ 0x40
 800624c:	e72e      	b.n	80060ac <UART_SetConfig+0x118>
 800624e:	2280      	movs	r2, #128	@ 0x80
 8006250:	e72c      	b.n	80060ac <UART_SetConfig+0x118>
 8006252:	4a69      	ldr	r2, [pc, #420]	@ (80063f8 <UART_SetConfig+0x464>)
 8006254:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006256:	f002 0207 	and.w	r2, r2, #7
 800625a:	2a05      	cmp	r2, #5
 800625c:	d80e      	bhi.n	800627c <UART_SetConfig+0x2e8>
 800625e:	e8df f002 	tbb	[pc, r2]
 8006262:	4a03      	.short	0x4a03
 8006264:	0b090705 	.word	0x0b090705
 8006268:	2200      	movs	r2, #0
 800626a:	e71f      	b.n	80060ac <UART_SetConfig+0x118>
 800626c:	2208      	movs	r2, #8
 800626e:	e71d      	b.n	80060ac <UART_SetConfig+0x118>
 8006270:	2210      	movs	r2, #16
 8006272:	e71b      	b.n	80060ac <UART_SetConfig+0x118>
 8006274:	2220      	movs	r2, #32
 8006276:	e719      	b.n	80060ac <UART_SetConfig+0x118>
 8006278:	2240      	movs	r2, #64	@ 0x40
 800627a:	e717      	b.n	80060ac <UART_SetConfig+0x118>
 800627c:	2280      	movs	r2, #128	@ 0x80
 800627e:	e715      	b.n	80060ac <UART_SetConfig+0x118>
 8006280:	4a5d      	ldr	r2, [pc, #372]	@ (80063f8 <UART_SetConfig+0x464>)
 8006282:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006284:	f002 0207 	and.w	r2, r2, #7
 8006288:	2a05      	cmp	r2, #5
 800628a:	d80e      	bhi.n	80062aa <UART_SetConfig+0x316>
 800628c:	e8df f002 	tbb	[pc, r2]
 8006290:	07053503 	.word	0x07053503
 8006294:	0b09      	.short	0x0b09
 8006296:	2200      	movs	r2, #0
 8006298:	e708      	b.n	80060ac <UART_SetConfig+0x118>
 800629a:	2208      	movs	r2, #8
 800629c:	e706      	b.n	80060ac <UART_SetConfig+0x118>
 800629e:	2210      	movs	r2, #16
 80062a0:	e704      	b.n	80060ac <UART_SetConfig+0x118>
 80062a2:	2220      	movs	r2, #32
 80062a4:	e702      	b.n	80060ac <UART_SetConfig+0x118>
 80062a6:	2240      	movs	r2, #64	@ 0x40
 80062a8:	e700      	b.n	80060ac <UART_SetConfig+0x118>
 80062aa:	2280      	movs	r2, #128	@ 0x80
 80062ac:	e6fe      	b.n	80060ac <UART_SetConfig+0x118>
 80062ae:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 80062b2:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80062b4:	f002 0207 	and.w	r2, r2, #7
 80062b8:	2a05      	cmp	r2, #5
 80062ba:	d80e      	bhi.n	80062da <UART_SetConfig+0x346>
 80062bc:	e8df f002 	tbb	[pc, r2]
 80062c0:	07051f03 	.word	0x07051f03
 80062c4:	0b09      	.short	0x0b09
 80062c6:	2202      	movs	r2, #2
 80062c8:	e6f0      	b.n	80060ac <UART_SetConfig+0x118>
 80062ca:	2208      	movs	r2, #8
 80062cc:	e6ee      	b.n	80060ac <UART_SetConfig+0x118>
 80062ce:	2210      	movs	r2, #16
 80062d0:	e6ec      	b.n	80060ac <UART_SetConfig+0x118>
 80062d2:	2220      	movs	r2, #32
 80062d4:	e6ea      	b.n	80060ac <UART_SetConfig+0x118>
 80062d6:	2240      	movs	r2, #64	@ 0x40
 80062d8:	e6e8      	b.n	80060ac <UART_SetConfig+0x118>
 80062da:	2280      	movs	r2, #128	@ 0x80
 80062dc:	e6e6      	b.n	80060ac <UART_SetConfig+0x118>
 80062de:	2204      	movs	r2, #4
 80062e0:	e6e4      	b.n	80060ac <UART_SetConfig+0x118>
 80062e2:	2204      	movs	r2, #4
 80062e4:	e6e2      	b.n	80060ac <UART_SetConfig+0x118>
 80062e6:	2204      	movs	r2, #4
 80062e8:	e6e0      	b.n	80060ac <UART_SetConfig+0x118>
 80062ea:	2204      	movs	r2, #4
 80062ec:	e6de      	b.n	80060ac <UART_SetConfig+0x118>
 80062ee:	2204      	movs	r2, #4
 80062f0:	e6dc      	b.n	80060ac <UART_SetConfig+0x118>
 80062f2:	2204      	movs	r2, #4
 80062f4:	e6da      	b.n	80060ac <UART_SetConfig+0x118>
 80062f6:	2204      	movs	r2, #4
 80062f8:	e6d8      	b.n	80060ac <UART_SetConfig+0x118>
 80062fa:	2204      	movs	r2, #4
 80062fc:	e6d6      	b.n	80060ac <UART_SetConfig+0x118>
 80062fe:	2204      	movs	r2, #4
 8006300:	e6d4      	b.n	80060ac <UART_SetConfig+0x118>
    switch (clocksource)
 8006302:	2a20      	cmp	r2, #32
 8006304:	d827      	bhi.n	8006356 <UART_SetConfig+0x3c2>
 8006306:	2a02      	cmp	r2, #2
 8006308:	f0c0 811a 	bcc.w	8006540 <UART_SetConfig+0x5ac>
 800630c:	3a02      	subs	r2, #2
 800630e:	2a1e      	cmp	r2, #30
 8006310:	f200 8118 	bhi.w	8006544 <UART_SetConfig+0x5b0>
 8006314:	e8df f012 	tbh	[pc, r2, lsl #1]
 8006318:	01160050 	.word	0x01160050
 800631c:	01160056 	.word	0x01160056
 8006320:	01160116 	.word	0x01160116
 8006324:	0116005b 	.word	0x0116005b
 8006328:	01160116 	.word	0x01160116
 800632c:	01160116 	.word	0x01160116
 8006330:	01160116 	.word	0x01160116
 8006334:	01160060 	.word	0x01160060
 8006338:	01160116 	.word	0x01160116
 800633c:	01160116 	.word	0x01160116
 8006340:	01160116 	.word	0x01160116
 8006344:	01160116 	.word	0x01160116
 8006348:	01160116 	.word	0x01160116
 800634c:	01160116 	.word	0x01160116
 8006350:	01160116 	.word	0x01160116
 8006354:	006c      	.short	0x006c
 8006356:	2a40      	cmp	r2, #64	@ 0x40
 8006358:	d12c      	bne.n	80063b4 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 800635a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800635e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006360:	4b26      	ldr	r3, [pc, #152]	@ (80063fc <UART_SetConfig+0x468>)
 8006362:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8006366:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800636a:	6865      	ldr	r5, [r4, #4]
 800636c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8006370:	4299      	cmp	r1, r3
 8006372:	f200 80e9 	bhi.w	8006548 <UART_SetConfig+0x5b4>
 8006376:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800637a:	f200 80e7 	bhi.w	800654c <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800637e:	2600      	movs	r6, #0
 8006380:	4633      	mov	r3, r6
 8006382:	4631      	mov	r1, r6
 8006384:	f7f9 ffdc 	bl	8000340 <__aeabi_uldivmod>
 8006388:	0209      	lsls	r1, r1, #8
 800638a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800638e:	0200      	lsls	r0, r0, #8
 8006390:	086b      	lsrs	r3, r5, #1
 8006392:	18c0      	adds	r0, r0, r3
 8006394:	462a      	mov	r2, r5
 8006396:	4633      	mov	r3, r6
 8006398:	f141 0100 	adc.w	r1, r1, #0
 800639c:	f7f9 ffd0 	bl	8000340 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063a0:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80063a4:	4b16      	ldr	r3, [pc, #88]	@ (8006400 <UART_SetConfig+0x46c>)
 80063a6:	429a      	cmp	r2, r3
 80063a8:	f200 80d2 	bhi.w	8006550 <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	60d8      	str	r0, [r3, #12]
 80063b0:	4630      	mov	r0, r6
 80063b2:	e0d4      	b.n	800655e <UART_SetConfig+0x5ca>
    switch (clocksource)
 80063b4:	2001      	movs	r0, #1
 80063b6:	e0d2      	b.n	800655e <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80063b8:	f7fd ff5a 	bl	8004270 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 80063bc:	2800      	cmp	r0, #0
 80063be:	d1ce      	bne.n	800635e <UART_SetConfig+0x3ca>
 80063c0:	2000      	movs	r0, #0
 80063c2:	e0cc      	b.n	800655e <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c4:	a803      	add	r0, sp, #12
 80063c6:	f7fd ff65 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063ca:	9804      	ldr	r0, [sp, #16]
        break;
 80063cc:	e7f6      	b.n	80063bc <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063ce:	4668      	mov	r0, sp
 80063d0:	f7fe f860 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063d4:	9801      	ldr	r0, [sp, #4]
        break;
 80063d6:	e7f1      	b.n	80063bc <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063d8:	4b07      	ldr	r3, [pc, #28]	@ (80063f8 <UART_SetConfig+0x464>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f013 0f20 	tst.w	r3, #32
 80063e0:	d008      	beq.n	80063f4 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80063e2:	4b05      	ldr	r3, [pc, #20]	@ (80063f8 <UART_SetConfig+0x464>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80063ea:	4806      	ldr	r0, [pc, #24]	@ (8006404 <UART_SetConfig+0x470>)
 80063ec:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80063ee:	e7b6      	b.n	800635e <UART_SetConfig+0x3ca>
    switch (clocksource)
 80063f0:	4805      	ldr	r0, [pc, #20]	@ (8006408 <UART_SetConfig+0x474>)
 80063f2:	e7b4      	b.n	800635e <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 80063f4:	4803      	ldr	r0, [pc, #12]	@ (8006404 <UART_SetConfig+0x470>)
 80063f6:	e7b2      	b.n	800635e <UART_SetConfig+0x3ca>
 80063f8:	58024400 	.word	0x58024400
 80063fc:	0800a5e0 	.word	0x0800a5e0
 8006400:	000ffcff 	.word	0x000ffcff
 8006404:	03d09000 	.word	0x03d09000
 8006408:	003d0900 	.word	0x003d0900
    switch (clocksource)
 800640c:	2a20      	cmp	r2, #32
 800640e:	d815      	bhi.n	800643c <UART_SetConfig+0x4a8>
 8006410:	2a20      	cmp	r2, #32
 8006412:	f200 809f 	bhi.w	8006554 <UART_SetConfig+0x5c0>
 8006416:	e8df f002 	tbb	[pc, r2]
 800641a:	3731      	.short	0x3731
 800641c:	9d3a9d9d 	.word	0x9d3a9d9d
 8006420:	9d3f9d9d 	.word	0x9d3f9d9d
 8006424:	9d9d9d9d 	.word	0x9d9d9d9d
 8006428:	9d449d9d 	.word	0x9d449d9d
 800642c:	9d9d9d9d 	.word	0x9d9d9d9d
 8006430:	9d9d9d9d 	.word	0x9d9d9d9d
 8006434:	9d9d9d9d 	.word	0x9d9d9d9d
 8006438:	9d9d      	.short	0x9d9d
 800643a:	50          	.byte	0x50
 800643b:	00          	.byte	0x00
 800643c:	2a40      	cmp	r2, #64	@ 0x40
 800643e:	d11b      	bne.n	8006478 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006440:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8006442:	4b4d      	ldr	r3, [pc, #308]	@ (8006578 <UART_SetConfig+0x5e4>)
 8006444:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006448:	fbb0 f0f3 	udiv	r0, r0, r3
 800644c:	6862      	ldr	r2, [r4, #4]
 800644e:	0853      	lsrs	r3, r2, #1
 8006450:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8006454:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006458:	f1a3 0110 	sub.w	r1, r3, #16
 800645c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8006460:	4291      	cmp	r1, r2
 8006462:	d879      	bhi.n	8006558 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006464:	b29a      	uxth	r2, r3
 8006466:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800646a:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800646e:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8006470:	6822      	ldr	r2, [r4, #0]
 8006472:	60d3      	str	r3, [r2, #12]
 8006474:	2000      	movs	r0, #0
 8006476:	e072      	b.n	800655e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006478:	2001      	movs	r0, #1
 800647a:	e070      	b.n	800655e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800647c:	f7fd f870 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8006480:	2800      	cmp	r0, #0
 8006482:	d1dd      	bne.n	8006440 <UART_SetConfig+0x4ac>
 8006484:	2000      	movs	r0, #0
 8006486:	e06a      	b.n	800655e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006488:	f7fd f87c 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
        break;
 800648c:	e7f8      	b.n	8006480 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800648e:	a803      	add	r0, sp, #12
 8006490:	f7fd ff00 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006494:	9804      	ldr	r0, [sp, #16]
        break;
 8006496:	e7f3      	b.n	8006480 <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006498:	4668      	mov	r0, sp
 800649a:	f7fd fffb 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800649e:	9801      	ldr	r0, [sp, #4]
        break;
 80064a0:	e7ee      	b.n	8006480 <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064a2:	4b36      	ldr	r3, [pc, #216]	@ (800657c <UART_SetConfig+0x5e8>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f013 0f20 	tst.w	r3, #32
 80064aa:	d008      	beq.n	80064be <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064ac:	4b33      	ldr	r3, [pc, #204]	@ (800657c <UART_SetConfig+0x5e8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80064b4:	4832      	ldr	r0, [pc, #200]	@ (8006580 <UART_SetConfig+0x5ec>)
 80064b6:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 80064b8:	e7c2      	b.n	8006440 <UART_SetConfig+0x4ac>
    switch (clocksource)
 80064ba:	4832      	ldr	r0, [pc, #200]	@ (8006584 <UART_SetConfig+0x5f0>)
 80064bc:	e7c0      	b.n	8006440 <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 80064be:	4830      	ldr	r0, [pc, #192]	@ (8006580 <UART_SetConfig+0x5ec>)
 80064c0:	e7be      	b.n	8006440 <UART_SetConfig+0x4ac>
    switch (clocksource)
 80064c2:	2a40      	cmp	r2, #64	@ 0x40
 80064c4:	d117      	bne.n	80064f6 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 80064c6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80064ca:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80064cc:	4b2a      	ldr	r3, [pc, #168]	@ (8006578 <UART_SetConfig+0x5e4>)
 80064ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80064d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80064d6:	6863      	ldr	r3, [r4, #4]
 80064d8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80064dc:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064e0:	f1a0 0210 	sub.w	r2, r0, #16
 80064e4:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d842      	bhi.n	8006572 <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064ec:	6823      	ldr	r3, [r4, #0]
 80064ee:	b280      	uxth	r0, r0
 80064f0:	60d8      	str	r0, [r3, #12]
 80064f2:	2000      	movs	r0, #0
 80064f4:	e033      	b.n	800655e <UART_SetConfig+0x5ca>
    switch (clocksource)
 80064f6:	2001      	movs	r0, #1
 80064f8:	e031      	b.n	800655e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 80064fa:	f7fd f831 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80064fe:	2800      	cmp	r0, #0
 8006500:	d1e3      	bne.n	80064ca <UART_SetConfig+0x536>
 8006502:	2000      	movs	r0, #0
 8006504:	e02b      	b.n	800655e <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8006506:	f7fd f83d 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
        break;
 800650a:	e7f8      	b.n	80064fe <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800650c:	a803      	add	r0, sp, #12
 800650e:	f7fd fec1 	bl	8004294 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006512:	9804      	ldr	r0, [sp, #16]
        break;
 8006514:	e7f3      	b.n	80064fe <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006516:	4668      	mov	r0, sp
 8006518:	f7fd ffbc 	bl	8004494 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800651c:	9801      	ldr	r0, [sp, #4]
        break;
 800651e:	e7ee      	b.n	80064fe <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006520:	4b16      	ldr	r3, [pc, #88]	@ (800657c <UART_SetConfig+0x5e8>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	f013 0f20 	tst.w	r3, #32
 8006528:	d008      	beq.n	800653c <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800652a:	4b14      	ldr	r3, [pc, #80]	@ (800657c <UART_SetConfig+0x5e8>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006532:	4813      	ldr	r0, [pc, #76]	@ (8006580 <UART_SetConfig+0x5ec>)
 8006534:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8006536:	e7c8      	b.n	80064ca <UART_SetConfig+0x536>
    switch (clocksource)
 8006538:	4812      	ldr	r0, [pc, #72]	@ (8006584 <UART_SetConfig+0x5f0>)
 800653a:	e7c6      	b.n	80064ca <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 800653c:	4810      	ldr	r0, [pc, #64]	@ (8006580 <UART_SetConfig+0x5ec>)
 800653e:	e7c4      	b.n	80064ca <UART_SetConfig+0x536>
    switch (clocksource)
 8006540:	2001      	movs	r0, #1
 8006542:	e00c      	b.n	800655e <UART_SetConfig+0x5ca>
 8006544:	2001      	movs	r0, #1
 8006546:	e00a      	b.n	800655e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8006548:	2001      	movs	r0, #1
 800654a:	e008      	b.n	800655e <UART_SetConfig+0x5ca>
 800654c:	2001      	movs	r0, #1
 800654e:	e006      	b.n	800655e <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 8006550:	2001      	movs	r0, #1
 8006552:	e004      	b.n	800655e <UART_SetConfig+0x5ca>
    switch (clocksource)
 8006554:	2001      	movs	r0, #1
 8006556:	e002      	b.n	800655e <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8006558:	2001      	movs	r0, #1
 800655a:	e000      	b.n	800655e <UART_SetConfig+0x5ca>
    switch (clocksource)
 800655c:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800655e:	2301      	movs	r3, #1
 8006560:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006564:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8006568:	2300      	movs	r3, #0
 800656a:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 800656c:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 800656e:	b006      	add	sp, #24
 8006570:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8006572:	2001      	movs	r0, #1
 8006574:	e7f3      	b.n	800655e <UART_SetConfig+0x5ca>
 8006576:	bf00      	nop
 8006578:	0800a5e0 	.word	0x0800a5e0
 800657c:	58024400 	.word	0x58024400
 8006580:	03d09000 	.word	0x03d09000
 8006584:	003d0900 	.word	0x003d0900

08006588 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006588:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800658a:	f013 0f08 	tst.w	r3, #8
 800658e:	d006      	beq.n	800659e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006590:	6802      	ldr	r2, [r0, #0]
 8006592:	6853      	ldr	r3, [r2, #4]
 8006594:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006598:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800659a:	430b      	orrs	r3, r1
 800659c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800659e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065a0:	f013 0f01 	tst.w	r3, #1
 80065a4:	d006      	beq.n	80065b4 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065a6:	6802      	ldr	r2, [r0, #0]
 80065a8:	6853      	ldr	r3, [r2, #4]
 80065aa:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80065ae:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80065b0:	430b      	orrs	r3, r1
 80065b2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065b6:	f013 0f02 	tst.w	r3, #2
 80065ba:	d006      	beq.n	80065ca <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065bc:	6802      	ldr	r2, [r0, #0]
 80065be:	6853      	ldr	r3, [r2, #4]
 80065c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065c4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 80065c6:	430b      	orrs	r3, r1
 80065c8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065ca:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065cc:	f013 0f04 	tst.w	r3, #4
 80065d0:	d006      	beq.n	80065e0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80065d2:	6802      	ldr	r2, [r0, #0]
 80065d4:	6853      	ldr	r3, [r2, #4]
 80065d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065da:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80065dc:	430b      	orrs	r3, r1
 80065de:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80065e0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065e2:	f013 0f10 	tst.w	r3, #16
 80065e6:	d006      	beq.n	80065f6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80065e8:	6802      	ldr	r2, [r0, #0]
 80065ea:	6893      	ldr	r3, [r2, #8]
 80065ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065f0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 80065f2:	430b      	orrs	r3, r1
 80065f4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065f6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80065f8:	f013 0f20 	tst.w	r3, #32
 80065fc:	d006      	beq.n	800660c <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065fe:	6802      	ldr	r2, [r0, #0]
 8006600:	6893      	ldr	r3, [r2, #8]
 8006602:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006606:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8006608:	430b      	orrs	r3, r1
 800660a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800660c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800660e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006612:	d00a      	beq.n	800662a <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006614:	6802      	ldr	r2, [r0, #0]
 8006616:	6853      	ldr	r3, [r2, #4]
 8006618:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800661c:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800661e:	430b      	orrs	r3, r1
 8006620:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006622:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006624:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006628:	d00b      	beq.n	8006642 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800662a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800662c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006630:	d006      	beq.n	8006640 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006632:	6802      	ldr	r2, [r0, #0]
 8006634:	6853      	ldr	r3, [r2, #4]
 8006636:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800663a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800663c:	430b      	orrs	r3, r1
 800663e:	6053      	str	r3, [r2, #4]
}
 8006640:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006642:	6802      	ldr	r2, [r0, #0]
 8006644:	6853      	ldr	r3, [r2, #4]
 8006646:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800664a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800664c:	430b      	orrs	r3, r1
 800664e:	6053      	str	r3, [r2, #4]
 8006650:	e7eb      	b.n	800662a <UART_AdvFeatureConfig+0xa2>

08006652 <UART_WaitOnFlagUntilTimeout>:
{
 8006652:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006656:	4605      	mov	r5, r0
 8006658:	460e      	mov	r6, r1
 800665a:	4617      	mov	r7, r2
 800665c:	4699      	mov	r9, r3
 800665e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006662:	682b      	ldr	r3, [r5, #0]
 8006664:	69dc      	ldr	r4, [r3, #28]
 8006666:	ea36 0404 	bics.w	r4, r6, r4
 800666a:	bf0c      	ite	eq
 800666c:	2401      	moveq	r4, #1
 800666e:	2400      	movne	r4, #0
 8006670:	42bc      	cmp	r4, r7
 8006672:	d13a      	bne.n	80066ea <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 8006674:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006678:	d0f3      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800667a:	f7fa fb17 	bl	8000cac <HAL_GetTick>
 800667e:	eba0 0009 	sub.w	r0, r0, r9
 8006682:	4540      	cmp	r0, r8
 8006684:	d834      	bhi.n	80066f0 <UART_WaitOnFlagUntilTimeout+0x9e>
 8006686:	f1b8 0f00 	cmp.w	r8, #0
 800668a:	d033      	beq.n	80066f4 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800668c:	682b      	ldr	r3, [r5, #0]
 800668e:	681a      	ldr	r2, [r3, #0]
 8006690:	f012 0f04 	tst.w	r2, #4
 8006694:	d0e5      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0x10>
 8006696:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 800669a:	bf18      	it	ne
 800669c:	2201      	movne	r2, #1
 800669e:	2e80      	cmp	r6, #128	@ 0x80
 80066a0:	d0df      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0x10>
 80066a2:	2a00      	cmp	r2, #0
 80066a4:	d0dd      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066a6:	69da      	ldr	r2, [r3, #28]
 80066a8:	f012 0f08 	tst.w	r2, #8
 80066ac:	d111      	bne.n	80066d2 <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066ae:	69da      	ldr	r2, [r3, #28]
 80066b0:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 80066b4:	d0d5      	beq.n	8006662 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066ba:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80066bc:	4628      	mov	r0, r5
 80066be:	f7ff fc3d 	bl	8005f3c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066c2:	2320      	movs	r3, #32
 80066c4:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80066c8:	2300      	movs	r3, #0
 80066ca:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 80066ce:	2003      	movs	r0, #3
 80066d0:	e00c      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066d2:	2408      	movs	r4, #8
 80066d4:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 80066d6:	4628      	mov	r0, r5
 80066d8:	f7ff fc30 	bl	8005f3c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066dc:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 80066e0:	2300      	movs	r3, #0
 80066e2:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 80066e6:	2001      	movs	r0, #1
 80066e8:	e000      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 80066ea:	2000      	movs	r0, #0
}
 80066ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80066f0:	2003      	movs	r0, #3
 80066f2:	e7fb      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0x9a>
 80066f4:	2003      	movs	r0, #3
 80066f6:	e7f9      	b.n	80066ec <UART_WaitOnFlagUntilTimeout+0x9a>

080066f8 <UART_CheckIdleState>:
{
 80066f8:	b530      	push	{r4, r5, lr}
 80066fa:	b083      	sub	sp, #12
 80066fc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fe:	2300      	movs	r3, #0
 8006700:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8006704:	f7fa fad2 	bl	8000cac <HAL_GetTick>
 8006708:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800670a:	6822      	ldr	r2, [r4, #0]
 800670c:	6812      	ldr	r2, [r2, #0]
 800670e:	f012 0f08 	tst.w	r2, #8
 8006712:	d110      	bne.n	8006736 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006714:	6823      	ldr	r3, [r4, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f013 0f04 	tst.w	r3, #4
 800671c:	d128      	bne.n	8006770 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800671e:	2320      	movs	r3, #32
 8006720:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006724:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006728:	2000      	movs	r0, #0
 800672a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800672c:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800672e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006732:	b003      	add	sp, #12
 8006734:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006736:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	4603      	mov	r3, r0
 800673e:	2200      	movs	r2, #0
 8006740:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006744:	4620      	mov	r0, r4
 8006746:	f7ff ff84 	bl	8006652 <UART_WaitOnFlagUntilTimeout>
 800674a:	2800      	cmp	r0, #0
 800674c:	d0e2      	beq.n	8006714 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800674e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	e852 3f00 	ldrex	r3, [r2]
 8006754:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006758:	e842 3100 	strex	r1, r3, [r2]
 800675c:	2900      	cmp	r1, #0
 800675e:	d1f6      	bne.n	800674e <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8006760:	2320      	movs	r3, #32
 8006762:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8006766:	2300      	movs	r3, #0
 8006768:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800676c:	2003      	movs	r0, #3
 800676e:	e7e0      	b.n	8006732 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006770:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006774:	9300      	str	r3, [sp, #0]
 8006776:	462b      	mov	r3, r5
 8006778:	2200      	movs	r2, #0
 800677a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800677e:	4620      	mov	r0, r4
 8006780:	f7ff ff67 	bl	8006652 <UART_WaitOnFlagUntilTimeout>
 8006784:	2800      	cmp	r0, #0
 8006786:	d0ca      	beq.n	800671e <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006788:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678a:	e852 3f00 	ldrex	r3, [r2]
 800678e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006792:	e842 3100 	strex	r1, r3, [r2]
 8006796:	2900      	cmp	r1, #0
 8006798:	d1f6      	bne.n	8006788 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800679a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679c:	f102 0308 	add.w	r3, r2, #8
 80067a0:	e853 3f00 	ldrex	r3, [r3]
 80067a4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a8:	3208      	adds	r2, #8
 80067aa:	e842 3100 	strex	r1, r3, [r2]
 80067ae:	2900      	cmp	r1, #0
 80067b0:	d1f3      	bne.n	800679a <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80067b2:	2320      	movs	r3, #32
 80067b4:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 80067b8:	2300      	movs	r3, #0
 80067ba:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80067be:	2003      	movs	r0, #3
 80067c0:	e7b7      	b.n	8006732 <UART_CheckIdleState+0x3a>

080067c2 <HAL_UART_Init>:
  if (huart == NULL)
 80067c2:	b378      	cbz	r0, 8006824 <HAL_UART_Init+0x62>
{
 80067c4:	b510      	push	{r4, lr}
 80067c6:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80067c8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 80067cc:	b30b      	cbz	r3, 8006812 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80067ce:	2324      	movs	r3, #36	@ 0x24
 80067d0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 80067d4:	6822      	ldr	r2, [r4, #0]
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	f023 0301 	bic.w	r3, r3, #1
 80067dc:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80067e0:	b9e3      	cbnz	r3, 800681c <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067e2:	4620      	mov	r0, r4
 80067e4:	f7ff fbd6 	bl	8005f94 <UART_SetConfig>
 80067e8:	2801      	cmp	r0, #1
 80067ea:	d011      	beq.n	8006810 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067ec:	6822      	ldr	r2, [r4, #0]
 80067ee:	6853      	ldr	r3, [r2, #4]
 80067f0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80067f4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067f6:	6822      	ldr	r2, [r4, #0]
 80067f8:	6893      	ldr	r3, [r2, #8]
 80067fa:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80067fe:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006800:	6822      	ldr	r2, [r4, #0]
 8006802:	6813      	ldr	r3, [r2, #0]
 8006804:	f043 0301 	orr.w	r3, r3, #1
 8006808:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800680a:	4620      	mov	r0, r4
 800680c:	f7ff ff74 	bl	80066f8 <UART_CheckIdleState>
}
 8006810:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006812:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006816:	f7fb f8ff 	bl	8001a18 <HAL_UART_MspInit>
 800681a:	e7d8      	b.n	80067ce <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 800681c:	4620      	mov	r0, r4
 800681e:	f7ff feb3 	bl	8006588 <UART_AdvFeatureConfig>
 8006822:	e7de      	b.n	80067e2 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8006824:	2001      	movs	r0, #1
}
 8006826:	4770      	bx	lr

08006828 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8006828:	2800      	cmp	r0, #0
 800682a:	d042      	beq.n	80068b2 <HAL_MultiProcessor_Init+0x8a>
{
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	460e      	mov	r6, r1
 8006830:	4615      	mov	r5, r2
 8006832:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006834:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8006838:	b353      	cbz	r3, 8006890 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 800683a:	2324      	movs	r3, #36	@ 0x24
 800683c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8006840:	6822      	ldr	r2, [r4, #0]
 8006842:	6813      	ldr	r3, [r2, #0]
 8006844:	f023 0301 	bic.w	r3, r3, #1
 8006848:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800684a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800684c:	bb2b      	cbnz	r3, 800689a <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800684e:	4620      	mov	r0, r4
 8006850:	f7ff fba0 	bl	8005f94 <UART_SetConfig>
 8006854:	2801      	cmp	r0, #1
 8006856:	d01a      	beq.n	800688e <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006858:	6822      	ldr	r2, [r4, #0]
 800685a:	6853      	ldr	r3, [r2, #4]
 800685c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8006860:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006862:	6822      	ldr	r2, [r4, #0]
 8006864:	6893      	ldr	r3, [r2, #8]
 8006866:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800686a:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 800686c:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8006870:	d017      	beq.n	80068a2 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8006872:	6822      	ldr	r2, [r4, #0]
 8006874:	6813      	ldr	r3, [r2, #0]
 8006876:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800687a:	432b      	orrs	r3, r5
 800687c:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 800687e:	6822      	ldr	r2, [r4, #0]
 8006880:	6813      	ldr	r3, [r2, #0]
 8006882:	f043 0301 	orr.w	r3, r3, #1
 8006886:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8006888:	4620      	mov	r0, r4
 800688a:	f7ff ff35 	bl	80066f8 <UART_CheckIdleState>
}
 800688e:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8006890:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8006894:	f7fb f8c0 	bl	8001a18 <HAL_UART_MspInit>
 8006898:	e7cf      	b.n	800683a <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 800689a:	4620      	mov	r0, r4
 800689c:	f7ff fe74 	bl	8006588 <UART_AdvFeatureConfig>
 80068a0:	e7d5      	b.n	800684e <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80068a2:	6822      	ldr	r2, [r4, #0]
 80068a4:	6853      	ldr	r3, [r2, #4]
 80068a6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80068aa:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80068ae:	6053      	str	r3, [r2, #4]
 80068b0:	e7df      	b.n	8006872 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 80068b2:	2001      	movs	r0, #1
}
 80068b4:	4770      	bx	lr
	...

080068b8 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80068b8:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 80068ba:	b92b      	cbnz	r3, 80068c8 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 80068bc:	2301      	movs	r3, #1
 80068be:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80068c2:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 80068c6:	4770      	bx	lr
{
 80068c8:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80068ca:	6803      	ldr	r3, [r0, #0]
 80068cc:	689a      	ldr	r2, [r3, #8]
 80068ce:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80068d2:	6899      	ldr	r1, [r3, #8]
 80068d4:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068d6:	4d09      	ldr	r5, [pc, #36]	@ (80068fc <UARTEx_SetNbDataToProcess+0x44>)
 80068d8:	5c6b      	ldrb	r3, [r5, r1]
 80068da:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 80068dc:	4c08      	ldr	r4, [pc, #32]	@ (8006900 <UARTEx_SetNbDataToProcess+0x48>)
 80068de:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80068e0:	fb93 f3f1 	sdiv	r3, r3, r1
 80068e4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068e8:	5cab      	ldrb	r3, [r5, r2]
 80068ea:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 80068ec:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80068ee:	fb93 f3f2 	sdiv	r3, r3, r2
 80068f2:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 80068f6:	bc30      	pop	{r4, r5}
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	0800a600 	.word	0x0800a600
 8006900:	0800a5f8 	.word	0x0800a5f8

08006904 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006904:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006908:	2b01      	cmp	r3, #1
 800690a:	d018      	beq.n	800693e <HAL_UARTEx_DisableFifoMode+0x3a>
 800690c:	2301      	movs	r3, #1
 800690e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006912:	2324      	movs	r3, #36	@ 0x24
 8006914:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006918:	6803      	ldr	r3, [r0, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800691c:	6819      	ldr	r1, [r3, #0]
 800691e:	f021 0101 	bic.w	r1, r1, #1
 8006922:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006924:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006928:	2300      	movs	r3, #0
 800692a:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800692c:	6801      	ldr	r1, [r0, #0]
 800692e:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006930:	2220      	movs	r2, #32
 8006932:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006936:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 800693a:	4618      	mov	r0, r3
 800693c:	4770      	bx	lr
  __HAL_LOCK(huart);
 800693e:	2002      	movs	r0, #2
}
 8006940:	4770      	bx	lr

08006942 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8006942:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006944:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006948:	2b01      	cmp	r3, #1
 800694a:	d01d      	beq.n	8006988 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 800694c:	4604      	mov	r4, r0
 800694e:	2301      	movs	r3, #1
 8006950:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8006954:	2324      	movs	r3, #36	@ 0x24
 8006956:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800695a:	6803      	ldr	r3, [r0, #0]
 800695c:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	f022 0201 	bic.w	r2, r2, #1
 8006964:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006966:	6802      	ldr	r2, [r0, #0]
 8006968:	6893      	ldr	r3, [r2, #8]
 800696a:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 800696e:	4319      	orrs	r1, r3
 8006970:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8006972:	f7ff ffa1 	bl	80068b8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006976:	6823      	ldr	r3, [r4, #0]
 8006978:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800697a:	2320      	movs	r3, #32
 800697c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8006980:	2000      	movs	r0, #0
 8006982:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8006986:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006988:	2002      	movs	r0, #2
 800698a:	e7fc      	b.n	8006986 <HAL_UARTEx_SetTxFifoThreshold+0x44>

0800698c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800698c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800698e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8006992:	2b01      	cmp	r3, #1
 8006994:	d01d      	beq.n	80069d2 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8006996:	4604      	mov	r4, r0
 8006998:	2301      	movs	r3, #1
 800699a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800699e:	2324      	movs	r3, #36	@ 0x24
 80069a0:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069a4:	6803      	ldr	r3, [r0, #0]
 80069a6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	f022 0201 	bic.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069b0:	6802      	ldr	r2, [r0, #0]
 80069b2:	6893      	ldr	r3, [r2, #8]
 80069b4:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80069b8:	4319      	orrs	r1, r3
 80069ba:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80069bc:	f7ff ff7c 	bl	80068b8 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80069c4:	2320      	movs	r3, #32
 80069c6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80069ca:	2000      	movs	r0, #0
 80069cc:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80069d0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80069d2:	2002      	movs	r0, #2
 80069d4:	e7fc      	b.n	80069d0 <HAL_UARTEx_SetRxFifoThreshold+0x44>

080069d6 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80069d6:	e7fe      	b.n	80069d6 <NMI_Handler>

080069d8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80069d8:	e7fe      	b.n	80069d8 <HardFault_Handler>

080069da <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80069da:	e7fe      	b.n	80069da <MemManage_Handler>

080069dc <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80069dc:	e7fe      	b.n	80069dc <BusFault_Handler>

080069de <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80069de:	e7fe      	b.n	80069de <UsageFault_Handler>

080069e0 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80069e0:	4770      	bx	lr

080069e2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80069e2:	4770      	bx	lr

080069e4 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80069e4:	4770      	bx	lr

080069e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80069e6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80069e8:	f7fa f954 	bl	8000c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80069ec:	bd08      	pop	{r3, pc}
	...

080069f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80069f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80069f2:	4802      	ldr	r0, [pc, #8]	@ (80069fc <OTG_FS_IRQHandler+0xc>)
 80069f4:	f7fb fbff 	bl	80021f6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80069f8:	bd08      	pop	{r3, pc}
 80069fa:	bf00      	nop
 80069fc:	20001b9c 	.word	0x20001b9c

08006a00 <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006a00:	4b0b      	ldr	r3, [pc, #44]	@ (8006a30 <SDMMC_GetCmdError+0x30>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a0b      	ldr	r2, [pc, #44]	@ (8006a34 <SDMMC_GetCmdError+0x34>)
 8006a06:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0a:	0a5b      	lsrs	r3, r3, #9
 8006a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a10:	fb02 f303 	mul.w	r3, r2, r3

  do
  {
    if (count-- == 0U)
 8006a14:	461a      	mov	r2, r3
 8006a16:	3b01      	subs	r3, #1
 8006a18:	b13a      	cbz	r2, 8006a2a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8006a1a:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 8006a1c:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8006a20:	d0f8      	beq.n	8006a14 <SDMMC_GetCmdError+0x14>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006a22:	4b05      	ldr	r3, [pc, #20]	@ (8006a38 <SDMMC_GetCmdError+0x38>)
 8006a24:	6383      	str	r3, [r0, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8006a26:	2000      	movs	r0, #0
 8006a28:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006a2a:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006a2e:	4770      	bx	lr
 8006a30:	2000000c 	.word	0x2000000c
 8006a34:	10624dd3 	.word	0x10624dd3
 8006a38:	002000c5 	.word	0x002000c5

08006a3c <SDMMC_Init>:
{
 8006a3c:	b084      	sub	sp, #16
 8006a3e:	f10d 0c04 	add.w	ip, sp, #4
 8006a42:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           | \
 8006a46:	460b      	mov	r3, r1
 8006a48:	4313      	orrs	r3, r2
             Init.BusWide             | \
 8006a4a:	9a03      	ldr	r2, [sp, #12]
             Init.ClockPowerSave      | \
 8006a4c:	4313      	orrs	r3, r2
             Init.HardwareFlowControl | \
 8006a4e:	9a04      	ldr	r2, [sp, #16]
             Init.BusWide             | \
 8006a50:	4313      	orrs	r3, r2
             Init.ClockDiv
 8006a52:	9a05      	ldr	r2, [sp, #20]
             Init.HardwareFlowControl | \
 8006a54:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8006a56:	6841      	ldr	r1, [r0, #4]
 8006a58:	4a03      	ldr	r2, [pc, #12]	@ (8006a68 <SDMMC_Init+0x2c>)
 8006a5a:	400a      	ands	r2, r1
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	6043      	str	r3, [r0, #4]
}
 8006a60:	2000      	movs	r0, #0
 8006a62:	b004      	add	sp, #16
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	ffc02c00 	.word	0xffc02c00

08006a6c <SDMMC_ReadFIFO>:
  return (SDMMCx->FIFO);
 8006a6c:	f8d0 0080 	ldr.w	r0, [r0, #128]	@ 0x80
}
 8006a70:	4770      	bx	lr

08006a72 <SDMMC_PowerState_ON>:
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8006a72:	6803      	ldr	r3, [r0, #0]
 8006a74:	f043 0303 	orr.w	r3, r3, #3
 8006a78:	6003      	str	r3, [r0, #0]
}
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	4770      	bx	lr

08006a7e <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006a7e:	6800      	ldr	r0, [r0, #0]
}
 8006a80:	f000 0003 	and.w	r0, r0, #3
 8006a84:	4770      	bx	lr
	...

08006a88 <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8006a88:	680b      	ldr	r3, [r1, #0]
 8006a8a:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006a8c:	684b      	ldr	r3, [r1, #4]
                       Command->Response         | \
 8006a8e:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8006a90:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt | \
 8006a92:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         | \
 8006a94:	4313      	orrs	r3, r2
                       Command->CPSM);
 8006a96:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt | \
 8006a98:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006a9a:	68c1      	ldr	r1, [r0, #12]
 8006a9c:	4a02      	ldr	r2, [pc, #8]	@ (8006aa8 <SDMMC_SendCommand+0x20>)
 8006a9e:	400a      	ands	r2, r1
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	60c3      	str	r3, [r0, #12]
}
 8006aa4:	2000      	movs	r0, #0
 8006aa6:	4770      	bx	lr
 8006aa8:	fffee0c0 	.word	0xfffee0c0

08006aac <SDMMC_GetCommandResponse>:
  return (uint8_t)(SDMMCx->RESPCMD);
 8006aac:	6900      	ldr	r0, [r0, #16]
}
 8006aae:	b2c0      	uxtb	r0, r0
 8006ab0:	4770      	bx	lr

08006ab2 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006ab2:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8006ab4:	5840      	ldr	r0, [r0, r1]
}
 8006ab6:	4770      	bx	lr

08006ab8 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006ab8:	680b      	ldr	r3, [r1, #0]
 8006aba:	6243      	str	r3, [r0, #36]	@ 0x24
  SDMMCx->DLEN = Data->DataLength;
 8006abc:	684b      	ldr	r3, [r1, #4]
 8006abe:	6283      	str	r3, [r0, #40]	@ 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006ac0:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   | \
 8006ac2:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8006ac4:	4313      	orrs	r3, r2
                       Data->TransferMode  | \
 8006ac6:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   | \
 8006ac8:	4313      	orrs	r3, r2
                       Data->DPSM);
 8006aca:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  | \
 8006acc:	4313      	orrs	r3, r2
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006ace:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8006ad0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	62c3      	str	r3, [r0, #44]	@ 0x2c
}
 8006ad8:	2000      	movs	r0, #0
 8006ada:	4770      	bx	lr

08006adc <SDMMC_CmdGoIdleState>:
{
 8006adc:	b510      	push	{r4, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006ae6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006ae8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006aea:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006af0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006af2:	a901      	add	r1, sp, #4
 8006af4:	f7ff ffc8 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006af8:	4620      	mov	r0, r4
 8006afa:	f7ff ff81 	bl	8006a00 <SDMMC_GetCmdError>
}
 8006afe:	b006      	add	sp, #24
 8006b00:	bd10      	pop	{r4, pc}
	...

08006b04 <SDMMC_GetCmdResp1>:
{
 8006b04:	b570      	push	{r4, r5, r6, lr}
 8006b06:	4605      	mov	r5, r0
 8006b08:	460e      	mov	r6, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8006b0a:	4b51      	ldr	r3, [pc, #324]	@ (8006c50 <SDMMC_GetCmdResp1+0x14c>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	4951      	ldr	r1, [pc, #324]	@ (8006c54 <SDMMC_GetCmdResp1+0x150>)
 8006b10:	fba1 1303 	umull	r1, r3, r1, r3
 8006b14:	0a5b      	lsrs	r3, r3, #9
 8006b16:	fb03 f202 	mul.w	r2, r3, r2
    if (count-- == 0U)
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	3a01      	subs	r2, #1
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d05e      	beq.n	8006be0 <SDMMC_GetCmdResp1+0xdc>
    sta_reg = SDMMCx->STA;
 8006b22:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8006b24:	4b4c      	ldr	r3, [pc, #304]	@ (8006c58 <SDMMC_GetCmdResp1+0x154>)
 8006b26:	4023      	ands	r3, r4
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d0f6      	beq.n	8006b1a <SDMMC_GetCmdResp1+0x16>
 8006b2c:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006b30:	d1f3      	bne.n	8006b1a <SDMMC_GetCmdResp1+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006b32:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006b34:	f013 0f04 	tst.w	r3, #4
 8006b38:	d106      	bne.n	8006b48 <SDMMC_GetCmdResp1+0x44>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006b3a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006b3c:	f013 0f01 	tst.w	r3, #1
 8006b40:	d005      	beq.n	8006b4e <SDMMC_GetCmdResp1+0x4a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006b42:	2001      	movs	r0, #1
 8006b44:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b46:	e04d      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006b48:	2004      	movs	r0, #4
 8006b4a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006b4c:	e04a      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006b4e:	4b43      	ldr	r3, [pc, #268]	@ (8006c5c <SDMMC_GetCmdResp1+0x158>)
 8006b50:	63ab      	str	r3, [r5, #56]	@ 0x38
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006b52:	4628      	mov	r0, r5
 8006b54:	f7ff ffaa 	bl	8006aac <SDMMC_GetCommandResponse>
 8006b58:	42b0      	cmp	r0, r6
 8006b5a:	d001      	beq.n	8006b60 <SDMMC_GetCmdResp1+0x5c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006b5c:	2001      	movs	r0, #1
 8006b5e:	e041      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006b60:	2100      	movs	r1, #0
 8006b62:	4628      	mov	r0, r5
 8006b64:	f7ff ffa5 	bl	8006ab2 <SDMMC_GetResponse>
 8006b68:	4603      	mov	r3, r0
  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006b6a:	483d      	ldr	r0, [pc, #244]	@ (8006c60 <SDMMC_GetCmdResp1+0x15c>)
 8006b6c:	4018      	ands	r0, r3
 8006b6e:	b3c8      	cbz	r0, 8006be4 <SDMMC_GetCmdResp1+0xe0>
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	db38      	blt.n	8006be6 <SDMMC_GetCmdResp1+0xe2>
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006b74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006b78:	d138      	bne.n	8006bec <SDMMC_GetCmdResp1+0xe8>
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006b7a:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8006b7e:	d137      	bne.n	8006bf0 <SDMMC_GetCmdResp1+0xec>
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006b80:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8006b84:	d136      	bne.n	8006bf4 <SDMMC_GetCmdResp1+0xf0>
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006b86:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8006b8a:	d136      	bne.n	8006bfa <SDMMC_GetCmdResp1+0xf6>
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006b8c:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8006b90:	d136      	bne.n	8006c00 <SDMMC_GetCmdResp1+0xfc>
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006b92:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8006b96:	d136      	bne.n	8006c06 <SDMMC_GetCmdResp1+0x102>
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006b98:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8006b9c:	d136      	bne.n	8006c0c <SDMMC_GetCmdResp1+0x108>
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006b9e:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8006ba2:	d136      	bne.n	8006c12 <SDMMC_GetCmdResp1+0x10e>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006ba4:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8006ba8:	d136      	bne.n	8006c18 <SDMMC_GetCmdResp1+0x114>
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006baa:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8006bae:	d136      	bne.n	8006c1e <SDMMC_GetCmdResp1+0x11a>
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006bb0:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8006bb4:	d136      	bne.n	8006c24 <SDMMC_GetCmdResp1+0x120>
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006bb6:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8006bba:	d136      	bne.n	8006c2a <SDMMC_GetCmdResp1+0x126>
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8006bbc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8006bc0:	d136      	bne.n	8006c30 <SDMMC_GetCmdResp1+0x12c>
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8006bc2:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006bc6:	d136      	bne.n	8006c36 <SDMMC_GetCmdResp1+0x132>
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006bc8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006bcc:	d136      	bne.n	8006c3c <SDMMC_GetCmdResp1+0x138>
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006bce:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006bd2:	d136      	bne.n	8006c42 <SDMMC_GetCmdResp1+0x13e>
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006bd4:	f013 0f08 	tst.w	r3, #8
 8006bd8:	d036      	beq.n	8006c48 <SDMMC_GetCmdResp1+0x144>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006bda:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006bde:	e001      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
      return SDMMC_ERROR_TIMEOUT;
 8006be0:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006be4:	bd70      	pop	{r4, r5, r6, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006be6:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8006bea:	e7fb      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006bec:	2040      	movs	r0, #64	@ 0x40
 8006bee:	e7f9      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8006bf0:	2080      	movs	r0, #128	@ 0x80
 8006bf2:	e7f7      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8006bf4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8006bf8:	e7f4      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006bfa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8006bfe:	e7f1      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8006c00:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8006c04:	e7ee      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006c06:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8006c0a:	e7eb      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006c0c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006c10:	e7e8      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006c12:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006c16:	e7e5      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006c18:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8006c1c:	e7e2      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CC_ERR;
 8006c1e:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8006c22:	e7df      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8006c24:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8006c28:	e7dc      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006c2a:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8006c2e:	e7d9      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8006c30:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006c34:	e7d6      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006c36:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8006c3a:	e7d3      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006c3c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8006c40:	e7d0      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_ERASE_RESET;
 8006c42:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8006c46:	e7cd      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006c48:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006c4c:	e7ca      	b.n	8006be4 <SDMMC_GetCmdResp1+0xe0>
 8006c4e:	bf00      	nop
 8006c50:	2000000c 	.word	0x2000000c
 8006c54:	10624dd3 	.word	0x10624dd3
 8006c58:	00200045 	.word	0x00200045
 8006c5c:	002000c5 	.word	0x002000c5
 8006c60:	fdffe008 	.word	0xfdffe008

08006c64 <SDMMC_CmdBlockLength>:
{
 8006c64:	b530      	push	{r4, r5, lr}
 8006c66:	b087      	sub	sp, #28
 8006c68:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006c6a:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006c6c:	2510      	movs	r5, #16
 8006c6e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c74:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c76:	2300      	movs	r3, #0
 8006c78:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006c7e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c80:	a901      	add	r1, sp, #4
 8006c82:	f7ff ff01 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	f7ff ff39 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006c92:	b007      	add	sp, #28
 8006c94:	bd30      	pop	{r4, r5, pc}

08006c96 <SDMMC_CmdSelDesel>:
{
 8006c96:	b530      	push	{r4, r5, lr}
 8006c98:	b087      	sub	sp, #28
 8006c9a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006c9c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006c9e:	2507      	movs	r5, #7
 8006ca0:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ca2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006ca6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ca8:	2300      	movs	r3, #0
 8006caa:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006cb0:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cb2:	a901      	add	r1, sp, #4
 8006cb4:	f7ff fee8 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cbc:	4629      	mov	r1, r5
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	f7ff ff20 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006cc4:	b007      	add	sp, #28
 8006cc6:	bd30      	pop	{r4, r5, pc}

08006cc8 <SDMMC_CmdAppCommand>:
{
 8006cc8:	b530      	push	{r4, r5, lr}
 8006cca:	b087      	sub	sp, #28
 8006ccc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006cce:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006cd0:	2537      	movs	r5, #55	@ 0x37
 8006cd2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006cd8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ce2:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ce4:	a901      	add	r1, sp, #4
 8006ce6:	f7ff fecf 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006cea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cee:	4629      	mov	r1, r5
 8006cf0:	4620      	mov	r0, r4
 8006cf2:	f7ff ff07 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006cf6:	b007      	add	sp, #28
 8006cf8:	bd30      	pop	{r4, r5, pc}

08006cfa <SDMMC_CmdBusWidth>:
{
 8006cfa:	b530      	push	{r4, r5, lr}
 8006cfc:	b087      	sub	sp, #28
 8006cfe:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006d00:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006d02:	2506      	movs	r5, #6
 8006d04:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d0a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d14:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d16:	a901      	add	r1, sp, #4
 8006d18:	f7ff feb6 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d20:	4629      	mov	r1, r5
 8006d22:	4620      	mov	r0, r4
 8006d24:	f7ff feee 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006d28:	b007      	add	sp, #28
 8006d2a:	bd30      	pop	{r4, r5, pc}

08006d2c <SDMMC_CmdSendSCR>:
{
 8006d2c:	b530      	push	{r4, r5, lr}
 8006d2e:	b087      	sub	sp, #28
 8006d30:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006d36:	2533      	movs	r5, #51	@ 0x33
 8006d38:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006d3e:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d40:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d46:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d48:	a901      	add	r1, sp, #4
 8006d4a:	f7ff fe9d 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006d4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d52:	4629      	mov	r1, r5
 8006d54:	4620      	mov	r0, r4
 8006d56:	f7ff fed5 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006d5a:	b007      	add	sp, #28
 8006d5c:	bd30      	pop	{r4, r5, pc}

08006d5e <SDMMC_CmdSendStatus>:
{
 8006d5e:	b530      	push	{r4, r5, lr}
 8006d60:	b087      	sub	sp, #28
 8006d62:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006d64:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006d66:	250d      	movs	r5, #13
 8006d68:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d6e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d70:	2300      	movs	r3, #0
 8006d72:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d78:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d7a:	a901      	add	r1, sp, #4
 8006d7c:	f7ff fe84 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8006d80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d84:	4629      	mov	r1, r5
 8006d86:	4620      	mov	r0, r4
 8006d88:	f7ff febc 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006d8c:	b007      	add	sp, #28
 8006d8e:	bd30      	pop	{r4, r5, pc}

08006d90 <SDMMC_CmdStatusRegister>:
{
 8006d90:	b530      	push	{r4, r5, lr}
 8006d92:	b087      	sub	sp, #28
 8006d94:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8006d9a:	250d      	movs	r5, #13
 8006d9c:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006da2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006da4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006da6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006daa:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006dac:	a901      	add	r1, sp, #4
 8006dae:	f7ff fe6b 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8006db2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006db6:	4629      	mov	r1, r5
 8006db8:	4620      	mov	r0, r4
 8006dba:	f7ff fea3 	bl	8006b04 <SDMMC_GetCmdResp1>
}
 8006dbe:	b007      	add	sp, #28
 8006dc0:	bd30      	pop	{r4, r5, pc}
	...

08006dc4 <SDMMC_GetCmdResp2>:
{
 8006dc4:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006dc6:	4b14      	ldr	r3, [pc, #80]	@ (8006e18 <SDMMC_GetCmdResp2+0x54>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a14      	ldr	r2, [pc, #80]	@ (8006e1c <SDMMC_GetCmdResp2+0x58>)
 8006dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd0:	0a5b      	lsrs	r3, r3, #9
 8006dd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006dd6:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006dda:	461a      	mov	r2, r3
 8006ddc:	3b01      	subs	r3, #1
 8006dde:	b1ba      	cbz	r2, 8006e10 <SDMMC_GetCmdResp2+0x4c>
    sta_reg = SDMMCx->STA;
 8006de0:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006de2:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006de6:	d0f8      	beq.n	8006dda <SDMMC_GetCmdResp2+0x16>
 8006de8:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006dec:	d1f5      	bne.n	8006dda <SDMMC_GetCmdResp2+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006dee:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006df0:	f013 0f04 	tst.w	r3, #4
 8006df4:	d106      	bne.n	8006e04 <SDMMC_GetCmdResp2+0x40>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006df6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006df8:	f010 0001 	ands.w	r0, r0, #1
 8006dfc:	d105      	bne.n	8006e0a <SDMMC_GetCmdResp2+0x46>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006dfe:	4b08      	ldr	r3, [pc, #32]	@ (8006e20 <SDMMC_GetCmdResp2+0x5c>)
 8006e00:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006e02:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006e04:	2004      	movs	r0, #4
 8006e06:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006e08:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006e0a:	2001      	movs	r0, #1
 8006e0c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006e0e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006e10:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006e14:	4770      	bx	lr
 8006e16:	bf00      	nop
 8006e18:	2000000c 	.word	0x2000000c
 8006e1c:	10624dd3 	.word	0x10624dd3
 8006e20:	002000c5 	.word	0x002000c5

08006e24 <SDMMC_CmdSendCID>:
{
 8006e24:	b510      	push	{r4, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006e2e:	2202      	movs	r2, #2
 8006e30:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006e32:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8006e36:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e38:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e3e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e40:	a901      	add	r1, sp, #4
 8006e42:	f7ff fe21 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006e46:	4620      	mov	r0, r4
 8006e48:	f7ff ffbc 	bl	8006dc4 <SDMMC_GetCmdResp2>
}
 8006e4c:	b006      	add	sp, #24
 8006e4e:	bd10      	pop	{r4, pc}

08006e50 <SDMMC_CmdSendCSD>:
{
 8006e50:	b510      	push	{r4, lr}
 8006e52:	b086      	sub	sp, #24
 8006e54:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006e56:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006e58:	2309      	movs	r3, #9
 8006e5a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006e5c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006e60:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e62:	2300      	movs	r3, #0
 8006e64:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e6a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e6c:	a901      	add	r1, sp, #4
 8006e6e:	f7ff fe0b 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006e72:	4620      	mov	r0, r4
 8006e74:	f7ff ffa6 	bl	8006dc4 <SDMMC_GetCmdResp2>
}
 8006e78:	b006      	add	sp, #24
 8006e7a:	bd10      	pop	{r4, pc}

08006e7c <SDMMC_GetCmdResp3>:
{
 8006e7c:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006e7e:	4b10      	ldr	r3, [pc, #64]	@ (8006ec0 <SDMMC_GetCmdResp3+0x44>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a10      	ldr	r2, [pc, #64]	@ (8006ec4 <SDMMC_GetCmdResp3+0x48>)
 8006e84:	fba2 2303 	umull	r2, r3, r2, r3
 8006e88:	0a5b      	lsrs	r3, r3, #9
 8006e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e8e:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006e92:	461a      	mov	r2, r3
 8006e94:	3b01      	subs	r3, #1
 8006e96:	b182      	cbz	r2, 8006eba <SDMMC_GetCmdResp3+0x3e>
    sta_reg = SDMMCx->STA;
 8006e98:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006e9a:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006e9e:	d0f8      	beq.n	8006e92 <SDMMC_GetCmdResp3+0x16>
 8006ea0:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006ea4:	d1f5      	bne.n	8006e92 <SDMMC_GetCmdResp3+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ea6:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8006ea8:	f010 0004 	ands.w	r0, r0, #4
 8006eac:	d102      	bne.n	8006eb4 <SDMMC_GetCmdResp3+0x38>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006eae:	4b06      	ldr	r3, [pc, #24]	@ (8006ec8 <SDMMC_GetCmdResp3+0x4c>)
 8006eb0:	638b      	str	r3, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8006eb2:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006eb4:	2004      	movs	r0, #4
 8006eb6:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006eb8:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006eba:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006ebe:	4770      	bx	lr
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	10624dd3 	.word	0x10624dd3
 8006ec8:	002000c5 	.word	0x002000c5

08006ecc <SDMMC_CmdAppOperCommand>:
{
 8006ecc:	b510      	push	{r4, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006ed2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006ed4:	2329      	movs	r3, #41	@ 0x29
 8006ed6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006ed8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006edc:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006ee6:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ee8:	a901      	add	r1, sp, #4
 8006eea:	f7ff fdcd 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f7ff ffc4 	bl	8006e7c <SDMMC_GetCmdResp3>
}
 8006ef4:	b006      	add	sp, #24
 8006ef6:	bd10      	pop	{r4, pc}

08006ef8 <SDMMC_GetCmdResp6>:
{
 8006ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006efa:	4605      	mov	r5, r0
 8006efc:	460e      	mov	r6, r1
 8006efe:	4617      	mov	r7, r2
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006f00:	4b23      	ldr	r3, [pc, #140]	@ (8006f90 <SDMMC_GetCmdResp6+0x98>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a23      	ldr	r2, [pc, #140]	@ (8006f94 <SDMMC_GetCmdResp6+0x9c>)
 8006f06:	fba2 2303 	umull	r2, r3, r2, r3
 8006f0a:	0a5b      	lsrs	r3, r3, #9
 8006f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f10:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006f14:	461a      	mov	r2, r3
 8006f16:	3b01      	subs	r3, #1
 8006f18:	b38a      	cbz	r2, 8006f7e <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDMMCx->STA;
 8006f1a:	6b6c      	ldr	r4, [r5, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006f1c:	f014 0f45 	tst.w	r4, #69	@ 0x45
 8006f20:	d0f8      	beq.n	8006f14 <SDMMC_GetCmdResp6+0x1c>
 8006f22:	f414 5f00 	tst.w	r4, #8192	@ 0x2000
 8006f26:	d1f5      	bne.n	8006f14 <SDMMC_GetCmdResp6+0x1c>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006f28:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006f2a:	f013 0f04 	tst.w	r3, #4
 8006f2e:	d106      	bne.n	8006f3e <SDMMC_GetCmdResp6+0x46>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8006f30:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006f32:	f013 0f01 	tst.w	r3, #1
 8006f36:	d005      	beq.n	8006f44 <SDMMC_GetCmdResp6+0x4c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8006f38:	2001      	movs	r0, #1
 8006f3a:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f3c:	e021      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006f3e:	2004      	movs	r0, #4
 8006f40:	63a8      	str	r0, [r5, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006f42:	e01e      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8006f44:	4628      	mov	r0, r5
 8006f46:	f7ff fdb1 	bl	8006aac <SDMMC_GetCommandResponse>
 8006f4a:	42b0      	cmp	r0, r6
 8006f4c:	d001      	beq.n	8006f52 <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006f4e:	2001      	movs	r0, #1
 8006f50:	e017      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8006f52:	4b11      	ldr	r3, [pc, #68]	@ (8006f98 <SDMMC_GetCmdResp6+0xa0>)
 8006f54:	63ab      	str	r3, [r5, #56]	@ 0x38
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006f56:	2100      	movs	r1, #0
 8006f58:	4628      	mov	r0, r5
 8006f5a:	f7ff fdaa 	bl	8006ab2 <SDMMC_GetResponse>
 8006f5e:	4603      	mov	r3, r0
  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8006f60:	f410 4060 	ands.w	r0, r0, #57344	@ 0xe000
 8006f64:	d008      	beq.n	8006f78 <SDMMC_GetCmdResp6+0x80>
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8006f66:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8006f6a:	d10b      	bne.n	8006f84 <SDMMC_GetCmdResp6+0x8c>
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8006f6c:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8006f70:	d00b      	beq.n	8006f8a <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006f72:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006f76:	e004      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t)(response_r1 >> 16);
 8006f78:	0c1b      	lsrs	r3, r3, #16
 8006f7a:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 8006f7c:	e001      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 8006f7e:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 8006f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006f84:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8006f88:	e7fb      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006f8a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8006f8e:	e7f8      	b.n	8006f82 <SDMMC_GetCmdResp6+0x8a>
 8006f90:	2000000c 	.word	0x2000000c
 8006f94:	10624dd3 	.word	0x10624dd3
 8006f98:	002000c5 	.word	0x002000c5

08006f9c <SDMMC_CmdSetRelAdd>:
{
 8006f9c:	b570      	push	{r4, r5, r6, lr}
 8006f9e:	b086      	sub	sp, #24
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006fa8:	2603      	movs	r6, #3
 8006faa:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006fac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006fb0:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fb2:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006fb8:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006fba:	a901      	add	r1, sp, #4
 8006fbc:	f7ff fd64 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006fc0:	462a      	mov	r2, r5
 8006fc2:	4631      	mov	r1, r6
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f7ff ff97 	bl	8006ef8 <SDMMC_GetCmdResp6>
}
 8006fca:	b006      	add	sp, #24
 8006fcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08006fd0 <SDMMC_GetCmdResp7>:
{
 8006fd0:	4601      	mov	r1, r0
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8006fd2:	4b16      	ldr	r3, [pc, #88]	@ (800702c <SDMMC_GetCmdResp7+0x5c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4a16      	ldr	r2, [pc, #88]	@ (8007030 <SDMMC_GetCmdResp7+0x60>)
 8006fd8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fdc:	0a5b      	lsrs	r3, r3, #9
 8006fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fe2:	fb02 f303 	mul.w	r3, r2, r3
    if (count-- == 0U)
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	3b01      	subs	r3, #1
 8006fea:	b1e2      	cbz	r2, 8007026 <SDMMC_GetCmdResp7+0x56>
    sta_reg = SDMMCx->STA;
 8006fec:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006fee:	f012 0f45 	tst.w	r2, #69	@ 0x45
 8006ff2:	d0f8      	beq.n	8006fe6 <SDMMC_GetCmdResp7+0x16>
 8006ff4:	f412 5f00 	tst.w	r2, #8192	@ 0x2000
 8006ff8:	d1f5      	bne.n	8006fe6 <SDMMC_GetCmdResp7+0x16>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006ffa:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8006ffc:	f013 0f04 	tst.w	r3, #4
 8007000:	d10b      	bne.n	800701a <SDMMC_GetCmdResp7+0x4a>
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007002:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 8007004:	f013 0301 	ands.w	r3, r3, #1
 8007008:	d10a      	bne.n	8007020 <SDMMC_GetCmdResp7+0x50>
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800700a:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 800700c:	f010 0040 	ands.w	r0, r0, #64	@ 0x40
 8007010:	d00b      	beq.n	800702a <SDMMC_GetCmdResp7+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007012:	2240      	movs	r2, #64	@ 0x40
 8007014:	638a      	str	r2, [r1, #56]	@ 0x38
  return SDMMC_ERROR_NONE;
 8007016:	4618      	mov	r0, r3
 8007018:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800701a:	2004      	movs	r0, #4
 800701c:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800701e:	4770      	bx	lr
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007020:	2001      	movs	r0, #1
 8007022:	6388      	str	r0, [r1, #56]	@ 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007024:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8007026:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
}
 800702a:	4770      	bx	lr
 800702c:	2000000c 	.word	0x2000000c
 8007030:	10624dd3 	.word	0x10624dd3

08007034 <SDMMC_CmdOperCond>:
{
 8007034:	b510      	push	{r4, lr}
 8007036:	b086      	sub	sp, #24
 8007038:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800703a:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800703e:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007040:	2308      	movs	r3, #8
 8007042:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007044:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007048:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800704a:	2300      	movs	r3, #0
 800704c:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800704e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007052:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007054:	a901      	add	r1, sp, #4
 8007056:	f7ff fd17 	bl	8006a88 <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800705a:	4620      	mov	r0, r4
 800705c:	f7ff ffb8 	bl	8006fd0 <SDMMC_GetCmdResp7>
}
 8007060:	b006      	add	sp, #24
 8007062:	bd10      	pop	{r4, pc}

08007064 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007064:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800706a:	9b01      	ldr	r3, [sp, #4]
 800706c:	3301      	adds	r3, #1
 800706e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8007070:	9b01      	ldr	r3, [sp, #4]
 8007072:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007076:	d815      	bhi.n	80070a4 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007078:	6903      	ldr	r3, [r0, #16]
 800707a:	2b00      	cmp	r3, #0
 800707c:	daf5      	bge.n	800706a <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 800707e:	2300      	movs	r3, #0
 8007080:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007082:	6903      	ldr	r3, [r0, #16]
 8007084:	f043 0301 	orr.w	r3, r3, #1
 8007088:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 800708a:	9b01      	ldr	r3, [sp, #4]
 800708c:	3301      	adds	r3, #1
 800708e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8007090:	9b01      	ldr	r3, [sp, #4]
 8007092:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007096:	d808      	bhi.n	80070aa <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007098:	6903      	ldr	r3, [r0, #16]
 800709a:	f013 0f01 	tst.w	r3, #1
 800709e:	d1f4      	bne.n	800708a <USB_CoreReset+0x26>

  return HAL_OK;
 80070a0:	2000      	movs	r0, #0
 80070a2:	e000      	b.n	80070a6 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 80070a4:	2003      	movs	r0, #3
}
 80070a6:	b002      	add	sp, #8
 80070a8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80070aa:	2003      	movs	r0, #3
 80070ac:	e7fb      	b.n	80070a6 <USB_CoreReset+0x42>
	...

080070b0 <USB_CoreInit>:
{
 80070b0:	b084      	sub	sp, #16
 80070b2:	b510      	push	{r4, lr}
 80070b4:	4604      	mov	r4, r0
 80070b6:	a803      	add	r0, sp, #12
 80070b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80070bc:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d11f      	bne.n	8007104 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80070c4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80070c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070ca:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80070cc:	68e2      	ldr	r2, [r4, #12]
 80070ce:	4b1f      	ldr	r3, [pc, #124]	@ (800714c <USB_CoreInit+0x9c>)
 80070d0:	4013      	ands	r3, r2
 80070d2:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80070d4:	68e3      	ldr	r3, [r4, #12]
 80070d6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80070da:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 80070dc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d00a      	beq.n	80070fa <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 80070e4:	4620      	mov	r0, r4
 80070e6:	f7ff ffbd 	bl	8007064 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80070ea:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d01c      	beq.n	800712c <USB_CoreInit+0x7c>
}
 80070f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f6:	b004      	add	sp, #16
 80070f8:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80070fa:	68e3      	ldr	r3, [r4, #12]
 80070fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007100:	60e3      	str	r3, [r4, #12]
 8007102:	e7ef      	b.n	80070e4 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007104:	68e3      	ldr	r3, [r4, #12]
 8007106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800710a:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 800710c:	4620      	mov	r0, r4
 800710e:	f7ff ffa9 	bl	8007064 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8007112:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8007116:	b923      	cbnz	r3, 8007122 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007118:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800711a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800711e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007120:	e7e3      	b.n	80070ea <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007122:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007124:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007128:	63a3      	str	r3, [r4, #56]	@ 0x38
 800712a:	e7de      	b.n	80070ea <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800712c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800712e:	b29b      	uxth	r3, r3
 8007130:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8007132:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8007134:	4b06      	ldr	r3, [pc, #24]	@ (8007150 <USB_CoreInit+0xa0>)
 8007136:	4313      	orrs	r3, r2
 8007138:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800713a:	68a3      	ldr	r3, [r4, #8]
 800713c:	f043 0306 	orr.w	r3, r3, #6
 8007140:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007142:	68a3      	ldr	r3, [r4, #8]
 8007144:	f043 0320 	orr.w	r3, r3, #32
 8007148:	60a3      	str	r3, [r4, #8]
 800714a:	e7d2      	b.n	80070f2 <USB_CoreInit+0x42>
 800714c:	ffbdffbf 	.word	0xffbdffbf
 8007150:	03ee0000 	.word	0x03ee0000

08007154 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8007154:	2a02      	cmp	r2, #2
 8007156:	d00a      	beq.n	800716e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007158:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800715a:	68c3      	ldr	r3, [r0, #12]
 800715c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8007160:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007162:	68c3      	ldr	r3, [r0, #12]
 8007164:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8007168:	60c3      	str	r3, [r0, #12]
}
 800716a:	2000      	movs	r0, #0
 800716c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800716e:	4b20      	ldr	r3, [pc, #128]	@ (80071f0 <USB_SetTurnaroundTime+0x9c>)
 8007170:	440b      	add	r3, r1
 8007172:	4a20      	ldr	r2, [pc, #128]	@ (80071f4 <USB_SetTurnaroundTime+0xa0>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d929      	bls.n	80071cc <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007178:	4b1f      	ldr	r3, [pc, #124]	@ (80071f8 <USB_SetTurnaroundTime+0xa4>)
 800717a:	440b      	add	r3, r1
 800717c:	4a1f      	ldr	r2, [pc, #124]	@ (80071fc <USB_SetTurnaroundTime+0xa8>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d926      	bls.n	80071d0 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007182:	4b1f      	ldr	r3, [pc, #124]	@ (8007200 <USB_SetTurnaroundTime+0xac>)
 8007184:	440b      	add	r3, r1
 8007186:	4a1f      	ldr	r2, [pc, #124]	@ (8007204 <USB_SetTurnaroundTime+0xb0>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d923      	bls.n	80071d4 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800718c:	4b1e      	ldr	r3, [pc, #120]	@ (8007208 <USB_SetTurnaroundTime+0xb4>)
 800718e:	440b      	add	r3, r1
 8007190:	4a1e      	ldr	r2, [pc, #120]	@ (800720c <USB_SetTurnaroundTime+0xb8>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d320      	bcc.n	80071d8 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007196:	4b1e      	ldr	r3, [pc, #120]	@ (8007210 <USB_SetTurnaroundTime+0xbc>)
 8007198:	440b      	add	r3, r1
 800719a:	4a1e      	ldr	r2, [pc, #120]	@ (8007214 <USB_SetTurnaroundTime+0xc0>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d91d      	bls.n	80071dc <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80071a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007218 <USB_SetTurnaroundTime+0xc4>)
 80071a2:	440b      	add	r3, r1
 80071a4:	4a1d      	ldr	r2, [pc, #116]	@ (800721c <USB_SetTurnaroundTime+0xc8>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d31a      	bcc.n	80071e0 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80071aa:	4b1d      	ldr	r3, [pc, #116]	@ (8007220 <USB_SetTurnaroundTime+0xcc>)
 80071ac:	440b      	add	r3, r1
 80071ae:	4a1d      	ldr	r2, [pc, #116]	@ (8007224 <USB_SetTurnaroundTime+0xd0>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d317      	bcc.n	80071e4 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80071b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007228 <USB_SetTurnaroundTime+0xd4>)
 80071b6:	440b      	add	r3, r1
 80071b8:	4a1c      	ldr	r2, [pc, #112]	@ (800722c <USB_SetTurnaroundTime+0xd8>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d314      	bcc.n	80071e8 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80071be:	4b1c      	ldr	r3, [pc, #112]	@ (8007230 <USB_SetTurnaroundTime+0xdc>)
 80071c0:	440b      	add	r3, r1
 80071c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007234 <USB_SetTurnaroundTime+0xe0>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d211      	bcs.n	80071ec <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 80071c8:	2207      	movs	r2, #7
 80071ca:	e7c6      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80071cc:	220f      	movs	r2, #15
 80071ce:	e7c4      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80071d0:	220e      	movs	r2, #14
 80071d2:	e7c2      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80071d4:	220d      	movs	r2, #13
 80071d6:	e7c0      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80071d8:	220c      	movs	r2, #12
 80071da:	e7be      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 80071dc:	220b      	movs	r2, #11
 80071de:	e7bc      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 80071e0:	220a      	movs	r2, #10
 80071e2:	e7ba      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 80071e4:	2209      	movs	r2, #9
 80071e6:	e7b8      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 80071e8:	2208      	movs	r2, #8
 80071ea:	e7b6      	b.n	800715a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 80071ec:	2206      	movs	r2, #6
 80071ee:	e7b4      	b.n	800715a <USB_SetTurnaroundTime+0x6>
 80071f0:	ff275340 	.word	0xff275340
 80071f4:	000c34ff 	.word	0x000c34ff
 80071f8:	ff1b1e40 	.word	0xff1b1e40
 80071fc:	000f423f 	.word	0x000f423f
 8007200:	ff0bdc00 	.word	0xff0bdc00
 8007204:	00124f7f 	.word	0x00124f7f
 8007208:	fef98c80 	.word	0xfef98c80
 800720c:	0013d620 	.word	0x0013d620
 8007210:	fee5b660 	.word	0xfee5b660
 8007214:	0016e35f 	.word	0x0016e35f
 8007218:	feced300 	.word	0xfeced300
 800721c:	001b7740 	.word	0x001b7740
 8007220:	feb35bc0 	.word	0xfeb35bc0
 8007224:	002191c0 	.word	0x002191c0
 8007228:	fe91ca00 	.word	0xfe91ca00
 800722c:	00387520 	.word	0x00387520
 8007230:	fe5954e0 	.word	0xfe5954e0
 8007234:	00419ce0 	.word	0x00419ce0

08007238 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007238:	6883      	ldr	r3, [r0, #8]
 800723a:	f043 0301 	orr.w	r3, r3, #1
 800723e:	6083      	str	r3, [r0, #8]
}
 8007240:	2000      	movs	r0, #0
 8007242:	4770      	bx	lr

08007244 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007244:	6883      	ldr	r3, [r0, #8]
 8007246:	f023 0301 	bic.w	r3, r3, #1
 800724a:	6083      	str	r3, [r0, #8]
}
 800724c:	2000      	movs	r0, #0
 800724e:	4770      	bx	lr

08007250 <USB_FlushTxFifo>:
{
 8007250:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	9301      	str	r3, [sp, #4]
    count++;
 8007256:	9b01      	ldr	r3, [sp, #4]
 8007258:	3301      	adds	r3, #1
 800725a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800725c:	9b01      	ldr	r3, [sp, #4]
 800725e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007262:	d815      	bhi.n	8007290 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007264:	6903      	ldr	r3, [r0, #16]
 8007266:	2b00      	cmp	r3, #0
 8007268:	daf5      	bge.n	8007256 <USB_FlushTxFifo+0x6>
  count = 0U;
 800726a:	2300      	movs	r3, #0
 800726c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800726e:	0189      	lsls	r1, r1, #6
 8007270:	f041 0120 	orr.w	r1, r1, #32
 8007274:	6101      	str	r1, [r0, #16]
    count++;
 8007276:	9b01      	ldr	r3, [sp, #4]
 8007278:	3301      	adds	r3, #1
 800727a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 800727c:	9b01      	ldr	r3, [sp, #4]
 800727e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007282:	d808      	bhi.n	8007296 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007284:	6903      	ldr	r3, [r0, #16]
 8007286:	f013 0f20 	tst.w	r3, #32
 800728a:	d1f4      	bne.n	8007276 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 800728c:	2000      	movs	r0, #0
 800728e:	e000      	b.n	8007292 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8007290:	2003      	movs	r0, #3
}
 8007292:	b002      	add	sp, #8
 8007294:	4770      	bx	lr
      return HAL_TIMEOUT;
 8007296:	2003      	movs	r0, #3
 8007298:	e7fb      	b.n	8007292 <USB_FlushTxFifo+0x42>

0800729a <USB_FlushRxFifo>:
{
 800729a:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800729c:	2300      	movs	r3, #0
 800729e:	9301      	str	r3, [sp, #4]
    count++;
 80072a0:	9b01      	ldr	r3, [sp, #4]
 80072a2:	3301      	adds	r3, #1
 80072a4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80072a6:	9b01      	ldr	r3, [sp, #4]
 80072a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072ac:	d813      	bhi.n	80072d6 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80072ae:	6903      	ldr	r3, [r0, #16]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	daf5      	bge.n	80072a0 <USB_FlushRxFifo+0x6>
  count = 0U;
 80072b4:	2300      	movs	r3, #0
 80072b6:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80072b8:	2310      	movs	r3, #16
 80072ba:	6103      	str	r3, [r0, #16]
    count++;
 80072bc:	9b01      	ldr	r3, [sp, #4]
 80072be:	3301      	adds	r3, #1
 80072c0:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 80072c2:	9b01      	ldr	r3, [sp, #4]
 80072c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80072c8:	d808      	bhi.n	80072dc <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80072ca:	6903      	ldr	r3, [r0, #16]
 80072cc:	f013 0f10 	tst.w	r3, #16
 80072d0:	d1f4      	bne.n	80072bc <USB_FlushRxFifo+0x22>
  return HAL_OK;
 80072d2:	2000      	movs	r0, #0
 80072d4:	e000      	b.n	80072d8 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 80072d6:	2003      	movs	r0, #3
}
 80072d8:	b002      	add	sp, #8
 80072da:	4770      	bx	lr
      return HAL_TIMEOUT;
 80072dc:	2003      	movs	r0, #3
 80072de:	e7fb      	b.n	80072d8 <USB_FlushRxFifo+0x3e>

080072e0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 80072e0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 80072e4:	4319      	orrs	r1, r3
 80072e6:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 80072ea:	2000      	movs	r0, #0
 80072ec:	4770      	bx	lr
	...

080072f0 <USB_DevInit>:
{
 80072f0:	b084      	sub	sp, #16
 80072f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072f4:	4604      	mov	r4, r0
 80072f6:	a807      	add	r0, sp, #28
 80072f8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 80072fc:	2300      	movs	r3, #0
 80072fe:	e006      	b.n	800730e <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8007300:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8007304:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007308:	2100      	movs	r1, #0
 800730a:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 800730c:	3301      	adds	r3, #1
 800730e:	2b0e      	cmp	r3, #14
 8007310:	d9f6      	bls.n	8007300 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8007312:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8007316:	bb06      	cbnz	r6, 800735a <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007318:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 800731c:	f043 0302 	orr.w	r3, r3, #2
 8007320:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007324:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007326:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800732a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800732c:	6823      	ldr	r3, [r4, #0]
 800732e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007332:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800733a:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 800733c:	2300      	movs	r3, #0
 800733e:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007342:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8007346:	2b01      	cmp	r3, #1
 8007348:	d111      	bne.n	800736e <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 800734a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 800734e:	b94b      	cbnz	r3, 8007364 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007350:	2100      	movs	r1, #0
 8007352:	4620      	mov	r0, r4
 8007354:	f7ff ffc4 	bl	80072e0 <USB_SetDevSpeed>
 8007358:	e00d      	b.n	8007376 <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800735a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800735c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007360:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007362:	e7eb      	b.n	800733c <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007364:	2101      	movs	r1, #1
 8007366:	4620      	mov	r0, r4
 8007368:	f7ff ffba 	bl	80072e0 <USB_SetDevSpeed>
 800736c:	e003      	b.n	8007376 <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800736e:	2103      	movs	r1, #3
 8007370:	4620      	mov	r0, r4
 8007372:	f7ff ffb5 	bl	80072e0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007376:	2110      	movs	r1, #16
 8007378:	4620      	mov	r0, r4
 800737a:	f7ff ff69 	bl	8007250 <USB_FlushTxFifo>
 800737e:	4605      	mov	r5, r0
 8007380:	b100      	cbz	r0, 8007384 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8007382:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007384:	4620      	mov	r0, r4
 8007386:	f7ff ff88 	bl	800729a <USB_FlushRxFifo>
 800738a:	b100      	cbz	r0, 800738e <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 800738c:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800738e:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8007392:	2300      	movs	r3, #0
 8007394:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007398:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800739c:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073a0:	e00d      	b.n	80073be <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80073a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80073a6:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80073aa:	e002      	b.n	80073b2 <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 80073ac:	2000      	movs	r0, #0
 80073ae:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073b2:	2200      	movs	r2, #0
 80073b4:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80073b6:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80073ba:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073bc:	3301      	adds	r3, #1
 80073be:	f89d 101c 	ldrb.w	r1, [sp, #28]
 80073c2:	4299      	cmp	r1, r3
 80073c4:	d90e      	bls.n	80073e4 <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80073c6:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 80073ca:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 80073ce:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 80073d2:	2800      	cmp	r0, #0
 80073d4:	daea      	bge.n	80073ac <USB_DevInit+0xbc>
      if (i == 0U)
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e3      	bne.n	80073a2 <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80073da:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 80073de:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 80073e2:	e7e6      	b.n	80073b2 <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073e4:	2300      	movs	r3, #0
 80073e6:	e00a      	b.n	80073fe <USB_DevInit+0x10e>
      if (i == 0U)
 80073e8:	b1bb      	cbz	r3, 800741a <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80073ea:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 80073ee:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80073f2:	2200      	movs	r2, #0
 80073f4:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80073f6:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 80073fa:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073fc:	3301      	adds	r3, #1
 80073fe:	4299      	cmp	r1, r3
 8007400:	d910      	bls.n	8007424 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007402:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8007406:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 800740a:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 800740e:	2f00      	cmp	r7, #0
 8007410:	dbea      	blt.n	80073e8 <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007412:	2700      	movs	r7, #0
 8007414:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8007418:	e7eb      	b.n	80073f2 <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800741a:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 800741e:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8007422:	e7e6      	b.n	80073f2 <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007424:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8007428:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800742c:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8007430:	2300      	movs	r3, #0
 8007432:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007434:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8007438:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 800743a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800743e:	b91b      	cbnz	r3, 8007448 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007440:	69a3      	ldr	r3, [r4, #24]
 8007442:	f043 0310 	orr.w	r3, r3, #16
 8007446:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007448:	69a2      	ldr	r2, [r4, #24]
 800744a:	4b0b      	ldr	r3, [pc, #44]	@ (8007478 <USB_DevInit+0x188>)
 800744c:	4313      	orrs	r3, r2
 800744e:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8007450:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8007454:	b11b      	cbz	r3, 800745e <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007456:	69a3      	ldr	r3, [r4, #24]
 8007458:	f043 0308 	orr.w	r3, r3, #8
 800745c:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800745e:	2e01      	cmp	r6, #1
 8007460:	d004      	beq.n	800746c <USB_DevInit+0x17c>
}
 8007462:	4628      	mov	r0, r5
 8007464:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007468:	b004      	add	sp, #16
 800746a:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800746c:	69a2      	ldr	r2, [r4, #24]
 800746e:	4b03      	ldr	r3, [pc, #12]	@ (800747c <USB_DevInit+0x18c>)
 8007470:	4313      	orrs	r3, r2
 8007472:	61a3      	str	r3, [r4, #24]
 8007474:	e7f5      	b.n	8007462 <USB_DevInit+0x172>
 8007476:	bf00      	nop
 8007478:	803c3800 	.word	0x803c3800
 800747c:	40000004 	.word	0x40000004

08007480 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007480:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007484:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007488:	2b02      	cmp	r3, #2
 800748a:	d004      	beq.n	8007496 <USB_GetDevSpeed+0x16>
 800748c:	2b06      	cmp	r3, #6
 800748e:	d004      	beq.n	800749a <USB_GetDevSpeed+0x1a>
 8007490:	b92b      	cbnz	r3, 800749e <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007492:	2000      	movs	r0, #0
 8007494:	4770      	bx	lr
 8007496:	2002      	movs	r0, #2
 8007498:	4770      	bx	lr
 800749a:	2002      	movs	r0, #2
 800749c:	4770      	bx	lr
 800749e:	200f      	movs	r0, #15
}
 80074a0:	4770      	bx	lr
	...

080074a4 <USB_ActivateEndpoint>:
{
 80074a4:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 80074a6:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 80074aa:	784b      	ldrb	r3, [r1, #1]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d021      	beq.n	80074f4 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80074b0:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 80074b4:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 80074b8:	f00c 040f 	and.w	r4, ip, #15
 80074bc:	2201      	movs	r2, #1
 80074be:	40a2      	lsls	r2, r4
 80074c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80074c4:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80074c8:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 80074cc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80074d0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80074d4:	d10c      	bne.n	80074f0 <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80074d6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80074da:	688b      	ldr	r3, [r1, #8]
 80074dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80074e0:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80074e2:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 80074e6:	431a      	orrs	r2, r3
 80074e8:	4b13      	ldr	r3, [pc, #76]	@ (8007538 <USB_ActivateEndpoint+0x94>)
 80074ea:	4313      	orrs	r3, r2
 80074ec:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80074f0:	2000      	movs	r0, #0
 80074f2:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80074f4:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80074f8:	f00c 0e0f 	and.w	lr, ip, #15
 80074fc:	fa03 f30e 	lsl.w	r3, r3, lr
 8007500:	b29b      	uxth	r3, r3
 8007502:	4313      	orrs	r3, r2
 8007504:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007508:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 800750c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007510:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8007514:	d1ec      	bne.n	80074f0 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007516:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 800751a:	688b      	ldr	r3, [r1, #8]
 800751c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007520:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007522:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007526:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800752a:	431a      	orrs	r2, r3
 800752c:	4b02      	ldr	r3, [pc, #8]	@ (8007538 <USB_ActivateEndpoint+0x94>)
 800752e:	4313      	orrs	r3, r2
 8007530:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8007534:	e7dc      	b.n	80074f0 <USB_ActivateEndpoint+0x4c>
 8007536:	bf00      	nop
 8007538:	10008000 	.word	0x10008000

0800753c <USB_DeactivateEndpoint>:
{
 800753c:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 800753e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007540:	784a      	ldrb	r2, [r1, #1]
 8007542:	2a01      	cmp	r2, #1
 8007544:	d026      	beq.n	8007594 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007546:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 800754a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800754e:	2a00      	cmp	r2, #0
 8007550:	db52      	blt.n	80075f8 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007552:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8007556:	780a      	ldrb	r2, [r1, #0]
 8007558:	f002 020f 	and.w	r2, r2, #15
 800755c:	f04f 0c01 	mov.w	ip, #1
 8007560:	fa0c f202 	lsl.w	r2, ip, r2
 8007564:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8007568:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800756c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8007570:	7809      	ldrb	r1, [r1, #0]
 8007572:	f001 010f 	and.w	r1, r1, #15
 8007576:	fa0c fc01 	lsl.w	ip, ip, r1
 800757a:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 800757e:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007582:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8007586:	4a23      	ldr	r2, [pc, #140]	@ (8007614 <USB_DeactivateEndpoint+0xd8>)
 8007588:	400a      	ands	r2, r1
 800758a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 800758e:	2000      	movs	r0, #0
 8007590:	bc30      	pop	{r4, r5}
 8007592:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007594:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007598:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800759c:	2a00      	cmp	r2, #0
 800759e:	db1e      	blt.n	80075de <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80075a0:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 80075a4:	780a      	ldrb	r2, [r1, #0]
 80075a6:	f002 020f 	and.w	r2, r2, #15
 80075aa:	2401      	movs	r4, #1
 80075ac:	fa04 f202 	lsl.w	r2, r4, r2
 80075b0:	b292      	uxth	r2, r2
 80075b2:	ea25 0202 	bic.w	r2, r5, r2
 80075b6:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80075ba:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 80075be:	7809      	ldrb	r1, [r1, #0]
 80075c0:	f001 010f 	and.w	r1, r1, #15
 80075c4:	408c      	lsls	r4, r1
 80075c6:	b2a4      	uxth	r4, r4
 80075c8:	ea22 0204 	bic.w	r2, r2, r4
 80075cc:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80075d0:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 80075d4:	4a10      	ldr	r2, [pc, #64]	@ (8007618 <USB_DeactivateEndpoint+0xdc>)
 80075d6:	400a      	ands	r2, r1
 80075d8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 80075dc:	e7d7      	b.n	800758e <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80075de:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80075e2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 80075e6:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80075ea:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 80075ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80075f2:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 80075f6:	e7d3      	b.n	80075a0 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80075f8:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 80075fc:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8007600:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007604:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8007608:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800760c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8007610:	e79f      	b.n	8007552 <USB_DeactivateEndpoint+0x16>
 8007612:	bf00      	nop
 8007614:	eff37800 	.word	0xeff37800
 8007618:	ec337800 	.word	0xec337800

0800761c <USB_EPStopXfer>:
{
 800761c:	b410      	push	{r4}
 800761e:	b083      	sub	sp, #12
 8007620:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8007622:	2300      	movs	r3, #0
 8007624:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8007626:	7848      	ldrb	r0, [r1, #1]
 8007628:	2801      	cmp	r0, #1
 800762a:	d00b      	beq.n	8007644 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800762c:	780b      	ldrb	r3, [r1, #0]
 800762e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8007632:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8007636:	2800      	cmp	r0, #0
 8007638:	db2d      	blt.n	8007696 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 800763a:	2000      	movs	r0, #0
}
 800763c:	b003      	add	sp, #12
 800763e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007642:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007644:	780b      	ldrb	r3, [r1, #0]
 8007646:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800764a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800764e:	2c00      	cmp	r4, #0
 8007650:	db01      	blt.n	8007656 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8007652:	2000      	movs	r0, #0
 8007654:	e7f2      	b.n	800763c <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007656:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800765a:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 800765e:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007662:	780b      	ldrb	r3, [r1, #0]
 8007664:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8007668:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 800766c:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8007670:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8007674:	9b01      	ldr	r3, [sp, #4]
 8007676:	3301      	adds	r3, #1
 8007678:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 800767a:	9c01      	ldr	r4, [sp, #4]
 800767c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8007680:	429c      	cmp	r4, r3
 8007682:	d8db      	bhi.n	800763c <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007684:	780b      	ldrb	r3, [r1, #0]
 8007686:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 800768a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800768e:	2b00      	cmp	r3, #0
 8007690:	dbf0      	blt.n	8007674 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8007692:	2000      	movs	r0, #0
 8007694:	e7d2      	b.n	800763c <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007696:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 800769a:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 800769e:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80076a2:	780b      	ldrb	r3, [r1, #0]
 80076a4:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80076a8:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 80076ac:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 80076b0:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 80076b4:	9b01      	ldr	r3, [sp, #4]
 80076b6:	3301      	adds	r3, #1
 80076b8:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 80076ba:	9801      	ldr	r0, [sp, #4]
 80076bc:	f242 7310 	movw	r3, #10000	@ 0x2710
 80076c0:	4298      	cmp	r0, r3
 80076c2:	d808      	bhi.n	80076d6 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80076c4:	780b      	ldrb	r3, [r1, #0]
 80076c6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 80076ca:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	dbf0      	blt.n	80076b4 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 80076d2:	2000      	movs	r0, #0
 80076d4:	e7b2      	b.n	800763c <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 80076d6:	2001      	movs	r0, #1
 80076d8:	e7b0      	b.n	800763c <USB_EPStopXfer+0x20>

080076da <USB_WritePacket>:
{
 80076da:	b510      	push	{r4, lr}
 80076dc:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 80076e0:	b984      	cbnz	r4, 8007704 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 80076e2:	3303      	adds	r3, #3
 80076e4:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 80076e8:	f04f 0c00 	mov.w	ip, #0
 80076ec:	e008      	b.n	8007700 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80076ee:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 80076f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80076f6:	f851 4b04 	ldr.w	r4, [r1], #4
 80076fa:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 80076fc:	f10c 0c01 	add.w	ip, ip, #1
 8007700:	45f4      	cmp	ip, lr
 8007702:	d3f4      	bcc.n	80076ee <USB_WritePacket+0x14>
}
 8007704:	2000      	movs	r0, #0
 8007706:	bd10      	pop	{r4, pc}

08007708 <USB_EPStartXfer>:
{
 8007708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800770a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 800770c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 800770e:	784b      	ldrb	r3, [r1, #1]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d02d      	beq.n	8007770 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007714:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8007718:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 800771c:	691d      	ldr	r5, [r3, #16]
 800771e:	f36f 0512 	bfc	r5, #0, #19
 8007722:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007724:	691d      	ldr	r5, [r3, #16]
 8007726:	f36f 45dc 	bfc	r5, #19, #10
 800772a:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 800772c:	2c00      	cmp	r4, #0
 800772e:	f040 80ce 	bne.w	80078ce <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8007732:	690c      	ldr	r4, [r1, #16]
 8007734:	b10c      	cbz	r4, 800773a <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8007736:	688c      	ldr	r4, [r1, #8]
 8007738:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 800773a:	688c      	ldr	r4, [r1, #8]
 800773c:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800773e:	691d      	ldr	r5, [r3, #16]
 8007740:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8007744:	432c      	orrs	r4, r5
 8007746:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007748:	691c      	ldr	r4, [r3, #16]
 800774a:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 800774e:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8007750:	2a01      	cmp	r2, #1
 8007752:	f000 80df 	beq.w	8007914 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8007756:	790b      	ldrb	r3, [r1, #4]
 8007758:	2b01      	cmp	r3, #1
 800775a:	f000 80e1 	beq.w	8007920 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800775e:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8007762:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007766:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 800776a:	2000      	movs	r0, #0
 800776c:	b003      	add	sp, #12
 800776e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8007770:	690b      	ldr	r3, [r1, #16]
 8007772:	bb73      	cbnz	r3, 80077d2 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007774:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8007778:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 800777c:	f36f 45dc 	bfc	r5, #19, #10
 8007780:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007784:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8007788:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 800778c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007790:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8007794:	f36f 0512 	bfc	r5, #0, #19
 8007798:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 800779c:	2a01      	cmp	r2, #1
 800779e:	d054      	beq.n	800784a <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80077a0:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 80077a4:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80077a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80077ac:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 80077b0:	790b      	ldrb	r3, [r1, #4]
 80077b2:	2b01      	cmp	r3, #1
 80077b4:	d072      	beq.n	800789c <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 80077b6:	690b      	ldr	r3, [r1, #16]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d0d6      	beq.n	800776a <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80077bc:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 80077c0:	7809      	ldrb	r1, [r1, #0]
 80077c2:	f001 010f 	and.w	r1, r1, #15
 80077c6:	2201      	movs	r2, #1
 80077c8:	408a      	lsls	r2, r1
 80077ca:	4313      	orrs	r3, r2
 80077cc:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 80077d0:	e7cb      	b.n	800776a <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80077d2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 80077d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077da:	691d      	ldr	r5, [r3, #16]
 80077dc:	f36f 0512 	bfc	r5, #0, #19
 80077e0:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80077e2:	691d      	ldr	r5, [r3, #16]
 80077e4:	f36f 45dc 	bfc	r5, #19, #10
 80077e8:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 80077ea:	b984      	cbnz	r4, 800780e <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 80077ec:	690e      	ldr	r6, [r1, #16]
 80077ee:	688d      	ldr	r5, [r1, #8]
 80077f0:	42ae      	cmp	r6, r5
 80077f2:	d900      	bls.n	80077f6 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 80077f4:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80077f6:	691d      	ldr	r5, [r3, #16]
 80077f8:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 80077fc:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80077fe:	691d      	ldr	r5, [r3, #16]
 8007800:	690e      	ldr	r6, [r1, #16]
 8007802:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8007806:	ea45 050c 	orr.w	r5, r5, ip
 800780a:	611d      	str	r5, [r3, #16]
 800780c:	e7c6      	b.n	800779c <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800780e:	690d      	ldr	r5, [r1, #16]
 8007810:	688e      	ldr	r6, [r1, #8]
 8007812:	4435      	add	r5, r6
 8007814:	3d01      	subs	r5, #1
 8007816:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800781a:	691e      	ldr	r6, [r3, #16]
 800781c:	fa1f fc85 	uxth.w	ip, r5
 8007820:	4f49      	ldr	r7, [pc, #292]	@ (8007948 <USB_EPStartXfer+0x240>)
 8007822:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8007826:	4335      	orrs	r5, r6
 8007828:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 800782a:	790d      	ldrb	r5, [r1, #4]
 800782c:	2d01      	cmp	r5, #1
 800782e:	d1e6      	bne.n	80077fe <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007830:	691d      	ldr	r5, [r3, #16]
 8007832:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8007836:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007838:	691d      	ldr	r5, [r3, #16]
 800783a:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 800783e:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8007842:	ea45 050c 	orr.w	r5, r5, ip
 8007846:	611d      	str	r5, [r3, #16]
 8007848:	e7d9      	b.n	80077fe <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 800784a:	69cb      	ldr	r3, [r1, #28]
 800784c:	b11b      	cbz	r3, 8007856 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800784e:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8007852:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8007856:	790b      	ldrb	r3, [r1, #4]
 8007858:	2b01      	cmp	r3, #1
 800785a:	d008      	beq.n	800786e <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800785c:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8007860:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8007864:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007868:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800786c:	e77d      	b.n	800776a <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800786e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007872:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007876:	d108      	bne.n	800788a <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007878:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800787c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8007880:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007884:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8007888:	e7e8      	b.n	800785c <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800788a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800788e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8007892:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007896:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 800789a:	e7df      	b.n	800785c <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800789c:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80078a0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80078a4:	d10c      	bne.n	80078c0 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80078a6:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80078aa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80078ae:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80078b2:	9200      	str	r2, [sp, #0]
 80078b4:	8a0b      	ldrh	r3, [r1, #16]
 80078b6:	780a      	ldrb	r2, [r1, #0]
 80078b8:	68c9      	ldr	r1, [r1, #12]
 80078ba:	f7ff ff0e 	bl	80076da <USB_WritePacket>
 80078be:	e754      	b.n	800776a <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80078c0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80078c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80078c8:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80078cc:	e7f1      	b.n	80078b2 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 80078ce:	690c      	ldr	r4, [r1, #16]
 80078d0:	b954      	cbnz	r4, 80078e8 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80078d2:	691c      	ldr	r4, [r3, #16]
 80078d4:	688d      	ldr	r5, [r1, #8]
 80078d6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80078da:	432c      	orrs	r4, r5
 80078dc:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078de:	691c      	ldr	r4, [r3, #16]
 80078e0:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80078e4:	611c      	str	r4, [r3, #16]
 80078e6:	e733      	b.n	8007750 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80078e8:	688d      	ldr	r5, [r1, #8]
 80078ea:	442c      	add	r4, r5
 80078ec:	3c01      	subs	r4, #1
 80078ee:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 80078f2:	b2a4      	uxth	r4, r4
 80078f4:	fb04 f505 	mul.w	r5, r4, r5
 80078f8:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80078fa:	691d      	ldr	r5, [r3, #16]
 80078fc:	4e12      	ldr	r6, [pc, #72]	@ (8007948 <USB_EPStartXfer+0x240>)
 80078fe:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8007902:	432c      	orrs	r4, r5
 8007904:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007906:	691c      	ldr	r4, [r3, #16]
 8007908:	6a0d      	ldr	r5, [r1, #32]
 800790a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800790e:	432c      	orrs	r4, r5
 8007910:	611c      	str	r4, [r3, #16]
 8007912:	e71d      	b.n	8007750 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8007914:	68ca      	ldr	r2, [r1, #12]
 8007916:	2a00      	cmp	r2, #0
 8007918:	f43f af1d 	beq.w	8007756 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800791c:	615a      	str	r2, [r3, #20]
 800791e:	e71a      	b.n	8007756 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007920:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8007924:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8007928:	d106      	bne.n	8007938 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800792a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800792e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007932:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8007936:	e712      	b.n	800775e <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007938:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800793c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007940:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8007944:	e70b      	b.n	800775e <USB_EPStartXfer+0x56>
 8007946:	bf00      	nop
 8007948:	1ff80000 	.word	0x1ff80000

0800794c <USB_ReadPacket>:
{
 800794c:	b510      	push	{r4, lr}
 800794e:	4684      	mov	ip, r0
 8007950:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8007952:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8007956:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 800795a:	2300      	movs	r3, #0
 800795c:	e005      	b.n	800796a <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800795e:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8007962:	6809      	ldr	r1, [r1, #0]
 8007964:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8007968:	3301      	adds	r3, #1
 800796a:	4573      	cmp	r3, lr
 800796c:	d3f7      	bcc.n	800795e <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 800796e:	b17a      	cbz	r2, 8007990 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007970:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8007974:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8007978:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800797a:	b2cb      	uxtb	r3, r1
 800797c:	00db      	lsls	r3, r3, #3
 800797e:	fa24 f303 	lsr.w	r3, r4, r3
 8007982:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8007986:	3101      	adds	r1, #1
      remaining_bytes--;
 8007988:	3a01      	subs	r2, #1
 800798a:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 800798c:	2a00      	cmp	r2, #0
 800798e:	d1f4      	bne.n	800797a <USB_ReadPacket+0x2e>
}
 8007990:	bd10      	pop	{r4, pc}

08007992 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 8007992:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8007994:	784a      	ldrb	r2, [r1, #1]
 8007996:	2a01      	cmp	r2, #1
 8007998:	d014      	beq.n	80079c4 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800799a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 800799e:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80079a2:	2a00      	cmp	r2, #0
 80079a4:	db06      	blt.n	80079b4 <USB_EPSetStall+0x22>
 80079a6:	b12b      	cbz	r3, 80079b4 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80079a8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80079ac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80079b0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80079b4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80079b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80079bc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80079c0:	2000      	movs	r0, #0
 80079c2:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80079c4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80079c8:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 80079cc:	2a00      	cmp	r2, #0
 80079ce:	db06      	blt.n	80079de <USB_EPSetStall+0x4c>
 80079d0:	b12b      	cbz	r3, 80079de <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80079d2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80079d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80079da:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80079de:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80079e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80079e6:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80079ea:	e7e9      	b.n	80079c0 <USB_EPSetStall+0x2e>

080079ec <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80079ec:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80079ee:	784a      	ldrb	r2, [r1, #1]
 80079f0:	2a01      	cmp	r2, #1
 80079f2:	d00e      	beq.n	8007a12 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80079f4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80079f8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80079fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007a00:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a04:	790b      	ldrb	r3, [r1, #4]
 8007a06:	3b02      	subs	r3, #2
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	2b01      	cmp	r3, #1
 8007a0c:	d915      	bls.n	8007a3a <USB_EPClearStall+0x4e>
}
 8007a0e:	2000      	movs	r0, #0
 8007a10:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007a12:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007a16:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007a1a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007a1e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a22:	790b      	ldrb	r3, [r1, #4]
 8007a24:	3b02      	subs	r3, #2
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d8f0      	bhi.n	8007a0e <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a2c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007a30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a34:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8007a38:	e7e9      	b.n	8007a0e <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a3a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007a3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a42:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8007a46:	e7e2      	b.n	8007a0e <USB_EPClearStall+0x22>

08007a48 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007a48:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8007a4c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007a50:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007a54:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8007a58:	0109      	lsls	r1, r1, #4
 8007a5a:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 8007a5e:	430b      	orrs	r3, r1
 8007a60:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8007a64:	2000      	movs	r0, #0
 8007a66:	4770      	bx	lr

08007a68 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a68:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8007a6c:	f023 0303 	bic.w	r3, r3, #3
 8007a70:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a74:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007a78:	f023 0302 	bic.w	r3, r3, #2
 8007a7c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007a80:	2000      	movs	r0, #0
 8007a82:	4770      	bx	lr

08007a84 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a84:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8007a88:	f023 0303 	bic.w	r3, r3, #3
 8007a8c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a90:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007a94:	f043 0302 	orr.w	r3, r3, #2
 8007a98:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007a9c:	2000      	movs	r0, #0
 8007a9e:	4770      	bx	lr

08007aa0 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 8007aa0:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 8007aa2:	6980      	ldr	r0, [r0, #24]
}
 8007aa4:	4010      	ands	r0, r2
 8007aa6:	4770      	bx	lr

08007aa8 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007aa8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8007aac:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ab0:	69c0      	ldr	r0, [r0, #28]
 8007ab2:	4018      	ands	r0, r3
}
 8007ab4:	0c00      	lsrs	r0, r0, #16
 8007ab6:	4770      	bx	lr

08007ab8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007ab8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 8007abc:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ac0:	69c0      	ldr	r0, [r0, #28]
 8007ac2:	4018      	ands	r0, r3
}
 8007ac4:	b280      	uxth	r0, r0
 8007ac6:	4770      	bx	lr

08007ac8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007ac8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 8007acc:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007ad0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 8007ad4:	6940      	ldr	r0, [r0, #20]
}
 8007ad6:	4010      	ands	r0, r2
 8007ad8:	4770      	bx	lr

08007ada <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 8007ada:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007ade:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007ae2:	f001 0c0f 	and.w	ip, r1, #15
 8007ae6:	fa23 f30c 	lsr.w	r3, r3, ip
 8007aea:	01db      	lsls	r3, r3, #7
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007af0:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8007af4:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8007af8:	6880      	ldr	r0, [r0, #8]
}
 8007afa:	4018      	ands	r0, r3
 8007afc:	4770      	bx	lr

08007afe <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8007afe:	6940      	ldr	r0, [r0, #20]
}
 8007b00:	f000 0001 	and.w	r0, r0, #1
 8007b04:	4770      	bx	lr

08007b06 <USB_SetCurrentMode>:
{
 8007b06:	b538      	push	{r3, r4, r5, lr}
 8007b08:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b0a:	68c3      	ldr	r3, [r0, #12]
 8007b0c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007b10:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8007b12:	2901      	cmp	r1, #1
 8007b14:	d013      	beq.n	8007b3e <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8007b16:	bb19      	cbnz	r1, 8007b60 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b18:	68c3      	ldr	r3, [r0, #12]
 8007b1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b1e:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8007b20:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8007b22:	200a      	movs	r0, #10
 8007b24:	f7f9 f8c8 	bl	8000cb8 <HAL_Delay>
      ms += 10U;
 8007b28:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f7ff ffe7 	bl	8007afe <USB_GetMode>
 8007b30:	b108      	cbz	r0, 8007b36 <USB_SetCurrentMode+0x30>
 8007b32:	2cc7      	cmp	r4, #199	@ 0xc7
 8007b34:	d9f5      	bls.n	8007b22 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007b36:	2cc8      	cmp	r4, #200	@ 0xc8
 8007b38:	d014      	beq.n	8007b64 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8007b3a:	2000      	movs	r0, #0
}
 8007b3c:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b3e:	68c3      	ldr	r3, [r0, #12]
 8007b40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b44:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8007b46:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8007b48:	200a      	movs	r0, #10
 8007b4a:	f7f9 f8b5 	bl	8000cb8 <HAL_Delay>
      ms += 10U;
 8007b4e:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b50:	4628      	mov	r0, r5
 8007b52:	f7ff ffd4 	bl	8007afe <USB_GetMode>
 8007b56:	2801      	cmp	r0, #1
 8007b58:	d0ed      	beq.n	8007b36 <USB_SetCurrentMode+0x30>
 8007b5a:	2cc7      	cmp	r4, #199	@ 0xc7
 8007b5c:	d9f4      	bls.n	8007b48 <USB_SetCurrentMode+0x42>
 8007b5e:	e7ea      	b.n	8007b36 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8007b60:	2001      	movs	r0, #1
 8007b62:	e7eb      	b.n	8007b3c <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8007b64:	2001      	movs	r0, #1
 8007b66:	e7e9      	b.n	8007b3c <USB_SetCurrentMode+0x36>

08007b68 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007b68:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8007b6c:	f36f 030a 	bfc	r3, #0, #11
 8007b70:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007b74:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8007b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007b7c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8007b80:	2000      	movs	r0, #0
 8007b82:	4770      	bx	lr

08007b84 <USB_EP0_OutStart>:
{
 8007b84:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007b86:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007b88:	4b15      	ldr	r3, [pc, #84]	@ (8007be0 <USB_EP0_OutStart+0x5c>)
 8007b8a:	429c      	cmp	r4, r3
 8007b8c:	d903      	bls.n	8007b96 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007b8e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	db16      	blt.n	8007bc4 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007b96:	2400      	movs	r4, #0
 8007b98:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007b9c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007ba0:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8007ba4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007ba8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007bac:	f044 0418 	orr.w	r4, r4, #24
 8007bb0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007bb4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 8007bb8:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 8007bbc:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 8007bc0:	2901      	cmp	r1, #1
 8007bc2:	d003      	beq.n	8007bcc <USB_EP0_OutStart+0x48>
}
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bca:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007bcc:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007bd0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8007bd4:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007bd8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8007bdc:	e7f2      	b.n	8007bc4 <USB_EP0_OutStart+0x40>
 8007bde:	bf00      	nop
 8007be0:	4f54300a 	.word	0x4f54300a

08007be4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007be4:	b570      	push	{r4, r5, r6, lr}
 8007be6:	460c      	mov	r4, r1
 8007be8:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bea:	2500      	movs	r5, #0
 8007bec:	e006      	b.n	8007bfc <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8007bee:	f3af 8000 	nop.w
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bf8:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8007bfa:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007bfc:	42b5      	cmp	r5, r6
 8007bfe:	dbf6      	blt.n	8007bee <_read+0xa>
  }

  return len;
}
 8007c00:	4630      	mov	r0, r6
 8007c02:	bd70      	pop	{r4, r5, r6, pc}

08007c04 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007c04:	b570      	push	{r4, r5, r6, lr}
 8007c06:	460c      	mov	r4, r1
 8007c08:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007c0a:	2500      	movs	r5, #0
 8007c0c:	e004      	b.n	8007c18 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8007c0e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007c12:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007c16:	3501      	adds	r5, #1
 8007c18:	42b5      	cmp	r5, r6
 8007c1a:	dbf8      	blt.n	8007c0e <_write+0xa>
  }
  return len;
}
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	bd70      	pop	{r4, r5, r6, pc}

08007c20 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8007c20:	f04f 30ff 	mov.w	r0, #4294967295
 8007c24:	4770      	bx	lr

08007c26 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8007c26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c2a:	604b      	str	r3, [r1, #4]
  return 0;
}
 8007c2c:	2000      	movs	r0, #0
 8007c2e:	4770      	bx	lr

08007c30 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8007c30:	2001      	movs	r0, #1
 8007c32:	4770      	bx	lr

08007c34 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8007c34:	2000      	movs	r0, #0
 8007c36:	4770      	bx	lr

08007c38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007c38:	b510      	push	{r4, lr}
 8007c3a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8007c70 <_sbrk+0x38>)
 8007c3e:	490d      	ldr	r1, [pc, #52]	@ (8007c74 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007c40:	480d      	ldr	r0, [pc, #52]	@ (8007c78 <_sbrk+0x40>)
 8007c42:	6800      	ldr	r0, [r0, #0]
 8007c44:	b140      	cbz	r0, 8007c58 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007c46:	480c      	ldr	r0, [pc, #48]	@ (8007c78 <_sbrk+0x40>)
 8007c48:	6800      	ldr	r0, [r0, #0]
 8007c4a:	4403      	add	r3, r0
 8007c4c:	1a52      	subs	r2, r2, r1
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d806      	bhi.n	8007c60 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8007c52:	4a09      	ldr	r2, [pc, #36]	@ (8007c78 <_sbrk+0x40>)
 8007c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8007c56:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8007c58:	4807      	ldr	r0, [pc, #28]	@ (8007c78 <_sbrk+0x40>)
 8007c5a:	4c08      	ldr	r4, [pc, #32]	@ (8007c7c <_sbrk+0x44>)
 8007c5c:	6004      	str	r4, [r0, #0]
 8007c5e:	e7f2      	b.n	8007c46 <_sbrk+0xe>
    errno = ENOMEM;
 8007c60:	f001 fd00 	bl	8009664 <__errno>
 8007c64:	230c      	movs	r3, #12
 8007c66:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8007c68:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6c:	e7f3      	b.n	8007c56 <_sbrk+0x1e>
 8007c6e:	bf00      	nop
 8007c70:	20020000 	.word	0x20020000
 8007c74:	00006000 	.word	0x00006000
 8007c78:	2000069c 	.word	0x2000069c
 8007c7c:	200023d0 	.word	0x200023d0

08007c80 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007c80:	4a31      	ldr	r2, [pc, #196]	@ (8007d48 <SystemInit+0xc8>)
 8007c82:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8007c86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007c8a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8007d4c <SystemInit+0xcc>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f003 030f 	and.w	r3, r3, #15
 8007c96:	2b06      	cmp	r3, #6
 8007c98:	d806      	bhi.n	8007ca8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007c9a:	4a2c      	ldr	r2, [pc, #176]	@ (8007d4c <SystemInit+0xcc>)
 8007c9c:	6813      	ldr	r3, [r2, #0]
 8007c9e:	f023 030f 	bic.w	r3, r3, #15
 8007ca2:	f043 0307 	orr.w	r3, r3, #7
 8007ca6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8007ca8:	4b29      	ldr	r3, [pc, #164]	@ (8007d50 <SystemInit+0xd0>)
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	f042 0201 	orr.w	r2, r2, #1
 8007cb0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8007cb6:	6819      	ldr	r1, [r3, #0]
 8007cb8:	4a26      	ldr	r2, [pc, #152]	@ (8007d54 <SystemInit+0xd4>)
 8007cba:	400a      	ands	r2, r1
 8007cbc:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8007cbe:	4b23      	ldr	r3, [pc, #140]	@ (8007d4c <SystemInit+0xcc>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f013 0f08 	tst.w	r3, #8
 8007cc6:	d006      	beq.n	8007cd6 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007cc8:	4a20      	ldr	r2, [pc, #128]	@ (8007d4c <SystemInit+0xcc>)
 8007cca:	6813      	ldr	r3, [r2, #0]
 8007ccc:	f023 030f 	bic.w	r3, r3, #15
 8007cd0:	f043 0307 	orr.w	r3, r3, #7
 8007cd4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8007cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8007d50 <SystemInit+0xd0>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8007cdc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8007cde:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8007ce0:	491d      	ldr	r1, [pc, #116]	@ (8007d58 <SystemInit+0xd8>)
 8007ce2:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8007ce4:	491d      	ldr	r1, [pc, #116]	@ (8007d5c <SystemInit+0xdc>)
 8007ce6:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007ce8:	491d      	ldr	r1, [pc, #116]	@ (8007d60 <SystemInit+0xe0>)
 8007cea:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007cec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8007cee:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007cf0:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8007cf2:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8007cf4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8007cf6:	6819      	ldr	r1, [r3, #0]
 8007cf8:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8007cfc:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8007cfe:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007d00:	4b18      	ldr	r3, [pc, #96]	@ (8007d64 <SystemInit+0xe4>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f36f 030f 	bfc	r3, #0, #16
 8007d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d0c:	d203      	bcs.n	8007d16 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007d0e:	4b16      	ldr	r3, [pc, #88]	@ (8007d68 <SystemInit+0xe8>)
 8007d10:	2201      	movs	r2, #1
 8007d12:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8007d16:	4b0e      	ldr	r3, [pc, #56]	@ (8007d50 <SystemInit+0xd0>)
 8007d18:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007d1c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8007d20:	d110      	bne.n	8007d44 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007d22:	4b0b      	ldr	r3, [pc, #44]	@ (8007d50 <SystemInit+0xd0>)
 8007d24:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007d28:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d2c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8007d30:	4a0e      	ldr	r2, [pc, #56]	@ (8007d6c <SystemInit+0xec>)
 8007d32:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8007d36:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8007d38:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8007d3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007d40:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8007d44:	4770      	bx	lr
 8007d46:	bf00      	nop
 8007d48:	e000ed00 	.word	0xe000ed00
 8007d4c:	52002000 	.word	0x52002000
 8007d50:	58024400 	.word	0x58024400
 8007d54:	eaf6ed7f 	.word	0xeaf6ed7f
 8007d58:	02020200 	.word	0x02020200
 8007d5c:	01ff0000 	.word	0x01ff0000
 8007d60:	01010280 	.word	0x01010280
 8007d64:	5c001000 	.word	0x5c001000
 8007d68:	51008000 	.word	0x51008000
 8007d6c:	52004000 	.word	0x52004000

08007d70 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8007d70:	4a05      	ldr	r2, [pc, #20]	@ (8007d88 <ExitRun0Mode+0x18>)
 8007d72:	68d3      	ldr	r3, [r2, #12]
 8007d74:	f043 0302 	orr.w	r3, r3, #2
 8007d78:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8007d7a:	4b03      	ldr	r3, [pc, #12]	@ (8007d88 <ExitRun0Mode+0x18>)
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8007d82:	d0fa      	beq.n	8007d7a <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop
 8007d88:	58024800 	.word	0x58024800

08007d8c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007d8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007d8e:	2200      	movs	r2, #0
 8007d90:	4910      	ldr	r1, [pc, #64]	@ (8007dd4 <MX_USB_DEVICE_Init+0x48>)
 8007d92:	4811      	ldr	r0, [pc, #68]	@ (8007dd8 <MX_USB_DEVICE_Init+0x4c>)
 8007d94:	f000 fc1c 	bl	80085d0 <USBD_Init>
 8007d98:	b980      	cbnz	r0, 8007dbc <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007d9a:	4910      	ldr	r1, [pc, #64]	@ (8007ddc <MX_USB_DEVICE_Init+0x50>)
 8007d9c:	480e      	ldr	r0, [pc, #56]	@ (8007dd8 <MX_USB_DEVICE_Init+0x4c>)
 8007d9e:	f000 fc3b 	bl	8008618 <USBD_RegisterClass>
 8007da2:	b970      	cbnz	r0, 8007dc2 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8007da4:	490e      	ldr	r1, [pc, #56]	@ (8007de0 <MX_USB_DEVICE_Init+0x54>)
 8007da6:	480c      	ldr	r0, [pc, #48]	@ (8007dd8 <MX_USB_DEVICE_Init+0x4c>)
 8007da8:	f000 fa3b 	bl	8008222 <USBD_CDC_RegisterInterface>
 8007dac:	b960      	cbnz	r0, 8007dc8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007dae:	480a      	ldr	r0, [pc, #40]	@ (8007dd8 <MX_USB_DEVICE_Init+0x4c>)
 8007db0:	f000 fc60 	bl	8008674 <USBD_Start>
 8007db4:	b958      	cbnz	r0, 8007dce <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8007db6:	f7fa fd89 	bl	80028cc <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007dba:	bd08      	pop	{r3, pc}
    Error_Handler();
 8007dbc:	f7f8 fcda 	bl	8000774 <Error_Handler>
 8007dc0:	e7eb      	b.n	8007d9a <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 8007dc2:	f7f8 fcd7 	bl	8000774 <Error_Handler>
 8007dc6:	e7ed      	b.n	8007da4 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8007dc8:	f7f8 fcd4 	bl	8000774 <Error_Handler>
 8007dcc:	e7ef      	b.n	8007dae <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8007dce:	f7f8 fcd1 	bl	8000774 <Error_Handler>
 8007dd2:	e7f0      	b.n	8007db6 <MX_USB_DEVICE_Init+0x2a>
 8007dd4:	200000e0 	.word	0x200000e0
 8007dd8:	200006a0 	.word	0x200006a0
 8007ddc:	20000054 	.word	0x20000054
 8007de0:	20000098 	.word	0x20000098

08007de4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007de4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007de6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007dea:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007dee:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 8007df2:	b18c      	cbz	r4, 8007e18 <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007df4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8007df8:	6843      	ldr	r3, [r0, #4]
 8007dfa:	b17b      	cbz	r3, 8007e1c <USBD_CDC_EP0_RxReady+0x38>
 8007dfc:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8007e00:	28ff      	cmp	r0, #255	@ 0xff
 8007e02:	d00d      	beq.n	8007e20 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8007e0a:	4621      	mov	r1, r4
 8007e0c:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8007e0e:	23ff      	movs	r3, #255	@ 0xff
 8007e10:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8007e14:	2000      	movs	r0, #0
}
 8007e16:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8007e18:	2003      	movs	r0, #3
 8007e1a:	e7fc      	b.n	8007e16 <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	e7fa      	b.n	8007e16 <USBD_CDC_EP0_RxReady+0x32>
 8007e20:	2000      	movs	r0, #0
 8007e22:	e7f8      	b.n	8007e16 <USBD_CDC_EP0_RxReady+0x32>

08007e24 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007e24:	230a      	movs	r3, #10
 8007e26:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8007e28:	4800      	ldr	r0, [pc, #0]	@ (8007e2c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8007e2a:	4770      	bx	lr
 8007e2c:	2000008c 	.word	0x2000008c

08007e30 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8007e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e32:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e34:	4f0f      	ldr	r7, [pc, #60]	@ (8007e74 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007e36:	2182      	movs	r1, #130	@ 0x82
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f000 fdce 	bl	80089da <USBD_GetEpDesc>
 8007e3e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e40:	2101      	movs	r1, #1
 8007e42:	4638      	mov	r0, r7
 8007e44:	f000 fdc9 	bl	80089da <USBD_GetEpDesc>
 8007e48:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e4a:	2181      	movs	r1, #129	@ 0x81
 8007e4c:	4638      	mov	r0, r7
 8007e4e:	f000 fdc4 	bl	80089da <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007e52:	b10d      	cbz	r5, 8007e58 <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e54:	2210      	movs	r2, #16
 8007e56:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007e58:	b11c      	cbz	r4, 8007e62 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e5a:	2240      	movs	r2, #64	@ 0x40
 8007e5c:	7122      	strb	r2, [r4, #4]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007e62:	b118      	cbz	r0, 8007e6c <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007e64:	2240      	movs	r2, #64	@ 0x40
 8007e66:	7102      	strb	r2, [r0, #4]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007e6c:	2343      	movs	r3, #67	@ 0x43
 8007e6e:	8033      	strh	r3, [r6, #0]
}
 8007e70:	4800      	ldr	r0, [pc, #0]	@ (8007e74 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8007e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e74:	20000010 	.word	0x20000010

08007e78 <USBD_CDC_GetFSCfgDesc>:
{
 8007e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007e7c:	4f0f      	ldr	r7, [pc, #60]	@ (8007ebc <USBD_CDC_GetFSCfgDesc+0x44>)
 8007e7e:	2182      	movs	r1, #130	@ 0x82
 8007e80:	4638      	mov	r0, r7
 8007e82:	f000 fdaa 	bl	80089da <USBD_GetEpDesc>
 8007e86:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007e88:	2101      	movs	r1, #1
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	f000 fda5 	bl	80089da <USBD_GetEpDesc>
 8007e90:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007e92:	2181      	movs	r1, #129	@ 0x81
 8007e94:	4638      	mov	r0, r7
 8007e96:	f000 fda0 	bl	80089da <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007e9a:	b10d      	cbz	r5, 8007ea0 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007e9c:	2210      	movs	r2, #16
 8007e9e:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007ea0:	b11c      	cbz	r4, 8007eaa <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007ea2:	2240      	movs	r2, #64	@ 0x40
 8007ea4:	7122      	strb	r2, [r4, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007eaa:	b118      	cbz	r0, 8007eb4 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007eac:	2240      	movs	r2, #64	@ 0x40
 8007eae:	7102      	strb	r2, [r0, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007eb4:	2343      	movs	r3, #67	@ 0x43
 8007eb6:	8033      	strh	r3, [r6, #0]
}
 8007eb8:	4800      	ldr	r0, [pc, #0]	@ (8007ebc <USBD_CDC_GetFSCfgDesc+0x44>)
 8007eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ebc:	20000010 	.word	0x20000010

08007ec0 <USBD_CDC_GetHSCfgDesc>:
{
 8007ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ec2:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007ec4:	4f0f      	ldr	r7, [pc, #60]	@ (8007f04 <USBD_CDC_GetHSCfgDesc+0x44>)
 8007ec6:	2182      	movs	r1, #130	@ 0x82
 8007ec8:	4638      	mov	r0, r7
 8007eca:	f000 fd86 	bl	80089da <USBD_GetEpDesc>
 8007ece:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	f000 fd81 	bl	80089da <USBD_GetEpDesc>
 8007ed8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007eda:	2181      	movs	r1, #129	@ 0x81
 8007edc:	4638      	mov	r0, r7
 8007ede:	f000 fd7c 	bl	80089da <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8007ee2:	b10d      	cbz	r5, 8007ee8 <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007ee4:	2210      	movs	r2, #16
 8007ee6:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8007ee8:	b11c      	cbz	r4, 8007ef2 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007eea:	2200      	movs	r2, #0
 8007eec:	7122      	strb	r2, [r4, #4]
 8007eee:	2202      	movs	r2, #2
 8007ef0:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8007ef2:	b118      	cbz	r0, 8007efc <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	7102      	strb	r2, [r0, #4]
 8007ef8:	2202      	movs	r2, #2
 8007efa:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007efc:	2343      	movs	r3, #67	@ 0x43
 8007efe:	8033      	strh	r3, [r6, #0]
}
 8007f00:	4800      	ldr	r0, [pc, #0]	@ (8007f04 <USBD_CDC_GetHSCfgDesc+0x44>)
 8007f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f04:	20000010 	.word	0x20000010

08007f08 <USBD_CDC_DataOut>:
{
 8007f08:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007f0a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f0e:	33b0      	adds	r3, #176	@ 0xb0
 8007f10:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007f14:	b195      	cbz	r5, 8007f3c <USBD_CDC_DataOut+0x34>
 8007f16:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007f18:	f000 fb02 	bl	8008520 <USBD_LL_GetRxDataSize>
 8007f1c:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007f20:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8007f24:	33b0      	adds	r3, #176	@ 0xb0
 8007f26:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8007f2a:	6863      	ldr	r3, [r4, #4]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8007f32:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8007f36:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007f38:	2000      	movs	r0, #0
}
 8007f3a:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8007f3c:	2003      	movs	r0, #3
 8007f3e:	e7fc      	b.n	8007f3a <USBD_CDC_DataOut+0x32>

08007f40 <USBD_CDC_DataIn>:
{
 8007f40:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007f42:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007f46:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f4a:	33b0      	adds	r3, #176	@ 0xb0
 8007f4c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8007f50:	b384      	cbz	r4, 8007fb4 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007f52:	f001 030f 	and.w	r3, r1, #15
 8007f56:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007f5a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007f5e:	6992      	ldr	r2, [r2, #24]
 8007f60:	b14a      	cbz	r2, 8007f76 <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007f62:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 8007f66:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 8007f6a:	69ed      	ldr	r5, [r5, #28]
 8007f6c:	fbb2 fcf5 	udiv	ip, r2, r5
 8007f70:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007f74:	b192      	cbz	r2, 8007f9c <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 8007f76:	2300      	movs	r3, #0
 8007f78:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8007f7c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007f80:	33b0      	adds	r3, #176	@ 0xb0
 8007f82:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8007f86:	6843      	ldr	r3, [r0, #4]
 8007f88:	691b      	ldr	r3, [r3, #16]
 8007f8a:	b1ab      	cbz	r3, 8007fb8 <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007f8c:	460a      	mov	r2, r1
 8007f8e:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 8007f92:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 8007f96:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007f98:	2000      	movs	r0, #0
}
 8007f9a:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007f9c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007fa0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007fa4:	2400      	movs	r4, #0
 8007fa6:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007fa8:	4623      	mov	r3, r4
 8007faa:	4622      	mov	r2, r4
 8007fac:	f000 fb00 	bl	80085b0 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8007fb0:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007fb2:	e7f2      	b.n	8007f9a <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 8007fb4:	2003      	movs	r0, #3
 8007fb6:	e7f0      	b.n	8007f9a <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 8007fb8:	2000      	movs	r0, #0
 8007fba:	e7ee      	b.n	8007f9a <USBD_CDC_DataIn+0x5a>

08007fbc <USBD_CDC_Setup>:
{
 8007fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fbe:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007fc0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007fc4:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8007fc8:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 8007fd2:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 8007fd6:	2f00      	cmp	r7, #0
 8007fd8:	d078      	beq.n	80080cc <USBD_CDC_Setup+0x110>
 8007fda:	4604      	mov	r4, r0
 8007fdc:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fde:	7809      	ldrb	r1, [r1, #0]
 8007fe0:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 8007fe4:	d034      	beq.n	8008050 <USBD_CDC_Setup+0x94>
 8007fe6:	2e20      	cmp	r6, #32
 8007fe8:	d169      	bne.n	80080be <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 8007fea:	88ea      	ldrh	r2, [r5, #6]
 8007fec:	b32a      	cbz	r2, 800803a <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 8007fee:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8007ff2:	d10e      	bne.n	8008012 <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 8007ff4:	786b      	ldrb	r3, [r5, #1]
 8007ff6:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007ffa:	88ea      	ldrh	r2, [r5, #6]
 8007ffc:	2a3f      	cmp	r2, #63	@ 0x3f
 8007ffe:	d81a      	bhi.n	8008036 <USBD_CDC_Setup+0x7a>
 8008000:	b2d2      	uxtb	r2, r2
 8008002:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008006:	4639      	mov	r1, r7
 8008008:	4620      	mov	r0, r4
 800800a:	f001 f962 	bl	80092d2 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800800e:	2600      	movs	r6, #0
 8008010:	e059      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008012:	33b0      	adds	r3, #176	@ 0xb0
 8008014:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	4639      	mov	r1, r7
 800801e:	7868      	ldrb	r0, [r5, #1]
 8008020:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008022:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008024:	2a07      	cmp	r2, #7
 8008026:	bf28      	it	cs
 8008028:	2207      	movcs	r2, #7
 800802a:	4639      	mov	r1, r7
 800802c:	4620      	mov	r0, r4
 800802e:	f001 f93b 	bl	80092a8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008032:	2600      	movs	r6, #0
 8008034:	e047      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008036:	2240      	movs	r2, #64	@ 0x40
 8008038:	e7e3      	b.n	8008002 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800803a:	33b0      	adds	r3, #176	@ 0xb0
 800803c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	2200      	movs	r2, #0
 8008046:	4629      	mov	r1, r5
 8008048:	7868      	ldrb	r0, [r5, #1]
 800804a:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800804c:	2600      	movs	r6, #0
 800804e:	e03a      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 8008050:	786f      	ldrb	r7, [r5, #1]
 8008052:	2f0b      	cmp	r7, #11
 8008054:	d82e      	bhi.n	80080b4 <USBD_CDC_Setup+0xf8>
 8008056:	e8df f007 	tbb	[pc, r7]
 800805a:	3606      	.short	0x3606
 800805c:	2d2d2d2d 	.word	0x2d2d2d2d
 8008060:	2d2d2d2d 	.word	0x2d2d2d2d
 8008064:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008066:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800806a:	2b03      	cmp	r3, #3
 800806c:	d004      	beq.n	8008078 <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 800806e:	4629      	mov	r1, r5
 8008070:	f000 fcf0 	bl	8008a54 <USBD_CtlError>
            ret = USBD_FAIL;
 8008074:	2603      	movs	r6, #3
 8008076:	e026      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008078:	2202      	movs	r2, #2
 800807a:	a901      	add	r1, sp, #4
 800807c:	f001 f914 	bl	80092a8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008080:	463e      	mov	r6, r7
 8008082:	e020      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008084:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008088:	2b03      	cmp	r3, #3
 800808a:	d004      	beq.n	8008096 <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 800808c:	4629      	mov	r1, r5
 800808e:	f000 fce1 	bl	8008a54 <USBD_CtlError>
            ret = USBD_FAIL;
 8008092:	2603      	movs	r6, #3
 8008094:	e017      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008096:	2201      	movs	r2, #1
 8008098:	f10d 0107 	add.w	r1, sp, #7
 800809c:	f001 f904 	bl	80092a8 <USBD_CtlSendData>
 80080a0:	e011      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80080a2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80080a6:	2b03      	cmp	r3, #3
 80080a8:	d00d      	beq.n	80080c6 <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 80080aa:	4629      	mov	r1, r5
 80080ac:	f000 fcd2 	bl	8008a54 <USBD_CtlError>
            ret = USBD_FAIL;
 80080b0:	2603      	movs	r6, #3
 80080b2:	e008      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 80080b4:	4629      	mov	r1, r5
 80080b6:	f000 fccd 	bl	8008a54 <USBD_CtlError>
          ret = USBD_FAIL;
 80080ba:	2603      	movs	r6, #3
          break;
 80080bc:	e003      	b.n	80080c6 <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 80080be:	4629      	mov	r1, r5
 80080c0:	f000 fcc8 	bl	8008a54 <USBD_CtlError>
      ret = USBD_FAIL;
 80080c4:	2603      	movs	r6, #3
}
 80080c6:	4630      	mov	r0, r6
 80080c8:	b003      	add	sp, #12
 80080ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 80080cc:	2603      	movs	r6, #3
 80080ce:	e7fa      	b.n	80080c6 <USBD_CDC_Setup+0x10a>

080080d0 <USBD_CDC_DeInit>:
{
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80080d4:	2181      	movs	r1, #129	@ 0x81
 80080d6:	f000 fa4b 	bl	8008570 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80080da:	2500      	movs	r5, #0
 80080dc:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80080de:	2101      	movs	r1, #1
 80080e0:	4620      	mov	r0, r4
 80080e2:	f000 fa45 	bl	8008570 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80080e6:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80080ea:	2182      	movs	r1, #130	@ 0x82
 80080ec:	4620      	mov	r0, r4
 80080ee:	f000 fa3f 	bl	8008570 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80080f2:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80080f6:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80080fa:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80080fe:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8008102:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008106:	b19a      	cbz	r2, 8008130 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008108:	33b0      	adds	r3, #176	@ 0xb0
 800810a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800810e:	685b      	ldr	r3, [r3, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008114:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008118:	33b0      	adds	r3, #176	@ 0xb0
 800811a:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800811e:	f000 fa09 	bl	8008534 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008122:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008126:	33b0      	adds	r3, #176	@ 0xb0
 8008128:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800812c:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8008130:	2000      	movs	r0, #0
 8008132:	bd38      	pop	{r3, r4, r5, pc}

08008134 <USBD_CDC_Init>:
{
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008138:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800813c:	f000 f9f6 	bl	800852c <USBD_static_malloc>
  if (hcdc == NULL)
 8008140:	2800      	cmp	r0, #0
 8008142:	d049      	beq.n	80081d8 <USBD_CDC_Init+0xa4>
 8008144:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008146:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800814a:	2100      	movs	r1, #0
 800814c:	f001 fa3c 	bl	80095c8 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008150:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8008154:	33b0      	adds	r3, #176	@ 0xb0
 8008156:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800815a:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800815e:	7c23      	ldrb	r3, [r4, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d141      	bne.n	80081e8 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008164:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008168:	2202      	movs	r2, #2
 800816a:	2181      	movs	r1, #129	@ 0x81
 800816c:	4620      	mov	r0, r4
 800816e:	f000 f9f4 	bl	800855a <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008172:	2601      	movs	r6, #1
 8008174:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008176:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800817a:	2202      	movs	r2, #2
 800817c:	4631      	mov	r1, r6
 800817e:	4620      	mov	r0, r4
 8008180:	f000 f9eb 	bl	800855a <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008184:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008188:	2310      	movs	r3, #16
 800818a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800818e:	2308      	movs	r3, #8
 8008190:	2203      	movs	r2, #3
 8008192:	2182      	movs	r1, #130	@ 0x82
 8008194:	4620      	mov	r0, r4
 8008196:	f000 f9e0 	bl	800855a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800819a:	2301      	movs	r3, #1
 800819c:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 80081a0:	2600      	movs	r6, #0
 80081a2:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80081a6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80081aa:	33b0      	adds	r3, #176	@ 0xb0
 80081ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	4798      	blx	r3
  hcdc->TxState = 0U;
 80081b6:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 80081ba:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 80081be:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 80081c2:	b362      	cbz	r2, 800821e <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081c4:	7c25      	ldrb	r5, [r4, #16]
 80081c6:	bb1d      	cbnz	r5, 8008210 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80081c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80081cc:	2101      	movs	r1, #1
 80081ce:	4620      	mov	r0, r4
 80081d0:	f000 f9f6 	bl	80085c0 <USBD_LL_PrepareReceive>
}
 80081d4:	4628      	mov	r0, r5
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081d8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80081dc:	33b0      	adds	r3, #176	@ 0xb0
 80081de:	2200      	movs	r2, #0
 80081e0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 80081e4:	2502      	movs	r5, #2
 80081e6:	e7f5      	b.n	80081d4 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80081e8:	2340      	movs	r3, #64	@ 0x40
 80081ea:	2202      	movs	r2, #2
 80081ec:	2181      	movs	r1, #129	@ 0x81
 80081ee:	4620      	mov	r0, r4
 80081f0:	f000 f9b3 	bl	800855a <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80081f4:	2601      	movs	r6, #1
 80081f6:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80081f8:	2340      	movs	r3, #64	@ 0x40
 80081fa:	2202      	movs	r2, #2
 80081fc:	4631      	mov	r1, r6
 80081fe:	4620      	mov	r0, r4
 8008200:	f000 f9ab 	bl	800855a <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008204:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008208:	2310      	movs	r3, #16
 800820a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 800820e:	e7be      	b.n	800818e <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008210:	2340      	movs	r3, #64	@ 0x40
 8008212:	2101      	movs	r1, #1
 8008214:	4620      	mov	r0, r4
 8008216:	f000 f9d3 	bl	80085c0 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800821a:	2500      	movs	r5, #0
 800821c:	e7da      	b.n	80081d4 <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 800821e:	2502      	movs	r5, #2
 8008220:	e7d8      	b.n	80081d4 <USBD_CDC_Init+0xa0>

08008222 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8008222:	b139      	cbz	r1, 8008234 <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8008224:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008228:	33b0      	adds	r3, #176	@ 0xb0
 800822a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800822e:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8008230:	2000      	movs	r0, #0
 8008232:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008234:	2003      	movs	r0, #3
}
 8008236:	4770      	bx	lr

08008238 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008238:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800823c:	33b0      	adds	r3, #176	@ 0xb0
 800823e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008242:	b12b      	cbz	r3, 8008250 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8008244:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008248:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800824c:	2000      	movs	r0, #0
 800824e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008250:	2003      	movs	r0, #3
}
 8008252:	4770      	bx	lr

08008254 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008254:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008258:	33b0      	adds	r3, #176	@ 0xb0
 800825a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 800825e:	b11b      	cbz	r3, 8008268 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8008260:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008264:	2000      	movs	r0, #0
 8008266:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8008268:	2003      	movs	r0, #3
}
 800826a:	4770      	bx	lr

0800826c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800826c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800826e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008272:	33b0      	adds	r3, #176	@ 0xb0
 8008274:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008278:	b192      	cbz	r2, 80082a0 <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800827a:	7c04      	ldrb	r4, [r0, #16]
 800827c:	b944      	cbnz	r4, 8008290 <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800827e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008282:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8008286:	2101      	movs	r1, #1
 8008288:	f000 f99a 	bl	80085c0 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 800828c:	4620      	mov	r0, r4
 800828e:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008290:	2340      	movs	r3, #64	@ 0x40
 8008292:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8008296:	2101      	movs	r1, #1
 8008298:	f000 f992 	bl	80085c0 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800829c:	2400      	movs	r4, #0
 800829e:	e7f5      	b.n	800828c <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 80082a0:	2403      	movs	r4, #3
 80082a2:	e7f3      	b.n	800828c <USBD_CDC_ReceivePacket+0x20>

080082a4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 80082a4:	2000      	movs	r0, #0
 80082a6:	4770      	bx	lr

080082a8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 80082a8:	2000      	movs	r0, #0
 80082aa:	4770      	bx	lr

080082ac <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 80082ac:	2000      	movs	r0, #0
 80082ae:	4770      	bx	lr

080082b0 <CDC_Receive_FS>:
{
 80082b0:	b510      	push	{r4, lr}
 80082b2:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80082b4:	4c04      	ldr	r4, [pc, #16]	@ (80082c8 <CDC_Receive_FS+0x18>)
 80082b6:	4620      	mov	r0, r4
 80082b8:	f7ff ffcc 	bl	8008254 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80082bc:	4620      	mov	r0, r4
 80082be:	f7ff ffd5 	bl	800826c <USBD_CDC_ReceivePacket>
}
 80082c2:	2000      	movs	r0, #0
 80082c4:	bd10      	pop	{r4, pc}
 80082c6:	bf00      	nop
 80082c8:	200006a0 	.word	0x200006a0

080082cc <CDC_Init_FS>:
{
 80082cc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80082ce:	4c06      	ldr	r4, [pc, #24]	@ (80082e8 <CDC_Init_FS+0x1c>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	4906      	ldr	r1, [pc, #24]	@ (80082ec <CDC_Init_FS+0x20>)
 80082d4:	4620      	mov	r0, r4
 80082d6:	f7ff ffaf 	bl	8008238 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80082da:	4905      	ldr	r1, [pc, #20]	@ (80082f0 <CDC_Init_FS+0x24>)
 80082dc:	4620      	mov	r0, r4
 80082de:	f7ff ffb9 	bl	8008254 <USBD_CDC_SetRxBuffer>
}
 80082e2:	2000      	movs	r0, #0
 80082e4:	bd10      	pop	{r4, pc}
 80082e6:	bf00      	nop
 80082e8:	200006a0 	.word	0x200006a0
 80082ec:	2000097c 	.word	0x2000097c
 80082f0:	2000117c 	.word	0x2000117c

080082f4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80082f4:	b530      	push	{r4, r5, lr}
 80082f6:	b0b9      	sub	sp, #228	@ 0xe4
 80082f8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082fa:	2100      	movs	r1, #0
 80082fc:	9133      	str	r1, [sp, #204]	@ 0xcc
 80082fe:	9134      	str	r1, [sp, #208]	@ 0xd0
 8008300:	9135      	str	r1, [sp, #212]	@ 0xd4
 8008302:	9136      	str	r1, [sp, #216]	@ 0xd8
 8008304:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008306:	22c0      	movs	r2, #192	@ 0xc0
 8008308:	a802      	add	r0, sp, #8
 800830a:	f001 f95d 	bl	80095c8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800830e:	6822      	ldr	r2, [r4, #0]
 8008310:	4b22      	ldr	r3, [pc, #136]	@ (800839c <HAL_PCD_MspInit+0xa8>)
 8008312:	429a      	cmp	r2, r3
 8008314:	d001      	beq.n	800831a <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008316:	b039      	add	sp, #228	@ 0xe4
 8008318:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800831a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800831e:	2300      	movs	r3, #0
 8008320:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8008324:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008328:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800832a:	a802      	add	r0, sp, #8
 800832c:	f7fb fa44 	bl	80037b8 <HAL_RCCEx_PeriphCLKConfig>
 8008330:	bb88      	cbnz	r0, 8008396 <HAL_PCD_MspInit+0xa2>
    HAL_PWREx_EnableUSBVoltageDetector();
 8008332:	f7fa facb 	bl	80028cc <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008336:	4c1a      	ldr	r4, [pc, #104]	@ (80083a0 <HAL_PCD_MspInit+0xac>)
 8008338:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 800833c:	f043 0301 	orr.w	r3, r3, #1
 8008340:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8008344:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	9300      	str	r3, [sp, #0]
 800834e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008350:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008354:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008356:	2302      	movs	r3, #2
 8008358:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800835a:	2500      	movs	r5, #0
 800835c:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800835e:	9536      	str	r5, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8008360:	230a      	movs	r3, #10
 8008362:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008364:	a933      	add	r1, sp, #204	@ 0xcc
 8008366:	480f      	ldr	r0, [pc, #60]	@ (80083a4 <HAL_PCD_MspInit+0xb0>)
 8008368:	f7f8 ffc2 	bl	80012f0 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800836c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8008370:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008374:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8008378:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 800837c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008380:	9301      	str	r3, [sp, #4]
 8008382:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008384:	462a      	mov	r2, r5
 8008386:	4629      	mov	r1, r5
 8008388:	2065      	movs	r0, #101	@ 0x65
 800838a:	f7f8 fd0b 	bl	8000da4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800838e:	2065      	movs	r0, #101	@ 0x65
 8008390:	f7f8 fd18 	bl	8000dc4 <HAL_NVIC_EnableIRQ>
}
 8008394:	e7bf      	b.n	8008316 <HAL_PCD_MspInit+0x22>
      Error_Handler();
 8008396:	f7f8 f9ed 	bl	8000774 <Error_Handler>
 800839a:	e7ca      	b.n	8008332 <HAL_PCD_MspInit+0x3e>
 800839c:	40080000 	.word	0x40080000
 80083a0:	58024400 	.word	0x58024400
 80083a4:	58020000 	.word	0x58020000

080083a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083a8:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80083aa:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 80083ae:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083b2:	f000 f975 	bl	80086a0 <USBD_LL_SetupStage>
}
 80083b6:	bd08      	pop	{r3, pc}

080083b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083b8:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80083ba:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80083be:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80083c2:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 80083c6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083ca:	f000 fa36 	bl	800883a <USBD_LL_DataOutStage>
}
 80083ce:	bd08      	pop	{r3, pc}

080083d0 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083d0:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80083d2:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 80083d6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80083da:	6a1a      	ldr	r2, [r3, #32]
 80083dc:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083e0:	f000 fa8b 	bl	80088fa <USBD_LL_DataInStage>
}
 80083e4:	bd08      	pop	{r3, pc}

080083e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083e6:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80083e8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 80083ec:	f000 f9d3 	bl	8008796 <USBD_LL_SOF>
}
 80083f0:	bd08      	pop	{r3, pc}

080083f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80083f2:	b510      	push	{r4, lr}
 80083f4:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80083f6:	79c1      	ldrb	r1, [r0, #7]
 80083f8:	b111      	cbz	r1, 8008400 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80083fa:	2902      	cmp	r1, #2
 80083fc:	d109      	bne.n	8008412 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 80083fe:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008400:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8008404:	f000 f9aa 	bl	800875c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008408:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 800840c:	f000 f974 	bl	80086f8 <USBD_LL_Reset>
}
 8008410:	bd10      	pop	{r4, pc}
    Error_Handler();
 8008412:	f7f8 f9af 	bl	8000774 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008416:	2101      	movs	r1, #1
 8008418:	e7f2      	b.n	8008400 <HAL_PCD_ResetCallback+0xe>
	...

0800841c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800841c:	b510      	push	{r4, lr}
 800841e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008420:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008424:	f000 f99d 	bl	8008762 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008428:	6822      	ldr	r2, [r4, #0]
 800842a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 800842e:	f043 0301 	orr.w	r3, r3, #1
 8008432:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008436:	7ae3      	ldrb	r3, [r4, #11]
 8008438:	b123      	cbz	r3, 8008444 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800843a:	4a03      	ldr	r2, [pc, #12]	@ (8008448 <HAL_PCD_SuspendCallback+0x2c>)
 800843c:	6913      	ldr	r3, [r2, #16]
 800843e:	f043 0306 	orr.w	r3, r3, #6
 8008442:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008444:	bd10      	pop	{r4, pc}
 8008446:	bf00      	nop
 8008448:	e000ed00 	.word	0xe000ed00

0800844c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800844c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800844e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008452:	f000 f994 	bl	800877e <USBD_LL_Resume>
}
 8008456:	bd08      	pop	{r3, pc}

08008458 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008458:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800845a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800845e:	f000 f9c0 	bl	80087e2 <USBD_LL_IsoOUTIncomplete>
}
 8008462:	bd08      	pop	{r3, pc}

08008464 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008464:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008466:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 800846a:	f000 f9a4 	bl	80087b6 <USBD_LL_IsoINIncomplete>
}
 800846e:	bd08      	pop	{r3, pc}

08008470 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008470:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008472:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008476:	f000 f9ca 	bl	800880e <USBD_LL_DevConnected>
}
 800847a:	bd08      	pop	{r3, pc}

0800847c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800847c:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800847e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8008482:	f000 f9c6 	bl	8008812 <USBD_LL_DevDisconnected>
}
 8008486:	bd08      	pop	{r3, pc}

08008488 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008488:	7802      	ldrb	r2, [r0, #0]
 800848a:	b10a      	cbz	r2, 8008490 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 800848c:	2000      	movs	r0, #0
 800848e:	4770      	bx	lr
{
 8008490:	b510      	push	{r4, lr}
 8008492:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8008494:	4815      	ldr	r0, [pc, #84]	@ (80084ec <USBD_LL_Init+0x64>)
 8008496:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800849a:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800849e:	4b14      	ldr	r3, [pc, #80]	@ (80084f0 <USBD_LL_Init+0x68>)
 80084a0:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80084a2:	2309      	movs	r3, #9
 80084a4:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80084a6:	2202      	movs	r2, #2
 80084a8:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80084aa:	2300      	movs	r3, #0
 80084ac:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80084ae:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80084b0:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80084b2:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80084b4:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80084b6:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80084b8:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80084ba:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80084bc:	f7f9 fbd2 	bl	8001c64 <HAL_PCD_Init>
 80084c0:	b980      	cbnz	r0, 80084e4 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80084c2:	4c0a      	ldr	r4, [pc, #40]	@ (80084ec <USBD_LL_Init+0x64>)
 80084c4:	2180      	movs	r1, #128	@ 0x80
 80084c6:	4620      	mov	r0, r4
 80084c8:	f7fa f9bb 	bl	8002842 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80084cc:	2240      	movs	r2, #64	@ 0x40
 80084ce:	2100      	movs	r1, #0
 80084d0:	4620      	mov	r0, r4
 80084d2:	f7fa f990 	bl	80027f6 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80084d6:	2280      	movs	r2, #128	@ 0x80
 80084d8:	2101      	movs	r1, #1
 80084da:	4620      	mov	r0, r4
 80084dc:	f7fa f98b 	bl	80027f6 <HAL_PCDEx_SetTxFiFo>
}
 80084e0:	2000      	movs	r0, #0
 80084e2:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80084e4:	f7f8 f946 	bl	8000774 <Error_Handler>
 80084e8:	e7eb      	b.n	80084c2 <USBD_LL_Init+0x3a>
 80084ea:	bf00      	nop
 80084ec:	20001b9c 	.word	0x20001b9c
 80084f0:	40080000 	.word	0x40080000

080084f4 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80084f4:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 80084f8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80084fc:	d108      	bne.n	8008510 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80084fe:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8008502:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8008506:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800850a:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 800850e:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008510:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8008514:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8008518:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800851c:	7d98      	ldrb	r0, [r3, #22]
 800851e:	4770      	bx	lr

08008520 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008520:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008522:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008526:	f7f9 fda1 	bl	800206c <HAL_PCD_EP_GetRxCount>
}
 800852a:	bd08      	pop	{r3, pc}

0800852c <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800852c:	4800      	ldr	r0, [pc, #0]	@ (8008530 <USBD_static_malloc+0x4>)
 800852e:	4770      	bx	lr
 8008530:	2000197c 	.word	0x2000197c

08008534 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 8008534:	4770      	bx	lr

08008536 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8008536:	2803      	cmp	r0, #3
 8008538:	d805      	bhi.n	8008546 <USBD_Get_USB_Status+0x10>
 800853a:	e8df f000 	tbb	[pc, r0]
 800853e:	0405      	.short	0x0405
 8008540:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008542:	2001      	movs	r0, #1
    break;
 8008544:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8008546:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8008548:	4770      	bx	lr

0800854a <USBD_LL_Start>:
{
 800854a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800854c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008550:	f7f9 fc09 	bl	8001d66 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8008554:	f7ff ffef 	bl	8008536 <USBD_Get_USB_Status>
}
 8008558:	bd08      	pop	{r3, pc}

0800855a <USBD_LL_OpenEP>:
{
 800855a:	b508      	push	{r3, lr}
 800855c:	4694      	mov	ip, r2
 800855e:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008560:	4663      	mov	r3, ip
 8008562:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008566:	f7f9 fcde 	bl	8001f26 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800856a:	f7ff ffe4 	bl	8008536 <USBD_Get_USB_Status>
}
 800856e:	bd08      	pop	{r3, pc}

08008570 <USBD_LL_CloseEP>:
{
 8008570:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008572:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008576:	f7f9 fd1c 	bl	8001fb2 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800857a:	f7ff ffdc 	bl	8008536 <USBD_Get_USB_Status>
}
 800857e:	bd08      	pop	{r3, pc}

08008580 <USBD_LL_StallEP>:
{
 8008580:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008582:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008586:	f7f9 fd9f 	bl	80020c8 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800858a:	f7ff ffd4 	bl	8008536 <USBD_Get_USB_Status>
}
 800858e:	bd08      	pop	{r3, pc}

08008590 <USBD_LL_ClearStallEP>:
{
 8008590:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008592:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8008596:	f7f9 fdda 	bl	800214e <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800859a:	f7ff ffcc 	bl	8008536 <USBD_Get_USB_Status>
}
 800859e:	bd08      	pop	{r3, pc}

080085a0 <USBD_LL_SetUSBAddress>:
{
 80085a0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80085a2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085a6:	f7f9 fcab 	bl	8001f00 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085aa:	f7ff ffc4 	bl	8008536 <USBD_Get_USB_Status>
}
 80085ae:	bd08      	pop	{r3, pc}

080085b0 <USBD_LL_Transmit>:
{
 80085b0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80085b2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085b6:	f7f9 fd62 	bl	800207e <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085ba:	f7ff ffbc 	bl	8008536 <USBD_Get_USB_Status>
}
 80085be:	bd08      	pop	{r3, pc}

080085c0 <USBD_LL_PrepareReceive>:
{
 80085c0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80085c2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 80085c6:	f7f9 fd2c 	bl	8002022 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80085ca:	f7ff ffb4 	bl	8008536 <USBD_Get_USB_Status>
}
 80085ce:	bd08      	pop	{r3, pc}

080085d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085d0:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085d2:	b190      	cbz	r0, 80085fa <USBD_Init+0x2a>
 80085d4:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80085d6:	2000      	movs	r0, #0
 80085d8:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80085dc:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085e0:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085e4:	b109      	cbz	r1, 80085ea <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 80085e6:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085ea:	2101      	movs	r1, #1
 80085ec:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 80085f0:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80085f2:	4618      	mov	r0, r3
 80085f4:	f7ff ff48 	bl	8008488 <USBD_LL_Init>

  return ret;
}
 80085f8:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 80085fa:	4805      	ldr	r0, [pc, #20]	@ (8008610 <USBD_Init+0x40>)
 80085fc:	f000 ff86 	bl	800950c <iprintf>
 8008600:	4804      	ldr	r0, [pc, #16]	@ (8008614 <USBD_Init+0x44>)
 8008602:	f000 ff83 	bl	800950c <iprintf>
 8008606:	200a      	movs	r0, #10
 8008608:	f000 ff92 	bl	8009530 <putchar>
    return USBD_FAIL;
 800860c:	2003      	movs	r0, #3
 800860e:	e7f3      	b.n	80085f8 <USBD_Init+0x28>
 8008610:	0800a618 	.word	0x0800a618
 8008614:	0800a620 	.word	0x0800a620

08008618 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008618:	b510      	push	{r4, lr}
 800861a:	b082      	sub	sp, #8
  uint16_t len = 0U;
 800861c:	2300      	movs	r3, #0
 800861e:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8008622:	b1b9      	cbz	r1, 8008654 <USBD_RegisterClass+0x3c>
 8008624:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008626:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800862a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800862e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8008630:	b142      	cbz	r2, 8008644 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008632:	33ae      	adds	r3, #174	@ 0xae
 8008634:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863a:	f10d 0006 	add.w	r0, sp, #6
 800863e:	4798      	blx	r3
 8008640:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008644:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8008648:	3301      	adds	r3, #1
 800864a:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 800864e:	2000      	movs	r0, #0
}
 8008650:	b002      	add	sp, #8
 8008652:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 8008654:	4805      	ldr	r0, [pc, #20]	@ (800866c <USBD_RegisterClass+0x54>)
 8008656:	f000 ff59 	bl	800950c <iprintf>
 800865a:	4805      	ldr	r0, [pc, #20]	@ (8008670 <USBD_RegisterClass+0x58>)
 800865c:	f000 ff56 	bl	800950c <iprintf>
 8008660:	200a      	movs	r0, #10
 8008662:	f000 ff65 	bl	8009530 <putchar>
    return USBD_FAIL;
 8008666:	2003      	movs	r0, #3
 8008668:	e7f2      	b.n	8008650 <USBD_RegisterClass+0x38>
 800866a:	bf00      	nop
 800866c:	0800a618 	.word	0x0800a618
 8008670:	0800a638 	.word	0x0800a638

08008674 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008674:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008676:	f7ff ff68 	bl	800854a <USBD_LL_Start>
}
 800867a:	bd08      	pop	{r3, pc}

0800867c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800867c:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800867e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008682:	b113      	cbz	r3, 800868a <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8008688:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 800868a:	2000      	movs	r0, #0
 800868c:	e7fc      	b.n	8008688 <USBD_SetClassConfig+0xc>

0800868e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800868e:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008690:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	4798      	blx	r3
 8008698:	b900      	cbnz	r0, 800869c <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 800869a:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 800869c:	2003      	movs	r0, #3
 800869e:	e7fc      	b.n	800869a <USBD_ClrClassConfig+0xc>

080086a0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80086a0:	b538      	push	{r3, r4, r5, lr}
 80086a2:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80086a4:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80086a8:	4628      	mov	r0, r5
 80086aa:	f000 f9bf 	bl	8008a2c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80086ae:	2301      	movs	r3, #1
 80086b0:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80086b4:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 80086b8:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80086bc:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 80086c0:	f001 031f 	and.w	r3, r1, #31
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d007      	beq.n	80086d8 <USBD_LL_SetupStage+0x38>
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d00a      	beq.n	80086e2 <USBD_LL_SetupStage+0x42>
 80086cc:	b973      	cbnz	r3, 80086ec <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80086ce:	4629      	mov	r1, r5
 80086d0:	4620      	mov	r0, r4
 80086d2:	f000 fb91 	bl	8008df8 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 80086d6:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80086d8:	4629      	mov	r1, r5
 80086da:	4620      	mov	r0, r4
 80086dc:	f000 fbc7 	bl	8008e6e <USBD_StdItfReq>
      break;
 80086e0:	e7f9      	b.n	80086d6 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80086e2:	4629      	mov	r1, r5
 80086e4:	4620      	mov	r0, r4
 80086e6:	f000 fc04 	bl	8008ef2 <USBD_StdEPReq>
      break;
 80086ea:	e7f4      	b.n	80086d6 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80086ec:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80086f0:	4620      	mov	r0, r4
 80086f2:	f7ff ff45 	bl	8008580 <USBD_LL_StallEP>
      break;
 80086f6:	e7ee      	b.n	80086d6 <USBD_LL_SetupStage+0x36>

080086f8 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80086f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fa:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086fc:	2301      	movs	r3, #1
 80086fe:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008702:	2300      	movs	r3, #0
 8008704:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008708:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800870a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800870e:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008712:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008716:	b1db      	cbz	r3, 8008750 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	b1db      	cbz	r3, 8008754 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800871c:	2100      	movs	r1, #0
 800871e:	4798      	blx	r3
 8008720:	4607      	mov	r7, r0
 8008722:	b9c8      	cbnz	r0, 8008758 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008724:	2340      	movs	r3, #64	@ 0x40
 8008726:	2200      	movs	r2, #0
 8008728:	4611      	mov	r1, r2
 800872a:	4620      	mov	r0, r4
 800872c:	f7ff ff15 	bl	800855a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008730:	2601      	movs	r6, #1
 8008732:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008736:	2540      	movs	r5, #64	@ 0x40
 8008738:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800873c:	462b      	mov	r3, r5
 800873e:	2200      	movs	r2, #0
 8008740:	2180      	movs	r1, #128	@ 0x80
 8008742:	4620      	mov	r0, r4
 8008744:	f7ff ff09 	bl	800855a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008748:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800874a:	6225      	str	r5, [r4, #32]

  return ret;
}
 800874c:	4638      	mov	r0, r7
 800874e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8008750:	2700      	movs	r7, #0
 8008752:	e7e7      	b.n	8008724 <USBD_LL_Reset+0x2c>
 8008754:	2700      	movs	r7, #0
 8008756:	e7e5      	b.n	8008724 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8008758:	2703      	movs	r7, #3
 800875a:	e7e3      	b.n	8008724 <USBD_LL_Reset+0x2c>

0800875c <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800875c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800875e:	2000      	movs	r0, #0
 8008760:	4770      	bx	lr

08008762 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008762:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008766:	2b04      	cmp	r3, #4
 8008768:	d004      	beq.n	8008774 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 800876a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800876e:	b2db      	uxtb	r3, r3
 8008770:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008774:	2304      	movs	r3, #4
 8008776:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 800877a:	2000      	movs	r0, #0
 800877c:	4770      	bx	lr

0800877e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800877e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008782:	2b04      	cmp	r3, #4
 8008784:	d001      	beq.n	800878a <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8008786:	2000      	movs	r0, #0
 8008788:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 800878a:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 800878e:	b2db      	uxtb	r3, r3
 8008790:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8008794:	e7f7      	b.n	8008786 <USBD_LL_Resume+0x8>

08008796 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008796:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008798:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800879c:	2b03      	cmp	r3, #3
 800879e:	d001      	beq.n	80087a4 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 80087a0:	2000      	movs	r0, #0
 80087a2:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 80087a4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d0f9      	beq.n	80087a0 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 80087ac:	69db      	ldr	r3, [r3, #28]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0f6      	beq.n	80087a0 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 80087b2:	4798      	blx	r3
 80087b4:	e7f4      	b.n	80087a0 <USBD_LL_SOF+0xa>

080087b6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087b6:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80087b8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80087bc:	33ae      	adds	r3, #174	@ 0xae
 80087be:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80087c2:	b153      	cbz	r3, 80087da <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087c4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80087c8:	2a03      	cmp	r2, #3
 80087ca:	d001      	beq.n	80087d0 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80087cc:	2000      	movs	r0, #0
}
 80087ce:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	b123      	cbz	r3, 80087de <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80087d4:	4798      	blx	r3
  return USBD_OK;
 80087d6:	2000      	movs	r0, #0
 80087d8:	e7f9      	b.n	80087ce <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 80087da:	2003      	movs	r0, #3
 80087dc:	e7f7      	b.n	80087ce <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 80087de:	2000      	movs	r0, #0
 80087e0:	e7f5      	b.n	80087ce <USBD_LL_IsoINIncomplete+0x18>

080087e2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80087e2:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 80087e4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80087e8:	33ae      	adds	r3, #174	@ 0xae
 80087ea:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80087ee:	b153      	cbz	r3, 8008806 <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087f0:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80087f4:	2a03      	cmp	r2, #3
 80087f6:	d001      	beq.n	80087fc <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 80087f8:	2000      	movs	r0, #0
}
 80087fa:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80087fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087fe:	b123      	cbz	r3, 800880a <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008800:	4798      	blx	r3
  return USBD_OK;
 8008802:	2000      	movs	r0, #0
 8008804:	e7f9      	b.n	80087fa <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8008806:	2003      	movs	r0, #3
 8008808:	e7f7      	b.n	80087fa <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 800880a:	2000      	movs	r0, #0
 800880c:	e7f5      	b.n	80087fa <USBD_LL_IsoOUTIncomplete+0x18>

0800880e <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 800880e:	2000      	movs	r0, #0
 8008810:	4770      	bx	lr

08008812 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008812:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008814:	2301      	movs	r3, #1
 8008816:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800881a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800881e:	b123      	cbz	r3, 800882a <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	7901      	ldrb	r1, [r0, #4]
 8008824:	4798      	blx	r3
 8008826:	b910      	cbnz	r0, 800882e <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8008828:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 800882a:	2000      	movs	r0, #0
 800882c:	e7fc      	b.n	8008828 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 800882e:	2003      	movs	r0, #3
 8008830:	e7fa      	b.n	8008828 <USBD_LL_DevDisconnected+0x16>

08008832 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8008832:	2000      	movs	r0, #0
 8008834:	4770      	bx	lr

08008836 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8008836:	2000      	movs	r0, #0
 8008838:	4770      	bx	lr

0800883a <USBD_LL_DataOutStage>:
{
 800883a:	b538      	push	{r3, r4, r5, lr}
 800883c:	4604      	mov	r4, r0
  if (epnum == 0U)
 800883e:	460d      	mov	r5, r1
 8008840:	2900      	cmp	r1, #0
 8008842:	d141      	bne.n	80088c8 <USBD_LL_DataOutStage+0x8e>
 8008844:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008846:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800884a:	2a03      	cmp	r2, #3
 800884c:	d001      	beq.n	8008852 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 800884e:	4608      	mov	r0, r1
}
 8008850:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8008852:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8008856:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800885a:	4291      	cmp	r1, r2
 800885c:	d809      	bhi.n	8008872 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 800885e:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8008862:	f003 031f 	and.w	r3, r3, #31
 8008866:	2b01      	cmp	r3, #1
 8008868:	d00e      	beq.n	8008888 <USBD_LL_DataOutStage+0x4e>
 800886a:	2b02      	cmp	r3, #2
 800886c:	d01a      	beq.n	80088a4 <USBD_LL_DataOutStage+0x6a>
 800886e:	4628      	mov	r0, r5
 8008870:	e00f      	b.n	8008892 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8008872:	1a89      	subs	r1, r1, r2
 8008874:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008878:	428a      	cmp	r2, r1
 800887a:	bf28      	it	cs
 800887c:	460a      	movcs	r2, r1
 800887e:	4619      	mov	r1, r3
 8008880:	f000 fd36 	bl	80092f0 <USBD_CtlContinueRx>
  return USBD_OK;
 8008884:	4628      	mov	r0, r5
 8008886:	e7e3      	b.n	8008850 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008888:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800888c:	f7ff ffd1 	bl	8008832 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008890:	b918      	cbnz	r0, 800889a <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008892:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 8008896:	2b03      	cmp	r3, #3
 8008898:	d009      	beq.n	80088ae <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 800889a:	4620      	mov	r0, r4
 800889c:	f000 fd30 	bl	8009300 <USBD_CtlSendStatus>
  return USBD_OK;
 80088a0:	4628      	mov	r0, r5
 80088a2:	e7d5      	b.n	8008850 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80088a4:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80088a8:	f7ff ffc5 	bl	8008836 <USBD_CoreFindEP>
            break;
 80088ac:	e7f0      	b.n	8008890 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80088ae:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80088b2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80088b6:	691a      	ldr	r2, [r3, #16]
 80088b8:	2a00      	cmp	r2, #0
 80088ba:	d0ee      	beq.n	800889a <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 80088bc:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	4620      	mov	r0, r4
 80088c4:	4798      	blx	r3
 80088c6:	e7e8      	b.n	800889a <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80088c8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80088cc:	f7ff ffb3 	bl	8008836 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088d0:	b988      	cbnz	r0, 80088f6 <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088d2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80088d6:	2b03      	cmp	r3, #3
 80088d8:	d1ba      	bne.n	8008850 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80088da:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80088de:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80088e2:	699a      	ldr	r2, [r3, #24]
 80088e4:	2a00      	cmp	r2, #0
 80088e6:	d0b3      	beq.n	8008850 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80088e8:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80088ec:	699b      	ldr	r3, [r3, #24]
 80088ee:	4629      	mov	r1, r5
 80088f0:	4620      	mov	r0, r4
 80088f2:	4798      	blx	r3
      if (ret != USBD_OK)
 80088f4:	e7ac      	b.n	8008850 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 80088f6:	2000      	movs	r0, #0
 80088f8:	e7aa      	b.n	8008850 <USBD_LL_DataOutStage+0x16>

080088fa <USBD_LL_DataInStage>:
{
 80088fa:	b538      	push	{r3, r4, r5, lr}
 80088fc:	4604      	mov	r4, r0
  if (epnum == 0U)
 80088fe:	460d      	mov	r5, r1
 8008900:	2900      	cmp	r1, #0
 8008902:	d14a      	bne.n	800899a <USBD_LL_DataInStage+0xa0>
 8008904:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008906:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800890a:	2a02      	cmp	r2, #2
 800890c:	d007      	beq.n	800891e <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 800890e:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8008912:	b118      	cbz	r0, 800891c <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8008914:	2300      	movs	r3, #0
 8008916:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800891a:	4628      	mov	r0, r5
}
 800891c:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800891e:	69c2      	ldr	r2, [r0, #28]
 8008920:	6a01      	ldr	r1, [r0, #32]
 8008922:	428a      	cmp	r2, r1
 8008924:	d80d      	bhi.n	8008942 <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 8008926:	428a      	cmp	r2, r1
 8008928:	d017      	beq.n	800895a <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800892a:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800892e:	2b03      	cmp	r3, #3
 8008930:	d027      	beq.n	8008982 <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008932:	2180      	movs	r1, #128	@ 0x80
 8008934:	4620      	mov	r0, r4
 8008936:	f7ff fe23 	bl	8008580 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800893a:	4620      	mov	r0, r4
 800893c:	f000 fceb 	bl	8009316 <USBD_CtlReceiveStatus>
 8008940:	e7e5      	b.n	800890e <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8008942:	1a52      	subs	r2, r2, r1
 8008944:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008946:	4619      	mov	r1, r3
 8008948:	f000 fcbb 	bl	80092c2 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800894c:	2300      	movs	r3, #0
 800894e:	461a      	mov	r2, r3
 8008950:	4619      	mov	r1, r3
 8008952:	4620      	mov	r0, r4
 8008954:	f7ff fe34 	bl	80085c0 <USBD_LL_PrepareReceive>
 8008958:	e7d9      	b.n	800890e <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800895a:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800895c:	4299      	cmp	r1, r3
 800895e:	d8e4      	bhi.n	800892a <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8008960:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008964:	4293      	cmp	r3, r2
 8008966:	d2e0      	bcs.n	800892a <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008968:	2200      	movs	r2, #0
 800896a:	4611      	mov	r1, r2
 800896c:	f000 fca9 	bl	80092c2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008970:	2100      	movs	r1, #0
 8008972:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008976:	460b      	mov	r3, r1
 8008978:	460a      	mov	r2, r1
 800897a:	4620      	mov	r0, r4
 800897c:	f7ff fe20 	bl	80085c0 <USBD_LL_PrepareReceive>
 8008980:	e7c5      	b.n	800890e <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008982:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	2a00      	cmp	r2, #0
 800898a:	d0d2      	beq.n	8008932 <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 800898c:	2200      	movs	r2, #0
 800898e:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008992:	68db      	ldr	r3, [r3, #12]
 8008994:	4620      	mov	r0, r4
 8008996:	4798      	blx	r3
 8008998:	e7cb      	b.n	8008932 <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800899a:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 800899e:	f7ff ff4a 	bl	8008836 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80089a2:	b988      	cbnz	r0, 80089c8 <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089a4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80089a8:	2b03      	cmp	r3, #3
 80089aa:	d1b7      	bne.n	800891c <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 80089ac:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80089b0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80089b4:	695a      	ldr	r2, [r3, #20]
 80089b6:	2a00      	cmp	r2, #0
 80089b8:	d0b0      	beq.n	800891c <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 80089ba:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80089be:	695b      	ldr	r3, [r3, #20]
 80089c0:	4629      	mov	r1, r5
 80089c2:	4620      	mov	r0, r4
 80089c4:	4798      	blx	r3
          if (ret != USBD_OK)
 80089c6:	e7a9      	b.n	800891c <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 80089c8:	2000      	movs	r0, #0
 80089ca:	e7a7      	b.n	800891c <USBD_LL_DataInStage+0x22>

080089cc <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 80089cc:	880b      	ldrh	r3, [r1, #0]
 80089ce:	7802      	ldrb	r2, [r0, #0]
 80089d0:	4413      	add	r3, r2
 80089d2:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80089d4:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80089d6:	4418      	add	r0, r3
 80089d8:	4770      	bx	lr

080089da <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80089da:	8842      	ldrh	r2, [r0, #2]
 80089dc:	7803      	ldrb	r3, [r0, #0]
 80089de:	429a      	cmp	r2, r3
 80089e0:	d918      	bls.n	8008a14 <USBD_GetEpDesc+0x3a>
{
 80089e2:	b530      	push	{r4, r5, lr}
 80089e4:	b083      	sub	sp, #12
 80089e6:	4604      	mov	r4, r0
 80089e8:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80089ea:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80089ee:	8863      	ldrh	r3, [r4, #2]
 80089f0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d20a      	bcs.n	8008a0e <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80089f8:	f10d 0106 	add.w	r1, sp, #6
 80089fc:	f7ff ffe6 	bl	80089cc <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008a00:	7843      	ldrb	r3, [r0, #1]
 8008a02:	2b05      	cmp	r3, #5
 8008a04:	d1f3      	bne.n	80089ee <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8008a06:	7883      	ldrb	r3, [r0, #2]
 8008a08:	42ab      	cmp	r3, r5
 8008a0a:	d1f0      	bne.n	80089ee <USBD_GetEpDesc+0x14>
 8008a0c:	e000      	b.n	8008a10 <USBD_GetEpDesc+0x36>
 8008a0e:	2000      	movs	r0, #0
}
 8008a10:	b003      	add	sp, #12
 8008a12:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008a14:	2000      	movs	r0, #0
}
 8008a16:	4770      	bx	lr

08008a18 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a18:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8008a1a:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8008a1c:	e002      	b.n	8008a24 <USBD_GetLen+0xc>
  {
    len++;
 8008a1e:	3001      	adds	r0, #1
 8008a20:	b2c0      	uxtb	r0, r0
    pbuff++;
 8008a22:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8008a24:	781a      	ldrb	r2, [r3, #0]
 8008a26:	2a00      	cmp	r2, #0
 8008a28:	d1f9      	bne.n	8008a1e <USBD_GetLen+0x6>
  }

  return len;
}
 8008a2a:	4770      	bx	lr

08008a2c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8008a2c:	780b      	ldrb	r3, [r1, #0]
 8008a2e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8008a30:	784b      	ldrb	r3, [r1, #1]
 8008a32:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8008a34:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8008a36:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a38:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8008a3c:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8008a3e:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a40:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8008a46:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8008a48:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8008a4a:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a4c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8008a50:	80c3      	strh	r3, [r0, #6]
}
 8008a52:	4770      	bx	lr

08008a54 <USBD_CtlError>:
{
 8008a54:	b510      	push	{r4, lr}
 8008a56:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008a58:	2180      	movs	r1, #128	@ 0x80
 8008a5a:	f7ff fd91 	bl	8008580 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008a5e:	2100      	movs	r1, #0
 8008a60:	4620      	mov	r0, r4
 8008a62:	f7ff fd8d 	bl	8008580 <USBD_LL_StallEP>
}
 8008a66:	bd10      	pop	{r4, pc}

08008a68 <USBD_GetDescriptor>:
{
 8008a68:	b530      	push	{r4, r5, lr}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8008a70:	2300      	movs	r3, #0
 8008a72:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8008a76:	884a      	ldrh	r2, [r1, #2]
 8008a78:	0a13      	lsrs	r3, r2, #8
 8008a7a:	3b01      	subs	r3, #1
 8008a7c:	2b0e      	cmp	r3, #14
 8008a7e:	f200 80bb 	bhi.w	8008bf8 <USBD_GetDescriptor+0x190>
 8008a82:	e8df f003 	tbb	[pc, r3]
 8008a86:	2f15      	.short	0x2f15
 8008a88:	9db9b943 	.word	0x9db9b943
 8008a8c:	b9b9b9aa 	.word	0xb9b9b9aa
 8008a90:	b9b9b9b9 	.word	0xb9b9b9b9
 8008a94:	08          	.byte	0x08
 8008a95:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8008a96:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008a9a:	69db      	ldr	r3, [r3, #28]
 8008a9c:	b123      	cbz	r3, 8008aa8 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008a9e:	f10d 0106 	add.w	r1, sp, #6
 8008aa2:	7c00      	ldrb	r0, [r0, #16]
 8008aa4:	4798      	blx	r3
  if (err != 0U)
 8008aa6:	e00a      	b.n	8008abe <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	f7ff ffd3 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008aae:	e0a6      	b.n	8008bfe <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008ab0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f10d 0106 	add.w	r1, sp, #6
 8008aba:	7c00      	ldrb	r0, [r0, #16]
 8008abc:	4798      	blx	r3
  if (req->wLength != 0U)
 8008abe:	88e2      	ldrh	r2, [r4, #6]
 8008ac0:	2a00      	cmp	r2, #0
 8008ac2:	f000 80a3 	beq.w	8008c0c <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8008ac6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f000 8099 	beq.w	8008c02 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	bf28      	it	cs
 8008ad4:	461a      	movcs	r2, r3
 8008ad6:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ada:	4601      	mov	r1, r0
 8008adc:	4628      	mov	r0, r5
 8008ade:	f000 fbe3 	bl	80092a8 <USBD_CtlSendData>
 8008ae2:	e08c      	b.n	8008bfe <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ae4:	7c03      	ldrb	r3, [r0, #16]
 8008ae6:	b943      	cbnz	r3, 8008afa <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008ae8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aee:	f10d 0006 	add.w	r0, sp, #6
 8008af2:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008af4:	2302      	movs	r3, #2
 8008af6:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008af8:	e7e1      	b.n	8008abe <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008afa:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b00:	f10d 0006 	add.w	r0, sp, #6
 8008b04:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008b06:	2302      	movs	r3, #2
 8008b08:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008b0a:	e7d8      	b.n	8008abe <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8008b0c:	b2d2      	uxtb	r2, r2
 8008b0e:	2a05      	cmp	r2, #5
 8008b10:	d852      	bhi.n	8008bb8 <USBD_GetDescriptor+0x150>
 8008b12:	e8df f002 	tbb	[pc, r2]
 8008b16:	1003      	.short	0x1003
 8008b18:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008b1c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	b123      	cbz	r3, 8008b2e <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008b24:	f10d 0106 	add.w	r1, sp, #6
 8008b28:	7c00      	ldrb	r0, [r0, #16]
 8008b2a:	4798      	blx	r3
  if (err != 0U)
 8008b2c:	e7c7      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b2e:	4621      	mov	r1, r4
 8008b30:	f7ff ff90 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008b34:	e063      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008b36:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	b123      	cbz	r3, 8008b48 <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008b3e:	f10d 0106 	add.w	r1, sp, #6
 8008b42:	7c00      	ldrb	r0, [r0, #16]
 8008b44:	4798      	blx	r3
  if (err != 0U)
 8008b46:	e7ba      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b48:	4621      	mov	r1, r4
 8008b4a:	f7ff ff83 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008b4e:	e056      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008b50:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	b123      	cbz	r3, 8008b62 <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008b58:	f10d 0106 	add.w	r1, sp, #6
 8008b5c:	7c00      	ldrb	r0, [r0, #16]
 8008b5e:	4798      	blx	r3
  if (err != 0U)
 8008b60:	e7ad      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b62:	4621      	mov	r1, r4
 8008b64:	f7ff ff76 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008b68:	e049      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008b6a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	b123      	cbz	r3, 8008b7c <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008b72:	f10d 0106 	add.w	r1, sp, #6
 8008b76:	7c00      	ldrb	r0, [r0, #16]
 8008b78:	4798      	blx	r3
  if (err != 0U)
 8008b7a:	e7a0      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	f7ff ff69 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008b82:	e03c      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008b84:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	b123      	cbz	r3, 8008b96 <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008b8c:	f10d 0106 	add.w	r1, sp, #6
 8008b90:	7c00      	ldrb	r0, [r0, #16]
 8008b92:	4798      	blx	r3
  if (err != 0U)
 8008b94:	e793      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008b96:	4621      	mov	r1, r4
 8008b98:	f7ff ff5c 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008b9c:	e02f      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008b9e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8008ba2:	699b      	ldr	r3, [r3, #24]
 8008ba4:	b123      	cbz	r3, 8008bb0 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008ba6:	f10d 0106 	add.w	r1, sp, #6
 8008baa:	7c00      	ldrb	r0, [r0, #16]
 8008bac:	4798      	blx	r3
  if (err != 0U)
 8008bae:	e786      	b.n	8008abe <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8008bb0:	4621      	mov	r1, r4
 8008bb2:	f7ff ff4f 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008bb6:	e022      	b.n	8008bfe <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 8008bb8:	4621      	mov	r1, r4
 8008bba:	f7ff ff4b 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008bbe:	e01e      	b.n	8008bfe <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bc0:	7c03      	ldrb	r3, [r0, #16]
 8008bc2:	b933      	cbnz	r3, 8008bd2 <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008bc4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008bc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008bca:	f10d 0006 	add.w	r0, sp, #6
 8008bce:	4798      	blx	r3
  if (err != 0U)
 8008bd0:	e775      	b.n	8008abe <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008bd2:	4621      	mov	r1, r4
 8008bd4:	f7ff ff3e 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008bd8:	e011      	b.n	8008bfe <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bda:	7c03      	ldrb	r3, [r0, #16]
 8008bdc:	b943      	cbnz	r3, 8008bf0 <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008bde:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8008be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008be4:	f10d 0006 	add.w	r0, sp, #6
 8008be8:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008bea:	2307      	movs	r3, #7
 8008bec:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008bee:	e766      	b.n	8008abe <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8008bf0:	4621      	mov	r1, r4
 8008bf2:	f7ff ff2f 	bl	8008a54 <USBD_CtlError>
  if (err != 0U)
 8008bf6:	e002      	b.n	8008bfe <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	f7ff ff2b 	bl	8008a54 <USBD_CtlError>
}
 8008bfe:	b003      	add	sp, #12
 8008c00:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8008c02:	4621      	mov	r1, r4
 8008c04:	4628      	mov	r0, r5
 8008c06:	f7ff ff25 	bl	8008a54 <USBD_CtlError>
 8008c0a:	e7f8      	b.n	8008bfe <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 8008c0c:	4628      	mov	r0, r5
 8008c0e:	f000 fb77 	bl	8009300 <USBD_CtlSendStatus>
 8008c12:	e7f4      	b.n	8008bfe <USBD_GetDescriptor+0x196>

08008c14 <USBD_SetAddress>:
{
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008c18:	888b      	ldrh	r3, [r1, #4]
 8008c1a:	b9f3      	cbnz	r3, 8008c5a <USBD_SetAddress+0x46>
 8008c1c:	88cb      	ldrh	r3, [r1, #6]
 8008c1e:	b9e3      	cbnz	r3, 8008c5a <USBD_SetAddress+0x46>
 8008c20:	884b      	ldrh	r3, [r1, #2]
 8008c22:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c24:	d819      	bhi.n	8008c5a <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008c26:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c2a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008c2e:	2b03      	cmp	r3, #3
 8008c30:	d00c      	beq.n	8008c4c <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8008c32:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c36:	4629      	mov	r1, r5
 8008c38:	f7ff fcb2 	bl	80085a0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	f000 fb5f 	bl	8009300 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8008c42:	b135      	cbz	r5, 8008c52 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c44:	2302      	movs	r3, #2
 8008c46:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008c4a:	e009      	b.n	8008c60 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8008c4c:	f7ff ff02 	bl	8008a54 <USBD_CtlError>
 8008c50:	e006      	b.n	8008c60 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c52:	2301      	movs	r3, #1
 8008c54:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008c58:	e002      	b.n	8008c60 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	f7ff fefa 	bl	8008a54 <USBD_CtlError>
}
 8008c60:	bd38      	pop	{r3, r4, r5, pc}
	...

08008c64 <USBD_SetConfig>:
{
 8008c64:	b570      	push	{r4, r5, r6, lr}
 8008c66:	4604      	mov	r4, r0
 8008c68:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8008c6a:	788d      	ldrb	r5, [r1, #2]
 8008c6c:	4b2f      	ldr	r3, [pc, #188]	@ (8008d2c <USBD_SetConfig+0xc8>)
 8008c6e:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c70:	2d01      	cmp	r5, #1
 8008c72:	d810      	bhi.n	8008c96 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8008c74:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008c78:	b2da      	uxtb	r2, r3
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	d00f      	beq.n	8008c9e <USBD_SetConfig+0x3a>
 8008c7e:	2a03      	cmp	r2, #3
 8008c80:	d026      	beq.n	8008cd0 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8008c82:	f7ff fee7 	bl	8008a54 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c86:	4b29      	ldr	r3, [pc, #164]	@ (8008d2c <USBD_SetConfig+0xc8>)
 8008c88:	7819      	ldrb	r1, [r3, #0]
 8008c8a:	4620      	mov	r0, r4
 8008c8c:	f7ff fcff 	bl	800868e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c90:	2503      	movs	r5, #3
}
 8008c92:	4628      	mov	r0, r5
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 8008c96:	f7ff fedd 	bl	8008a54 <USBD_CtlError>
    return USBD_FAIL;
 8008c9a:	2503      	movs	r5, #3
 8008c9c:	e7f9      	b.n	8008c92 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 8008c9e:	b1a5      	cbz	r5, 8008cca <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 8008ca0:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ca2:	4629      	mov	r1, r5
 8008ca4:	f7ff fcea 	bl	800867c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008ca8:	4605      	mov	r5, r0
 8008caa:	b138      	cbz	r0, 8008cbc <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 8008cac:	4631      	mov	r1, r6
 8008cae:	4620      	mov	r0, r4
 8008cb0:	f7ff fed0 	bl	8008a54 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cb4:	2302      	movs	r3, #2
 8008cb6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008cba:	e7ea      	b.n	8008c92 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f000 fb1f 	bl	8009300 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008cc2:	2303      	movs	r3, #3
 8008cc4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008cc8:	e7e3      	b.n	8008c92 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008cca:	f000 fb19 	bl	8009300 <USBD_CtlSendStatus>
 8008cce:	e7e0      	b.n	8008c92 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8008cd0:	b1cd      	cbz	r5, 8008d06 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 8008cd2:	6841      	ldr	r1, [r0, #4]
 8008cd4:	428d      	cmp	r5, r1
 8008cd6:	d025      	beq.n	8008d24 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cd8:	b2c9      	uxtb	r1, r1
 8008cda:	f7ff fcd8 	bl	800868e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008cde:	4b13      	ldr	r3, [pc, #76]	@ (8008d2c <USBD_SetConfig+0xc8>)
 8008ce0:	7819      	ldrb	r1, [r3, #0]
 8008ce2:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ce4:	4620      	mov	r0, r4
 8008ce6:	f7ff fcc9 	bl	800867c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 8008cea:	4605      	mov	r5, r0
 8008cec:	b1b0      	cbz	r0, 8008d1c <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	f7ff feaf 	bl	8008a54 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008cf6:	7921      	ldrb	r1, [r4, #4]
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f7ff fcc8 	bl	800868e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cfe:	2302      	movs	r3, #2
 8008d00:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8008d04:	e7c5      	b.n	8008c92 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d06:	2302      	movs	r3, #2
 8008d08:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008d0c:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f7ff fcbd 	bl	800868e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008d14:	4620      	mov	r0, r4
 8008d16:	f000 faf3 	bl	8009300 <USBD_CtlSendStatus>
 8008d1a:	e7ba      	b.n	8008c92 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f000 faef 	bl	8009300 <USBD_CtlSendStatus>
 8008d22:	e7b6      	b.n	8008c92 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008d24:	f000 faec 	bl	8009300 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008d28:	2500      	movs	r5, #0
 8008d2a:	e7b2      	b.n	8008c92 <USBD_SetConfig+0x2e>
 8008d2c:	20002080 	.word	0x20002080

08008d30 <USBD_GetConfig>:
{
 8008d30:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8008d32:	88cb      	ldrh	r3, [r1, #6]
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d10b      	bne.n	8008d50 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8008d38:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008d3c:	b2da      	uxtb	r2, r3
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d909      	bls.n	8008d56 <USBD_GetConfig+0x26>
 8008d42:	2a03      	cmp	r2, #3
 8008d44:	d111      	bne.n	8008d6a <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008d46:	2201      	movs	r2, #1
 8008d48:	1d01      	adds	r1, r0, #4
 8008d4a:	f000 faad 	bl	80092a8 <USBD_CtlSendData>
        break;
 8008d4e:	e001      	b.n	8008d54 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008d50:	f7ff fe80 	bl	8008a54 <USBD_CtlError>
}
 8008d54:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8008d56:	b252      	sxtb	r2, r2
 8008d58:	b13a      	cbz	r2, 8008d6a <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8008d5a:	4601      	mov	r1, r0
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008d62:	2201      	movs	r2, #1
 8008d64:	f000 faa0 	bl	80092a8 <USBD_CtlSendData>
        break;
 8008d68:	e7f4      	b.n	8008d54 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8008d6a:	f7ff fe73 	bl	8008a54 <USBD_CtlError>
}
 8008d6e:	e7f1      	b.n	8008d54 <USBD_GetConfig+0x24>

08008d70 <USBD_GetStatus>:
{
 8008d70:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008d72:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008d76:	3b01      	subs	r3, #1
 8008d78:	2b02      	cmp	r3, #2
 8008d7a:	d812      	bhi.n	8008da2 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8008d7c:	88cb      	ldrh	r3, [r1, #6]
 8008d7e:	2b02      	cmp	r3, #2
 8008d80:	d10c      	bne.n	8008d9c <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008d82:	2301      	movs	r3, #1
 8008d84:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8008d86:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8008d8a:	b10b      	cbz	r3, 8008d90 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008d90:	2202      	movs	r2, #2
 8008d92:	f100 010c 	add.w	r1, r0, #12
 8008d96:	f000 fa87 	bl	80092a8 <USBD_CtlSendData>
}
 8008d9a:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8008d9c:	f7ff fe5a 	bl	8008a54 <USBD_CtlError>
        break;
 8008da0:	e7fb      	b.n	8008d9a <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8008da2:	f7ff fe57 	bl	8008a54 <USBD_CtlError>
}
 8008da6:	e7f8      	b.n	8008d9a <USBD_GetStatus+0x2a>

08008da8 <USBD_SetFeature>:
{
 8008da8:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008daa:	884b      	ldrh	r3, [r1, #2]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d004      	beq.n	8008dba <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008db0:	2b02      	cmp	r3, #2
 8008db2:	d007      	beq.n	8008dc4 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 8008db4:	f7ff fe4e 	bl	8008a54 <USBD_CtlError>
}
 8008db8:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8008dba:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008dbe:	f000 fa9f 	bl	8009300 <USBD_CtlSendStatus>
 8008dc2:	e7f9      	b.n	8008db8 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008dc4:	888b      	ldrh	r3, [r1, #4]
 8008dc6:	0a1b      	lsrs	r3, r3, #8
 8008dc8:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008dcc:	f000 fa98 	bl	8009300 <USBD_CtlSendStatus>
 8008dd0:	e7f2      	b.n	8008db8 <USBD_SetFeature+0x10>

08008dd2 <USBD_ClrFeature>:
{
 8008dd2:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8008dd4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d809      	bhi.n	8008df2 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008dde:	884b      	ldrh	r3, [r1, #2]
 8008de0:	2b01      	cmp	r3, #1
 8008de2:	d000      	beq.n	8008de6 <USBD_ClrFeature+0x14>
}
 8008de4:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8008de6:	2300      	movs	r3, #0
 8008de8:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008dec:	f000 fa88 	bl	8009300 <USBD_CtlSendStatus>
 8008df0:	e7f8      	b.n	8008de4 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8008df2:	f7ff fe2f 	bl	8008a54 <USBD_CtlError>
}
 8008df6:	e7f5      	b.n	8008de4 <USBD_ClrFeature+0x12>

08008df8 <USBD_StdDevReq>:
{
 8008df8:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008dfa:	780c      	ldrb	r4, [r1, #0]
 8008dfc:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008e00:	2c20      	cmp	r4, #32
 8008e02:	d006      	beq.n	8008e12 <USBD_StdDevReq+0x1a>
 8008e04:	2c40      	cmp	r4, #64	@ 0x40
 8008e06:	d004      	beq.n	8008e12 <USBD_StdDevReq+0x1a>
 8008e08:	b16c      	cbz	r4, 8008e26 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 8008e0a:	f7ff fe23 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e0e:	2400      	movs	r4, #0
      break;
 8008e10:	e007      	b.n	8008e22 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e12:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8008e16:	33ae      	adds	r3, #174	@ 0xae
 8008e18:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	4798      	blx	r3
 8008e20:	4604      	mov	r4, r0
}
 8008e22:	4620      	mov	r0, r4
 8008e24:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8008e26:	784d      	ldrb	r5, [r1, #1]
 8008e28:	2d09      	cmp	r5, #9
 8008e2a:	d81d      	bhi.n	8008e68 <USBD_StdDevReq+0x70>
 8008e2c:	e8df f005 	tbb	[pc, r5]
 8008e30:	161c1912 	.word	0x161c1912
 8008e34:	1c05081c 	.word	0x1c05081c
 8008e38:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8008e3a:	f7ff fe15 	bl	8008a68 <USBD_GetDescriptor>
          break;
 8008e3e:	e7f0      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8008e40:	f7ff fee8 	bl	8008c14 <USBD_SetAddress>
          break;
 8008e44:	e7ed      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8008e46:	f7ff ff0d 	bl	8008c64 <USBD_SetConfig>
 8008e4a:	4604      	mov	r4, r0
          break;
 8008e4c:	e7e9      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 8008e4e:	f7ff ff6f 	bl	8008d30 <USBD_GetConfig>
          break;
 8008e52:	e7e6      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8008e54:	f7ff ff8c 	bl	8008d70 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e58:	462c      	mov	r4, r5
          break;
 8008e5a:	e7e2      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 8008e5c:	f7ff ffa4 	bl	8008da8 <USBD_SetFeature>
          break;
 8008e60:	e7df      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8008e62:	f7ff ffb6 	bl	8008dd2 <USBD_ClrFeature>
          break;
 8008e66:	e7dc      	b.n	8008e22 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8008e68:	f7ff fdf4 	bl	8008a54 <USBD_CtlError>
          break;
 8008e6c:	e7d9      	b.n	8008e22 <USBD_StdDevReq+0x2a>

08008e6e <USBD_StdItfReq>:
{
 8008e6e:	b570      	push	{r4, r5, r6, lr}
 8008e70:	4605      	mov	r5, r0
 8008e72:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e74:	780b      	ldrb	r3, [r1, #0]
 8008e76:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e7a:	2b20      	cmp	r3, #32
 8008e7c:	d007      	beq.n	8008e8e <USBD_StdItfReq+0x20>
 8008e7e:	2b40      	cmp	r3, #64	@ 0x40
 8008e80:	d005      	beq.n	8008e8e <USBD_StdItfReq+0x20>
 8008e82:	b123      	cbz	r3, 8008e8e <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8008e84:	f7ff fde6 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008e88:	2600      	movs	r6, #0
}
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008e8e:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8008e92:	3b01      	subs	r3, #1
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d826      	bhi.n	8008ee6 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e98:	7921      	ldrb	r1, [r4, #4]
 8008e9a:	2901      	cmp	r1, #1
 8008e9c:	d905      	bls.n	8008eaa <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 8008e9e:	4621      	mov	r1, r4
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	f7ff fdd7 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008ea6:	2600      	movs	r6, #0
 8008ea8:	e7ef      	b.n	8008e8a <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008eaa:	4628      	mov	r0, r5
 8008eac:	f7ff fcc1 	bl	8008832 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008eb0:	b968      	cbnz	r0, 8008ece <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 8008eb2:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 8008eb6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8008eba:	6891      	ldr	r1, [r2, #8]
 8008ebc:	b189      	cbz	r1, 8008ee2 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 8008ebe:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008ec2:	6893      	ldr	r3, [r2, #8]
 8008ec4:	4621      	mov	r1, r4
 8008ec6:	4628      	mov	r0, r5
 8008ec8:	4798      	blx	r3
 8008eca:	4606      	mov	r6, r0
 8008ecc:	e000      	b.n	8008ed0 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 8008ece:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008ed0:	88e3      	ldrh	r3, [r4, #6]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1d9      	bne.n	8008e8a <USBD_StdItfReq+0x1c>
 8008ed6:	2e00      	cmp	r6, #0
 8008ed8:	d1d7      	bne.n	8008e8a <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8008eda:	4628      	mov	r0, r5
 8008edc:	f000 fa10 	bl	8009300 <USBD_CtlSendStatus>
 8008ee0:	e7d3      	b.n	8008e8a <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 8008ee2:	2603      	movs	r6, #3
 8008ee4:	e7f4      	b.n	8008ed0 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 8008ee6:	4621      	mov	r1, r4
 8008ee8:	4628      	mov	r0, r5
 8008eea:	f7ff fdb3 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008eee:	2600      	movs	r6, #0
          break;
 8008ef0:	e7cb      	b.n	8008e8a <USBD_StdItfReq+0x1c>

08008ef2 <USBD_StdEPReq>:
{
 8008ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8008efa:	888b      	ldrh	r3, [r1, #4]
 8008efc:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008efe:	780c      	ldrb	r4, [r1, #0]
 8008f00:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8008f04:	2c20      	cmp	r4, #32
 8008f06:	d008      	beq.n	8008f1a <USBD_StdEPReq+0x28>
 8008f08:	2c40      	cmp	r4, #64	@ 0x40
 8008f0a:	d006      	beq.n	8008f1a <USBD_StdEPReq+0x28>
 8008f0c:	b1dc      	cbz	r4, 8008f46 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 8008f0e:	f7ff fda1 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008f12:	2400      	movs	r4, #0
}
 8008f14:	4620      	mov	r0, r4
 8008f16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008f1a:	4639      	mov	r1, r7
 8008f1c:	4630      	mov	r0, r6
 8008f1e:	f7ff fc8a 	bl	8008836 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f22:	4604      	mov	r4, r0
 8008f24:	2800      	cmp	r0, #0
 8008f26:	f040 80fd 	bne.w	8009124 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 8008f2a:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 8008f2e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8008f32:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8008f36:	689b      	ldr	r3, [r3, #8]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d0eb      	beq.n	8008f14 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008f3c:	4629      	mov	r1, r5
 8008f3e:	4630      	mov	r0, r6
 8008f40:	4798      	blx	r3
 8008f42:	4604      	mov	r4, r0
 8008f44:	e7e6      	b.n	8008f14 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8008f46:	f891 8001 	ldrb.w	r8, [r1, #1]
 8008f4a:	f1b8 0f01 	cmp.w	r8, #1
 8008f4e:	d031      	beq.n	8008fb4 <USBD_StdEPReq+0xc2>
 8008f50:	f1b8 0f03 	cmp.w	r8, #3
 8008f54:	d005      	beq.n	8008f62 <USBD_StdEPReq+0x70>
 8008f56:	f1b8 0f00 	cmp.w	r8, #0
 8008f5a:	d066      	beq.n	800902a <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 8008f5c:	f7ff fd7a 	bl	8008a54 <USBD_CtlError>
          break;
 8008f60:	e7d8      	b.n	8008f14 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8008f62:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008f66:	b2da      	uxtb	r2, r3
 8008f68:	2b02      	cmp	r3, #2
 8008f6a:	d004      	beq.n	8008f76 <USBD_StdEPReq+0x84>
 8008f6c:	2a03      	cmp	r2, #3
 8008f6e:	d011      	beq.n	8008f94 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 8008f70:	f7ff fd70 	bl	8008a54 <USBD_CtlError>
              break;
 8008f74:	e7ce      	b.n	8008f14 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f76:	2f00      	cmp	r7, #0
 8008f78:	bf18      	it	ne
 8008f7a:	2f80      	cmpne	r7, #128	@ 0x80
 8008f7c:	d007      	beq.n	8008f8e <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008f7e:	4639      	mov	r1, r7
 8008f80:	f7ff fafe 	bl	8008580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f84:	2180      	movs	r1, #128	@ 0x80
 8008f86:	4630      	mov	r0, r6
 8008f88:	f7ff fafa 	bl	8008580 <USBD_LL_StallEP>
 8008f8c:	e7c2      	b.n	8008f14 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8008f8e:	f7ff fd61 	bl	8008a54 <USBD_CtlError>
 8008f92:	e7bf      	b.n	8008f14 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f94:	884b      	ldrh	r3, [r1, #2]
 8008f96:	b92b      	cbnz	r3, 8008fa4 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008f98:	2f00      	cmp	r7, #0
 8008f9a:	bf18      	it	ne
 8008f9c:	2f80      	cmpne	r7, #128	@ 0x80
 8008f9e:	d001      	beq.n	8008fa4 <USBD_StdEPReq+0xb2>
 8008fa0:	88cb      	ldrh	r3, [r1, #6]
 8008fa2:	b11b      	cbz	r3, 8008fac <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f000 f9ab 	bl	8009300 <USBD_CtlSendStatus>
              break;
 8008faa:	e7b3      	b.n	8008f14 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fac:	4639      	mov	r1, r7
 8008fae:	f7ff fae7 	bl	8008580 <USBD_LL_StallEP>
 8008fb2:	e7f7      	b.n	8008fa4 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 8008fb4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8008fb8:	b2da      	uxtb	r2, r3
 8008fba:	2b02      	cmp	r3, #2
 8008fbc:	d004      	beq.n	8008fc8 <USBD_StdEPReq+0xd6>
 8008fbe:	2a03      	cmp	r2, #3
 8008fc0:	d011      	beq.n	8008fe6 <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 8008fc2:	f7ff fd47 	bl	8008a54 <USBD_CtlError>
              break;
 8008fc6:	e7a5      	b.n	8008f14 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008fc8:	2f00      	cmp	r7, #0
 8008fca:	bf18      	it	ne
 8008fcc:	2f80      	cmpne	r7, #128	@ 0x80
 8008fce:	d007      	beq.n	8008fe0 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	f7ff fad5 	bl	8008580 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008fd6:	2180      	movs	r1, #128	@ 0x80
 8008fd8:	4630      	mov	r0, r6
 8008fda:	f7ff fad1 	bl	8008580 <USBD_LL_StallEP>
 8008fde:	e799      	b.n	8008f14 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8008fe0:	f7ff fd38 	bl	8008a54 <USBD_CtlError>
 8008fe4:	e796      	b.n	8008f14 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008fe6:	884b      	ldrh	r3, [r1, #2]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d193      	bne.n	8008f14 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008fec:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8008ff0:	d117      	bne.n	8009022 <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f000 f984 	bl	8009300 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008ff8:	4639      	mov	r1, r7
 8008ffa:	4630      	mov	r0, r6
 8008ffc:	f7ff fc1b 	bl	8008836 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009000:	2800      	cmp	r0, #0
 8009002:	d187      	bne.n	8008f14 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8009004:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8009008:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800900c:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8009010:	6892      	ldr	r2, [r2, #8]
 8009012:	2a00      	cmp	r2, #0
 8009014:	f000 8088 	beq.w	8009128 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009018:	4629      	mov	r1, r5
 800901a:	4630      	mov	r0, r6
 800901c:	4790      	blx	r2
 800901e:	4604      	mov	r4, r0
 8009020:	e778      	b.n	8008f14 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009022:	4639      	mov	r1, r7
 8009024:	f7ff fab4 	bl	8008590 <USBD_LL_ClearStallEP>
 8009028:	e7e3      	b.n	8008ff2 <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800902a:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800902e:	b2d1      	uxtb	r1, r2
 8009030:	2a02      	cmp	r2, #2
 8009032:	d006      	beq.n	8009042 <USBD_StdEPReq+0x150>
 8009034:	2903      	cmp	r1, #3
 8009036:	d02a      	beq.n	800908e <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 8009038:	4629      	mov	r1, r5
 800903a:	f7ff fd0b 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800903e:	4644      	mov	r4, r8
              break;
 8009040:	e768      	b.n	8008f14 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009042:	2f00      	cmp	r7, #0
 8009044:	bf18      	it	ne
 8009046:	2f80      	cmpne	r7, #128	@ 0x80
 8009048:	d113      	bne.n	8009072 <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800904a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800904e:	d115      	bne.n	800907c <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009050:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009054:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8009058:	00b9      	lsls	r1, r7, #2
 800905a:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800905e:	4401      	add	r1, r0
 8009060:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8009062:	2300      	movs	r3, #0
 8009064:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009066:	2202      	movs	r2, #2
 8009068:	4630      	mov	r0, r6
 800906a:	f000 f91d 	bl	80092a8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800906e:	4644      	mov	r4, r8
              break;
 8009070:	e750      	b.n	8008f14 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8009072:	4629      	mov	r1, r5
 8009074:	f7ff fcee 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8009078:	4644      	mov	r4, r8
                break;
 800907a:	e74b      	b.n	8008f14 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800907c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8009080:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8009084:	00b9      	lsls	r1, r7, #2
 8009086:	3110      	adds	r1, #16
 8009088:	4401      	add	r1, r0
 800908a:	3104      	adds	r1, #4
 800908c:	e7e9      	b.n	8009062 <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 800908e:	b25b      	sxtb	r3, r3
 8009090:	2b00      	cmp	r3, #0
 8009092:	db20      	blt.n	80090d6 <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009094:	f007 020f 	and.w	r2, r7, #15
 8009098:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800909c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80090a0:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 80090a4:	b32a      	cbz	r2, 80090f2 <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	db28      	blt.n	80090fc <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090aa:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80090b2:	009c      	lsls	r4, r3, #2
 80090b4:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80090b8:	4434      	add	r4, r6
 80090ba:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80090bc:	2f80      	cmp	r7, #128	@ 0x80
 80090be:	bf18      	it	ne
 80090c0:	2f00      	cmpne	r7, #0
 80090c2:	d124      	bne.n	800910e <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 80090c4:	2300      	movs	r3, #0
 80090c6:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80090c8:	2202      	movs	r2, #2
 80090ca:	4621      	mov	r1, r4
 80090cc:	4630      	mov	r0, r6
 80090ce:	f000 f8eb 	bl	80092a8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80090d2:	4644      	mov	r4, r8
              break;
 80090d4:	e71e      	b.n	8008f14 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80090d6:	f007 020f 	and.w	r2, r7, #15
 80090da:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80090de:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80090e2:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80090e4:	2a00      	cmp	r2, #0
 80090e6:	d1de      	bne.n	80090a6 <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 80090e8:	4629      	mov	r1, r5
 80090ea:	f7ff fcb3 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80090ee:	4644      	mov	r4, r8
                  break;
 80090f0:	e710      	b.n	8008f14 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 80090f2:	4629      	mov	r1, r5
 80090f4:	f7ff fcae 	bl	8008a54 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80090f8:	4644      	mov	r4, r8
                  break;
 80090fa:	e70b      	b.n	8008f14 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090fc:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8009100:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009104:	009c      	lsls	r4, r3, #2
 8009106:	3410      	adds	r4, #16
 8009108:	4434      	add	r4, r6
 800910a:	3404      	adds	r4, #4
 800910c:	e7d6      	b.n	80090bc <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800910e:	4639      	mov	r1, r7
 8009110:	4630      	mov	r0, r6
 8009112:	f7ff f9ef 	bl	80084f4 <USBD_LL_IsStallEP>
 8009116:	b110      	cbz	r0, 800911e <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 8009118:	2301      	movs	r3, #1
 800911a:	6023      	str	r3, [r4, #0]
 800911c:	e7d4      	b.n	80090c8 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 800911e:	2300      	movs	r3, #0
 8009120:	6023      	str	r3, [r4, #0]
 8009122:	e7d1      	b.n	80090c8 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 8009124:	2400      	movs	r4, #0
 8009126:	e6f5      	b.n	8008f14 <USBD_StdEPReq+0x22>
 8009128:	4604      	mov	r4, r0
 800912a:	e6f3      	b.n	8008f14 <USBD_StdEPReq+0x22>

0800912c <USBD_GetString>:
  if (desc == NULL)
 800912c:	b300      	cbz	r0, 8009170 <USBD_GetString+0x44>
{
 800912e:	b570      	push	{r4, r5, r6, lr}
 8009130:	460d      	mov	r5, r1
 8009132:	4616      	mov	r6, r2
 8009134:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009136:	f7ff fc6f 	bl	8008a18 <USBD_GetLen>
 800913a:	3001      	adds	r0, #1
 800913c:	0043      	lsls	r3, r0, #1
 800913e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009142:	d806      	bhi.n	8009152 <USBD_GetString+0x26>
 8009144:	b29b      	uxth	r3, r3
 8009146:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8009148:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800914a:	2303      	movs	r3, #3
 800914c:	706b      	strb	r3, [r5, #1]
  idx++;
 800914e:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8009150:	e00a      	b.n	8009168 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009152:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009156:	e7f6      	b.n	8009146 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8009158:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800915a:	3401      	adds	r4, #1
    idx++;
 800915c:	1c5a      	adds	r2, r3, #1
 800915e:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8009160:	2100      	movs	r1, #0
 8009162:	54a9      	strb	r1, [r5, r2]
    idx++;
 8009164:	3302      	adds	r3, #2
 8009166:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8009168:	7822      	ldrb	r2, [r4, #0]
 800916a:	2a00      	cmp	r2, #0
 800916c:	d1f4      	bne.n	8009158 <USBD_GetString+0x2c>
}
 800916e:	bd70      	pop	{r4, r5, r6, pc}
 8009170:	4770      	bx	lr
	...

08009174 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009174:	2312      	movs	r3, #18
 8009176:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8009178:	4800      	ldr	r0, [pc, #0]	@ (800917c <USBD_FS_DeviceDescriptor+0x8>)
 800917a:	4770      	bx	lr
 800917c:	200000cc 	.word	0x200000cc

08009180 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009180:	2304      	movs	r3, #4
 8009182:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8009184:	4800      	ldr	r0, [pc, #0]	@ (8009188 <USBD_FS_LangIDStrDescriptor+0x8>)
 8009186:	4770      	bx	lr
 8009188:	200000c8 	.word	0x200000c8

0800918c <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800918c:	2300      	movs	r3, #0
 800918e:	4293      	cmp	r3, r2
 8009190:	d21e      	bcs.n	80091d0 <IntToUnicode+0x44>
{
 8009192:	b500      	push	{lr}
 8009194:	e010      	b.n	80091b8 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009196:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 800919a:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800919e:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80091a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80091a4:	f10c 0c01 	add.w	ip, ip, #1
 80091a8:	f04f 0e00 	mov.w	lr, #0
 80091ac:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 80091b0:	3301      	adds	r3, #1
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d209      	bcs.n	80091cc <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 80091b8:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 80091bc:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 80091c0:	d2e9      	bcs.n	8009196 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 80091c2:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80091c6:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 80091ca:	e7e8      	b.n	800919e <IntToUnicode+0x12>
  }
}
 80091cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80091d0:	4770      	bx	lr
	...

080091d4 <Get_SerialNum>:
{
 80091d4:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80091d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009204 <Get_SerialNum+0x30>)
 80091d8:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80091dc:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80091e0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 80091e4:	18c0      	adds	r0, r0, r3
 80091e6:	d100      	bne.n	80091ea <Get_SerialNum+0x16>
}
 80091e8:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80091ea:	4d07      	ldr	r5, [pc, #28]	@ (8009208 <Get_SerialNum+0x34>)
 80091ec:	2208      	movs	r2, #8
 80091ee:	4629      	mov	r1, r5
 80091f0:	f7ff ffcc 	bl	800918c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80091f4:	2204      	movs	r2, #4
 80091f6:	f105 0110 	add.w	r1, r5, #16
 80091fa:	4620      	mov	r0, r4
 80091fc:	f7ff ffc6 	bl	800918c <IntToUnicode>
}
 8009200:	e7f2      	b.n	80091e8 <Get_SerialNum+0x14>
 8009202:	bf00      	nop
 8009204:	1ff1e000 	.word	0x1ff1e000
 8009208:	200000ae 	.word	0x200000ae

0800920c <USBD_FS_SerialStrDescriptor>:
{
 800920c:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800920e:	231a      	movs	r3, #26
 8009210:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8009212:	f7ff ffdf 	bl	80091d4 <Get_SerialNum>
}
 8009216:	4801      	ldr	r0, [pc, #4]	@ (800921c <USBD_FS_SerialStrDescriptor+0x10>)
 8009218:	bd08      	pop	{r3, pc}
 800921a:	bf00      	nop
 800921c:	200000ac 	.word	0x200000ac

08009220 <USBD_FS_ProductStrDescriptor>:
{
 8009220:	b508      	push	{r3, lr}
 8009222:	460a      	mov	r2, r1
  if(speed == 0)
 8009224:	b928      	cbnz	r0, 8009232 <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009226:	4905      	ldr	r1, [pc, #20]	@ (800923c <USBD_FS_ProductStrDescriptor+0x1c>)
 8009228:	4805      	ldr	r0, [pc, #20]	@ (8009240 <USBD_FS_ProductStrDescriptor+0x20>)
 800922a:	f7ff ff7f 	bl	800912c <USBD_GetString>
}
 800922e:	4803      	ldr	r0, [pc, #12]	@ (800923c <USBD_FS_ProductStrDescriptor+0x1c>)
 8009230:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009232:	4902      	ldr	r1, [pc, #8]	@ (800923c <USBD_FS_ProductStrDescriptor+0x1c>)
 8009234:	4802      	ldr	r0, [pc, #8]	@ (8009240 <USBD_FS_ProductStrDescriptor+0x20>)
 8009236:	f7ff ff79 	bl	800912c <USBD_GetString>
 800923a:	e7f8      	b.n	800922e <USBD_FS_ProductStrDescriptor+0xe>
 800923c:	20002084 	.word	0x20002084
 8009240:	0800a650 	.word	0x0800a650

08009244 <USBD_FS_ManufacturerStrDescriptor>:
{
 8009244:	b510      	push	{r4, lr}
 8009246:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009248:	4c03      	ldr	r4, [pc, #12]	@ (8009258 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800924a:	4621      	mov	r1, r4
 800924c:	4803      	ldr	r0, [pc, #12]	@ (800925c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800924e:	f7ff ff6d 	bl	800912c <USBD_GetString>
}
 8009252:	4620      	mov	r0, r4
 8009254:	bd10      	pop	{r4, pc}
 8009256:	bf00      	nop
 8009258:	20002084 	.word	0x20002084
 800925c:	0800a668 	.word	0x0800a668

08009260 <USBD_FS_ConfigStrDescriptor>:
{
 8009260:	b508      	push	{r3, lr}
 8009262:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8009264:	b928      	cbnz	r0, 8009272 <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009266:	4905      	ldr	r1, [pc, #20]	@ (800927c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8009268:	4805      	ldr	r0, [pc, #20]	@ (8009280 <USBD_FS_ConfigStrDescriptor+0x20>)
 800926a:	f7ff ff5f 	bl	800912c <USBD_GetString>
}
 800926e:	4803      	ldr	r0, [pc, #12]	@ (800927c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8009270:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009272:	4902      	ldr	r1, [pc, #8]	@ (800927c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8009274:	4802      	ldr	r0, [pc, #8]	@ (8009280 <USBD_FS_ConfigStrDescriptor+0x20>)
 8009276:	f7ff ff59 	bl	800912c <USBD_GetString>
 800927a:	e7f8      	b.n	800926e <USBD_FS_ConfigStrDescriptor+0xe>
 800927c:	20002084 	.word	0x20002084
 8009280:	0800a67c 	.word	0x0800a67c

08009284 <USBD_FS_InterfaceStrDescriptor>:
{
 8009284:	b508      	push	{r3, lr}
 8009286:	460a      	mov	r2, r1
  if(speed == 0)
 8009288:	b928      	cbnz	r0, 8009296 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800928a:	4905      	ldr	r1, [pc, #20]	@ (80092a0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800928c:	4805      	ldr	r0, [pc, #20]	@ (80092a4 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800928e:	f7ff ff4d 	bl	800912c <USBD_GetString>
}
 8009292:	4803      	ldr	r0, [pc, #12]	@ (80092a0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8009294:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009296:	4902      	ldr	r1, [pc, #8]	@ (80092a0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8009298:	4802      	ldr	r0, [pc, #8]	@ (80092a4 <USBD_FS_InterfaceStrDescriptor+0x20>)
 800929a:	f7ff ff47 	bl	800912c <USBD_GetString>
 800929e:	e7f8      	b.n	8009292 <USBD_FS_InterfaceStrDescriptor+0xe>
 80092a0:	20002084 	.word	0x20002084
 80092a4:	0800a688 	.word	0x0800a688

080092a8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80092a8:	b508      	push	{r3, lr}
 80092aa:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80092ac:	2202      	movs	r2, #2
 80092ae:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80092b2:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80092b4:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092b6:	460a      	mov	r2, r1
 80092b8:	2100      	movs	r1, #0
 80092ba:	f7ff f979 	bl	80085b0 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092be:	2000      	movs	r0, #0
 80092c0:	bd08      	pop	{r3, pc}

080092c2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80092c2:	b508      	push	{r3, lr}
 80092c4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80092c6:	460a      	mov	r2, r1
 80092c8:	2100      	movs	r1, #0
 80092ca:	f7ff f971 	bl	80085b0 <USBD_LL_Transmit>

  return USBD_OK;
}
 80092ce:	2000      	movs	r0, #0
 80092d0:	bd08      	pop	{r3, pc}

080092d2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80092d2:	b508      	push	{r3, lr}
 80092d4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80092d6:	2203      	movs	r2, #3
 80092d8:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80092dc:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80092e0:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092e4:	460a      	mov	r2, r1
 80092e6:	2100      	movs	r1, #0
 80092e8:	f7ff f96a 	bl	80085c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80092ec:	2000      	movs	r0, #0
 80092ee:	bd08      	pop	{r3, pc}

080092f0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80092f0:	b508      	push	{r3, lr}
 80092f2:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80092f4:	460a      	mov	r2, r1
 80092f6:	2100      	movs	r1, #0
 80092f8:	f7ff f962 	bl	80085c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 80092fc:	2000      	movs	r0, #0
 80092fe:	bd08      	pop	{r3, pc}

08009300 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009300:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009302:	2204      	movs	r2, #4
 8009304:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009308:	2300      	movs	r3, #0
 800930a:	461a      	mov	r2, r3
 800930c:	4619      	mov	r1, r3
 800930e:	f7ff f94f 	bl	80085b0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8009312:	2000      	movs	r0, #0
 8009314:	bd08      	pop	{r3, pc}

08009316 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009316:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009318:	2205      	movs	r2, #5
 800931a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800931e:	2300      	movs	r3, #0
 8009320:	461a      	mov	r2, r3
 8009322:	4619      	mov	r1, r3
 8009324:	f7ff f94c 	bl	80085c0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8009328:	2000      	movs	r0, #0
 800932a:	bd08      	pop	{r3, pc}

0800932c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800932c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8009368 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8009330:	f7fe fd1e 	bl	8007d70 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8009334:	f7fe fca4 	bl	8007c80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8009338:	480c      	ldr	r0, [pc, #48]	@ (800936c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800933a:	490d      	ldr	r1, [pc, #52]	@ (8009370 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800933c:	4a0d      	ldr	r2, [pc, #52]	@ (8009374 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800933e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8009340:	e002      	b.n	8009348 <LoopCopyDataInit>

08009342 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8009342:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8009344:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8009346:	3304      	adds	r3, #4

08009348 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8009348:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800934a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800934c:	d3f9      	bcc.n	8009342 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800934e:	4a0a      	ldr	r2, [pc, #40]	@ (8009378 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8009350:	4c0a      	ldr	r4, [pc, #40]	@ (800937c <LoopFillZerobss+0x22>)
  movs r3, #0
 8009352:	2300      	movs	r3, #0
  b LoopFillZerobss
 8009354:	e001      	b.n	800935a <LoopFillZerobss>

08009356 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8009356:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8009358:	3204      	adds	r2, #4

0800935a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800935a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800935c:	d3fb      	bcc.n	8009356 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800935e:	f000 f987 	bl	8009670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8009362:	f7f7 fc0d 	bl	8000b80 <main>
  bx  lr
 8009366:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009368:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800936c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8009370:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8009374:	0800a6dc 	.word	0x0800a6dc
  ldr r2, =_sbss
 8009378:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 800937c:	200023d0 	.word	0x200023d0

08009380 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009380:	e7fe      	b.n	8009380 <ADC3_IRQHandler>
	...

08009384 <std>:
 8009384:	2300      	movs	r3, #0
 8009386:	b510      	push	{r4, lr}
 8009388:	4604      	mov	r4, r0
 800938a:	e9c0 3300 	strd	r3, r3, [r0]
 800938e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009392:	6083      	str	r3, [r0, #8]
 8009394:	8181      	strh	r1, [r0, #12]
 8009396:	6643      	str	r3, [r0, #100]	@ 0x64
 8009398:	81c2      	strh	r2, [r0, #14]
 800939a:	6183      	str	r3, [r0, #24]
 800939c:	4619      	mov	r1, r3
 800939e:	2208      	movs	r2, #8
 80093a0:	305c      	adds	r0, #92	@ 0x5c
 80093a2:	f000 f911 	bl	80095c8 <memset>
 80093a6:	4b0d      	ldr	r3, [pc, #52]	@ (80093dc <std+0x58>)
 80093a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80093aa:	4b0d      	ldr	r3, [pc, #52]	@ (80093e0 <std+0x5c>)
 80093ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093ae:	4b0d      	ldr	r3, [pc, #52]	@ (80093e4 <std+0x60>)
 80093b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093b2:	4b0d      	ldr	r3, [pc, #52]	@ (80093e8 <std+0x64>)
 80093b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80093b6:	4b0d      	ldr	r3, [pc, #52]	@ (80093ec <std+0x68>)
 80093b8:	6224      	str	r4, [r4, #32]
 80093ba:	429c      	cmp	r4, r3
 80093bc:	d006      	beq.n	80093cc <std+0x48>
 80093be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093c2:	4294      	cmp	r4, r2
 80093c4:	d002      	beq.n	80093cc <std+0x48>
 80093c6:	33d0      	adds	r3, #208	@ 0xd0
 80093c8:	429c      	cmp	r4, r3
 80093ca:	d105      	bne.n	80093d8 <std+0x54>
 80093cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093d4:	f000 b970 	b.w	80096b8 <__retarget_lock_init_recursive>
 80093d8:	bd10      	pop	{r4, pc}
 80093da:	bf00      	nop
 80093dc:	08009541 	.word	0x08009541
 80093e0:	08009563 	.word	0x08009563
 80093e4:	0800959b 	.word	0x0800959b
 80093e8:	080095c1 	.word	0x080095c1
 80093ec:	20002284 	.word	0x20002284

080093f0 <stdio_exit_handler>:
 80093f0:	4a02      	ldr	r2, [pc, #8]	@ (80093fc <stdio_exit_handler+0xc>)
 80093f2:	4903      	ldr	r1, [pc, #12]	@ (8009400 <stdio_exit_handler+0x10>)
 80093f4:	4803      	ldr	r0, [pc, #12]	@ (8009404 <stdio_exit_handler+0x14>)
 80093f6:	f000 b86b 	b.w	80094d0 <_fwalk_sglue>
 80093fa:	bf00      	nop
 80093fc:	20000100 	.word	0x20000100
 8009400:	08009f71 	.word	0x08009f71
 8009404:	20000110 	.word	0x20000110

08009408 <cleanup_stdio>:
 8009408:	6841      	ldr	r1, [r0, #4]
 800940a:	4b0c      	ldr	r3, [pc, #48]	@ (800943c <cleanup_stdio+0x34>)
 800940c:	4299      	cmp	r1, r3
 800940e:	b510      	push	{r4, lr}
 8009410:	4604      	mov	r4, r0
 8009412:	d001      	beq.n	8009418 <cleanup_stdio+0x10>
 8009414:	f000 fdac 	bl	8009f70 <_fflush_r>
 8009418:	68a1      	ldr	r1, [r4, #8]
 800941a:	4b09      	ldr	r3, [pc, #36]	@ (8009440 <cleanup_stdio+0x38>)
 800941c:	4299      	cmp	r1, r3
 800941e:	d002      	beq.n	8009426 <cleanup_stdio+0x1e>
 8009420:	4620      	mov	r0, r4
 8009422:	f000 fda5 	bl	8009f70 <_fflush_r>
 8009426:	68e1      	ldr	r1, [r4, #12]
 8009428:	4b06      	ldr	r3, [pc, #24]	@ (8009444 <cleanup_stdio+0x3c>)
 800942a:	4299      	cmp	r1, r3
 800942c:	d004      	beq.n	8009438 <cleanup_stdio+0x30>
 800942e:	4620      	mov	r0, r4
 8009430:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009434:	f000 bd9c 	b.w	8009f70 <_fflush_r>
 8009438:	bd10      	pop	{r4, pc}
 800943a:	bf00      	nop
 800943c:	20002284 	.word	0x20002284
 8009440:	200022ec 	.word	0x200022ec
 8009444:	20002354 	.word	0x20002354

08009448 <global_stdio_init.part.0>:
 8009448:	4b0c      	ldr	r3, [pc, #48]	@ (800947c <global_stdio_init.part.0+0x34>)
 800944a:	4a0d      	ldr	r2, [pc, #52]	@ (8009480 <global_stdio_init.part.0+0x38>)
 800944c:	480d      	ldr	r0, [pc, #52]	@ (8009484 <global_stdio_init.part.0+0x3c>)
 800944e:	b510      	push	{r4, lr}
 8009450:	2104      	movs	r1, #4
 8009452:	601a      	str	r2, [r3, #0]
 8009454:	2200      	movs	r2, #0
 8009456:	f7ff ff95 	bl	8009384 <std>
 800945a:	4b0a      	ldr	r3, [pc, #40]	@ (8009484 <global_stdio_init.part.0+0x3c>)
 800945c:	2201      	movs	r2, #1
 800945e:	461c      	mov	r4, r3
 8009460:	2109      	movs	r1, #9
 8009462:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8009466:	f7ff ff8d 	bl	8009384 <std>
 800946a:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800946e:	2202      	movs	r2, #2
 8009470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009474:	2112      	movs	r1, #18
 8009476:	f7ff bf85 	b.w	8009384 <std>
 800947a:	bf00      	nop
 800947c:	200023bc 	.word	0x200023bc
 8009480:	080093f1 	.word	0x080093f1
 8009484:	20002284 	.word	0x20002284

08009488 <__sfp_lock_acquire>:
 8009488:	4801      	ldr	r0, [pc, #4]	@ (8009490 <__sfp_lock_acquire+0x8>)
 800948a:	f000 b916 	b.w	80096ba <__retarget_lock_acquire_recursive>
 800948e:	bf00      	nop
 8009490:	200023c5 	.word	0x200023c5

08009494 <__sfp_lock_release>:
 8009494:	4801      	ldr	r0, [pc, #4]	@ (800949c <__sfp_lock_release+0x8>)
 8009496:	f000 b911 	b.w	80096bc <__retarget_lock_release_recursive>
 800949a:	bf00      	nop
 800949c:	200023c5 	.word	0x200023c5

080094a0 <__sinit>:
 80094a0:	b510      	push	{r4, lr}
 80094a2:	4604      	mov	r4, r0
 80094a4:	f7ff fff0 	bl	8009488 <__sfp_lock_acquire>
 80094a8:	6a23      	ldr	r3, [r4, #32]
 80094aa:	b11b      	cbz	r3, 80094b4 <__sinit+0x14>
 80094ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094b0:	f7ff bff0 	b.w	8009494 <__sfp_lock_release>
 80094b4:	4b04      	ldr	r3, [pc, #16]	@ (80094c8 <__sinit+0x28>)
 80094b6:	6223      	str	r3, [r4, #32]
 80094b8:	4b04      	ldr	r3, [pc, #16]	@ (80094cc <__sinit+0x2c>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d1f5      	bne.n	80094ac <__sinit+0xc>
 80094c0:	f7ff ffc2 	bl	8009448 <global_stdio_init.part.0>
 80094c4:	e7f2      	b.n	80094ac <__sinit+0xc>
 80094c6:	bf00      	nop
 80094c8:	08009409 	.word	0x08009409
 80094cc:	200023bc 	.word	0x200023bc

080094d0 <_fwalk_sglue>:
 80094d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094d4:	4607      	mov	r7, r0
 80094d6:	4688      	mov	r8, r1
 80094d8:	4614      	mov	r4, r2
 80094da:	2600      	movs	r6, #0
 80094dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094e0:	f1b9 0901 	subs.w	r9, r9, #1
 80094e4:	d505      	bpl.n	80094f2 <_fwalk_sglue+0x22>
 80094e6:	6824      	ldr	r4, [r4, #0]
 80094e8:	2c00      	cmp	r4, #0
 80094ea:	d1f7      	bne.n	80094dc <_fwalk_sglue+0xc>
 80094ec:	4630      	mov	r0, r6
 80094ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094f2:	89ab      	ldrh	r3, [r5, #12]
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d907      	bls.n	8009508 <_fwalk_sglue+0x38>
 80094f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094fc:	3301      	adds	r3, #1
 80094fe:	d003      	beq.n	8009508 <_fwalk_sglue+0x38>
 8009500:	4629      	mov	r1, r5
 8009502:	4638      	mov	r0, r7
 8009504:	47c0      	blx	r8
 8009506:	4306      	orrs	r6, r0
 8009508:	3568      	adds	r5, #104	@ 0x68
 800950a:	e7e9      	b.n	80094e0 <_fwalk_sglue+0x10>

0800950c <iprintf>:
 800950c:	b40f      	push	{r0, r1, r2, r3}
 800950e:	b507      	push	{r0, r1, r2, lr}
 8009510:	4906      	ldr	r1, [pc, #24]	@ (800952c <iprintf+0x20>)
 8009512:	ab04      	add	r3, sp, #16
 8009514:	6808      	ldr	r0, [r1, #0]
 8009516:	f853 2b04 	ldr.w	r2, [r3], #4
 800951a:	6881      	ldr	r1, [r0, #8]
 800951c:	9301      	str	r3, [sp, #4]
 800951e:	f000 f9ff 	bl	8009920 <_vfiprintf_r>
 8009522:	b003      	add	sp, #12
 8009524:	f85d eb04 	ldr.w	lr, [sp], #4
 8009528:	b004      	add	sp, #16
 800952a:	4770      	bx	lr
 800952c:	2000010c 	.word	0x2000010c

08009530 <putchar>:
 8009530:	4b02      	ldr	r3, [pc, #8]	@ (800953c <putchar+0xc>)
 8009532:	4601      	mov	r1, r0
 8009534:	6818      	ldr	r0, [r3, #0]
 8009536:	6882      	ldr	r2, [r0, #8]
 8009538:	f000 bd42 	b.w	8009fc0 <_putc_r>
 800953c:	2000010c 	.word	0x2000010c

08009540 <__sread>:
 8009540:	b510      	push	{r4, lr}
 8009542:	460c      	mov	r4, r1
 8009544:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009548:	f000 f868 	bl	800961c <_read_r>
 800954c:	2800      	cmp	r0, #0
 800954e:	bfab      	itete	ge
 8009550:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009552:	89a3      	ldrhlt	r3, [r4, #12]
 8009554:	181b      	addge	r3, r3, r0
 8009556:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800955a:	bfac      	ite	ge
 800955c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800955e:	81a3      	strhlt	r3, [r4, #12]
 8009560:	bd10      	pop	{r4, pc}

08009562 <__swrite>:
 8009562:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009566:	461f      	mov	r7, r3
 8009568:	898b      	ldrh	r3, [r1, #12]
 800956a:	05db      	lsls	r3, r3, #23
 800956c:	4605      	mov	r5, r0
 800956e:	460c      	mov	r4, r1
 8009570:	4616      	mov	r6, r2
 8009572:	d505      	bpl.n	8009580 <__swrite+0x1e>
 8009574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009578:	2302      	movs	r3, #2
 800957a:	2200      	movs	r2, #0
 800957c:	f000 f83c 	bl	80095f8 <_lseek_r>
 8009580:	89a3      	ldrh	r3, [r4, #12]
 8009582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009586:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800958a:	81a3      	strh	r3, [r4, #12]
 800958c:	4632      	mov	r2, r6
 800958e:	463b      	mov	r3, r7
 8009590:	4628      	mov	r0, r5
 8009592:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009596:	f000 b853 	b.w	8009640 <_write_r>

0800959a <__sseek>:
 800959a:	b510      	push	{r4, lr}
 800959c:	460c      	mov	r4, r1
 800959e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095a2:	f000 f829 	bl	80095f8 <_lseek_r>
 80095a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095aa:	1c42      	adds	r2, r0, #1
 80095ac:	bf0b      	itete	eq
 80095ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80095b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80095b6:	81a3      	strheq	r3, [r4, #12]
 80095b8:	81a3      	strhne	r3, [r4, #12]
 80095ba:	bf18      	it	ne
 80095bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80095be:	bd10      	pop	{r4, pc}

080095c0 <__sclose>:
 80095c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c4:	f000 b808 	b.w	80095d8 <_close_r>

080095c8 <memset>:
 80095c8:	4402      	add	r2, r0
 80095ca:	4603      	mov	r3, r0
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d100      	bne.n	80095d2 <memset+0xa>
 80095d0:	4770      	bx	lr
 80095d2:	f803 1b01 	strb.w	r1, [r3], #1
 80095d6:	e7f9      	b.n	80095cc <memset+0x4>

080095d8 <_close_r>:
 80095d8:	b538      	push	{r3, r4, r5, lr}
 80095da:	4d06      	ldr	r5, [pc, #24]	@ (80095f4 <_close_r+0x1c>)
 80095dc:	2300      	movs	r3, #0
 80095de:	4604      	mov	r4, r0
 80095e0:	4608      	mov	r0, r1
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	f7fe fb1c 	bl	8007c20 <_close>
 80095e8:	1c43      	adds	r3, r0, #1
 80095ea:	d102      	bne.n	80095f2 <_close_r+0x1a>
 80095ec:	682b      	ldr	r3, [r5, #0]
 80095ee:	b103      	cbz	r3, 80095f2 <_close_r+0x1a>
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	bd38      	pop	{r3, r4, r5, pc}
 80095f4:	200023c0 	.word	0x200023c0

080095f8 <_lseek_r>:
 80095f8:	b538      	push	{r3, r4, r5, lr}
 80095fa:	4d07      	ldr	r5, [pc, #28]	@ (8009618 <_lseek_r+0x20>)
 80095fc:	4604      	mov	r4, r0
 80095fe:	4608      	mov	r0, r1
 8009600:	4611      	mov	r1, r2
 8009602:	2200      	movs	r2, #0
 8009604:	602a      	str	r2, [r5, #0]
 8009606:	461a      	mov	r2, r3
 8009608:	f7fe fb14 	bl	8007c34 <_lseek>
 800960c:	1c43      	adds	r3, r0, #1
 800960e:	d102      	bne.n	8009616 <_lseek_r+0x1e>
 8009610:	682b      	ldr	r3, [r5, #0]
 8009612:	b103      	cbz	r3, 8009616 <_lseek_r+0x1e>
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	bd38      	pop	{r3, r4, r5, pc}
 8009618:	200023c0 	.word	0x200023c0

0800961c <_read_r>:
 800961c:	b538      	push	{r3, r4, r5, lr}
 800961e:	4d07      	ldr	r5, [pc, #28]	@ (800963c <_read_r+0x20>)
 8009620:	4604      	mov	r4, r0
 8009622:	4608      	mov	r0, r1
 8009624:	4611      	mov	r1, r2
 8009626:	2200      	movs	r2, #0
 8009628:	602a      	str	r2, [r5, #0]
 800962a:	461a      	mov	r2, r3
 800962c:	f7fe fada 	bl	8007be4 <_read>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d102      	bne.n	800963a <_read_r+0x1e>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	b103      	cbz	r3, 800963a <_read_r+0x1e>
 8009638:	6023      	str	r3, [r4, #0]
 800963a:	bd38      	pop	{r3, r4, r5, pc}
 800963c:	200023c0 	.word	0x200023c0

08009640 <_write_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4d07      	ldr	r5, [pc, #28]	@ (8009660 <_write_r+0x20>)
 8009644:	4604      	mov	r4, r0
 8009646:	4608      	mov	r0, r1
 8009648:	4611      	mov	r1, r2
 800964a:	2200      	movs	r2, #0
 800964c:	602a      	str	r2, [r5, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	f7fe fad8 	bl	8007c04 <_write>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d102      	bne.n	800965e <_write_r+0x1e>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	b103      	cbz	r3, 800965e <_write_r+0x1e>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	200023c0 	.word	0x200023c0

08009664 <__errno>:
 8009664:	4b01      	ldr	r3, [pc, #4]	@ (800966c <__errno+0x8>)
 8009666:	6818      	ldr	r0, [r3, #0]
 8009668:	4770      	bx	lr
 800966a:	bf00      	nop
 800966c:	2000010c 	.word	0x2000010c

08009670 <__libc_init_array>:
 8009670:	b570      	push	{r4, r5, r6, lr}
 8009672:	4b0d      	ldr	r3, [pc, #52]	@ (80096a8 <__libc_init_array+0x38>)
 8009674:	4d0d      	ldr	r5, [pc, #52]	@ (80096ac <__libc_init_array+0x3c>)
 8009676:	1b5b      	subs	r3, r3, r5
 8009678:	109c      	asrs	r4, r3, #2
 800967a:	2600      	movs	r6, #0
 800967c:	42a6      	cmp	r6, r4
 800967e:	d109      	bne.n	8009694 <__libc_init_array+0x24>
 8009680:	f000 ff70 	bl	800a564 <_init>
 8009684:	4d0a      	ldr	r5, [pc, #40]	@ (80096b0 <__libc_init_array+0x40>)
 8009686:	4b0b      	ldr	r3, [pc, #44]	@ (80096b4 <__libc_init_array+0x44>)
 8009688:	1b5b      	subs	r3, r3, r5
 800968a:	109c      	asrs	r4, r3, #2
 800968c:	2600      	movs	r6, #0
 800968e:	42a6      	cmp	r6, r4
 8009690:	d105      	bne.n	800969e <__libc_init_array+0x2e>
 8009692:	bd70      	pop	{r4, r5, r6, pc}
 8009694:	f855 3b04 	ldr.w	r3, [r5], #4
 8009698:	4798      	blx	r3
 800969a:	3601      	adds	r6, #1
 800969c:	e7ee      	b.n	800967c <__libc_init_array+0xc>
 800969e:	f855 3b04 	ldr.w	r3, [r5], #4
 80096a2:	4798      	blx	r3
 80096a4:	3601      	adds	r6, #1
 80096a6:	e7f2      	b.n	800968e <__libc_init_array+0x1e>
 80096a8:	0800a6d4 	.word	0x0800a6d4
 80096ac:	0800a6d4 	.word	0x0800a6d4
 80096b0:	0800a6d4 	.word	0x0800a6d4
 80096b4:	0800a6d8 	.word	0x0800a6d8

080096b8 <__retarget_lock_init_recursive>:
 80096b8:	4770      	bx	lr

080096ba <__retarget_lock_acquire_recursive>:
 80096ba:	4770      	bx	lr

080096bc <__retarget_lock_release_recursive>:
 80096bc:	4770      	bx	lr

080096be <memcpy>:
 80096be:	440a      	add	r2, r1
 80096c0:	4291      	cmp	r1, r2
 80096c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80096c6:	d100      	bne.n	80096ca <memcpy+0xc>
 80096c8:	4770      	bx	lr
 80096ca:	b510      	push	{r4, lr}
 80096cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096d4:	4291      	cmp	r1, r2
 80096d6:	d1f9      	bne.n	80096cc <memcpy+0xe>
 80096d8:	bd10      	pop	{r4, pc}
	...

080096dc <_free_r>:
 80096dc:	b538      	push	{r3, r4, r5, lr}
 80096de:	4605      	mov	r5, r0
 80096e0:	2900      	cmp	r1, #0
 80096e2:	d041      	beq.n	8009768 <_free_r+0x8c>
 80096e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096e8:	1f0c      	subs	r4, r1, #4
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	bfb8      	it	lt
 80096ee:	18e4      	addlt	r4, r4, r3
 80096f0:	f000 f8e0 	bl	80098b4 <__malloc_lock>
 80096f4:	4a1d      	ldr	r2, [pc, #116]	@ (800976c <_free_r+0x90>)
 80096f6:	6813      	ldr	r3, [r2, #0]
 80096f8:	b933      	cbnz	r3, 8009708 <_free_r+0x2c>
 80096fa:	6063      	str	r3, [r4, #4]
 80096fc:	6014      	str	r4, [r2, #0]
 80096fe:	4628      	mov	r0, r5
 8009700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009704:	f000 b8dc 	b.w	80098c0 <__malloc_unlock>
 8009708:	42a3      	cmp	r3, r4
 800970a:	d908      	bls.n	800971e <_free_r+0x42>
 800970c:	6820      	ldr	r0, [r4, #0]
 800970e:	1821      	adds	r1, r4, r0
 8009710:	428b      	cmp	r3, r1
 8009712:	bf01      	itttt	eq
 8009714:	6819      	ldreq	r1, [r3, #0]
 8009716:	685b      	ldreq	r3, [r3, #4]
 8009718:	1809      	addeq	r1, r1, r0
 800971a:	6021      	streq	r1, [r4, #0]
 800971c:	e7ed      	b.n	80096fa <_free_r+0x1e>
 800971e:	461a      	mov	r2, r3
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	b10b      	cbz	r3, 8009728 <_free_r+0x4c>
 8009724:	42a3      	cmp	r3, r4
 8009726:	d9fa      	bls.n	800971e <_free_r+0x42>
 8009728:	6811      	ldr	r1, [r2, #0]
 800972a:	1850      	adds	r0, r2, r1
 800972c:	42a0      	cmp	r0, r4
 800972e:	d10b      	bne.n	8009748 <_free_r+0x6c>
 8009730:	6820      	ldr	r0, [r4, #0]
 8009732:	4401      	add	r1, r0
 8009734:	1850      	adds	r0, r2, r1
 8009736:	4283      	cmp	r3, r0
 8009738:	6011      	str	r1, [r2, #0]
 800973a:	d1e0      	bne.n	80096fe <_free_r+0x22>
 800973c:	6818      	ldr	r0, [r3, #0]
 800973e:	685b      	ldr	r3, [r3, #4]
 8009740:	6053      	str	r3, [r2, #4]
 8009742:	4408      	add	r0, r1
 8009744:	6010      	str	r0, [r2, #0]
 8009746:	e7da      	b.n	80096fe <_free_r+0x22>
 8009748:	d902      	bls.n	8009750 <_free_r+0x74>
 800974a:	230c      	movs	r3, #12
 800974c:	602b      	str	r3, [r5, #0]
 800974e:	e7d6      	b.n	80096fe <_free_r+0x22>
 8009750:	6820      	ldr	r0, [r4, #0]
 8009752:	1821      	adds	r1, r4, r0
 8009754:	428b      	cmp	r3, r1
 8009756:	bf04      	itt	eq
 8009758:	6819      	ldreq	r1, [r3, #0]
 800975a:	685b      	ldreq	r3, [r3, #4]
 800975c:	6063      	str	r3, [r4, #4]
 800975e:	bf04      	itt	eq
 8009760:	1809      	addeq	r1, r1, r0
 8009762:	6021      	streq	r1, [r4, #0]
 8009764:	6054      	str	r4, [r2, #4]
 8009766:	e7ca      	b.n	80096fe <_free_r+0x22>
 8009768:	bd38      	pop	{r3, r4, r5, pc}
 800976a:	bf00      	nop
 800976c:	200023cc 	.word	0x200023cc

08009770 <sbrk_aligned>:
 8009770:	b570      	push	{r4, r5, r6, lr}
 8009772:	4e0f      	ldr	r6, [pc, #60]	@ (80097b0 <sbrk_aligned+0x40>)
 8009774:	460c      	mov	r4, r1
 8009776:	6831      	ldr	r1, [r6, #0]
 8009778:	4605      	mov	r5, r0
 800977a:	b911      	cbnz	r1, 8009782 <sbrk_aligned+0x12>
 800977c:	f000 fce6 	bl	800a14c <_sbrk_r>
 8009780:	6030      	str	r0, [r6, #0]
 8009782:	4621      	mov	r1, r4
 8009784:	4628      	mov	r0, r5
 8009786:	f000 fce1 	bl	800a14c <_sbrk_r>
 800978a:	1c43      	adds	r3, r0, #1
 800978c:	d103      	bne.n	8009796 <sbrk_aligned+0x26>
 800978e:	f04f 34ff 	mov.w	r4, #4294967295
 8009792:	4620      	mov	r0, r4
 8009794:	bd70      	pop	{r4, r5, r6, pc}
 8009796:	1cc4      	adds	r4, r0, #3
 8009798:	f024 0403 	bic.w	r4, r4, #3
 800979c:	42a0      	cmp	r0, r4
 800979e:	d0f8      	beq.n	8009792 <sbrk_aligned+0x22>
 80097a0:	1a21      	subs	r1, r4, r0
 80097a2:	4628      	mov	r0, r5
 80097a4:	f000 fcd2 	bl	800a14c <_sbrk_r>
 80097a8:	3001      	adds	r0, #1
 80097aa:	d1f2      	bne.n	8009792 <sbrk_aligned+0x22>
 80097ac:	e7ef      	b.n	800978e <sbrk_aligned+0x1e>
 80097ae:	bf00      	nop
 80097b0:	200023c8 	.word	0x200023c8

080097b4 <_malloc_r>:
 80097b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80097b8:	1ccd      	adds	r5, r1, #3
 80097ba:	f025 0503 	bic.w	r5, r5, #3
 80097be:	3508      	adds	r5, #8
 80097c0:	2d0c      	cmp	r5, #12
 80097c2:	bf38      	it	cc
 80097c4:	250c      	movcc	r5, #12
 80097c6:	2d00      	cmp	r5, #0
 80097c8:	4606      	mov	r6, r0
 80097ca:	db01      	blt.n	80097d0 <_malloc_r+0x1c>
 80097cc:	42a9      	cmp	r1, r5
 80097ce:	d904      	bls.n	80097da <_malloc_r+0x26>
 80097d0:	230c      	movs	r3, #12
 80097d2:	6033      	str	r3, [r6, #0]
 80097d4:	2000      	movs	r0, #0
 80097d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80098b0 <_malloc_r+0xfc>
 80097de:	f000 f869 	bl	80098b4 <__malloc_lock>
 80097e2:	f8d8 3000 	ldr.w	r3, [r8]
 80097e6:	461c      	mov	r4, r3
 80097e8:	bb44      	cbnz	r4, 800983c <_malloc_r+0x88>
 80097ea:	4629      	mov	r1, r5
 80097ec:	4630      	mov	r0, r6
 80097ee:	f7ff ffbf 	bl	8009770 <sbrk_aligned>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	4604      	mov	r4, r0
 80097f6:	d158      	bne.n	80098aa <_malloc_r+0xf6>
 80097f8:	f8d8 4000 	ldr.w	r4, [r8]
 80097fc:	4627      	mov	r7, r4
 80097fe:	2f00      	cmp	r7, #0
 8009800:	d143      	bne.n	800988a <_malloc_r+0xd6>
 8009802:	2c00      	cmp	r4, #0
 8009804:	d04b      	beq.n	800989e <_malloc_r+0xea>
 8009806:	6823      	ldr	r3, [r4, #0]
 8009808:	4639      	mov	r1, r7
 800980a:	4630      	mov	r0, r6
 800980c:	eb04 0903 	add.w	r9, r4, r3
 8009810:	f000 fc9c 	bl	800a14c <_sbrk_r>
 8009814:	4581      	cmp	r9, r0
 8009816:	d142      	bne.n	800989e <_malloc_r+0xea>
 8009818:	6821      	ldr	r1, [r4, #0]
 800981a:	1a6d      	subs	r5, r5, r1
 800981c:	4629      	mov	r1, r5
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff ffa6 	bl	8009770 <sbrk_aligned>
 8009824:	3001      	adds	r0, #1
 8009826:	d03a      	beq.n	800989e <_malloc_r+0xea>
 8009828:	6823      	ldr	r3, [r4, #0]
 800982a:	442b      	add	r3, r5
 800982c:	6023      	str	r3, [r4, #0]
 800982e:	f8d8 3000 	ldr.w	r3, [r8]
 8009832:	685a      	ldr	r2, [r3, #4]
 8009834:	bb62      	cbnz	r2, 8009890 <_malloc_r+0xdc>
 8009836:	f8c8 7000 	str.w	r7, [r8]
 800983a:	e00f      	b.n	800985c <_malloc_r+0xa8>
 800983c:	6822      	ldr	r2, [r4, #0]
 800983e:	1b52      	subs	r2, r2, r5
 8009840:	d420      	bmi.n	8009884 <_malloc_r+0xd0>
 8009842:	2a0b      	cmp	r2, #11
 8009844:	d917      	bls.n	8009876 <_malloc_r+0xc2>
 8009846:	1961      	adds	r1, r4, r5
 8009848:	42a3      	cmp	r3, r4
 800984a:	6025      	str	r5, [r4, #0]
 800984c:	bf18      	it	ne
 800984e:	6059      	strne	r1, [r3, #4]
 8009850:	6863      	ldr	r3, [r4, #4]
 8009852:	bf08      	it	eq
 8009854:	f8c8 1000 	streq.w	r1, [r8]
 8009858:	5162      	str	r2, [r4, r5]
 800985a:	604b      	str	r3, [r1, #4]
 800985c:	4630      	mov	r0, r6
 800985e:	f000 f82f 	bl	80098c0 <__malloc_unlock>
 8009862:	f104 000b 	add.w	r0, r4, #11
 8009866:	1d23      	adds	r3, r4, #4
 8009868:	f020 0007 	bic.w	r0, r0, #7
 800986c:	1ac2      	subs	r2, r0, r3
 800986e:	bf1c      	itt	ne
 8009870:	1a1b      	subne	r3, r3, r0
 8009872:	50a3      	strne	r3, [r4, r2]
 8009874:	e7af      	b.n	80097d6 <_malloc_r+0x22>
 8009876:	6862      	ldr	r2, [r4, #4]
 8009878:	42a3      	cmp	r3, r4
 800987a:	bf0c      	ite	eq
 800987c:	f8c8 2000 	streq.w	r2, [r8]
 8009880:	605a      	strne	r2, [r3, #4]
 8009882:	e7eb      	b.n	800985c <_malloc_r+0xa8>
 8009884:	4623      	mov	r3, r4
 8009886:	6864      	ldr	r4, [r4, #4]
 8009888:	e7ae      	b.n	80097e8 <_malloc_r+0x34>
 800988a:	463c      	mov	r4, r7
 800988c:	687f      	ldr	r7, [r7, #4]
 800988e:	e7b6      	b.n	80097fe <_malloc_r+0x4a>
 8009890:	461a      	mov	r2, r3
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	42a3      	cmp	r3, r4
 8009896:	d1fb      	bne.n	8009890 <_malloc_r+0xdc>
 8009898:	2300      	movs	r3, #0
 800989a:	6053      	str	r3, [r2, #4]
 800989c:	e7de      	b.n	800985c <_malloc_r+0xa8>
 800989e:	230c      	movs	r3, #12
 80098a0:	6033      	str	r3, [r6, #0]
 80098a2:	4630      	mov	r0, r6
 80098a4:	f000 f80c 	bl	80098c0 <__malloc_unlock>
 80098a8:	e794      	b.n	80097d4 <_malloc_r+0x20>
 80098aa:	6005      	str	r5, [r0, #0]
 80098ac:	e7d6      	b.n	800985c <_malloc_r+0xa8>
 80098ae:	bf00      	nop
 80098b0:	200023cc 	.word	0x200023cc

080098b4 <__malloc_lock>:
 80098b4:	4801      	ldr	r0, [pc, #4]	@ (80098bc <__malloc_lock+0x8>)
 80098b6:	f7ff bf00 	b.w	80096ba <__retarget_lock_acquire_recursive>
 80098ba:	bf00      	nop
 80098bc:	200023c4 	.word	0x200023c4

080098c0 <__malloc_unlock>:
 80098c0:	4801      	ldr	r0, [pc, #4]	@ (80098c8 <__malloc_unlock+0x8>)
 80098c2:	f7ff befb 	b.w	80096bc <__retarget_lock_release_recursive>
 80098c6:	bf00      	nop
 80098c8:	200023c4 	.word	0x200023c4

080098cc <__sfputc_r>:
 80098cc:	6893      	ldr	r3, [r2, #8]
 80098ce:	3b01      	subs	r3, #1
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	b410      	push	{r4}
 80098d4:	6093      	str	r3, [r2, #8]
 80098d6:	da08      	bge.n	80098ea <__sfputc_r+0x1e>
 80098d8:	6994      	ldr	r4, [r2, #24]
 80098da:	42a3      	cmp	r3, r4
 80098dc:	db01      	blt.n	80098e2 <__sfputc_r+0x16>
 80098de:	290a      	cmp	r1, #10
 80098e0:	d103      	bne.n	80098ea <__sfputc_r+0x1e>
 80098e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098e6:	f000 bb9f 	b.w	800a028 <__swbuf_r>
 80098ea:	6813      	ldr	r3, [r2, #0]
 80098ec:	1c58      	adds	r0, r3, #1
 80098ee:	6010      	str	r0, [r2, #0]
 80098f0:	7019      	strb	r1, [r3, #0]
 80098f2:	4608      	mov	r0, r1
 80098f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098f8:	4770      	bx	lr

080098fa <__sfputs_r>:
 80098fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098fc:	4606      	mov	r6, r0
 80098fe:	460f      	mov	r7, r1
 8009900:	4614      	mov	r4, r2
 8009902:	18d5      	adds	r5, r2, r3
 8009904:	42ac      	cmp	r4, r5
 8009906:	d101      	bne.n	800990c <__sfputs_r+0x12>
 8009908:	2000      	movs	r0, #0
 800990a:	e007      	b.n	800991c <__sfputs_r+0x22>
 800990c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009910:	463a      	mov	r2, r7
 8009912:	4630      	mov	r0, r6
 8009914:	f7ff ffda 	bl	80098cc <__sfputc_r>
 8009918:	1c43      	adds	r3, r0, #1
 800991a:	d1f3      	bne.n	8009904 <__sfputs_r+0xa>
 800991c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009920 <_vfiprintf_r>:
 8009920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009924:	460d      	mov	r5, r1
 8009926:	b09d      	sub	sp, #116	@ 0x74
 8009928:	4614      	mov	r4, r2
 800992a:	4698      	mov	r8, r3
 800992c:	4606      	mov	r6, r0
 800992e:	b118      	cbz	r0, 8009938 <_vfiprintf_r+0x18>
 8009930:	6a03      	ldr	r3, [r0, #32]
 8009932:	b90b      	cbnz	r3, 8009938 <_vfiprintf_r+0x18>
 8009934:	f7ff fdb4 	bl	80094a0 <__sinit>
 8009938:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800993a:	07d9      	lsls	r1, r3, #31
 800993c:	d405      	bmi.n	800994a <_vfiprintf_r+0x2a>
 800993e:	89ab      	ldrh	r3, [r5, #12]
 8009940:	059a      	lsls	r2, r3, #22
 8009942:	d402      	bmi.n	800994a <_vfiprintf_r+0x2a>
 8009944:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009946:	f7ff feb8 	bl	80096ba <__retarget_lock_acquire_recursive>
 800994a:	89ab      	ldrh	r3, [r5, #12]
 800994c:	071b      	lsls	r3, r3, #28
 800994e:	d501      	bpl.n	8009954 <_vfiprintf_r+0x34>
 8009950:	692b      	ldr	r3, [r5, #16]
 8009952:	b99b      	cbnz	r3, 800997c <_vfiprintf_r+0x5c>
 8009954:	4629      	mov	r1, r5
 8009956:	4630      	mov	r0, r6
 8009958:	f000 fba4 	bl	800a0a4 <__swsetup_r>
 800995c:	b170      	cbz	r0, 800997c <_vfiprintf_r+0x5c>
 800995e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009960:	07dc      	lsls	r4, r3, #31
 8009962:	d504      	bpl.n	800996e <_vfiprintf_r+0x4e>
 8009964:	f04f 30ff 	mov.w	r0, #4294967295
 8009968:	b01d      	add	sp, #116	@ 0x74
 800996a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800996e:	89ab      	ldrh	r3, [r5, #12]
 8009970:	0598      	lsls	r0, r3, #22
 8009972:	d4f7      	bmi.n	8009964 <_vfiprintf_r+0x44>
 8009974:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009976:	f7ff fea1 	bl	80096bc <__retarget_lock_release_recursive>
 800997a:	e7f3      	b.n	8009964 <_vfiprintf_r+0x44>
 800997c:	2300      	movs	r3, #0
 800997e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009980:	2320      	movs	r3, #32
 8009982:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009986:	f8cd 800c 	str.w	r8, [sp, #12]
 800998a:	2330      	movs	r3, #48	@ 0x30
 800998c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009b3c <_vfiprintf_r+0x21c>
 8009990:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009994:	f04f 0901 	mov.w	r9, #1
 8009998:	4623      	mov	r3, r4
 800999a:	469a      	mov	sl, r3
 800999c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099a0:	b10a      	cbz	r2, 80099a6 <_vfiprintf_r+0x86>
 80099a2:	2a25      	cmp	r2, #37	@ 0x25
 80099a4:	d1f9      	bne.n	800999a <_vfiprintf_r+0x7a>
 80099a6:	ebba 0b04 	subs.w	fp, sl, r4
 80099aa:	d00b      	beq.n	80099c4 <_vfiprintf_r+0xa4>
 80099ac:	465b      	mov	r3, fp
 80099ae:	4622      	mov	r2, r4
 80099b0:	4629      	mov	r1, r5
 80099b2:	4630      	mov	r0, r6
 80099b4:	f7ff ffa1 	bl	80098fa <__sfputs_r>
 80099b8:	3001      	adds	r0, #1
 80099ba:	f000 80a7 	beq.w	8009b0c <_vfiprintf_r+0x1ec>
 80099be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099c0:	445a      	add	r2, fp
 80099c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80099c4:	f89a 3000 	ldrb.w	r3, [sl]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	f000 809f 	beq.w	8009b0c <_vfiprintf_r+0x1ec>
 80099ce:	2300      	movs	r3, #0
 80099d0:	f04f 32ff 	mov.w	r2, #4294967295
 80099d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099d8:	f10a 0a01 	add.w	sl, sl, #1
 80099dc:	9304      	str	r3, [sp, #16]
 80099de:	9307      	str	r3, [sp, #28]
 80099e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80099e6:	4654      	mov	r4, sl
 80099e8:	2205      	movs	r2, #5
 80099ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099ee:	4853      	ldr	r0, [pc, #332]	@ (8009b3c <_vfiprintf_r+0x21c>)
 80099f0:	f7f6 fc56 	bl	80002a0 <memchr>
 80099f4:	9a04      	ldr	r2, [sp, #16]
 80099f6:	b9d8      	cbnz	r0, 8009a30 <_vfiprintf_r+0x110>
 80099f8:	06d1      	lsls	r1, r2, #27
 80099fa:	bf44      	itt	mi
 80099fc:	2320      	movmi	r3, #32
 80099fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a02:	0713      	lsls	r3, r2, #28
 8009a04:	bf44      	itt	mi
 8009a06:	232b      	movmi	r3, #43	@ 0x2b
 8009a08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009a10:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a12:	d015      	beq.n	8009a40 <_vfiprintf_r+0x120>
 8009a14:	9a07      	ldr	r2, [sp, #28]
 8009a16:	4654      	mov	r4, sl
 8009a18:	2000      	movs	r0, #0
 8009a1a:	f04f 0c0a 	mov.w	ip, #10
 8009a1e:	4621      	mov	r1, r4
 8009a20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a24:	3b30      	subs	r3, #48	@ 0x30
 8009a26:	2b09      	cmp	r3, #9
 8009a28:	d94b      	bls.n	8009ac2 <_vfiprintf_r+0x1a2>
 8009a2a:	b1b0      	cbz	r0, 8009a5a <_vfiprintf_r+0x13a>
 8009a2c:	9207      	str	r2, [sp, #28]
 8009a2e:	e014      	b.n	8009a5a <_vfiprintf_r+0x13a>
 8009a30:	eba0 0308 	sub.w	r3, r0, r8
 8009a34:	fa09 f303 	lsl.w	r3, r9, r3
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	9304      	str	r3, [sp, #16]
 8009a3c:	46a2      	mov	sl, r4
 8009a3e:	e7d2      	b.n	80099e6 <_vfiprintf_r+0xc6>
 8009a40:	9b03      	ldr	r3, [sp, #12]
 8009a42:	1d19      	adds	r1, r3, #4
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	9103      	str	r1, [sp, #12]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	bfbb      	ittet	lt
 8009a4c:	425b      	neglt	r3, r3
 8009a4e:	f042 0202 	orrlt.w	r2, r2, #2
 8009a52:	9307      	strge	r3, [sp, #28]
 8009a54:	9307      	strlt	r3, [sp, #28]
 8009a56:	bfb8      	it	lt
 8009a58:	9204      	strlt	r2, [sp, #16]
 8009a5a:	7823      	ldrb	r3, [r4, #0]
 8009a5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a5e:	d10a      	bne.n	8009a76 <_vfiprintf_r+0x156>
 8009a60:	7863      	ldrb	r3, [r4, #1]
 8009a62:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a64:	d132      	bne.n	8009acc <_vfiprintf_r+0x1ac>
 8009a66:	9b03      	ldr	r3, [sp, #12]
 8009a68:	1d1a      	adds	r2, r3, #4
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	9203      	str	r2, [sp, #12]
 8009a6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a72:	3402      	adds	r4, #2
 8009a74:	9305      	str	r3, [sp, #20]
 8009a76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009b4c <_vfiprintf_r+0x22c>
 8009a7a:	7821      	ldrb	r1, [r4, #0]
 8009a7c:	2203      	movs	r2, #3
 8009a7e:	4650      	mov	r0, sl
 8009a80:	f7f6 fc0e 	bl	80002a0 <memchr>
 8009a84:	b138      	cbz	r0, 8009a96 <_vfiprintf_r+0x176>
 8009a86:	9b04      	ldr	r3, [sp, #16]
 8009a88:	eba0 000a 	sub.w	r0, r0, sl
 8009a8c:	2240      	movs	r2, #64	@ 0x40
 8009a8e:	4082      	lsls	r2, r0
 8009a90:	4313      	orrs	r3, r2
 8009a92:	3401      	adds	r4, #1
 8009a94:	9304      	str	r3, [sp, #16]
 8009a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9a:	4829      	ldr	r0, [pc, #164]	@ (8009b40 <_vfiprintf_r+0x220>)
 8009a9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009aa0:	2206      	movs	r2, #6
 8009aa2:	f7f6 fbfd 	bl	80002a0 <memchr>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d03f      	beq.n	8009b2a <_vfiprintf_r+0x20a>
 8009aaa:	4b26      	ldr	r3, [pc, #152]	@ (8009b44 <_vfiprintf_r+0x224>)
 8009aac:	bb1b      	cbnz	r3, 8009af6 <_vfiprintf_r+0x1d6>
 8009aae:	9b03      	ldr	r3, [sp, #12]
 8009ab0:	3307      	adds	r3, #7
 8009ab2:	f023 0307 	bic.w	r3, r3, #7
 8009ab6:	3308      	adds	r3, #8
 8009ab8:	9303      	str	r3, [sp, #12]
 8009aba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009abc:	443b      	add	r3, r7
 8009abe:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac0:	e76a      	b.n	8009998 <_vfiprintf_r+0x78>
 8009ac2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ac6:	460c      	mov	r4, r1
 8009ac8:	2001      	movs	r0, #1
 8009aca:	e7a8      	b.n	8009a1e <_vfiprintf_r+0xfe>
 8009acc:	2300      	movs	r3, #0
 8009ace:	3401      	adds	r4, #1
 8009ad0:	9305      	str	r3, [sp, #20]
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	f04f 0c0a 	mov.w	ip, #10
 8009ad8:	4620      	mov	r0, r4
 8009ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ade:	3a30      	subs	r2, #48	@ 0x30
 8009ae0:	2a09      	cmp	r2, #9
 8009ae2:	d903      	bls.n	8009aec <_vfiprintf_r+0x1cc>
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d0c6      	beq.n	8009a76 <_vfiprintf_r+0x156>
 8009ae8:	9105      	str	r1, [sp, #20]
 8009aea:	e7c4      	b.n	8009a76 <_vfiprintf_r+0x156>
 8009aec:	fb0c 2101 	mla	r1, ip, r1, r2
 8009af0:	4604      	mov	r4, r0
 8009af2:	2301      	movs	r3, #1
 8009af4:	e7f0      	b.n	8009ad8 <_vfiprintf_r+0x1b8>
 8009af6:	ab03      	add	r3, sp, #12
 8009af8:	9300      	str	r3, [sp, #0]
 8009afa:	462a      	mov	r2, r5
 8009afc:	4b12      	ldr	r3, [pc, #72]	@ (8009b48 <_vfiprintf_r+0x228>)
 8009afe:	a904      	add	r1, sp, #16
 8009b00:	4630      	mov	r0, r6
 8009b02:	f3af 8000 	nop.w
 8009b06:	4607      	mov	r7, r0
 8009b08:	1c78      	adds	r0, r7, #1
 8009b0a:	d1d6      	bne.n	8009aba <_vfiprintf_r+0x19a>
 8009b0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b0e:	07d9      	lsls	r1, r3, #31
 8009b10:	d405      	bmi.n	8009b1e <_vfiprintf_r+0x1fe>
 8009b12:	89ab      	ldrh	r3, [r5, #12]
 8009b14:	059a      	lsls	r2, r3, #22
 8009b16:	d402      	bmi.n	8009b1e <_vfiprintf_r+0x1fe>
 8009b18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b1a:	f7ff fdcf 	bl	80096bc <__retarget_lock_release_recursive>
 8009b1e:	89ab      	ldrh	r3, [r5, #12]
 8009b20:	065b      	lsls	r3, r3, #25
 8009b22:	f53f af1f 	bmi.w	8009964 <_vfiprintf_r+0x44>
 8009b26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009b28:	e71e      	b.n	8009968 <_vfiprintf_r+0x48>
 8009b2a:	ab03      	add	r3, sp, #12
 8009b2c:	9300      	str	r3, [sp, #0]
 8009b2e:	462a      	mov	r2, r5
 8009b30:	4b05      	ldr	r3, [pc, #20]	@ (8009b48 <_vfiprintf_r+0x228>)
 8009b32:	a904      	add	r1, sp, #16
 8009b34:	4630      	mov	r0, r6
 8009b36:	f000 f879 	bl	8009c2c <_printf_i>
 8009b3a:	e7e4      	b.n	8009b06 <_vfiprintf_r+0x1e6>
 8009b3c:	0800a696 	.word	0x0800a696
 8009b40:	0800a6a0 	.word	0x0800a6a0
 8009b44:	00000000 	.word	0x00000000
 8009b48:	080098fb 	.word	0x080098fb
 8009b4c:	0800a69c 	.word	0x0800a69c

08009b50 <_printf_common>:
 8009b50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b54:	4616      	mov	r6, r2
 8009b56:	4698      	mov	r8, r3
 8009b58:	688a      	ldr	r2, [r1, #8]
 8009b5a:	690b      	ldr	r3, [r1, #16]
 8009b5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b60:	4293      	cmp	r3, r2
 8009b62:	bfb8      	it	lt
 8009b64:	4613      	movlt	r3, r2
 8009b66:	6033      	str	r3, [r6, #0]
 8009b68:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b6c:	4607      	mov	r7, r0
 8009b6e:	460c      	mov	r4, r1
 8009b70:	b10a      	cbz	r2, 8009b76 <_printf_common+0x26>
 8009b72:	3301      	adds	r3, #1
 8009b74:	6033      	str	r3, [r6, #0]
 8009b76:	6823      	ldr	r3, [r4, #0]
 8009b78:	0699      	lsls	r1, r3, #26
 8009b7a:	bf42      	ittt	mi
 8009b7c:	6833      	ldrmi	r3, [r6, #0]
 8009b7e:	3302      	addmi	r3, #2
 8009b80:	6033      	strmi	r3, [r6, #0]
 8009b82:	6825      	ldr	r5, [r4, #0]
 8009b84:	f015 0506 	ands.w	r5, r5, #6
 8009b88:	d106      	bne.n	8009b98 <_printf_common+0x48>
 8009b8a:	f104 0a19 	add.w	sl, r4, #25
 8009b8e:	68e3      	ldr	r3, [r4, #12]
 8009b90:	6832      	ldr	r2, [r6, #0]
 8009b92:	1a9b      	subs	r3, r3, r2
 8009b94:	42ab      	cmp	r3, r5
 8009b96:	dc26      	bgt.n	8009be6 <_printf_common+0x96>
 8009b98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b9c:	6822      	ldr	r2, [r4, #0]
 8009b9e:	3b00      	subs	r3, #0
 8009ba0:	bf18      	it	ne
 8009ba2:	2301      	movne	r3, #1
 8009ba4:	0692      	lsls	r2, r2, #26
 8009ba6:	d42b      	bmi.n	8009c00 <_printf_common+0xb0>
 8009ba8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009bac:	4641      	mov	r1, r8
 8009bae:	4638      	mov	r0, r7
 8009bb0:	47c8      	blx	r9
 8009bb2:	3001      	adds	r0, #1
 8009bb4:	d01e      	beq.n	8009bf4 <_printf_common+0xa4>
 8009bb6:	6823      	ldr	r3, [r4, #0]
 8009bb8:	6922      	ldr	r2, [r4, #16]
 8009bba:	f003 0306 	and.w	r3, r3, #6
 8009bbe:	2b04      	cmp	r3, #4
 8009bc0:	bf02      	ittt	eq
 8009bc2:	68e5      	ldreq	r5, [r4, #12]
 8009bc4:	6833      	ldreq	r3, [r6, #0]
 8009bc6:	1aed      	subeq	r5, r5, r3
 8009bc8:	68a3      	ldr	r3, [r4, #8]
 8009bca:	bf0c      	ite	eq
 8009bcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bd0:	2500      	movne	r5, #0
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	bfc4      	itt	gt
 8009bd6:	1a9b      	subgt	r3, r3, r2
 8009bd8:	18ed      	addgt	r5, r5, r3
 8009bda:	2600      	movs	r6, #0
 8009bdc:	341a      	adds	r4, #26
 8009bde:	42b5      	cmp	r5, r6
 8009be0:	d11a      	bne.n	8009c18 <_printf_common+0xc8>
 8009be2:	2000      	movs	r0, #0
 8009be4:	e008      	b.n	8009bf8 <_printf_common+0xa8>
 8009be6:	2301      	movs	r3, #1
 8009be8:	4652      	mov	r2, sl
 8009bea:	4641      	mov	r1, r8
 8009bec:	4638      	mov	r0, r7
 8009bee:	47c8      	blx	r9
 8009bf0:	3001      	adds	r0, #1
 8009bf2:	d103      	bne.n	8009bfc <_printf_common+0xac>
 8009bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bfc:	3501      	adds	r5, #1
 8009bfe:	e7c6      	b.n	8009b8e <_printf_common+0x3e>
 8009c00:	18e1      	adds	r1, r4, r3
 8009c02:	1c5a      	adds	r2, r3, #1
 8009c04:	2030      	movs	r0, #48	@ 0x30
 8009c06:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c0a:	4422      	add	r2, r4
 8009c0c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c10:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c14:	3302      	adds	r3, #2
 8009c16:	e7c7      	b.n	8009ba8 <_printf_common+0x58>
 8009c18:	2301      	movs	r3, #1
 8009c1a:	4622      	mov	r2, r4
 8009c1c:	4641      	mov	r1, r8
 8009c1e:	4638      	mov	r0, r7
 8009c20:	47c8      	blx	r9
 8009c22:	3001      	adds	r0, #1
 8009c24:	d0e6      	beq.n	8009bf4 <_printf_common+0xa4>
 8009c26:	3601      	adds	r6, #1
 8009c28:	e7d9      	b.n	8009bde <_printf_common+0x8e>
	...

08009c2c <_printf_i>:
 8009c2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c30:	7e0f      	ldrb	r7, [r1, #24]
 8009c32:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c34:	2f78      	cmp	r7, #120	@ 0x78
 8009c36:	4691      	mov	r9, r2
 8009c38:	4680      	mov	r8, r0
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	469a      	mov	sl, r3
 8009c3e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c42:	d807      	bhi.n	8009c54 <_printf_i+0x28>
 8009c44:	2f62      	cmp	r7, #98	@ 0x62
 8009c46:	d80a      	bhi.n	8009c5e <_printf_i+0x32>
 8009c48:	2f00      	cmp	r7, #0
 8009c4a:	f000 80d2 	beq.w	8009df2 <_printf_i+0x1c6>
 8009c4e:	2f58      	cmp	r7, #88	@ 0x58
 8009c50:	f000 80b7 	beq.w	8009dc2 <_printf_i+0x196>
 8009c54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c58:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c5c:	e03a      	b.n	8009cd4 <_printf_i+0xa8>
 8009c5e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c62:	2b15      	cmp	r3, #21
 8009c64:	d8f6      	bhi.n	8009c54 <_printf_i+0x28>
 8009c66:	a101      	add	r1, pc, #4	@ (adr r1, 8009c6c <_printf_i+0x40>)
 8009c68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c6c:	08009cc5 	.word	0x08009cc5
 8009c70:	08009cd9 	.word	0x08009cd9
 8009c74:	08009c55 	.word	0x08009c55
 8009c78:	08009c55 	.word	0x08009c55
 8009c7c:	08009c55 	.word	0x08009c55
 8009c80:	08009c55 	.word	0x08009c55
 8009c84:	08009cd9 	.word	0x08009cd9
 8009c88:	08009c55 	.word	0x08009c55
 8009c8c:	08009c55 	.word	0x08009c55
 8009c90:	08009c55 	.word	0x08009c55
 8009c94:	08009c55 	.word	0x08009c55
 8009c98:	08009dd9 	.word	0x08009dd9
 8009c9c:	08009d03 	.word	0x08009d03
 8009ca0:	08009d8f 	.word	0x08009d8f
 8009ca4:	08009c55 	.word	0x08009c55
 8009ca8:	08009c55 	.word	0x08009c55
 8009cac:	08009dfb 	.word	0x08009dfb
 8009cb0:	08009c55 	.word	0x08009c55
 8009cb4:	08009d03 	.word	0x08009d03
 8009cb8:	08009c55 	.word	0x08009c55
 8009cbc:	08009c55 	.word	0x08009c55
 8009cc0:	08009d97 	.word	0x08009d97
 8009cc4:	6833      	ldr	r3, [r6, #0]
 8009cc6:	1d1a      	adds	r2, r3, #4
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	6032      	str	r2, [r6, #0]
 8009ccc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009cd0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cd4:	2301      	movs	r3, #1
 8009cd6:	e09d      	b.n	8009e14 <_printf_i+0x1e8>
 8009cd8:	6833      	ldr	r3, [r6, #0]
 8009cda:	6820      	ldr	r0, [r4, #0]
 8009cdc:	1d19      	adds	r1, r3, #4
 8009cde:	6031      	str	r1, [r6, #0]
 8009ce0:	0606      	lsls	r6, r0, #24
 8009ce2:	d501      	bpl.n	8009ce8 <_printf_i+0xbc>
 8009ce4:	681d      	ldr	r5, [r3, #0]
 8009ce6:	e003      	b.n	8009cf0 <_printf_i+0xc4>
 8009ce8:	0645      	lsls	r5, r0, #25
 8009cea:	d5fb      	bpl.n	8009ce4 <_printf_i+0xb8>
 8009cec:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cf0:	2d00      	cmp	r5, #0
 8009cf2:	da03      	bge.n	8009cfc <_printf_i+0xd0>
 8009cf4:	232d      	movs	r3, #45	@ 0x2d
 8009cf6:	426d      	negs	r5, r5
 8009cf8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cfc:	4859      	ldr	r0, [pc, #356]	@ (8009e64 <_printf_i+0x238>)
 8009cfe:	230a      	movs	r3, #10
 8009d00:	e010      	b.n	8009d24 <_printf_i+0xf8>
 8009d02:	6821      	ldr	r1, [r4, #0]
 8009d04:	6833      	ldr	r3, [r6, #0]
 8009d06:	0608      	lsls	r0, r1, #24
 8009d08:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d0c:	d402      	bmi.n	8009d14 <_printf_i+0xe8>
 8009d0e:	0649      	lsls	r1, r1, #25
 8009d10:	bf48      	it	mi
 8009d12:	b2ad      	uxthmi	r5, r5
 8009d14:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d16:	4853      	ldr	r0, [pc, #332]	@ (8009e64 <_printf_i+0x238>)
 8009d18:	6033      	str	r3, [r6, #0]
 8009d1a:	d159      	bne.n	8009dd0 <_printf_i+0x1a4>
 8009d1c:	2308      	movs	r3, #8
 8009d1e:	2100      	movs	r1, #0
 8009d20:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d24:	6866      	ldr	r6, [r4, #4]
 8009d26:	60a6      	str	r6, [r4, #8]
 8009d28:	2e00      	cmp	r6, #0
 8009d2a:	db05      	blt.n	8009d38 <_printf_i+0x10c>
 8009d2c:	6821      	ldr	r1, [r4, #0]
 8009d2e:	432e      	orrs	r6, r5
 8009d30:	f021 0104 	bic.w	r1, r1, #4
 8009d34:	6021      	str	r1, [r4, #0]
 8009d36:	d04d      	beq.n	8009dd4 <_printf_i+0x1a8>
 8009d38:	4616      	mov	r6, r2
 8009d3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d3e:	fb03 5711 	mls	r7, r3, r1, r5
 8009d42:	5dc7      	ldrb	r7, [r0, r7]
 8009d44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d48:	462f      	mov	r7, r5
 8009d4a:	42bb      	cmp	r3, r7
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	d9f4      	bls.n	8009d3a <_printf_i+0x10e>
 8009d50:	2b08      	cmp	r3, #8
 8009d52:	d10b      	bne.n	8009d6c <_printf_i+0x140>
 8009d54:	6823      	ldr	r3, [r4, #0]
 8009d56:	07df      	lsls	r7, r3, #31
 8009d58:	d508      	bpl.n	8009d6c <_printf_i+0x140>
 8009d5a:	6923      	ldr	r3, [r4, #16]
 8009d5c:	6861      	ldr	r1, [r4, #4]
 8009d5e:	4299      	cmp	r1, r3
 8009d60:	bfde      	ittt	le
 8009d62:	2330      	movle	r3, #48	@ 0x30
 8009d64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d6c:	1b92      	subs	r2, r2, r6
 8009d6e:	6122      	str	r2, [r4, #16]
 8009d70:	f8cd a000 	str.w	sl, [sp]
 8009d74:	464b      	mov	r3, r9
 8009d76:	aa03      	add	r2, sp, #12
 8009d78:	4621      	mov	r1, r4
 8009d7a:	4640      	mov	r0, r8
 8009d7c:	f7ff fee8 	bl	8009b50 <_printf_common>
 8009d80:	3001      	adds	r0, #1
 8009d82:	d14c      	bne.n	8009e1e <_printf_i+0x1f2>
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	b004      	add	sp, #16
 8009d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8e:	6823      	ldr	r3, [r4, #0]
 8009d90:	f043 0320 	orr.w	r3, r3, #32
 8009d94:	6023      	str	r3, [r4, #0]
 8009d96:	4834      	ldr	r0, [pc, #208]	@ (8009e68 <_printf_i+0x23c>)
 8009d98:	2778      	movs	r7, #120	@ 0x78
 8009d9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	6831      	ldr	r1, [r6, #0]
 8009da2:	061f      	lsls	r7, r3, #24
 8009da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8009da8:	d402      	bmi.n	8009db0 <_printf_i+0x184>
 8009daa:	065f      	lsls	r7, r3, #25
 8009dac:	bf48      	it	mi
 8009dae:	b2ad      	uxthmi	r5, r5
 8009db0:	6031      	str	r1, [r6, #0]
 8009db2:	07d9      	lsls	r1, r3, #31
 8009db4:	bf44      	itt	mi
 8009db6:	f043 0320 	orrmi.w	r3, r3, #32
 8009dba:	6023      	strmi	r3, [r4, #0]
 8009dbc:	b11d      	cbz	r5, 8009dc6 <_printf_i+0x19a>
 8009dbe:	2310      	movs	r3, #16
 8009dc0:	e7ad      	b.n	8009d1e <_printf_i+0xf2>
 8009dc2:	4828      	ldr	r0, [pc, #160]	@ (8009e64 <_printf_i+0x238>)
 8009dc4:	e7e9      	b.n	8009d9a <_printf_i+0x16e>
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	f023 0320 	bic.w	r3, r3, #32
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	e7f6      	b.n	8009dbe <_printf_i+0x192>
 8009dd0:	230a      	movs	r3, #10
 8009dd2:	e7a4      	b.n	8009d1e <_printf_i+0xf2>
 8009dd4:	4616      	mov	r6, r2
 8009dd6:	e7bb      	b.n	8009d50 <_printf_i+0x124>
 8009dd8:	6833      	ldr	r3, [r6, #0]
 8009dda:	6825      	ldr	r5, [r4, #0]
 8009ddc:	6961      	ldr	r1, [r4, #20]
 8009dde:	1d18      	adds	r0, r3, #4
 8009de0:	6030      	str	r0, [r6, #0]
 8009de2:	062e      	lsls	r6, r5, #24
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	d501      	bpl.n	8009dec <_printf_i+0x1c0>
 8009de8:	6019      	str	r1, [r3, #0]
 8009dea:	e002      	b.n	8009df2 <_printf_i+0x1c6>
 8009dec:	0668      	lsls	r0, r5, #25
 8009dee:	d5fb      	bpl.n	8009de8 <_printf_i+0x1bc>
 8009df0:	8019      	strh	r1, [r3, #0]
 8009df2:	2300      	movs	r3, #0
 8009df4:	6123      	str	r3, [r4, #16]
 8009df6:	4616      	mov	r6, r2
 8009df8:	e7ba      	b.n	8009d70 <_printf_i+0x144>
 8009dfa:	6833      	ldr	r3, [r6, #0]
 8009dfc:	1d1a      	adds	r2, r3, #4
 8009dfe:	6032      	str	r2, [r6, #0]
 8009e00:	681e      	ldr	r6, [r3, #0]
 8009e02:	6862      	ldr	r2, [r4, #4]
 8009e04:	2100      	movs	r1, #0
 8009e06:	4630      	mov	r0, r6
 8009e08:	f7f6 fa4a 	bl	80002a0 <memchr>
 8009e0c:	b108      	cbz	r0, 8009e12 <_printf_i+0x1e6>
 8009e0e:	1b80      	subs	r0, r0, r6
 8009e10:	6060      	str	r0, [r4, #4]
 8009e12:	6863      	ldr	r3, [r4, #4]
 8009e14:	6123      	str	r3, [r4, #16]
 8009e16:	2300      	movs	r3, #0
 8009e18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e1c:	e7a8      	b.n	8009d70 <_printf_i+0x144>
 8009e1e:	6923      	ldr	r3, [r4, #16]
 8009e20:	4632      	mov	r2, r6
 8009e22:	4649      	mov	r1, r9
 8009e24:	4640      	mov	r0, r8
 8009e26:	47d0      	blx	sl
 8009e28:	3001      	adds	r0, #1
 8009e2a:	d0ab      	beq.n	8009d84 <_printf_i+0x158>
 8009e2c:	6823      	ldr	r3, [r4, #0]
 8009e2e:	079b      	lsls	r3, r3, #30
 8009e30:	d413      	bmi.n	8009e5a <_printf_i+0x22e>
 8009e32:	68e0      	ldr	r0, [r4, #12]
 8009e34:	9b03      	ldr	r3, [sp, #12]
 8009e36:	4298      	cmp	r0, r3
 8009e38:	bfb8      	it	lt
 8009e3a:	4618      	movlt	r0, r3
 8009e3c:	e7a4      	b.n	8009d88 <_printf_i+0x15c>
 8009e3e:	2301      	movs	r3, #1
 8009e40:	4632      	mov	r2, r6
 8009e42:	4649      	mov	r1, r9
 8009e44:	4640      	mov	r0, r8
 8009e46:	47d0      	blx	sl
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d09b      	beq.n	8009d84 <_printf_i+0x158>
 8009e4c:	3501      	adds	r5, #1
 8009e4e:	68e3      	ldr	r3, [r4, #12]
 8009e50:	9903      	ldr	r1, [sp, #12]
 8009e52:	1a5b      	subs	r3, r3, r1
 8009e54:	42ab      	cmp	r3, r5
 8009e56:	dcf2      	bgt.n	8009e3e <_printf_i+0x212>
 8009e58:	e7eb      	b.n	8009e32 <_printf_i+0x206>
 8009e5a:	2500      	movs	r5, #0
 8009e5c:	f104 0619 	add.w	r6, r4, #25
 8009e60:	e7f5      	b.n	8009e4e <_printf_i+0x222>
 8009e62:	bf00      	nop
 8009e64:	0800a6a7 	.word	0x0800a6a7
 8009e68:	0800a6b8 	.word	0x0800a6b8

08009e6c <__sflush_r>:
 8009e6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e74:	0716      	lsls	r6, r2, #28
 8009e76:	4605      	mov	r5, r0
 8009e78:	460c      	mov	r4, r1
 8009e7a:	d451      	bmi.n	8009f20 <__sflush_r+0xb4>
 8009e7c:	684b      	ldr	r3, [r1, #4]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	dc02      	bgt.n	8009e88 <__sflush_r+0x1c>
 8009e82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	dd49      	ble.n	8009f1c <__sflush_r+0xb0>
 8009e88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e8a:	2e00      	cmp	r6, #0
 8009e8c:	d046      	beq.n	8009f1c <__sflush_r+0xb0>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e94:	682f      	ldr	r7, [r5, #0]
 8009e96:	602b      	str	r3, [r5, #0]
 8009e98:	d031      	beq.n	8009efe <__sflush_r+0x92>
 8009e9a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	0759      	lsls	r1, r3, #29
 8009ea0:	d505      	bpl.n	8009eae <__sflush_r+0x42>
 8009ea2:	6863      	ldr	r3, [r4, #4]
 8009ea4:	1ad2      	subs	r2, r2, r3
 8009ea6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ea8:	b10b      	cbz	r3, 8009eae <__sflush_r+0x42>
 8009eaa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009eac:	1ad2      	subs	r2, r2, r3
 8009eae:	2300      	movs	r3, #0
 8009eb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009eb2:	6a21      	ldr	r1, [r4, #32]
 8009eb4:	4628      	mov	r0, r5
 8009eb6:	47b0      	blx	r6
 8009eb8:	1c42      	adds	r2, r0, #1
 8009eba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ebe:	d106      	bne.n	8009ece <__sflush_r+0x62>
 8009ec0:	6829      	ldr	r1, [r5, #0]
 8009ec2:	291d      	cmp	r1, #29
 8009ec4:	d846      	bhi.n	8009f54 <__sflush_r+0xe8>
 8009ec6:	4a29      	ldr	r2, [pc, #164]	@ (8009f6c <__sflush_r+0x100>)
 8009ec8:	40ca      	lsrs	r2, r1
 8009eca:	07d6      	lsls	r6, r2, #31
 8009ecc:	d542      	bpl.n	8009f54 <__sflush_r+0xe8>
 8009ece:	2200      	movs	r2, #0
 8009ed0:	6062      	str	r2, [r4, #4]
 8009ed2:	04d9      	lsls	r1, r3, #19
 8009ed4:	6922      	ldr	r2, [r4, #16]
 8009ed6:	6022      	str	r2, [r4, #0]
 8009ed8:	d504      	bpl.n	8009ee4 <__sflush_r+0x78>
 8009eda:	1c42      	adds	r2, r0, #1
 8009edc:	d101      	bne.n	8009ee2 <__sflush_r+0x76>
 8009ede:	682b      	ldr	r3, [r5, #0]
 8009ee0:	b903      	cbnz	r3, 8009ee4 <__sflush_r+0x78>
 8009ee2:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ee6:	602f      	str	r7, [r5, #0]
 8009ee8:	b1c1      	cbz	r1, 8009f1c <__sflush_r+0xb0>
 8009eea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009eee:	4299      	cmp	r1, r3
 8009ef0:	d002      	beq.n	8009ef8 <__sflush_r+0x8c>
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f7ff fbf2 	bl	80096dc <_free_r>
 8009ef8:	2300      	movs	r3, #0
 8009efa:	6363      	str	r3, [r4, #52]	@ 0x34
 8009efc:	e00e      	b.n	8009f1c <__sflush_r+0xb0>
 8009efe:	6a21      	ldr	r1, [r4, #32]
 8009f00:	2301      	movs	r3, #1
 8009f02:	4628      	mov	r0, r5
 8009f04:	47b0      	blx	r6
 8009f06:	4602      	mov	r2, r0
 8009f08:	1c50      	adds	r0, r2, #1
 8009f0a:	d1c7      	bne.n	8009e9c <__sflush_r+0x30>
 8009f0c:	682b      	ldr	r3, [r5, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d0c4      	beq.n	8009e9c <__sflush_r+0x30>
 8009f12:	2b1d      	cmp	r3, #29
 8009f14:	d001      	beq.n	8009f1a <__sflush_r+0xae>
 8009f16:	2b16      	cmp	r3, #22
 8009f18:	d11a      	bne.n	8009f50 <__sflush_r+0xe4>
 8009f1a:	602f      	str	r7, [r5, #0]
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	e01e      	b.n	8009f5e <__sflush_r+0xf2>
 8009f20:	690f      	ldr	r7, [r1, #16]
 8009f22:	2f00      	cmp	r7, #0
 8009f24:	d0fa      	beq.n	8009f1c <__sflush_r+0xb0>
 8009f26:	0793      	lsls	r3, r2, #30
 8009f28:	680e      	ldr	r6, [r1, #0]
 8009f2a:	bf08      	it	eq
 8009f2c:	694b      	ldreq	r3, [r1, #20]
 8009f2e:	600f      	str	r7, [r1, #0]
 8009f30:	bf18      	it	ne
 8009f32:	2300      	movne	r3, #0
 8009f34:	eba6 0807 	sub.w	r8, r6, r7
 8009f38:	608b      	str	r3, [r1, #8]
 8009f3a:	f1b8 0f00 	cmp.w	r8, #0
 8009f3e:	dded      	ble.n	8009f1c <__sflush_r+0xb0>
 8009f40:	6a21      	ldr	r1, [r4, #32]
 8009f42:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009f44:	4643      	mov	r3, r8
 8009f46:	463a      	mov	r2, r7
 8009f48:	4628      	mov	r0, r5
 8009f4a:	47b0      	blx	r6
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	dc08      	bgt.n	8009f62 <__sflush_r+0xf6>
 8009f50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f58:	81a3      	strh	r3, [r4, #12]
 8009f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f62:	4407      	add	r7, r0
 8009f64:	eba8 0800 	sub.w	r8, r8, r0
 8009f68:	e7e7      	b.n	8009f3a <__sflush_r+0xce>
 8009f6a:	bf00      	nop
 8009f6c:	20400001 	.word	0x20400001

08009f70 <_fflush_r>:
 8009f70:	b538      	push	{r3, r4, r5, lr}
 8009f72:	690b      	ldr	r3, [r1, #16]
 8009f74:	4605      	mov	r5, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b913      	cbnz	r3, 8009f80 <_fflush_r+0x10>
 8009f7a:	2500      	movs	r5, #0
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	bd38      	pop	{r3, r4, r5, pc}
 8009f80:	b118      	cbz	r0, 8009f8a <_fflush_r+0x1a>
 8009f82:	6a03      	ldr	r3, [r0, #32]
 8009f84:	b90b      	cbnz	r3, 8009f8a <_fflush_r+0x1a>
 8009f86:	f7ff fa8b 	bl	80094a0 <__sinit>
 8009f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d0f3      	beq.n	8009f7a <_fflush_r+0xa>
 8009f92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f94:	07d0      	lsls	r0, r2, #31
 8009f96:	d404      	bmi.n	8009fa2 <_fflush_r+0x32>
 8009f98:	0599      	lsls	r1, r3, #22
 8009f9a:	d402      	bmi.n	8009fa2 <_fflush_r+0x32>
 8009f9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f9e:	f7ff fb8c 	bl	80096ba <__retarget_lock_acquire_recursive>
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	4621      	mov	r1, r4
 8009fa6:	f7ff ff61 	bl	8009e6c <__sflush_r>
 8009faa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fac:	07da      	lsls	r2, r3, #31
 8009fae:	4605      	mov	r5, r0
 8009fb0:	d4e4      	bmi.n	8009f7c <_fflush_r+0xc>
 8009fb2:	89a3      	ldrh	r3, [r4, #12]
 8009fb4:	059b      	lsls	r3, r3, #22
 8009fb6:	d4e1      	bmi.n	8009f7c <_fflush_r+0xc>
 8009fb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fba:	f7ff fb7f 	bl	80096bc <__retarget_lock_release_recursive>
 8009fbe:	e7dd      	b.n	8009f7c <_fflush_r+0xc>

08009fc0 <_putc_r>:
 8009fc0:	b570      	push	{r4, r5, r6, lr}
 8009fc2:	460d      	mov	r5, r1
 8009fc4:	4614      	mov	r4, r2
 8009fc6:	4606      	mov	r6, r0
 8009fc8:	b118      	cbz	r0, 8009fd2 <_putc_r+0x12>
 8009fca:	6a03      	ldr	r3, [r0, #32]
 8009fcc:	b90b      	cbnz	r3, 8009fd2 <_putc_r+0x12>
 8009fce:	f7ff fa67 	bl	80094a0 <__sinit>
 8009fd2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009fd4:	07d8      	lsls	r0, r3, #31
 8009fd6:	d405      	bmi.n	8009fe4 <_putc_r+0x24>
 8009fd8:	89a3      	ldrh	r3, [r4, #12]
 8009fda:	0599      	lsls	r1, r3, #22
 8009fdc:	d402      	bmi.n	8009fe4 <_putc_r+0x24>
 8009fde:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009fe0:	f7ff fb6b 	bl	80096ba <__retarget_lock_acquire_recursive>
 8009fe4:	68a3      	ldr	r3, [r4, #8]
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	60a3      	str	r3, [r4, #8]
 8009fec:	da05      	bge.n	8009ffa <_putc_r+0x3a>
 8009fee:	69a2      	ldr	r2, [r4, #24]
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	db12      	blt.n	800a01a <_putc_r+0x5a>
 8009ff4:	b2eb      	uxtb	r3, r5
 8009ff6:	2b0a      	cmp	r3, #10
 8009ff8:	d00f      	beq.n	800a01a <_putc_r+0x5a>
 8009ffa:	6823      	ldr	r3, [r4, #0]
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	6022      	str	r2, [r4, #0]
 800a000:	701d      	strb	r5, [r3, #0]
 800a002:	b2ed      	uxtb	r5, r5
 800a004:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a006:	07da      	lsls	r2, r3, #31
 800a008:	d405      	bmi.n	800a016 <_putc_r+0x56>
 800a00a:	89a3      	ldrh	r3, [r4, #12]
 800a00c:	059b      	lsls	r3, r3, #22
 800a00e:	d402      	bmi.n	800a016 <_putc_r+0x56>
 800a010:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a012:	f7ff fb53 	bl	80096bc <__retarget_lock_release_recursive>
 800a016:	4628      	mov	r0, r5
 800a018:	bd70      	pop	{r4, r5, r6, pc}
 800a01a:	4629      	mov	r1, r5
 800a01c:	4622      	mov	r2, r4
 800a01e:	4630      	mov	r0, r6
 800a020:	f000 f802 	bl	800a028 <__swbuf_r>
 800a024:	4605      	mov	r5, r0
 800a026:	e7ed      	b.n	800a004 <_putc_r+0x44>

0800a028 <__swbuf_r>:
 800a028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a02a:	460e      	mov	r6, r1
 800a02c:	4614      	mov	r4, r2
 800a02e:	4605      	mov	r5, r0
 800a030:	b118      	cbz	r0, 800a03a <__swbuf_r+0x12>
 800a032:	6a03      	ldr	r3, [r0, #32]
 800a034:	b90b      	cbnz	r3, 800a03a <__swbuf_r+0x12>
 800a036:	f7ff fa33 	bl	80094a0 <__sinit>
 800a03a:	69a3      	ldr	r3, [r4, #24]
 800a03c:	60a3      	str	r3, [r4, #8]
 800a03e:	89a3      	ldrh	r3, [r4, #12]
 800a040:	071a      	lsls	r2, r3, #28
 800a042:	d501      	bpl.n	800a048 <__swbuf_r+0x20>
 800a044:	6923      	ldr	r3, [r4, #16]
 800a046:	b943      	cbnz	r3, 800a05a <__swbuf_r+0x32>
 800a048:	4621      	mov	r1, r4
 800a04a:	4628      	mov	r0, r5
 800a04c:	f000 f82a 	bl	800a0a4 <__swsetup_r>
 800a050:	b118      	cbz	r0, 800a05a <__swbuf_r+0x32>
 800a052:	f04f 37ff 	mov.w	r7, #4294967295
 800a056:	4638      	mov	r0, r7
 800a058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a05a:	6823      	ldr	r3, [r4, #0]
 800a05c:	6922      	ldr	r2, [r4, #16]
 800a05e:	1a98      	subs	r0, r3, r2
 800a060:	6963      	ldr	r3, [r4, #20]
 800a062:	b2f6      	uxtb	r6, r6
 800a064:	4283      	cmp	r3, r0
 800a066:	4637      	mov	r7, r6
 800a068:	dc05      	bgt.n	800a076 <__swbuf_r+0x4e>
 800a06a:	4621      	mov	r1, r4
 800a06c:	4628      	mov	r0, r5
 800a06e:	f7ff ff7f 	bl	8009f70 <_fflush_r>
 800a072:	2800      	cmp	r0, #0
 800a074:	d1ed      	bne.n	800a052 <__swbuf_r+0x2a>
 800a076:	68a3      	ldr	r3, [r4, #8]
 800a078:	3b01      	subs	r3, #1
 800a07a:	60a3      	str	r3, [r4, #8]
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	1c5a      	adds	r2, r3, #1
 800a080:	6022      	str	r2, [r4, #0]
 800a082:	701e      	strb	r6, [r3, #0]
 800a084:	6962      	ldr	r2, [r4, #20]
 800a086:	1c43      	adds	r3, r0, #1
 800a088:	429a      	cmp	r2, r3
 800a08a:	d004      	beq.n	800a096 <__swbuf_r+0x6e>
 800a08c:	89a3      	ldrh	r3, [r4, #12]
 800a08e:	07db      	lsls	r3, r3, #31
 800a090:	d5e1      	bpl.n	800a056 <__swbuf_r+0x2e>
 800a092:	2e0a      	cmp	r6, #10
 800a094:	d1df      	bne.n	800a056 <__swbuf_r+0x2e>
 800a096:	4621      	mov	r1, r4
 800a098:	4628      	mov	r0, r5
 800a09a:	f7ff ff69 	bl	8009f70 <_fflush_r>
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	d0d9      	beq.n	800a056 <__swbuf_r+0x2e>
 800a0a2:	e7d6      	b.n	800a052 <__swbuf_r+0x2a>

0800a0a4 <__swsetup_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4b28      	ldr	r3, [pc, #160]	@ (800a148 <__swsetup_r+0xa4>)
 800a0a8:	4605      	mov	r5, r0
 800a0aa:	6818      	ldr	r0, [r3, #0]
 800a0ac:	460c      	mov	r4, r1
 800a0ae:	b118      	cbz	r0, 800a0b8 <__swsetup_r+0x14>
 800a0b0:	6a03      	ldr	r3, [r0, #32]
 800a0b2:	b90b      	cbnz	r3, 800a0b8 <__swsetup_r+0x14>
 800a0b4:	f7ff f9f4 	bl	80094a0 <__sinit>
 800a0b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0bc:	071a      	lsls	r2, r3, #28
 800a0be:	d421      	bmi.n	800a104 <__swsetup_r+0x60>
 800a0c0:	06d8      	lsls	r0, r3, #27
 800a0c2:	d407      	bmi.n	800a0d4 <__swsetup_r+0x30>
 800a0c4:	2209      	movs	r2, #9
 800a0c6:	602a      	str	r2, [r5, #0]
 800a0c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0cc:	81a3      	strh	r3, [r4, #12]
 800a0ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d2:	e030      	b.n	800a136 <__swsetup_r+0x92>
 800a0d4:	0759      	lsls	r1, r3, #29
 800a0d6:	d512      	bpl.n	800a0fe <__swsetup_r+0x5a>
 800a0d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0da:	b141      	cbz	r1, 800a0ee <__swsetup_r+0x4a>
 800a0dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0e0:	4299      	cmp	r1, r3
 800a0e2:	d002      	beq.n	800a0ea <__swsetup_r+0x46>
 800a0e4:	4628      	mov	r0, r5
 800a0e6:	f7ff faf9 	bl	80096dc <_free_r>
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0f4:	6062      	str	r2, [r4, #4]
 800a0f6:	6922      	ldr	r2, [r4, #16]
 800a0f8:	6022      	str	r2, [r4, #0]
 800a0fa:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a0fe:	f043 0308 	orr.w	r3, r3, #8
 800a102:	81a3      	strh	r3, [r4, #12]
 800a104:	6922      	ldr	r2, [r4, #16]
 800a106:	b93a      	cbnz	r2, 800a118 <__swsetup_r+0x74>
 800a108:	059a      	lsls	r2, r3, #22
 800a10a:	d501      	bpl.n	800a110 <__swsetup_r+0x6c>
 800a10c:	0618      	lsls	r0, r3, #24
 800a10e:	d503      	bpl.n	800a118 <__swsetup_r+0x74>
 800a110:	4621      	mov	r1, r4
 800a112:	4628      	mov	r0, r5
 800a114:	f000 f84e 	bl	800a1b4 <__smakebuf_r>
 800a118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a11c:	f013 0201 	ands.w	r2, r3, #1
 800a120:	d00a      	beq.n	800a138 <__swsetup_r+0x94>
 800a122:	2200      	movs	r2, #0
 800a124:	60a2      	str	r2, [r4, #8]
 800a126:	6962      	ldr	r2, [r4, #20]
 800a128:	4252      	negs	r2, r2
 800a12a:	61a2      	str	r2, [r4, #24]
 800a12c:	6922      	ldr	r2, [r4, #16]
 800a12e:	b942      	cbnz	r2, 800a142 <__swsetup_r+0x9e>
 800a130:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a134:	d1c8      	bne.n	800a0c8 <__swsetup_r+0x24>
 800a136:	bd38      	pop	{r3, r4, r5, pc}
 800a138:	0799      	lsls	r1, r3, #30
 800a13a:	bf58      	it	pl
 800a13c:	6962      	ldrpl	r2, [r4, #20]
 800a13e:	60a2      	str	r2, [r4, #8]
 800a140:	e7f4      	b.n	800a12c <__swsetup_r+0x88>
 800a142:	2000      	movs	r0, #0
 800a144:	e7f7      	b.n	800a136 <__swsetup_r+0x92>
 800a146:	bf00      	nop
 800a148:	2000010c 	.word	0x2000010c

0800a14c <_sbrk_r>:
 800a14c:	b538      	push	{r3, r4, r5, lr}
 800a14e:	4d06      	ldr	r5, [pc, #24]	@ (800a168 <_sbrk_r+0x1c>)
 800a150:	2300      	movs	r3, #0
 800a152:	4604      	mov	r4, r0
 800a154:	4608      	mov	r0, r1
 800a156:	602b      	str	r3, [r5, #0]
 800a158:	f7fd fd6e 	bl	8007c38 <_sbrk>
 800a15c:	1c43      	adds	r3, r0, #1
 800a15e:	d102      	bne.n	800a166 <_sbrk_r+0x1a>
 800a160:	682b      	ldr	r3, [r5, #0]
 800a162:	b103      	cbz	r3, 800a166 <_sbrk_r+0x1a>
 800a164:	6023      	str	r3, [r4, #0]
 800a166:	bd38      	pop	{r3, r4, r5, pc}
 800a168:	200023c0 	.word	0x200023c0

0800a16c <__swhatbuf_r>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	460c      	mov	r4, r1
 800a170:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a174:	2900      	cmp	r1, #0
 800a176:	b096      	sub	sp, #88	@ 0x58
 800a178:	4615      	mov	r5, r2
 800a17a:	461e      	mov	r6, r3
 800a17c:	da0a      	bge.n	800a194 <__swhatbuf_r+0x28>
 800a17e:	89a1      	ldrh	r1, [r4, #12]
 800a180:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800a184:	d113      	bne.n	800a1ae <__swhatbuf_r+0x42>
 800a186:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a18a:	2000      	movs	r0, #0
 800a18c:	6031      	str	r1, [r6, #0]
 800a18e:	602a      	str	r2, [r5, #0]
 800a190:	b016      	add	sp, #88	@ 0x58
 800a192:	bd70      	pop	{r4, r5, r6, pc}
 800a194:	466a      	mov	r2, sp
 800a196:	f000 f847 	bl	800a228 <_fstat_r>
 800a19a:	2800      	cmp	r0, #0
 800a19c:	dbef      	blt.n	800a17e <__swhatbuf_r+0x12>
 800a19e:	9901      	ldr	r1, [sp, #4]
 800a1a0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1a4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1a8:	4259      	negs	r1, r3
 800a1aa:	4159      	adcs	r1, r3
 800a1ac:	e7eb      	b.n	800a186 <__swhatbuf_r+0x1a>
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	2240      	movs	r2, #64	@ 0x40
 800a1b2:	e7ea      	b.n	800a18a <__swhatbuf_r+0x1e>

0800a1b4 <__smakebuf_r>:
 800a1b4:	898b      	ldrh	r3, [r1, #12]
 800a1b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a1b8:	079e      	lsls	r6, r3, #30
 800a1ba:	4605      	mov	r5, r0
 800a1bc:	460c      	mov	r4, r1
 800a1be:	d507      	bpl.n	800a1d0 <__smakebuf_r+0x1c>
 800a1c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a1c4:	6023      	str	r3, [r4, #0]
 800a1c6:	6123      	str	r3, [r4, #16]
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	6163      	str	r3, [r4, #20]
 800a1cc:	b002      	add	sp, #8
 800a1ce:	bd70      	pop	{r4, r5, r6, pc}
 800a1d0:	ab01      	add	r3, sp, #4
 800a1d2:	466a      	mov	r2, sp
 800a1d4:	f7ff ffca 	bl	800a16c <__swhatbuf_r>
 800a1d8:	9e00      	ldr	r6, [sp, #0]
 800a1da:	4628      	mov	r0, r5
 800a1dc:	4631      	mov	r1, r6
 800a1de:	f7ff fae9 	bl	80097b4 <_malloc_r>
 800a1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1e6:	b938      	cbnz	r0, 800a1f8 <__smakebuf_r+0x44>
 800a1e8:	059a      	lsls	r2, r3, #22
 800a1ea:	d4ef      	bmi.n	800a1cc <__smakebuf_r+0x18>
 800a1ec:	f023 0303 	bic.w	r3, r3, #3
 800a1f0:	f043 0302 	orr.w	r3, r3, #2
 800a1f4:	81a3      	strh	r3, [r4, #12]
 800a1f6:	e7e3      	b.n	800a1c0 <__smakebuf_r+0xc>
 800a1f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1fc:	81a3      	strh	r3, [r4, #12]
 800a1fe:	9b01      	ldr	r3, [sp, #4]
 800a200:	6020      	str	r0, [r4, #0]
 800a202:	e9c4 0604 	strd	r0, r6, [r4, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d0e0      	beq.n	800a1cc <__smakebuf_r+0x18>
 800a20a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a20e:	4628      	mov	r0, r5
 800a210:	f000 f81c 	bl	800a24c <_isatty_r>
 800a214:	2800      	cmp	r0, #0
 800a216:	d0d9      	beq.n	800a1cc <__smakebuf_r+0x18>
 800a218:	89a3      	ldrh	r3, [r4, #12]
 800a21a:	f023 0303 	bic.w	r3, r3, #3
 800a21e:	f043 0301 	orr.w	r3, r3, #1
 800a222:	81a3      	strh	r3, [r4, #12]
 800a224:	e7d2      	b.n	800a1cc <__smakebuf_r+0x18>
	...

0800a228 <_fstat_r>:
 800a228:	b538      	push	{r3, r4, r5, lr}
 800a22a:	4d07      	ldr	r5, [pc, #28]	@ (800a248 <_fstat_r+0x20>)
 800a22c:	2300      	movs	r3, #0
 800a22e:	4604      	mov	r4, r0
 800a230:	4608      	mov	r0, r1
 800a232:	4611      	mov	r1, r2
 800a234:	602b      	str	r3, [r5, #0]
 800a236:	f7fd fcf6 	bl	8007c26 <_fstat>
 800a23a:	1c43      	adds	r3, r0, #1
 800a23c:	d102      	bne.n	800a244 <_fstat_r+0x1c>
 800a23e:	682b      	ldr	r3, [r5, #0]
 800a240:	b103      	cbz	r3, 800a244 <_fstat_r+0x1c>
 800a242:	6023      	str	r3, [r4, #0]
 800a244:	bd38      	pop	{r3, r4, r5, pc}
 800a246:	bf00      	nop
 800a248:	200023c0 	.word	0x200023c0

0800a24c <_isatty_r>:
 800a24c:	b538      	push	{r3, r4, r5, lr}
 800a24e:	4d06      	ldr	r5, [pc, #24]	@ (800a268 <_isatty_r+0x1c>)
 800a250:	2300      	movs	r3, #0
 800a252:	4604      	mov	r4, r0
 800a254:	4608      	mov	r0, r1
 800a256:	602b      	str	r3, [r5, #0]
 800a258:	f7fd fcea 	bl	8007c30 <_isatty>
 800a25c:	1c43      	adds	r3, r0, #1
 800a25e:	d102      	bne.n	800a266 <_isatty_r+0x1a>
 800a260:	682b      	ldr	r3, [r5, #0]
 800a262:	b103      	cbz	r3, 800a266 <_isatty_r+0x1a>
 800a264:	6023      	str	r3, [r4, #0]
 800a266:	bd38      	pop	{r3, r4, r5, pc}
 800a268:	200023c0 	.word	0x200023c0

0800a26c <__udivmoddi4>:
 800a26c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a270:	9d08      	ldr	r5, [sp, #32]
 800a272:	460f      	mov	r7, r1
 800a274:	4604      	mov	r4, r0
 800a276:	468c      	mov	ip, r1
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d148      	bne.n	800a30e <__udivmoddi4+0xa2>
 800a27c:	428a      	cmp	r2, r1
 800a27e:	4616      	mov	r6, r2
 800a280:	d961      	bls.n	800a346 <__udivmoddi4+0xda>
 800a282:	fab2 f382 	clz	r3, r2
 800a286:	b14b      	cbz	r3, 800a29c <__udivmoddi4+0x30>
 800a288:	f1c3 0220 	rsb	r2, r3, #32
 800a28c:	fa01 fc03 	lsl.w	ip, r1, r3
 800a290:	fa20 f202 	lsr.w	r2, r0, r2
 800a294:	409e      	lsls	r6, r3
 800a296:	ea42 0c0c 	orr.w	ip, r2, ip
 800a29a:	409c      	lsls	r4, r3
 800a29c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a2a0:	b2b7      	uxth	r7, r6
 800a2a2:	fbbc f1fe 	udiv	r1, ip, lr
 800a2a6:	0c22      	lsrs	r2, r4, #16
 800a2a8:	fb0e cc11 	mls	ip, lr, r1, ip
 800a2ac:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 800a2b0:	fb01 f007 	mul.w	r0, r1, r7
 800a2b4:	4290      	cmp	r0, r2
 800a2b6:	d909      	bls.n	800a2cc <__udivmoddi4+0x60>
 800a2b8:	18b2      	adds	r2, r6, r2
 800a2ba:	f101 3cff 	add.w	ip, r1, #4294967295
 800a2be:	f080 80ee 	bcs.w	800a49e <__udivmoddi4+0x232>
 800a2c2:	4290      	cmp	r0, r2
 800a2c4:	f240 80eb 	bls.w	800a49e <__udivmoddi4+0x232>
 800a2c8:	3902      	subs	r1, #2
 800a2ca:	4432      	add	r2, r6
 800a2cc:	1a12      	subs	r2, r2, r0
 800a2ce:	b2a4      	uxth	r4, r4
 800a2d0:	fbb2 f0fe 	udiv	r0, r2, lr
 800a2d4:	fb0e 2210 	mls	r2, lr, r0, r2
 800a2d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a2dc:	fb00 f707 	mul.w	r7, r0, r7
 800a2e0:	42a7      	cmp	r7, r4
 800a2e2:	d909      	bls.n	800a2f8 <__udivmoddi4+0x8c>
 800a2e4:	1934      	adds	r4, r6, r4
 800a2e6:	f100 32ff 	add.w	r2, r0, #4294967295
 800a2ea:	f080 80da 	bcs.w	800a4a2 <__udivmoddi4+0x236>
 800a2ee:	42a7      	cmp	r7, r4
 800a2f0:	f240 80d7 	bls.w	800a4a2 <__udivmoddi4+0x236>
 800a2f4:	4434      	add	r4, r6
 800a2f6:	3802      	subs	r0, #2
 800a2f8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800a2fc:	1be4      	subs	r4, r4, r7
 800a2fe:	2100      	movs	r1, #0
 800a300:	b11d      	cbz	r5, 800a30a <__udivmoddi4+0x9e>
 800a302:	40dc      	lsrs	r4, r3
 800a304:	2300      	movs	r3, #0
 800a306:	e9c5 4300 	strd	r4, r3, [r5]
 800a30a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a30e:	428b      	cmp	r3, r1
 800a310:	d906      	bls.n	800a320 <__udivmoddi4+0xb4>
 800a312:	b10d      	cbz	r5, 800a318 <__udivmoddi4+0xac>
 800a314:	e9c5 0100 	strd	r0, r1, [r5]
 800a318:	2100      	movs	r1, #0
 800a31a:	4608      	mov	r0, r1
 800a31c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a320:	fab3 f183 	clz	r1, r3
 800a324:	2900      	cmp	r1, #0
 800a326:	d148      	bne.n	800a3ba <__udivmoddi4+0x14e>
 800a328:	42bb      	cmp	r3, r7
 800a32a:	d302      	bcc.n	800a332 <__udivmoddi4+0xc6>
 800a32c:	4282      	cmp	r2, r0
 800a32e:	f200 8107 	bhi.w	800a540 <__udivmoddi4+0x2d4>
 800a332:	1a84      	subs	r4, r0, r2
 800a334:	eb67 0203 	sbc.w	r2, r7, r3
 800a338:	2001      	movs	r0, #1
 800a33a:	4694      	mov	ip, r2
 800a33c:	2d00      	cmp	r5, #0
 800a33e:	d0e4      	beq.n	800a30a <__udivmoddi4+0x9e>
 800a340:	e9c5 4c00 	strd	r4, ip, [r5]
 800a344:	e7e1      	b.n	800a30a <__udivmoddi4+0x9e>
 800a346:	2a00      	cmp	r2, #0
 800a348:	f000 8092 	beq.w	800a470 <__udivmoddi4+0x204>
 800a34c:	fab2 f382 	clz	r3, r2
 800a350:	2b00      	cmp	r3, #0
 800a352:	f040 80a8 	bne.w	800a4a6 <__udivmoddi4+0x23a>
 800a356:	1a8a      	subs	r2, r1, r2
 800a358:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a35c:	fa1f fc86 	uxth.w	ip, r6
 800a360:	2101      	movs	r1, #1
 800a362:	0c20      	lsrs	r0, r4, #16
 800a364:	fbb2 f7fe 	udiv	r7, r2, lr
 800a368:	fb0e 2217 	mls	r2, lr, r7, r2
 800a36c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 800a370:	fb0c f007 	mul.w	r0, ip, r7
 800a374:	4290      	cmp	r0, r2
 800a376:	d907      	bls.n	800a388 <__udivmoddi4+0x11c>
 800a378:	18b2      	adds	r2, r6, r2
 800a37a:	f107 38ff 	add.w	r8, r7, #4294967295
 800a37e:	d202      	bcs.n	800a386 <__udivmoddi4+0x11a>
 800a380:	4290      	cmp	r0, r2
 800a382:	f200 80e2 	bhi.w	800a54a <__udivmoddi4+0x2de>
 800a386:	4647      	mov	r7, r8
 800a388:	1a12      	subs	r2, r2, r0
 800a38a:	b2a4      	uxth	r4, r4
 800a38c:	fbb2 f0fe 	udiv	r0, r2, lr
 800a390:	fb0e 2210 	mls	r2, lr, r0, r2
 800a394:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a398:	fb0c fc00 	mul.w	ip, ip, r0
 800a39c:	45a4      	cmp	ip, r4
 800a39e:	d907      	bls.n	800a3b0 <__udivmoddi4+0x144>
 800a3a0:	1934      	adds	r4, r6, r4
 800a3a2:	f100 32ff 	add.w	r2, r0, #4294967295
 800a3a6:	d202      	bcs.n	800a3ae <__udivmoddi4+0x142>
 800a3a8:	45a4      	cmp	ip, r4
 800a3aa:	f200 80cb 	bhi.w	800a544 <__udivmoddi4+0x2d8>
 800a3ae:	4610      	mov	r0, r2
 800a3b0:	eba4 040c 	sub.w	r4, r4, ip
 800a3b4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a3b8:	e7a2      	b.n	800a300 <__udivmoddi4+0x94>
 800a3ba:	f1c1 0620 	rsb	r6, r1, #32
 800a3be:	408b      	lsls	r3, r1
 800a3c0:	fa22 fc06 	lsr.w	ip, r2, r6
 800a3c4:	ea4c 0c03 	orr.w	ip, ip, r3
 800a3c8:	fa07 f401 	lsl.w	r4, r7, r1
 800a3cc:	fa20 f306 	lsr.w	r3, r0, r6
 800a3d0:	40f7      	lsrs	r7, r6
 800a3d2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800a3d6:	4323      	orrs	r3, r4
 800a3d8:	fa00 f801 	lsl.w	r8, r0, r1
 800a3dc:	fa1f fe8c 	uxth.w	lr, ip
 800a3e0:	fbb7 f0f9 	udiv	r0, r7, r9
 800a3e4:	0c1c      	lsrs	r4, r3, #16
 800a3e6:	fb09 7710 	mls	r7, r9, r0, r7
 800a3ea:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800a3ee:	fb00 f70e 	mul.w	r7, r0, lr
 800a3f2:	42a7      	cmp	r7, r4
 800a3f4:	fa02 f201 	lsl.w	r2, r2, r1
 800a3f8:	d90a      	bls.n	800a410 <__udivmoddi4+0x1a4>
 800a3fa:	eb1c 0404 	adds.w	r4, ip, r4
 800a3fe:	f100 3aff 	add.w	sl, r0, #4294967295
 800a402:	f080 809b 	bcs.w	800a53c <__udivmoddi4+0x2d0>
 800a406:	42a7      	cmp	r7, r4
 800a408:	f240 8098 	bls.w	800a53c <__udivmoddi4+0x2d0>
 800a40c:	3802      	subs	r0, #2
 800a40e:	4464      	add	r4, ip
 800a410:	1be4      	subs	r4, r4, r7
 800a412:	b29f      	uxth	r7, r3
 800a414:	fbb4 f3f9 	udiv	r3, r4, r9
 800a418:	fb09 4413 	mls	r4, r9, r3, r4
 800a41c:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 800a420:	fb03 fe0e 	mul.w	lr, r3, lr
 800a424:	45a6      	cmp	lr, r4
 800a426:	d909      	bls.n	800a43c <__udivmoddi4+0x1d0>
 800a428:	eb1c 0404 	adds.w	r4, ip, r4
 800a42c:	f103 37ff 	add.w	r7, r3, #4294967295
 800a430:	f080 8082 	bcs.w	800a538 <__udivmoddi4+0x2cc>
 800a434:	45a6      	cmp	lr, r4
 800a436:	d97f      	bls.n	800a538 <__udivmoddi4+0x2cc>
 800a438:	3b02      	subs	r3, #2
 800a43a:	4464      	add	r4, ip
 800a43c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800a440:	eba4 040e 	sub.w	r4, r4, lr
 800a444:	fba0 e702 	umull	lr, r7, r0, r2
 800a448:	42bc      	cmp	r4, r7
 800a44a:	4673      	mov	r3, lr
 800a44c:	46b9      	mov	r9, r7
 800a44e:	d363      	bcc.n	800a518 <__udivmoddi4+0x2ac>
 800a450:	d060      	beq.n	800a514 <__udivmoddi4+0x2a8>
 800a452:	b15d      	cbz	r5, 800a46c <__udivmoddi4+0x200>
 800a454:	ebb8 0203 	subs.w	r2, r8, r3
 800a458:	eb64 0409 	sbc.w	r4, r4, r9
 800a45c:	fa04 f606 	lsl.w	r6, r4, r6
 800a460:	fa22 f301 	lsr.w	r3, r2, r1
 800a464:	431e      	orrs	r6, r3
 800a466:	40cc      	lsrs	r4, r1
 800a468:	e9c5 6400 	strd	r6, r4, [r5]
 800a46c:	2100      	movs	r1, #0
 800a46e:	e74c      	b.n	800a30a <__udivmoddi4+0x9e>
 800a470:	0862      	lsrs	r2, r4, #1
 800a472:	0848      	lsrs	r0, r1, #1
 800a474:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 800a478:	0c0b      	lsrs	r3, r1, #16
 800a47a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a47e:	b28a      	uxth	r2, r1
 800a480:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a484:	fbb3 f1f6 	udiv	r1, r3, r6
 800a488:	07e4      	lsls	r4, r4, #31
 800a48a:	46b4      	mov	ip, r6
 800a48c:	4637      	mov	r7, r6
 800a48e:	46b6      	mov	lr, r6
 800a490:	231f      	movs	r3, #31
 800a492:	fbb0 f0f6 	udiv	r0, r0, r6
 800a496:	1bd2      	subs	r2, r2, r7
 800a498:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a49c:	e761      	b.n	800a362 <__udivmoddi4+0xf6>
 800a49e:	4661      	mov	r1, ip
 800a4a0:	e714      	b.n	800a2cc <__udivmoddi4+0x60>
 800a4a2:	4610      	mov	r0, r2
 800a4a4:	e728      	b.n	800a2f8 <__udivmoddi4+0x8c>
 800a4a6:	f1c3 0120 	rsb	r1, r3, #32
 800a4aa:	fa20 f201 	lsr.w	r2, r0, r1
 800a4ae:	409e      	lsls	r6, r3
 800a4b0:	fa27 f101 	lsr.w	r1, r7, r1
 800a4b4:	409f      	lsls	r7, r3
 800a4b6:	433a      	orrs	r2, r7
 800a4b8:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800a4bc:	fa1f fc86 	uxth.w	ip, r6
 800a4c0:	fbb1 f7fe 	udiv	r7, r1, lr
 800a4c4:	fb0e 1017 	mls	r0, lr, r7, r1
 800a4c8:	0c11      	lsrs	r1, r2, #16
 800a4ca:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4ce:	fb07 f80c 	mul.w	r8, r7, ip
 800a4d2:	4588      	cmp	r8, r1
 800a4d4:	fa04 f403 	lsl.w	r4, r4, r3
 800a4d8:	d93a      	bls.n	800a550 <__udivmoddi4+0x2e4>
 800a4da:	1871      	adds	r1, r6, r1
 800a4dc:	f107 30ff 	add.w	r0, r7, #4294967295
 800a4e0:	d201      	bcs.n	800a4e6 <__udivmoddi4+0x27a>
 800a4e2:	4588      	cmp	r8, r1
 800a4e4:	d81f      	bhi.n	800a526 <__udivmoddi4+0x2ba>
 800a4e6:	eba1 0108 	sub.w	r1, r1, r8
 800a4ea:	fbb1 f8fe 	udiv	r8, r1, lr
 800a4ee:	fb08 f70c 	mul.w	r7, r8, ip
 800a4f2:	fb0e 1118 	mls	r1, lr, r8, r1
 800a4f6:	b292      	uxth	r2, r2
 800a4f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800a4fc:	42ba      	cmp	r2, r7
 800a4fe:	d22f      	bcs.n	800a560 <__udivmoddi4+0x2f4>
 800a500:	18b2      	adds	r2, r6, r2
 800a502:	f108 31ff 	add.w	r1, r8, #4294967295
 800a506:	d2c6      	bcs.n	800a496 <__udivmoddi4+0x22a>
 800a508:	42ba      	cmp	r2, r7
 800a50a:	d2c4      	bcs.n	800a496 <__udivmoddi4+0x22a>
 800a50c:	f1a8 0102 	sub.w	r1, r8, #2
 800a510:	4432      	add	r2, r6
 800a512:	e7c0      	b.n	800a496 <__udivmoddi4+0x22a>
 800a514:	45f0      	cmp	r8, lr
 800a516:	d29c      	bcs.n	800a452 <__udivmoddi4+0x1e6>
 800a518:	ebbe 0302 	subs.w	r3, lr, r2
 800a51c:	eb67 070c 	sbc.w	r7, r7, ip
 800a520:	3801      	subs	r0, #1
 800a522:	46b9      	mov	r9, r7
 800a524:	e795      	b.n	800a452 <__udivmoddi4+0x1e6>
 800a526:	eba6 0808 	sub.w	r8, r6, r8
 800a52a:	4441      	add	r1, r8
 800a52c:	1eb8      	subs	r0, r7, #2
 800a52e:	fbb1 f8fe 	udiv	r8, r1, lr
 800a532:	fb08 f70c 	mul.w	r7, r8, ip
 800a536:	e7dc      	b.n	800a4f2 <__udivmoddi4+0x286>
 800a538:	463b      	mov	r3, r7
 800a53a:	e77f      	b.n	800a43c <__udivmoddi4+0x1d0>
 800a53c:	4650      	mov	r0, sl
 800a53e:	e767      	b.n	800a410 <__udivmoddi4+0x1a4>
 800a540:	4608      	mov	r0, r1
 800a542:	e6fb      	b.n	800a33c <__udivmoddi4+0xd0>
 800a544:	4434      	add	r4, r6
 800a546:	3802      	subs	r0, #2
 800a548:	e732      	b.n	800a3b0 <__udivmoddi4+0x144>
 800a54a:	3f02      	subs	r7, #2
 800a54c:	4432      	add	r2, r6
 800a54e:	e71b      	b.n	800a388 <__udivmoddi4+0x11c>
 800a550:	eba1 0108 	sub.w	r1, r1, r8
 800a554:	4638      	mov	r0, r7
 800a556:	fbb1 f8fe 	udiv	r8, r1, lr
 800a55a:	fb08 f70c 	mul.w	r7, r8, ip
 800a55e:	e7c8      	b.n	800a4f2 <__udivmoddi4+0x286>
 800a560:	4641      	mov	r1, r8
 800a562:	e798      	b.n	800a496 <__udivmoddi4+0x22a>

0800a564 <_init>:
 800a564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a566:	bf00      	nop
 800a568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a56a:	bc08      	pop	{r3}
 800a56c:	469e      	mov	lr, r3
 800a56e:	4770      	bx	lr

0800a570 <_fini>:
 800a570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a572:	bf00      	nop
 800a574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a576:	bc08      	pop	{r3}
 800a578:	469e      	mov	lr, r3
 800a57a:	4770      	bx	lr
