Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 10:38:50 2025
| Host         : computerUwU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FloodIt_timing_summary_routed.rpt -pb FloodIt_timing_summary_routed.pb -rpx FloodIt_timing_summary_routed.rpx -warn_on_violation
| Design       : FloodIt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6251)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9131)
5. checking no_input_delay (21)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6251)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clocks/HZ1000_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clocks/HZ4_reg/Q (HIGH)

 There are 6141 register/latch pins with no clock driven by root clock pin: clocks/HZ500_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: clocks/HZ5K_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clocks/MHZ25_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9131)
---------------------------------------------------
 There are 9131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.679        0.000                      0                  325        0.099        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.679        0.000                      0                  325        0.099        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.683ns (47.331%)  route 1.873ns (52.669%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.052     8.644    clocks/clear
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[4]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.683ns (47.331%)  route 1.873ns (52.669%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.052     8.644    clocks/clear
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.683ns (47.331%)  route 1.873ns (52.669%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.052     8.644    clocks/clear
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[6]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.683ns (47.331%)  route 1.873ns (52.669%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.052     8.644    clocks/clear
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y50         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.683ns (46.121%)  route 1.966ns (53.879%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.146     8.737    clocks/clear
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448    14.789    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[0]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.600    14.453    clocks/HZ4_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.683ns (46.121%)  route 1.966ns (53.879%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.146     8.737    clocks/clear
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448    14.789    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[1]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.600    14.453    clocks/HZ4_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.683ns (46.121%)  route 1.966ns (53.879%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.146     8.737    clocks/clear
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448    14.789    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.600    14.453    clocks/HZ4_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 1.683ns (46.121%)  route 1.966ns (53.879%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.146     8.737    clocks/clear
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.448    14.789    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
                         clock pessimism              0.299    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X41Y49         FDRE (Setup_fdre_C_R)       -0.600    14.453    clocks/HZ4_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.716    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.683ns (47.992%)  route 1.824ns (52.008%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.003     8.595    clocks/clear
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[10]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 clocks/HZ4_COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.683ns (47.992%)  route 1.824ns (52.008%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.567     5.088    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  clocks/HZ4_COUNT_reg[2]/Q
                         net (fo=3, routed)           0.820     6.365    clocks/HZ4_COUNT_reg[2]
    SLICE_X42Y51         LUT2 (Prop_lut2_I0_O)        0.124     6.489 r  clocks/HZ4_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.489    clocks/HZ4_COUNT1_carry_i_6_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.022 r  clocks/HZ4_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.022    clocks/HZ4_COUNT1_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.139 r  clocks/HZ4_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    clocks/HZ4_COUNT1_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.256 r  clocks/HZ4_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.256    clocks/HZ4_COUNT1_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.373 r  clocks/HZ4_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.373    clocks/HZ4_COUNT1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.592 r  clocks/HZ4_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.003     8.595    clocks/clear
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.438    14.779    clocks/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[11]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X41Y51         FDRE (Setup_fdre_C_R)       -0.600    14.323    clocks/HZ4_COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ5K_COUNT_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    clocks/HZ5K_COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clocks/HZ5K_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clocks/HZ5K_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.946 r  clocks/HZ5K_COUNT_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    clocks/HZ5K_COUNT_reg[24]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ5K_COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clocks/HZ4_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ4_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ4_COUNT_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ4_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ4_COUNT_reg[0]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clocks/HZ4_COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clocks/HZ4_COUNT_reg[4]_i_1_n_7
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clocks/HZ4_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ5K_COUNT_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    clocks/HZ5K_COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clocks/HZ5K_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clocks/HZ5K_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.959 r  clocks/HZ5K_COUNT_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    clocks/HZ5K_COUNT_reg[24]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ5K_COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clocks/HZ4_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ4_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ4_COUNT_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ4_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ4_COUNT_reg[0]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clocks/HZ4_COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clocks/HZ4_COUNT_reg[4]_i_1_n_5
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clocks/HZ4_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.276%)  route 0.127ns (23.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ5K_COUNT_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    clocks/HZ5K_COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clocks/HZ5K_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clocks/HZ5K_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.982 r  clocks/HZ5K_COUNT_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.982    clocks/HZ5K_COUNT_reg[24]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ5K_COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.365%)  route 0.127ns (23.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ5K_COUNT_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    clocks/HZ5K_COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clocks/HZ5K_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clocks/HZ5K_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.984 r  clocks/HZ5K_COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    clocks/HZ5K_COUNT_reg[24]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ5K_COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clocks/HZ4_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ4_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ4_COUNT_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ4_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ4_COUNT_reg[0]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clocks/HZ4_COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clocks/HZ4_COUNT_reg[4]_i_1_n_6
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clocks/HZ4_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clocks/HZ4_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ4_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ4_COUNT_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ4_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ4_COUNT_reg[0]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clocks/HZ4_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    clocks/HZ4_COUNT_reg[4]_i_1_n_4
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  clocks/HZ4_COUNT_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clocks/HZ4_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.563     1.446    clocks/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clocks/HZ5K_COUNT_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    clocks/HZ5K_COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.893 r  clocks/HZ5K_COUNT_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.893    clocks/HZ5K_COUNT_reg[20]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.933 r  clocks/HZ5K_COUNT_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    clocks/HZ5K_COUNT_reg[24]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.986 r  clocks/HZ5K_COUNT_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.986    clocks/HZ5K_COUNT_reg[28]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clocks/HZ5K_COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.829     1.957    clocks/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  clocks/HZ5K_COUNT_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clocks/HZ5K_COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clocks/HZ4_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ4_COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  clocks/HZ4_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ4_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ4_COUNT_reg[3]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ4_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ4_COUNT_reg[0]_i_1_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clocks/HZ4_COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clocks/HZ4_COUNT_reg[4]_i_1_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clocks/HZ4_COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    clocks/HZ4_COUNT_reg[8]_i_1_n_7
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.832     1.959    clocks/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  clocks/HZ4_COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X41Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clocks/HZ4_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y62   clocks/HZ1000_COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66   clocks/HZ1000_COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y66   clocks/HZ1000_COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y62   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y64   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y65   clocks/HZ1000_COUNT_reg[13]/C



