Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 16 23:04:19 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               52          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (375)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (375)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: addCifra (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: down (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: up (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[7]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: control/FSM_onehot_currentState_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: executie/comparator_a/match_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: executie/ram_Controller/address_reg[0]/L7/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: executie/ram_Controller/address_reg[1]/L7/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.247        0.000                      0                    2        0.263        0.000                      0                    2        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.247        0.000                      0                    2        0.263        0.000                      0                    2        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.842ns (30.386%)  route 1.929ns (69.614%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=7, routed)           0.857     6.588    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.299     6.887 r  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.072     7.958    executie/display/introduCaractereLED_OBUF
    SLICE_X2Y102         LUT5 (Prop_lut5_I3_O)        0.124     8.082 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.082    executie/display/count[0]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    15.012    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.077    15.329    executie/display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.868ns (31.033%)  route 1.929ns (68.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=7, routed)           0.857     6.588    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.299     6.887 f  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.072     7.958    executie/display/introduCaractereLED_OBUF
    SLICE_X2Y102         LUT5 (Prop_lut5_I3_O)        0.150     8.108 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.108    executie/display/count[1]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590    15.012    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/C
                         clock pessimism              0.275    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y102         FDRE (Setup_fdre_C_D)        0.118    15.370    executie/display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  7.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     1.870    executie/display/count[0]
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.043     1.913 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.913    executie/display/count[1]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.131     1.649    executie/display/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.682 f  executie/display/count_reg[0]/Q
                         net (fo=10, routed)          0.187     1.870    executie/display/count[0]
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.045     1.915 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    executie/display/count[0]_i_1_n_0
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.120     1.638    executie/display/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    control/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    control/FSM_onehot_currentState_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    control/FSM_onehot_currentState_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    control/FSM_onehot_currentState_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    control/FSM_onehot_currentState_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.919ns  (logic 4.462ns (50.026%)  route 4.457ns (49.974%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.981     1.742    executie/display/displayValueAtCount[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.866 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.476     5.342    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.919 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.919    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.674ns (53.737%)  route 4.024ns (46.263%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[2]/Q
                         net (fo=7, routed)           0.952     1.713    executie/display/displayValueAtCount[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.150     1.863 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.072     4.935    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.697 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.697    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.672ns (53.993%)  route 3.981ns (46.007%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.988     1.749    executie/display/displayValueAtCount[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.153     1.902 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.994     4.895    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.654 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.654    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.099ns  (logic 4.419ns (54.555%)  route 3.681ns (45.445%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[2]/Q
                         net (fo=7, routed)           1.174     1.935    executie/display/displayValueAtCount[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.506     4.566    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.099 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.099    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.671ns (58.619%)  route 3.298ns (41.381%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[2]/Q
                         net (fo=7, routed)           1.174     1.935    executie/display/displayValueAtCount[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.152     2.087 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.123     4.211    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.969 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.969    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.422ns (60.978%)  route 2.830ns (39.022%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[2]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[2]/Q
                         net (fo=7, routed)           0.952     1.713    executie/display/displayValueAtCount[2]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.124     1.837 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     3.715    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.252 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.252    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 4.378ns (62.247%)  route 2.655ns (37.753%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[0]/G
    SLICE_X0Y100         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  executie/display/displayValueAtCount_reg[0]/Q
                         net (fo=7, routed)           0.988     1.749    executie/display/displayValueAtCount[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.124     1.873 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.540    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.033 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.033    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/comparator_a/match_reg/G
                            (positive level-sensitive latch)
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 4.376ns (63.273%)  route 2.540ns (36.727%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         LDCE                         0.000     0.000 r  executie/comparator_a/match_reg/G
    SLICE_X0Y105         LDCE (EnToQ_ldce_G_Q)        0.732     0.732 f  executie/comparator_a/match_reg/Q
                         net (fo=4, routed)           0.627     1.359    control/match
    SLICE_X0Y104         LUT6 (Prop_lut6_I5_O)        0.124     1.483 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.913     3.396    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.917 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000     6.917    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            executie/ram_Controller/aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.480ns  (logic 1.958ns (35.729%)  route 3.522ns (64.271%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=10, routed)          2.230     3.710    control/down_IBUF
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.152     3.862 r  control/aux_reg[2]_i_2/O
                         net (fo=1, routed)           0.817     4.679    executie/ram_Controller/aux_reg[2]_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.326     5.005 r  executie/ram_Controller/aux_reg[2]_i_1/O
                         net (fo=1, routed)           0.475     5.480    executie/ram_Controller/aux_reg[2]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  executie/ram_Controller/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            executie/ram_Controller/aux_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.257ns  (logic 1.852ns (35.229%)  route 3.405ns (64.771%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  down_IBUF_inst/O
                         net (fo=10, routed)          2.245     3.725    executie/ram_Controller/down_IBUF
    SLICE_X4Y100         LUT2 (Prop_lut2_I1_O)        0.124     3.849 r  executie/ram_Controller/aux_reg[3]_i_6/O
                         net (fo=1, routed)           0.667     4.516    executie/ram_Controller/aux_reg[3]_i_6_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I1_O)        0.124     4.640 r  executie/ram_Controller/aux_reg[3]_i_5/O
                         net (fo=1, routed)           0.303     4.943    executie/ram_Controller/aux_reg[3]_i_5_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.124     5.067 r  executie/ram_Controller/aux_reg[3]_i_1/O
                         net (fo=1, routed)           0.190     5.257    executie/ram_Controller/aux_reg[3]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  executie/ram_Controller/aux_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.158ns (56.388%)  route 0.122ns (43.612%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[2]/G
    SLICE_X5Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[2]/Q
                         net (fo=2, routed)           0.122     0.280    executie/ram_Controller/aux[2]
    SLICE_X4Y100         LDCE                                         r  executie/ram_Controller/data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/aux_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.158ns (55.233%)  route 0.128ns (44.767%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/aux_reg[0]/G
    SLICE_X5Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/aux_reg[0]/Q
                         net (fo=2, routed)           0.128     0.286    executie/ram_Controller/aux[0]
    SLICE_X4Y100         LDCE                                         r  executie/ram_Controller/data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.158ns (52.076%)  route 0.145ns (47.924%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=4, routed)           0.145     0.303    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1_2[3]
    SLICE_X1Y101         LDCE                                         r  executie/ram_Cifru/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.158ns (44.612%)  route 0.196ns (55.388%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=6, routed)           0.196     0.354    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1_2[1]
    SLICE_X1Y101         LDCE                                         r  executie/ram_Cifru/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.220ns (61.297%)  route 0.139ns (38.703%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=7, routed)           0.139     0.359    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[1]
    SLICE_X3Y100         LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.158ns (43.780%)  route 0.203ns (56.220%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=6, routed)           0.203     0.361    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1_2[1]
    SLICE_X2Y99          LDCE                                         r  executie/ram_Cifru/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.220ns (60.793%)  route 0.142ns (39.207%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=8, routed)           0.142     0.362    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X2Y100         LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.158ns (43.627%)  route 0.204ns (56.373%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=4, routed)           0.204     0.362    executie/ram_Cifru/displayValueAtCount_reg[3]_i_1_2[3]
    SLICE_X2Y99          LDCE                                         r  executie/ram_Cifru/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.220ns (60.729%)  route 0.142ns (39.271%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=6, routed)           0.142     0.362    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[2]
    SLICE_X2Y100         LDCE                                         r  executie/ram_CifreCurente/memory_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.220ns (60.673%)  route 0.143ns (39.327%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[3]/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[3]/Q
                         net (fo=5, routed)           0.143     0.363    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[3]
    SLICE_X3Y100         LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.480ns  (logic 4.347ns (51.267%)  route 4.133ns (48.733%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     5.790 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.934     6.725    executie/display/count[1]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.295     7.020 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.198    10.218    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.792 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.792    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 4.539ns (63.249%)  route 2.637ns (36.751%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     5.790 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.824     6.614    executie/display/count[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.323     6.937 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.750    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.488 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.488    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.839ns  (logic 4.236ns (61.944%)  route 2.603ns (38.056%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[8]/Q
                         net (fo=7, routed)           0.690     6.420    control/Q[1]
    SLICE_X0Y104         LUT6 (Prop_lut6_I4_O)        0.297     6.717 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.913     8.630    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.150 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.150    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.803ns  (logic 4.253ns (62.517%)  route 2.550ns (37.483%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=7, routed)           0.857     6.588    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.299     6.887 r  control/introduCaractereLED_OBUF_inst_i_1/O
                         net (fo=6, routed)           1.693     8.579    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.115 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000    12.115    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 4.309ns (63.362%)  route 2.491ns (36.638%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.710     5.312    executie/display/clk_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.478     5.790 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.824     6.614    executie/display/count[1]
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.295     6.909 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.577    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.112 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.112    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/aux_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.578ns  (logic 1.159ns (25.316%)  route 3.419ns (74.684%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           1.017     6.747    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.296     7.043 f  control/data1_reg[3]_i_2/O
                         net (fo=23, routed)          1.110     8.153    control/FSM_onehot_currentState_reg[8]_1
    SLICE_X4Y101         LUT3 (Prop_lut3_I0_O)        0.118     8.271 r  control/aux_reg[2]_i_2/O
                         net (fo=1, routed)           0.817     9.089    executie/ram_Controller/aux_reg[2]_0
    SLICE_X3Y101         LUT6 (Prop_lut6_I0_O)        0.326     9.415 r  executie/ram_Controller/aux_reg[2]_i_1/O
                         net (fo=1, routed)           0.475     9.889    executie/ram_Controller/aux_reg[2]_i_1_n_0
    SLICE_X5Y101         LDCE                                         r  executie/ram_Controller/aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.080ns  (logic 0.963ns (23.603%)  route 3.117ns (76.397%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           1.017     6.747    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.296     7.043 r  control/data1_reg[3]_i_2/O
                         net (fo=23, routed)          0.966     8.009    executie/ram_Cifru/displayValueAtCount_reg[0]
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124     8.133 r  executie/ram_Cifru/displayValueAtCount_reg[2]_i_2/O
                         net (fo=1, routed)           0.811     8.945    executie/ram_Cifru/displayValueAtCount_reg[2]_i_2_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     9.069 r  executie/ram_Cifru/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.323     9.391    executie/display/D[2]
    SLICE_X0Y100         LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.066ns  (logic 0.963ns (23.683%)  route 3.103ns (76.317%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           1.017     6.747    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.296     7.043 r  control/data1_reg[3]_i_2/O
                         net (fo=23, routed)          0.928     7.972    executie/ram_Cifru/displayValueAtCount_reg[0]
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.096 r  executie/ram_Cifru/displayValueAtCount_reg[3]_i_3/O
                         net (fo=1, routed)           0.503     8.598    executie/ram_Cifru/displayValueAtCount_reg[3]_i_3_n_0
    SLICE_X2Y100         LUT5 (Prop_lut5_I0_O)        0.124     8.722 r  executie/ram_Cifru/displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.655     9.377    executie/display/D[3]
    SLICE_X0Y100         LDCE                                         r  executie/display/displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.798ns  (logic 0.963ns (25.356%)  route 2.835ns (74.644%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           1.017     6.747    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.296     7.043 r  control/data1_reg[3]_i_2/O
                         net (fo=23, routed)          0.917     7.961    executie/ram_Cifru/displayValueAtCount_reg[0]
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.085 r  executie/ram_Cifru/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.497     8.581    executie/ram_Cifru/displayValueAtCount_reg[1]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     8.705 r  executie/ram_Cifru/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.404     9.109    executie/display/D[1]
    SLICE_X0Y100         LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 0.963ns (26.090%)  route 2.728ns (73.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.709     5.311    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           1.017     6.747    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X0Y103         LUT6 (Prop_lut6_I4_O)        0.296     7.043 r  control/data1_reg[3]_i_2/O
                         net (fo=23, routed)          1.158     8.202    executie/ram_Cifru/displayValueAtCount_reg[0]
    SLICE_X1Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.326 r  executie/ram_Cifru/displayValueAtCount_reg[0]_i_2/O
                         net (fo=1, routed)           0.149     8.475    executie/ram_Cifru/displayValueAtCount_reg[0]_i_2_n_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.124     8.599 r  executie/ram_Cifru/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.404     9.002    executie/display/D[0]
    SLICE_X0Y100         LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.128ns (58.905%)  route 0.089ns (41.095%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  control/FSM_onehot_currentState_reg[6]/Q
                         net (fo=7, routed)           0.089     1.735    control/FSM_onehot_currentState_reg_n_0_[6]
    SLICE_X1Y104         LDCE                                         r  control/FSM_onehot_nextState_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.715%)  route 0.110ns (46.285%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  control/FSM_onehot_currentState_reg[7]/Q
                         net (fo=7, routed)           0.110     1.756    control/FSM_onehot_currentState_reg_n_0_[7]
    SLICE_X1Y104         LDCE                                         r  control/FSM_onehot_nextState_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[1]/Q
                         net (fo=2, routed)           0.121     1.779    control/FSM_onehot_currentState_reg_n_0_[1]
    SLICE_X0Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/comparator_a/match_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.583%)  route 0.195ns (60.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  control/FSM_onehot_currentState_reg[8]/Q
                         net (fo=7, routed)           0.195     1.841    executie/comparator_a/Q[0]
    SLICE_X0Y105         LDCE                                         r  executie/comparator_a/match_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.141ns (35.174%)  route 0.260ns (64.826%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_onehot_currentState_reg[2]/Q
                         net (fo=5, routed)           0.260     1.919    control/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X1Y102         LDCE                                         r  control/FSM_onehot_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/address_reg[0]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.610%)  route 0.231ns (55.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  control/FSM_onehot_currentState_reg[3]/Q
                         net (fo=11, routed)          0.231     1.890    executie/ram_Controller/address_reg[0]/CLR
    SLICE_X3Y103         LUT3 (Prop_lut3_I1_O)        0.045     1.935 r  executie/ram_Controller/address_reg[0]/L3_1/O
                         net (fo=1, routed)           0.000     1.935    executie/ram_Controller/address_reg[0]/D0
    SLICE_X3Y103         LDCE                                         r  executie/ram_Controller/address_reg[0]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.183ns (43.706%)  route 0.236ns (56.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDPE (Prop_fdpe_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[0]/Q
                         net (fo=3, routed)           0.236     1.894    control/FSM_onehot_currentState_reg_n_0_[0]
    SLICE_X0Y103         LUT4 (Prop_lut4_I3_O)        0.042     1.936 r  control/FSM_onehot_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.936    control/FSM_onehot_nextState_reg[0]_i_1_n_0
    SLICE_X0Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/address_reg[1]/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.465%)  route 0.232ns (55.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.599     1.518    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  control/FSM_onehot_currentState_reg[3]/Q
                         net (fo=11, routed)          0.232     1.892    executie/ram_Controller/address_reg[1]/PRE
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.045     1.937 r  executie/ram_Controller/address_reg[1]/L3_1/O
                         net (fo=1, routed)           0.000     1.937    executie/ram_Controller/address_reg[1]/D0
    SLICE_X1Y103         LDCE                                         r  executie/ram_Controller/address_reg[1]/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.141ns (28.567%)  route 0.353ns (71.433%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[5]/Q
                         net (fo=4, routed)           0.353     2.011    control/FSM_onehot_currentState_reg_n_0_[5]
    SLICE_X1Y104         LDCE                                         r  control/FSM_onehot_nextState_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_onehot_nextState_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.141ns (28.329%)  route 0.357ns (71.671%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.598     1.517    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  control/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.357     2.015    control/FSM_onehot_currentState_reg_n_0_[4]
    SLICE_X0Y103         LDCE                                         r  control/FSM_onehot_nextState_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDPE                                         f  control/FSM_onehot_currentState_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.951ns  (logic 1.478ns (50.064%)  route 1.474ns (49.936%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.474     2.951    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y104         FDCE                                         f  control/FSM_onehot_currentState_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 1.478ns (55.297%)  route 1.195ns (44.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.195     2.672    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y102         FDCE                                         f  control/FSM_onehot_currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 1.478ns (55.297%)  route 1.195ns (44.703%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  reset_IBUF_inst/O
                         net (fo=9, routed)           1.195     2.672    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y102         FDCE                                         f  control/FSM_onehot_currentState_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.590     5.012    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.198ns  (logic 0.559ns (46.675%)  route 0.639ns (53.325%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[4]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_onehot_nextState_reg[4]/Q
                         net (fo=1, routed)           0.639     1.198    control/FSM_onehot_nextState_reg_n_0_[4]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.589     5.011    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[7]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[7]/Q
                         net (fo=1, routed)           0.116     0.274    control/FSM_onehot_nextState_reg_n_0_[7]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[7]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[8]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[8]/Q
                         net (fo=1, routed)           0.116     0.274    control/FSM_onehot_nextState_reg_n_0_[8]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[8]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.158ns (57.293%)  route 0.118ns (42.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[5]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[5]/Q
                         net (fo=1, routed)           0.118     0.276    control/FSM_onehot_nextState_reg_n_0_[5]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[5]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.158ns (56.424%)  route 0.122ns (43.576%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[6]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[6]/Q
                         net (fo=1, routed)           0.122     0.280    control/FSM_onehot_nextState_reg_n_0_[6]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[6]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.158ns (51.162%)  route 0.151ns (48.838%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[2]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[2]/Q
                         net (fo=1, routed)           0.151     0.309    control/FSM_onehot_nextState_reg_n_0_[2]
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[3]/G
    SLICE_X1Y102         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[3]/Q
                         net (fo=1, routed)           0.170     0.328    control/FSM_onehot_nextState_reg_n_0_[3]
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.898%)  route 0.172ns (52.102%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[1]/G
    SLICE_X1Y104         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[1]/Q
                         net (fo=1, routed)           0.172     0.330    control/FSM_onehot_nextState_reg_n_0_[1]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.158ns (43.066%)  route 0.209ns (56.934%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[0]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[0]/Q
                         net (fo=1, routed)           0.209     0.367    control/FSM_onehot_nextState_reg_n_0_[0]
    SLICE_X0Y104         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDPE                                         r  control/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_onehot_nextState_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.669%)  route 0.326ns (67.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         LDCE                         0.000     0.000 r  control/FSM_onehot_nextState_reg[4]/G
    SLICE_X0Y103         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_onehot_nextState_reg[4]/Q
                         net (fo=1, routed)           0.326     0.484    control/FSM_onehot_nextState_reg_n_0_[4]
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.871     2.036    control/clk_IBUF_BUFG
    SLICE_X0Y104         FDCE                                         r  control/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control/FSM_onehot_currentState_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.245ns (34.378%)  route 0.469ns (65.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  reset_IBUF_inst/O
                         net (fo=9, routed)           0.469     0.714    control/FSM_onehot_currentState_reg[1]_0[0]
    SLICE_X0Y102         FDCE                                         f  control/FSM_onehot_currentState_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.872     2.037    control/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  control/FSM_onehot_currentState_reg[2]/C





