<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/insts/amo.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li><li class="navelem"><a class="el" href="dir_307d3dd8bbcf0152068759791e4cd17b.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">amo.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="amo_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015 RISC-V Foundation</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2017 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Alec Roelke</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __ARCH_RISCV_INSTS_AMO_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define __ARCH_RISCV_INSTS_AMO_HH__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2insts_2mem_8hh.html">arch/riscv/insts/mem.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2insts_2static__inst_8hh.html">arch/riscv/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// memfence micro instruction</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1MemFenceMicro.html">   45</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1MemFenceMicro.html">MemFenceMicro</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1MemFenceMicro.html#a78076035e8c7779198c0defd6af3b56a">   48</a></span>&#160;    <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a78076035e8c7779198c0defd6af3b56a">MemFenceMicro</a>(<a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        : <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a>(<span class="stringliteral">&quot;fence&quot;</span>, _machInst, __opClass)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    { }</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvMicroInst::RiscvMicroInst</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#ac1437b5a576828725700179b752fcb11">execute</a>(<a class="code" href="classExecContext.html">ExecContext</a> *, <a class="code" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *) <span class="keyword">const override</span>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;};</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">// load-reserved</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1LoadReserved.html">   60</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1LoadReserved.html">LoadReserved</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html">RiscvMacroInst</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvMacroInst::RiscvMacroInst</a>;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;};</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1LoadReservedMicro.html">   69</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1LoadReservedMicro.html">LoadReservedMicro</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1LoadReservedMicro.html#a2739b770da55c9419b1d3050b3657b2d">   72</a></span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> <a class="code" href="classRiscvISA_1_1LoadReservedMicro.html#a2739b770da55c9419b1d3050b3657b2d">memAccessFlags</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvMicroInst::RiscvMicroInst</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;};</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// store-cond</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1StoreCond.html">   80</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1StoreCond.html">StoreCond</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html">RiscvMacroInst</a></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;{</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvMacroInst::RiscvMacroInst</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;};</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1StoreCondMicro.html">   89</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1StoreCondMicro.html">StoreCondMicro</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;{</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1StoreCondMicro.html#a6c6411d621d09d83accb786e1119c417">   92</a></span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> <a class="code" href="classRiscvISA_1_1StoreCondMicro.html#a6c6411d621d09d83accb786e1119c417">memAccessFlags</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvMicroInst::RiscvMicroInst</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;};</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// AMOs</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicMemOp.html">  100</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1AtomicMemOp.html">AtomicMemOp</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html">RiscvMacroInst</a></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;{</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvMacroInst::RiscvMacroInst</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;};</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicMemOpMicro.html">  109</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1AtomicMemOpMicro.html">AtomicMemOpMicro</a> : <span class="keyword">public</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html">RiscvMicroInst</a></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicMemOpMicro.html#ab825659ba51c02ffcc792998425dacc2">  112</a></span>&#160;    <a class="code" href="classFlags.html">Request::Flags</a> <a class="code" href="classRiscvISA_1_1AtomicMemOpMicro.html#ab825659ba51c02ffcc792998425dacc2">memAccessFlags</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">using</span> <a class="code" href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvMicroInst::RiscvMicroInst</a>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    std::string <a class="code" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">generateDisassembly</a>(</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;};</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html">  124</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRiscvISA_1_1AtomicGenericOp.html">AtomicGenericOp</a> : <span class="keyword">public</span> <a class="code" href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a>&lt;T&gt;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html#a29dd31064e28ede2ec793e971cb92f46">  127</a></span>&#160;    <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html#a29dd31064e28ede2ec793e971cb92f46">AtomicGenericOp</a>(T _a, std::function&lt;<span class="keywordtype">void</span>(T*,T)&gt; _op)</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;      : <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>(_a), <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(_op) { }</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html#ae0820f4ae42429b278c7b1816f0707e9">  129</a></span>&#160;    <a class="code" href="structAtomicOpFunctor.html">AtomicOpFunctor</a>* <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html#ae0820f4ae42429b278c7b1816f0707e9">clone</a>() { <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html">AtomicGenericOp&lt;T&gt;</a>(*this); }</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html#af76e77a69add4796c3f29913abef153e">  130</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html#af76e77a69add4796c3f29913abef153e">execute</a>(T *<a class="code" href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">b</a>) { <a class="code" href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">op</a>(b, <a class="code" href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">a</a>); }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html#a631dd9a29f7574d05a3f6339e6f2fc9e">  132</a></span>&#160;    T <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html#a631dd9a29f7574d05a3f6339e6f2fc9e">a</a>;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1AtomicGenericOp.html#a36057e1b2dd5c51a7c0d6da6fa5e2ea5">  133</a></span>&#160;    std::function&lt;void(T*,T)&gt; <a class="code" href="classRiscvISA_1_1AtomicGenericOp.html#a36057e1b2dd5c51a7c0d6da6fa5e2ea5">op</a>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;};</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;}</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif // __ARCH_RISCV_INSTS_AMO_HH__</span></div><div class="ttc" id="classRiscvISA_1_1AtomicMemOpMicro_html_ab825659ba51c02ffcc792998425dacc2"><div class="ttname"><a href="classRiscvISA_1_1AtomicMemOpMicro.html#ab825659ba51c02ffcc792998425dacc2">RiscvISA::AtomicMemOpMicro::memAccessFlags</a></div><div class="ttdeci">Request::Flags memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00112">amo.hh:112</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html_ae0820f4ae42429b278c7b1816f0707e9"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html#ae0820f4ae42429b278c7b1816f0707e9">RiscvISA::AtomicGenericOp::clone</a></div><div class="ttdeci">AtomicOpFunctor * clone()</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00129">amo.hh:129</a></div></div>
<div class="ttc" id="classRiscvISA_1_1MemFenceMicro_html_ac1437b5a576828725700179b752fcb11"><div class="ttname"><a href="classRiscvISA_1_1MemFenceMicro.html#ac1437b5a576828725700179b752fcb11">RiscvISA::MemFenceMicro::execute</a></div><div class="ttdeci">Fault execute(ExecContext *, Trace::InstRecord *) const override</div><div class="ttdef"><b>Definition:</b> <a href="amo_8cc_source.html#l00056">amo.cc:56</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMicroInst_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvMicroInst.html">RiscvISA::RiscvMicroInst</a></div><div class="ttdoc">Base class for all RISC-V Microops. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00110">static_inst.hh:110</a></div></div>
<div class="ttc" id="classRiscvISA_1_1StoreCond_html"><div class="ttname"><a href="classRiscvISA_1_1StoreCond.html">RiscvISA::StoreCond</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00080">amo.hh:80</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMicroInst_html_a3b3f1a993d053962a97cd5954b4b1ba3"><div class="ttname"><a href="classRiscvISA_1_1RiscvMicroInst.html#a3b3f1a993d053962a97cd5954b4b1ba3">RiscvISA::RiscvMicroInst::RiscvMicroInst</a></div><div class="ttdeci">RiscvMicroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00113">static_inst.hh:113</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a6f0a7b59bfa9544f3d21fb56433497cc"><div class="ttname"><a href="namespaceArmISA.html#a6f0a7b59bfa9544f3d21fb56433497cc">ArmISA::a</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; a</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00065">miscregs_types.hh:65</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html_af76e77a69add4796c3f29913abef153e"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html#af76e77a69add4796c3f29913abef153e">RiscvISA::AtomicGenericOp::execute</a></div><div class="ttdeci">void execute(T *b)</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00130">amo.hh:130</a></div></div>
<div class="ttc" id="arch_2riscv_2insts_2mem_8hh_html"><div class="ttname"><a href="arch_2riscv_2insts_2mem_8hh.html">mem.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1StoreCondMicro_html_a6c6411d621d09d83accb786e1119c417"><div class="ttname"><a href="classRiscvISA_1_1StoreCondMicro.html#a6c6411d621d09d83accb786e1119c417">RiscvISA::StoreCondMicro::memAccessFlags</a></div><div class="ttdeci">Request::Flags memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00092">amo.hh:92</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classRiscvISA_1_1LoadReservedMicro_html_a2739b770da55c9419b1d3050b3657b2d"><div class="ttname"><a href="classRiscvISA_1_1LoadReservedMicro.html#a2739b770da55c9419b1d3050b3657b2d">RiscvISA::LoadReservedMicro::memAccessFlags</a></div><div class="ttdeci">Request::Flags memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00072">amo.hh:72</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicMemOpMicro_html"><div class="ttname"><a href="classRiscvISA_1_1AtomicMemOpMicro.html">RiscvISA::AtomicMemOpMicro</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00109">amo.hh:109</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicMemOp_html"><div class="ttname"><a href="classRiscvISA_1_1AtomicMemOp.html">RiscvISA::AtomicMemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00100">amo.hh:100</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a29719d011b23c89180048e7a7d13542e"><div class="ttname"><a href="namespaceArmISA.html#a29719d011b23c89180048e7a7d13542e">ArmISA::b</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; b</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00355">miscregs_types.hh:355</a></div></div>
<div class="ttc" id="classExecContext_html"><div class="ttname"><a href="classExecContext.html">ExecContext</a></div><div class="ttdoc">The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th...</div><div class="ttdef"><b>Definition:</b> <a href="exec__context_8hh_source.html#l00073">exec_context.hh:73</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html">RiscvISA::RiscvMacroInst</a></div><div class="ttdoc">Base class for all RISC-V Macroops. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00067">static_inst.hh:67</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html_a631dd9a29f7574d05a3f6339e6f2fc9e"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html#a631dd9a29f7574d05a3f6339e6f2fc9e">RiscvISA::AtomicGenericOp::a</a></div><div class="ttdeci">T a</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00132">amo.hh:132</a></div></div>
<div class="ttc" id="classRiscvISA_1_1StoreCondMicro_html"><div class="ttname"><a href="classRiscvISA_1_1StoreCondMicro.html">RiscvISA::StoreCondMicro</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00089">amo.hh:89</a></div></div>
<div class="ttc" id="arch_2riscv_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2riscv_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1MemFenceMicro_html_a6e4f237de285bbd9ef57960649d3c8a0"><div class="ttname"><a href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">RiscvISA::MemFenceMicro::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="amo_8cc_source.html#l00048">amo.cc:48</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classRiscvISA_1_1LoadReservedMicro_html"><div class="ttname"><a href="classRiscvISA_1_1LoadReservedMicro.html">RiscvISA::LoadReservedMicro</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00069">amo.hh:69</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html">RiscvISA::AtomicGenericOp</a></div><div class="ttdoc">A generic atomic op class. </div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00124">amo.hh:124</a></div></div>
<div class="ttc" id="structTypedAtomicOpFunctor_html"><div class="ttname"><a href="structTypedAtomicOpFunctor.html">TypedAtomicOpFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00255">types.hh:255</a></div></div>
<div class="ttc" id="classTrace_1_1InstRecord_html"><div class="ttname"><a href="classTrace_1_1InstRecord.html">Trace::InstRecord</a></div><div class="ttdef"><b>Definition:</b> <a href="insttracer_8hh_source.html#l00058">insttracer.hh:58</a></div></div>
<div class="ttc" id="classRiscvISA_1_1MemFenceMicro_html_a78076035e8c7779198c0defd6af3b56a"><div class="ttname"><a href="classRiscvISA_1_1MemFenceMicro.html#a78076035e8c7779198c0defd6af3b56a">RiscvISA::MemFenceMicro::MemFenceMicro</a></div><div class="ttdeci">MemFenceMicro(ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00048">amo.hh:48</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html_a36057e1b2dd5c51a7c0d6da6fa5e2ea5"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html#a36057e1b2dd5c51a7c0d6da6fa5e2ea5">RiscvISA::AtomicGenericOp::op</a></div><div class="ttdeci">std::function&lt; void(T *, T)&gt; op</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00133">amo.hh:133</a></div></div>
<div class="ttc" id="classRiscvISA_1_1LoadReserved_html"><div class="ttname"><a href="classRiscvISA_1_1LoadReserved.html">RiscvISA::LoadReserved</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00060">amo.hh:60</a></div></div>
<div class="ttc" id="classRiscvISA_1_1AtomicGenericOp_html_a29dd31064e28ede2ec793e971cb92f46"><div class="ttname"><a href="classRiscvISA_1_1AtomicGenericOp.html#a29dd31064e28ede2ec793e971cb92f46">RiscvISA::AtomicGenericOp::AtomicGenericOp</a></div><div class="ttdeci">AtomicGenericOp(T _a, std::function&lt; void(T *, T)&gt; _op)</div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00127">amo.hh:127</a></div></div>
<div class="ttc" id="structAtomicOpFunctor_html"><div class="ttname"><a href="structAtomicOpFunctor.html">AtomicOpFunctor</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00247">types.hh:247</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a4007a753f3efe061571f1c4ce2e5114f"><div class="ttname"><a href="namespaceX86ISA.html#a4007a753f3efe061571f1c4ce2e5114f">X86ISA::op</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; op</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00080">types.hh:80</a></div></div>
<div class="ttc" id="classRiscvISA_1_1MemFenceMicro_html"><div class="ttname"><a href="classRiscvISA_1_1MemFenceMicro.html">RiscvISA::MemFenceMicro</a></div><div class="ttdef"><b>Definition:</b> <a href="amo_8hh_source.html#l00045">amo.hh:45</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvMacroInst_html_a0122b96e3d3f37e3e6ca5e99af11edf9"><div class="ttname"><a href="classRiscvISA_1_1RiscvMacroInst.html#a0122b96e3d3f37e3e6ca5e99af11edf9">RiscvISA::RiscvMacroInst::RiscvMacroInst</a></div><div class="ttdeci">RiscvMacroInst(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00072">static_inst.hh:72</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:06 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
