<profile>

<section name = "Vitis HLS Report for 'Linear_layer_ds1_Pipeline_l_bias_i16_l_j15'" level="0">
<item name = "Date">Sun Sep  3 07:20:28 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.157 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">36872, 36872, 0.369 ms, 0.369 ms, 36872, 36872, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_bias_i16_l_j15">36870, 36870, 8, 1, 1, 36864, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1097, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 676, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1150_fu_447_p2">+, 0, 0, 32, 25, 6</column>
<column name="add_ln1159_fu_488_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln1170_fu_561_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln336_1_fu_191_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln336_fu_203_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln337_fu_231_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln344_fu_283_p2">+, 0, 0, 16, 16, 16</column>
<column name="lsb_index_fu_380_p2">+, 0, 0, 39, 32, 6</column>
<column name="m_3_fu_522_p2">+, 0, 0, 71, 64, 64</column>
<column name="v203_fu_302_p2">+, 0, 0, 32, 25, 25</column>
<column name="sub_ln1145_fu_362_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln1148_fu_401_p2">-, 0, 0, 13, 5, 5</column>
<column name="sub_ln1165_fu_556_p2">-, 0, 0, 8, 4, 8</column>
<column name="sub_ln344_fu_270_p2">-, 0, 0, 16, 16, 16</column>
<column name="tmp_V_fu_321_p2">-, 0, 0, 32, 1, 25</column>
<column name="a_fu_427_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln1150_fu_459_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_35_fu_416_p2">and, 0, 0, 25, 25, 25</column>
<column name="icmp_ln1136_fu_316_p2">icmp, 0, 0, 15, 25, 1</column>
<column name="icmp_ln1147_fu_395_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln1148_fu_421_p2">icmp, 0, 0, 15, 25, 1</column>
<column name="icmp_ln1159_fu_479_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln336_fu_185_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln337_fu_209_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="lshr_ln1148_fu_410_p2">lshr, 0, 0, 71, 2, 25</column>
<column name="lshr_ln1159_fu_497_p2">lshr, 0, 0, 182, 64, 64</column>
<column name="or_ln1150_fu_465_p2">or, 0, 0, 2, 1, 1</column>
<column name="m_2_fu_512_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln1144_fu_549_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln336_1_fu_223_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln336_fu_215_p3">select, 0, 0, 12, 1, 1</column>
<column name="tmp_V_2_fu_326_p3">select, 0, 0, 25, 1, 25</column>
<column name="v204_fu_594_p3">select, 0, 0, 32, 1, 1</column>
<column name="shl_ln1160_fu_506_p2">shl, 0, 0, 182, 64, 64</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1150_fu_441_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i16_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten20_load">9, 2, 16, 32</column>
<column name="ap_sig_allocacmp_j15_load">9, 2, 12, 24</column>
<column name="i16_fu_120">9, 2, 4, 8</column>
<column name="indvar_flatten20_fu_124">9, 2, 16, 32</column>
<column name="j15_fu_116">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="i16_fu_120">4, 0, 4, 0</column>
<column name="icmp_ln1136_reg_666">1, 0, 1, 0</column>
<column name="icmp_ln1159_reg_709">1, 0, 1, 0</column>
<column name="indvar_flatten20_fu_124">16, 0, 16, 0</column>
<column name="j15_fu_116">12, 0, 12, 0</column>
<column name="l_reg_678">32, 0, 32, 0</column>
<column name="l_reg_678_pp0_iter4_reg">32, 0, 32, 0</column>
<column name="m_4_reg_714">63, 0, 63, 0</column>
<column name="or_ln_reg_704">1, 0, 2, 1</column>
<column name="p_Result_37_reg_719">1, 0, 1, 0</column>
<column name="p_Result_39_reg_660">1, 0, 1, 0</column>
<column name="select_ln336_1_reg_632">4, 0, 4, 0</column>
<column name="select_ln336_reg_626">12, 0, 12, 0</column>
<column name="sub_ln1145_reg_683">32, 0, 32, 0</column>
<column name="sub_ln1145_reg_683_pp0_iter4_reg">32, 0, 32, 0</column>
<column name="tmp_V_2_reg_671">25, 0, 25, 0</column>
<column name="tmp_V_2_reg_671_pp0_iter4_reg">25, 0, 25, 0</column>
<column name="trunc_ln1144_reg_699">8, 0, 8, 0</column>
<column name="trunc_ln1145_reg_689">25, 0, 25, 0</column>
<column name="trunc_ln1148_reg_694">5, 0, 5, 0</column>
<column name="v203_reg_653">25, 0, 25, 0</column>
<column name="v204_reg_724">32, 0, 32, 0</column>
<column name="zext_ln344_2_reg_638">16, 0, 64, 48</column>
<column name="icmp_ln1136_reg_666">64, 32, 1, 0</column>
<column name="p_Result_39_reg_660">64, 32, 1, 0</column>
<column name="trunc_ln1144_reg_699">64, 32, 8, 0</column>
<column name="zext_ln344_2_reg_638">64, 32, 64, 48</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Linear_layer_ds1_Pipeline_l_bias_i16_l_j15, return value</column>
<column name="v179_address0">out, 16, ap_memory, v179, array</column>
<column name="v179_ce0">out, 1, ap_memory, v179, array</column>
<column name="v179_we0">out, 1, ap_memory, v179, array</column>
<column name="v179_d0">out, 32, ap_memory, v179, array</column>
<column name="outp1_V_address0">out, 16, ap_memory, outp1_V, array</column>
<column name="outp1_V_ce0">out, 1, ap_memory, outp1_V, array</column>
<column name="outp1_V_q0">in, 24, ap_memory, outp1_V, array</column>
<column name="v252_address0">out, 12, ap_memory, v252, array</column>
<column name="v252_ce0">out, 1, ap_memory, v252, array</column>
<column name="v252_q0">in, 24, ap_memory, v252, array</column>
</table>
</item>
</section>
</profile>
