{
    "DESIGN_NAME": "core",
    "VERILOG_FILES": "dir::src/*.v",
    
	"CLOCK_PORT": "clk_i",
	"CLOCK_PERIOD": 10,
	"GRT_ESTIMATE_PARASITICS": 1,
	"CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_SKIPTRIM": true,
	"FP_PDN_AUTO_ADJUST": true,
	"DIE_AREA": "0 0 2920 3520",
	"FP_SIZING": "absolute",
	
	
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}