#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002855ab52360 .scope module, "ALU32bit_tb" "ALU32bit_tb" 2 3;
 .timescale -9 -9;
v000002855ac1fb10_0 .var "A", 31 0;
v000002855ac1fcf0_0 .var "B", 31 0;
v000002855ac1ff70_0 .net "Cout", 0 0, L_000002855ac9cf30;  1 drivers
v000002855ac10cf0_0 .var "F", 2 0;
v000002855ac118d0_0 .net "R", 31 0, L_000002855ac9acd0;  1 drivers
v000002855ac10f70_0 .var "expected_cout", 0 0;
v000002855ac11830_0 .var "expected_result", 31 0;
v000002855ac10c50_0 .var/i "i", 31 0;
E_000002855ab2e830 .event anyedge, v000002855ab4ca60_0, v000002855ac1fbb0_0, v000002855ac1fed0_0;
S_000002855ab4fa20 .scope module, "DUT" "Alu32bit" 2 11, 3 1 0, S_000002855ab52360;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "R";
    .port_info 4 /OUTPUT 1 "Cout";
v000002855ac1fed0_0 .net "A", 31 0, v000002855ac1fb10_0;  1 drivers
v000002855ac1fbb0_0 .net "B", 31 0, v000002855ac1fcf0_0;  1 drivers
v000002855ac1fc50_0 .net "Cout", 0 0, L_000002855ac9cf30;  alias, 1 drivers
v000002855ac1f4d0_0 .net "F", 2 0, v000002855ac10cf0_0;  1 drivers
v000002855ac1fa70_0 .net "R", 31 0, L_000002855ac9acd0;  alias, 1 drivers
v000002855ac1f570_0 .net "carry", 31 0, L_000002855ac9ae10;  1 drivers
L_000002855ac11970 .part v000002855ac1fb10_0, 0, 1;
L_000002855ac11150 .part v000002855ac1fcf0_0, 0, 1;
L_000002855ac11790 .part v000002855ac1fb10_0, 1, 1;
L_000002855ac10930 .part v000002855ac1fcf0_0, 1, 1;
L_000002855ac11a10 .part L_000002855ac9ae10, 0, 1;
L_000002855ac11470 .part v000002855ac1fb10_0, 2, 1;
L_000002855ac110b0 .part v000002855ac1fcf0_0, 2, 1;
L_000002855ac11c90 .part L_000002855ac9ae10, 1, 1;
L_000002855ac10d90 .part v000002855ac1fb10_0, 3, 1;
L_000002855ac10750 .part v000002855ac1fcf0_0, 3, 1;
L_000002855ac124b0 .part L_000002855ac9ae10, 2, 1;
L_000002855ac11010 .part v000002855ac1fb10_0, 4, 1;
L_000002855ac10e30 .part v000002855ac1fcf0_0, 4, 1;
L_000002855ac107f0 .part L_000002855ac9ae10, 3, 1;
L_000002855ac101b0 .part v000002855ac1fb10_0, 5, 1;
L_000002855ac12550 .part v000002855ac1fcf0_0, 5, 1;
L_000002855ac11d30 .part L_000002855ac9ae10, 4, 1;
L_000002855ac113d0 .part v000002855ac1fb10_0, 6, 1;
L_000002855ac10250 .part v000002855ac1fcf0_0, 6, 1;
L_000002855ac10570 .part L_000002855ac9ae10, 5, 1;
L_000002855ac12410 .part v000002855ac1fb10_0, 7, 1;
L_000002855ac102f0 .part v000002855ac1fcf0_0, 7, 1;
L_000002855ac10110 .part L_000002855ac9ae10, 6, 1;
L_000002855ac127d0 .part v000002855ac1fb10_0, 8, 1;
L_000002855ac11dd0 .part v000002855ac1fcf0_0, 8, 1;
L_000002855ac125f0 .part L_000002855ac9ae10, 7, 1;
L_000002855ac11bf0 .part v000002855ac1fb10_0, 9, 1;
L_000002855ac11510 .part v000002855ac1fcf0_0, 9, 1;
L_000002855ac10390 .part L_000002855ac9ae10, 8, 1;
L_000002855ac10ed0 .part v000002855ac1fb10_0, 10, 1;
L_000002855ac111f0 .part v000002855ac1fcf0_0, 10, 1;
L_000002855ac10890 .part L_000002855ac9ae10, 9, 1;
L_000002855ac11b50 .part v000002855ac1fb10_0, 11, 1;
L_000002855ac11ab0 .part v000002855ac1fcf0_0, 11, 1;
L_000002855ac115b0 .part L_000002855ac9ae10, 10, 1;
L_000002855ac11e70 .part v000002855ac1fb10_0, 12, 1;
L_000002855ac11650 .part v000002855ac1fcf0_0, 12, 1;
L_000002855ac11f10 .part L_000002855ac9ae10, 11, 1;
L_000002855ac109d0 .part v000002855ac1fb10_0, 13, 1;
L_000002855ac10a70 .part v000002855ac1fcf0_0, 13, 1;
L_000002855ac12690 .part L_000002855ac9ae10, 12, 1;
L_000002855ac10430 .part v000002855ac1fb10_0, 14, 1;
L_000002855ac11290 .part v000002855ac1fcf0_0, 14, 1;
L_000002855ac12050 .part L_000002855ac9ae10, 13, 1;
L_000002855ac116f0 .part v000002855ac1fb10_0, 15, 1;
L_000002855ac10610 .part v000002855ac1fcf0_0, 15, 1;
L_000002855ac106b0 .part L_000002855ac9ae10, 14, 1;
L_000002855ac11330 .part v000002855ac1fb10_0, 16, 1;
L_000002855ac10b10 .part v000002855ac1fcf0_0, 16, 1;
L_000002855ac12730 .part L_000002855ac9ae10, 15, 1;
L_000002855ac11fb0 .part v000002855ac1fb10_0, 17, 1;
L_000002855ac120f0 .part v000002855ac1fcf0_0, 17, 1;
L_000002855ac12190 .part L_000002855ac9ae10, 16, 1;
L_000002855ac12230 .part v000002855ac1fb10_0, 18, 1;
L_000002855ac10bb0 .part v000002855ac1fcf0_0, 18, 1;
L_000002855ac122d0 .part L_000002855ac9ae10, 17, 1;
L_000002855ac12870 .part v000002855ac1fb10_0, 19, 1;
L_000002855ac12370 .part v000002855ac1fcf0_0, 19, 1;
L_000002855ac104d0 .part L_000002855ac9ae10, 18, 1;
L_000002855ac9c670 .part v000002855ac1fb10_0, 20, 1;
L_000002855ac9bd10 .part v000002855ac1fcf0_0, 20, 1;
L_000002855ac9ab90 .part L_000002855ac9ae10, 19, 1;
L_000002855ac9c350 .part v000002855ac1fb10_0, 21, 1;
L_000002855ac9bdb0 .part v000002855ac1fcf0_0, 21, 1;
L_000002855ac9c710 .part L_000002855ac9ae10, 20, 1;
L_000002855ac9b1d0 .part v000002855ac1fb10_0, 22, 1;
L_000002855ac9cd50 .part v000002855ac1fcf0_0, 22, 1;
L_000002855ac9a9b0 .part L_000002855ac9ae10, 21, 1;
L_000002855ac9c030 .part v000002855ac1fb10_0, 23, 1;
L_000002855ac9b590 .part v000002855ac1fcf0_0, 23, 1;
L_000002855ac9c0d0 .part L_000002855ac9ae10, 22, 1;
L_000002855ac9d070 .part v000002855ac1fb10_0, 24, 1;
L_000002855ac9c7b0 .part v000002855ac1fcf0_0, 24, 1;
L_000002855ac9be50 .part L_000002855ac9ae10, 23, 1;
L_000002855ac9b770 .part v000002855ac1fb10_0, 25, 1;
L_000002855ac9ce90 .part v000002855ac1fcf0_0, 25, 1;
L_000002855ac9c990 .part L_000002855ac9ae10, 24, 1;
L_000002855ac9cdf0 .part v000002855ac1fb10_0, 26, 1;
L_000002855ac9c490 .part v000002855ac1fcf0_0, 26, 1;
L_000002855ac9d110 .part L_000002855ac9ae10, 25, 1;
L_000002855ac9b950 .part v000002855ac1fb10_0, 27, 1;
L_000002855ac9b3b0 .part v000002855ac1fcf0_0, 27, 1;
L_000002855ac9ac30 .part L_000002855ac9ae10, 26, 1;
L_000002855ac9b630 .part v000002855ac1fb10_0, 28, 1;
L_000002855ac9c8f0 .part v000002855ac1fcf0_0, 28, 1;
L_000002855ac9aeb0 .part L_000002855ac9ae10, 27, 1;
L_000002855ac9b450 .part v000002855ac1fb10_0, 29, 1;
L_000002855ac9b130 .part v000002855ac1fcf0_0, 29, 1;
L_000002855ac9c850 .part L_000002855ac9ae10, 28, 1;
L_000002855ac9b6d0 .part v000002855ac1fb10_0, 30, 1;
L_000002855ac9c170 .part v000002855ac1fcf0_0, 30, 1;
L_000002855ac9ca30 .part L_000002855ac9ae10, 29, 1;
L_000002855ac9c5d0 .part v000002855ac1fb10_0, 31, 1;
L_000002855ac9aa50 .part v000002855ac1fcf0_0, 31, 1;
L_000002855ac9c210 .part L_000002855ac9ae10, 30, 1;
LS_000002855ac9ae10_0_0 .concat8 [ 1 1 1 1], v000002855ab4c880_0, v000002855ab18990_0, v000002855abb10a0_0, v000002855abb2360_0;
LS_000002855ac9ae10_0_4 .concat8 [ 1 1 1 1], v000002855abb45c0_0, v000002855abaf660_0, v000002855abbc130_0, v000002855abbf8d0_0;
LS_000002855ac9ae10_0_8 .concat8 [ 1 1 1 1], v000002855abbfdd0_0, v000002855abbaa10_0, v000002855abcc430_0, v000002855abd00d0_0;
LS_000002855ac9ae10_0_12 .concat8 [ 1 1 1 1], v000002855abd1570_0, v000002855abd0d50_0, v000002855abe2980_0, v000002855abe5d60_0;
LS_000002855ac9ae10_0_16 .concat8 [ 1 1 1 1], v000002855abe75c0_0, v000002855abe8f60_0, v000002855ac018c0_0, v000002855ac03e40_0;
LS_000002855ac9ae10_0_20 .concat8 [ 1 1 1 1], v000002855ac06140_0, v000002855ac086c0_0, v000002855ac0b280_0, v000002855ac0b0a0_0;
LS_000002855ac9ae10_0_24 .concat8 [ 1 1 1 1], v000002855ac0e2a0_0, v000002855ac139f0_0, v000002855ac14b70_0, v000002855ac168d0_0;
LS_000002855ac9ae10_0_28 .concat8 [ 1 1 1 1], v000002855ac19df0_0, v000002855ac1a9d0_0, v000002855ac1e350_0, v000002855ac1fd90_0;
LS_000002855ac9ae10_1_0 .concat8 [ 4 4 4 4], LS_000002855ac9ae10_0_0, LS_000002855ac9ae10_0_4, LS_000002855ac9ae10_0_8, LS_000002855ac9ae10_0_12;
LS_000002855ac9ae10_1_4 .concat8 [ 4 4 4 4], LS_000002855ac9ae10_0_16, LS_000002855ac9ae10_0_20, LS_000002855ac9ae10_0_24, LS_000002855ac9ae10_0_28;
L_000002855ac9ae10 .concat8 [ 16 16 0 0], LS_000002855ac9ae10_1_0, LS_000002855ac9ae10_1_4;
LS_000002855ac9acd0_0_0 .concat8 [ 1 1 1 1], v000002855ab4af80_0, v000002855ab16eb0_0, v000002855abb1140_0, v000002855abb1500_0;
LS_000002855ac9acd0_0_4 .concat8 [ 1 1 1 1], v000002855abb4520_0, v000002855abade00_0, v000002855abbc590_0, v000002855abbe250_0;
LS_000002855ac9acd0_0_8 .concat8 [ 1 1 1 1], v000002855abc0690_0, v000002855abba290_0, v000002855abcb350_0, v000002855abcecd0_0;
LS_000002855ac9acd0_0_12 .concat8 [ 1 1 1 1], v000002855abd28d0_0, v000002855abd0c10_0, v000002855abe18a0_0, v000002855abe3ce0_0;
LS_000002855ac9acd0_0_16 .concat8 [ 1 1 1 1], v000002855abe89c0_0, v000002855abe8ec0_0, v000002855ac016e0_0, v000002855ac04ca0_0;
LS_000002855ac9acd0_0_20 .concat8 [ 1 1 1 1], v000002855ac060a0_0, v000002855ac07a40_0, v000002855ac0a060_0, v000002855ac0a380_0;
LS_000002855ac9acd0_0_24 .concat8 [ 1 1 1 1], v000002855ac0e160_0, v000002855ac136d0_0, v000002855ac133b0_0, v000002855ac166f0_0;
LS_000002855ac9acd0_0_28 .concat8 [ 1 1 1 1], v000002855ac18590_0, v000002855ac1b510_0, v000002855ac1dc70_0, v000002855ac1f7f0_0;
LS_000002855ac9acd0_1_0 .concat8 [ 4 4 4 4], LS_000002855ac9acd0_0_0, LS_000002855ac9acd0_0_4, LS_000002855ac9acd0_0_8, LS_000002855ac9acd0_0_12;
LS_000002855ac9acd0_1_4 .concat8 [ 4 4 4 4], LS_000002855ac9acd0_0_16, LS_000002855ac9acd0_0_20, LS_000002855ac9acd0_0_24, LS_000002855ac9acd0_0_28;
L_000002855ac9acd0 .concat8 [ 16 16 0 0], LS_000002855ac9acd0_1_0, LS_000002855ac9acd0_1_4;
L_000002855ac9cf30 .part L_000002855ac9ae10, 31, 1;
S_000002855ab4ed60 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2ed30 .param/l "i" 0 3 12, +C4<00>;
S_000002855ab506e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855ab4ed60;
 .timescale 0 0;
S_000002855ab50870 .scope module, "slice" "ALU_bit_slice" 3 15, 4 1 0, S_000002855ab506e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ab4bac0_0 .net "A", 0 0, L_000002855ac11970;  1 drivers
v000002855ab4abc0_0 .net "B", 0 0, L_000002855ac11150;  1 drivers
L_000002855ac32120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002855ab4bd40_0 .net "Cin", 0 0, L_000002855ac32120;  1 drivers
v000002855ab4a4e0_0 .net "Cout", 0 0, v000002855ab4c880_0;  1 drivers
v000002855ab4ca60_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ab4af80_0 .var "R", 0 0;
v000002855ab4a9e0_0 .net "add_cout", 0 0, L_000002855abd4a90;  1 drivers
v000002855ab4cb00_0 .net "and_out", 0 0, L_000002855abd4780;  1 drivers
v000002855ab4c880_0 .var "cout_internal", 0 0;
v000002855ab4aa80_0 .net "not_a", 0 0, L_000002855abd4d30;  1 drivers
v000002855ab4b700_0 .net "not_b", 0 0, L_000002855abd3360;  1 drivers
v000002855ab4be80_0 .net "or_out", 0 0, L_000002855abd3210;  1 drivers
v000002855ab4bde0_0 .net "pass_a", 0 0, L_000002855abd3d70;  1 drivers
v000002855ab4a440_0 .net "sub", 0 0, L_000002855abd4cc0;  1 drivers
v000002855ab4cba0_0 .net "sub_cout", 0 0, L_000002855abd3440;  1 drivers
v000002855ab4bfc0_0 .net "sum", 0 0, L_000002855abd49b0;  1 drivers
v000002855ab4b3e0_0 .net "xnor_out", 0 0, L_000002855abd4630;  1 drivers
E_000002855ab2ee30/0 .event anyedge, v000002855ab4ca60_0, v000002855ab4db40_0, v000002855ab4daa0_0, v000002855ab4c9c0_0;
E_000002855ab2ee30/1 .event anyedge, v000002855ab4a620_0, v000002855ab4d1e0_0, v000002855ab4c060_0, v000002855ab4c7e0_0;
E_000002855ab2ee30/2 .event anyedge, v000002855ab4c380_0, v000002855ab4a8a0_0, v000002855ab4b980_0;
E_000002855ab2ee30 .event/or E_000002855ab2ee30/0, E_000002855ab2ee30/1, E_000002855ab2ee30/2;
S_000002855a96d910 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd4160 .functor XOR 1, L_000002855ac11970, L_000002855ac11150, C4<0>, C4<0>;
L_000002855abd49b0 .functor XOR 1, L_000002855abd4160, L_000002855ac32120, C4<0>, C4<0>;
L_000002855abd4c50 .functor AND 1, L_000002855abd4160, L_000002855ac32120, C4<1>, C4<1>;
L_000002855abd3d00 .functor AND 1, L_000002855ac11970, L_000002855ac11150, C4<1>, C4<1>;
L_000002855abd4a90 .functor OR 1, L_000002855abd4c50, L_000002855abd3d00, C4<0>, C4<0>;
v000002855ab4d280_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4d960_0 .net "B", 0 0, L_000002855ac11150;  alias, 1 drivers
v000002855ab4da00_0 .net "Cin", 0 0, L_000002855ac32120;  alias, 1 drivers
v000002855ab4daa0_0 .net "Cout", 0 0, L_000002855abd4a90;  alias, 1 drivers
v000002855ab4db40_0 .net "S", 0 0, L_000002855abd49b0;  alias, 1 drivers
v000002855ab4de60_0 .net "and1_out", 0 0, L_000002855abd4c50;  1 drivers
v000002855ab4dfa0_0 .net "and2_out", 0 0, L_000002855abd3d00;  1 drivers
v000002855ab4e2c0_0 .net "xor1_out", 0 0, L_000002855abd4160;  1 drivers
S_000002855a96daa0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd4780 .functor AND 1, L_000002855ac11970, L_000002855ac11150, C4<1>, C4<1>;
v000002855ab4e220_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4e0e0_0 .net "B", 0 0, L_000002855ac11150;  alias, 1 drivers
v000002855ab4d1e0_0 .net "R", 0 0, L_000002855abd4780;  alias, 1 drivers
S_000002855a96e370 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd4d30 .functor NOT 1, L_000002855ac11970, C4<0>, C4<0>, C4<0>;
v000002855ab4ad00_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4c380_0 .net "R", 0 0, L_000002855abd4d30;  alias, 1 drivers
S_000002855a96e500 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd3360 .functor NOT 1, L_000002855ac11150, C4<0>, C4<0>, C4<0>;
v000002855ab4bc00_0 .net "A", 0 0, L_000002855ac11150;  alias, 1 drivers
v000002855ab4b980_0 .net "R", 0 0, L_000002855abd3360;  alias, 1 drivers
S_000002855a96b3d0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd3210 .functor OR 1, L_000002855ac11970, L_000002855ac11150, C4<0>, C4<0>;
v000002855ab4c740_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4c1a0_0 .net "B", 0 0, L_000002855ac11150;  alias, 1 drivers
v000002855ab4c060_0 .net "R", 0 0, L_000002855abd3210;  alias, 1 drivers
S_000002855a96b560 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd3d70 .functor BUFZ 1, L_000002855ac11970, C4<0>, C4<0>, C4<0>;
v000002855ab4b5c0_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4a8a0_0 .net "R", 0 0, L_000002855abd3d70;  alias, 1 drivers
S_000002855a96de40 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd34b0 .functor NOT 1, L_000002855ac11150, C4<0>, C4<0>, C4<0>;
v000002855ab4b840_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4b340_0 .net "B", 0 0, L_000002855ac11150;  alias, 1 drivers
L_000002855ac320d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ab4ada0_0 .net "Cin", 0 0, L_000002855ac320d8;  1 drivers
v000002855ab4a940_0 .net "Cout", 0 0, L_000002855abd3440;  alias, 1 drivers
v000002855ab4c100_0 .net "S", 0 0, L_000002855abd4cc0;  alias, 1 drivers
S_000002855a96dfd0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855a96de40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd4a20 .functor XOR 1, L_000002855ac11970, L_000002855abd34b0, C4<0>, C4<0>;
L_000002855abd4cc0 .functor XOR 1, L_000002855abd4a20, L_000002855ac320d8, C4<0>, C4<0>;
L_000002855abd4400 .functor AND 1, L_000002855abd4a20, L_000002855ac320d8, C4<1>, C4<1>;
L_000002855abd3830 .functor AND 1, L_000002855ac11970, L_000002855abd34b0, C4<1>, C4<1>;
L_000002855abd3440 .functor OR 1, L_000002855abd4400, L_000002855abd3830, C4<0>, C4<0>;
v000002855ab4b7a0_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4b160_0 .net "B", 0 0, L_000002855abd34b0;  1 drivers
v000002855ab4ab20_0 .net "Cin", 0 0, L_000002855ac320d8;  alias, 1 drivers
v000002855ab4a620_0 .net "Cout", 0 0, L_000002855abd3440;  alias, 1 drivers
v000002855ab4c9c0_0 .net "S", 0 0, L_000002855abd4cc0;  alias, 1 drivers
v000002855ab4c2e0_0 .net "and1_out", 0 0, L_000002855abd4400;  1 drivers
v000002855ab4c420_0 .net "and2_out", 0 0, L_000002855abd3830;  1 drivers
v000002855ab4c6a0_0 .net "xor1_out", 0 0, L_000002855abd4a20;  1 drivers
S_000002855a9661a0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855ab50870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd4630 .functor XNOR 1, L_000002855ac11970, L_000002855ac11150, C4<0>, C4<0>;
v000002855ab4b200_0 .net "A", 0 0, L_000002855ac11970;  alias, 1 drivers
v000002855ab4b2a0_0 .net "B", 0 0, L_000002855ac11150;  alias, 1 drivers
v000002855ab4c7e0_0 .net "R", 0 0, L_000002855abd4630;  alias, 1 drivers
S_000002855a966330 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2e270 .param/l "i" 0 3 12, +C4<01>;
S_000002855a94ba80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855a966330;
 .timescale 0 0;
S_000002855a94bc10 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855a94ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ab11780_0 .net "A", 0 0, L_000002855ac11790;  1 drivers
v000002855ab124a0_0 .net "B", 0 0, L_000002855ac10930;  1 drivers
v000002855ab134e0_0 .net "Cin", 0 0, L_000002855ac11a10;  1 drivers
v000002855ab11820_0 .net "Cout", 0 0, v000002855ab18990_0;  1 drivers
v000002855ab16e10_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ab16eb0_0 .var "R", 0 0;
v000002855ab162d0_0 .net "add_cout", 0 0, L_000002855abd38a0;  1 drivers
v000002855ab16730_0 .net "and_out", 0 0, L_000002855abd3280;  1 drivers
v000002855ab18990_0 .var "cout_internal", 0 0;
v000002855ab18b70_0 .net "not_a", 0 0, L_000002855abd3600;  1 drivers
v000002855ab187b0_0 .net "not_b", 0 0, L_000002855abd4860;  1 drivers
v000002855ab18210_0 .net "or_out", 0 0, L_000002855abd4320;  1 drivers
v000002855aabfcd0_0 .net "pass_a", 0 0, L_000002855abd41d0;  1 drivers
v000002855aac03b0_0 .net "sub", 0 0, L_000002855abd4470;  1 drivers
v000002855aac0770_0 .net "sub_cout", 0 0, L_000002855abd39f0;  1 drivers
v000002855aabec90_0 .net "sum", 0 0, L_000002855abd47f0;  1 drivers
v000002855aabfeb0_0 .net "xnor_out", 0 0, L_000002855abd44e0;  1 drivers
E_000002855ab2e3b0/0 .event anyedge, v000002855ab4ca60_0, v000002855ab4ae40_0, v000002855ab4ba20_0, v000002855ab39900_0;
E_000002855ab2e3b0/1 .event anyedge, v000002855ab39860_0, v000002855ab4b020_0, v000002855ab4b8e0_0, v000002855ab13260_0;
E_000002855ab2e3b0/2 .event anyedge, v000002855ab4a800_0, v000002855ab4c4c0_0, v000002855ab4b0c0_0;
E_000002855ab2e3b0 .event/or E_000002855ab2e3b0/0, E_000002855ab2e3b0/1, E_000002855ab2e3b0/2;
S_000002855abaa470 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd3590 .functor XOR 1, L_000002855ac11790, L_000002855ac10930, C4<0>, C4<0>;
L_000002855abd47f0 .functor XOR 1, L_000002855abd3590, L_000002855ac11a10, C4<0>, C4<0>;
L_000002855abd3ec0 .functor AND 1, L_000002855abd3590, L_000002855ac11a10, C4<1>, C4<1>;
L_000002855abd4da0 .functor AND 1, L_000002855ac11790, L_000002855ac10930, C4<1>, C4<1>;
L_000002855abd38a0 .functor OR 1, L_000002855abd3ec0, L_000002855abd4da0, C4<0>, C4<0>;
v000002855ab4a580_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4ac60_0 .net "B", 0 0, L_000002855ac10930;  alias, 1 drivers
v000002855ab4a6c0_0 .net "Cin", 0 0, L_000002855ac11a10;  alias, 1 drivers
v000002855ab4ba20_0 .net "Cout", 0 0, L_000002855abd38a0;  alias, 1 drivers
v000002855ab4ae40_0 .net "S", 0 0, L_000002855abd47f0;  alias, 1 drivers
v000002855ab4a760_0 .net "and1_out", 0 0, L_000002855abd3ec0;  1 drivers
v000002855ab4aee0_0 .net "and2_out", 0 0, L_000002855abd4da0;  1 drivers
v000002855ab4c920_0 .net "xor1_out", 0 0, L_000002855abd3590;  1 drivers
S_000002855abaa600 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd3280 .functor AND 1, L_000002855ac11790, L_000002855ac10930, C4<1>, C4<1>;
v000002855ab4bb60_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4bca0_0 .net "B", 0 0, L_000002855ac10930;  alias, 1 drivers
v000002855ab4b020_0 .net "R", 0 0, L_000002855abd3280;  alias, 1 drivers
S_000002855abaadd0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd3600 .functor NOT 1, L_000002855ac11790, C4<0>, C4<0>, C4<0>;
v000002855ab4b660_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4a800_0 .net "R", 0 0, L_000002855abd3600;  alias, 1 drivers
S_000002855abaaab0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd4860 .functor NOT 1, L_000002855ac10930, C4<0>, C4<0>, C4<0>;
v000002855ab4bf20_0 .net "A", 0 0, L_000002855ac10930;  alias, 1 drivers
v000002855ab4b0c0_0 .net "R", 0 0, L_000002855abd4860;  alias, 1 drivers
S_000002855abaac40 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd4320 .functor OR 1, L_000002855ac11790, L_000002855ac10930, C4<0>, C4<0>;
v000002855ab4b480_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4b520_0 .net "B", 0 0, L_000002855ac10930;  alias, 1 drivers
v000002855ab4b8e0_0 .net "R", 0 0, L_000002855abd4320;  alias, 1 drivers
S_000002855abaa790 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd41d0 .functor BUFZ 1, L_000002855ac11790, C4<0>, C4<0>, C4<0>;
v000002855ab4c240_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4c4c0_0 .net "R", 0 0, L_000002855abd41d0;  alias, 1 drivers
S_000002855abaaf60 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd40f0 .functor NOT 1, L_000002855ac10930, C4<0>, C4<0>, C4<0>;
v000002855ab37c40_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab381e0_0 .net "B", 0 0, L_000002855ac10930;  alias, 1 drivers
L_000002855ac32168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ab385a0_0 .net "Cin", 0 0, L_000002855ac32168;  1 drivers
v000002855ab38640_0 .net "Cout", 0 0, L_000002855abd39f0;  alias, 1 drivers
v000002855ab13bc0_0 .net "S", 0 0, L_000002855abd4470;  alias, 1 drivers
S_000002855abaa920 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abaaf60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd3f30 .functor XOR 1, L_000002855ac11790, L_000002855abd40f0, C4<0>, C4<0>;
L_000002855abd4470 .functor XOR 1, L_000002855abd3f30, L_000002855ac32168, C4<0>, C4<0>;
L_000002855abd46a0 .functor AND 1, L_000002855abd3f30, L_000002855ac32168, C4<1>, C4<1>;
L_000002855abd3750 .functor AND 1, L_000002855ac11790, L_000002855abd40f0, C4<1>, C4<1>;
L_000002855abd39f0 .functor OR 1, L_000002855abd46a0, L_000002855abd3750, C4<0>, C4<0>;
v000002855ab4c560_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab4c600_0 .net "B", 0 0, L_000002855abd40f0;  1 drivers
v000002855ab39360_0 .net "Cin", 0 0, L_000002855ac32168;  alias, 1 drivers
v000002855ab39860_0 .net "Cout", 0 0, L_000002855abd39f0;  alias, 1 drivers
v000002855ab39900_0 .net "S", 0 0, L_000002855abd4470;  alias, 1 drivers
v000002855ab39ae0_0 .net "and1_out", 0 0, L_000002855abd46a0;  1 drivers
v000002855ab37420_0 .net "and2_out", 0 0, L_000002855abd3750;  1 drivers
v000002855ab37ba0_0 .net "xor1_out", 0 0, L_000002855abd3f30;  1 drivers
S_000002855abaa150 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855a94bc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd44e0 .functor XNOR 1, L_000002855ac11790, L_000002855ac10930, C4<0>, C4<0>;
v000002855ab14d40_0 .net "A", 0 0, L_000002855ac11790;  alias, 1 drivers
v000002855ab12b80_0 .net "B", 0 0, L_000002855ac10930;  alias, 1 drivers
v000002855ab13260_0 .net "R", 0 0, L_000002855abd44e0;  alias, 1 drivers
S_000002855abaa2e0 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2e570 .param/l "i" 0 3 12, +C4<010>;
S_000002855abacf10 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abaa2e0;
 .timescale 0 0;
S_000002855abac100 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abacf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abafa20_0 .net "A", 0 0, L_000002855ac11470;  1 drivers
v000002855abb1a00_0 .net "B", 0 0, L_000002855ac110b0;  1 drivers
v000002855abb18c0_0 .net "Cin", 0 0, L_000002855ac11c90;  1 drivers
v000002855abb0a60_0 .net "Cout", 0 0, v000002855abb10a0_0;  1 drivers
v000002855abb0b00_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abb1140_0 .var "R", 0 0;
v000002855abb15a0_0 .net "add_cout", 0 0, L_000002855abd4940;  1 drivers
v000002855abb07e0_0 .net "and_out", 0 0, L_000002855abd4e80;  1 drivers
v000002855abb10a0_0 .var "cout_internal", 0 0;
v000002855abb04c0_0 .net "not_a", 0 0, L_000002855abd50b0;  1 drivers
v000002855abb1000_0 .net "not_b", 0 0, L_000002855ac7c050;  1 drivers
v000002855abb1c80_0 .net "or_out", 0 0, L_000002855abd4ef0;  1 drivers
v000002855abb16e0_0 .net "pass_a", 0 0, L_000002855ac7cfa0;  1 drivers
v000002855abb1640_0 .net "sub", 0 0, L_000002855abd36e0;  1 drivers
v000002855abb0240_0 .net "sub_cout", 0 0, L_000002855abd5040;  1 drivers
v000002855abb0ce0_0 .net "sum", 0 0, L_000002855abd32f0;  1 drivers
v000002855abb1e60_0 .net "xnor_out", 0 0, L_000002855abd5120;  1 drivers
E_000002855ab2ed70/0 .event anyedge, v000002855ab4ca60_0, v000002855aab5960_0, v000002855aab56e0_0, v000002855aaf2390_0;
E_000002855ab2ed70/1 .event anyedge, v000002855aaf1710_0, v000002855aac6d30_0, v000002855aae5170_0, v000002855abb01a0_0;
E_000002855ab2ed70/2 .event anyedge, v000002855aac6f10_0, v000002855aae3e10_0, v000002855aad7590_0;
E_000002855ab2ed70 .event/or E_000002855ab2ed70/0, E_000002855ab2ed70/1, E_000002855ab2ed70/2;
S_000002855ababde0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd42b0 .functor XOR 1, L_000002855ac11470, L_000002855ac110b0, C4<0>, C4<0>;
L_000002855abd32f0 .functor XOR 1, L_000002855abd42b0, L_000002855ac11c90, C4<0>, C4<0>;
L_000002855abd3520 .functor AND 1, L_000002855abd42b0, L_000002855ac11c90, C4<1>, C4<1>;
L_000002855abd4390 .functor AND 1, L_000002855ac11470, L_000002855ac110b0, C4<1>, C4<1>;
L_000002855abd4940 .functor OR 1, L_000002855abd3520, L_000002855abd4390, C4<0>, C4<0>;
v000002855aac0810_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aab5000_0 .net "B", 0 0, L_000002855ac110b0;  alias, 1 drivers
v000002855aab5320_0 .net "Cin", 0 0, L_000002855ac11c90;  alias, 1 drivers
v000002855aab56e0_0 .net "Cout", 0 0, L_000002855abd4940;  alias, 1 drivers
v000002855aab5960_0 .net "S", 0 0, L_000002855abd32f0;  alias, 1 drivers
v000002855aabc670_0 .net "and1_out", 0 0, L_000002855abd3520;  1 drivers
v000002855aabcfd0_0 .net "and2_out", 0 0, L_000002855abd4390;  1 drivers
v000002855aabd070_0 .net "xor1_out", 0 0, L_000002855abd42b0;  1 drivers
S_000002855abacd80 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd4e80 .functor AND 1, L_000002855ac11470, L_000002855ac110b0, C4<1>, C4<1>;
v000002855aabb450_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aac8a90_0 .net "B", 0 0, L_000002855ac110b0;  alias, 1 drivers
v000002855aac6d30_0 .net "R", 0 0, L_000002855abd4e80;  alias, 1 drivers
S_000002855abac8d0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855abd50b0 .functor NOT 1, L_000002855ac11470, C4<0>, C4<0>, C4<0>;
v000002855aac6dd0_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aac6f10_0 .net "R", 0 0, L_000002855abd50b0;  alias, 1 drivers
S_000002855abab160 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7c050 .functor NOT 1, L_000002855ac110b0, C4<0>, C4<0>, C4<0>;
v000002855aad7450_0 .net "A", 0 0, L_000002855ac110b0;  alias, 1 drivers
v000002855aad7590_0 .net "R", 0 0, L_000002855ac7c050;  alias, 1 drivers
S_000002855abac290 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd4ef0 .functor OR 1, L_000002855ac11470, L_000002855ac110b0, C4<0>, C4<0>;
v000002855aad64b0_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aad6b90_0 .net "B", 0 0, L_000002855ac110b0;  alias, 1 drivers
v000002855aae5170_0 .net "R", 0 0, L_000002855abd4ef0;  alias, 1 drivers
S_000002855abaca60 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7cfa0 .functor BUFZ 1, L_000002855ac11470, C4<0>, C4<0>, C4<0>;
v000002855aae3d70_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aae3e10_0 .net "R", 0 0, L_000002855ac7cfa0;  alias, 1 drivers
S_000002855abab2f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd4fd0 .functor NOT 1, L_000002855ac110b0, C4<0>, C4<0>, C4<0>;
v000002855ab047a0_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aaad850_0 .net "B", 0 0, L_000002855ac110b0;  alias, 1 drivers
L_000002855ac321b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855aaad2b0_0 .net "Cin", 0 0, L_000002855ac321b0;  1 drivers
v000002855abb1280_0 .net "Cout", 0 0, L_000002855abd5040;  alias, 1 drivers
v000002855abb0ba0_0 .net "S", 0 0, L_000002855abd36e0;  alias, 1 drivers
S_000002855abac420 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abab2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855abd3670 .functor XOR 1, L_000002855ac11470, L_000002855abd4fd0, C4<0>, C4<0>;
L_000002855abd36e0 .functor XOR 1, L_000002855abd3670, L_000002855ac321b0, C4<0>, C4<0>;
L_000002855abd4f60 .functor AND 1, L_000002855abd3670, L_000002855ac321b0, C4<1>, C4<1>;
L_000002855abd4e10 .functor AND 1, L_000002855ac11470, L_000002855abd4fd0, C4<1>, C4<1>;
L_000002855abd5040 .functor OR 1, L_000002855abd4f60, L_000002855abd4e10, C4<0>, C4<0>;
v000002855aae3910_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855aaf1350_0 .net "B", 0 0, L_000002855abd4fd0;  1 drivers
v000002855aaf0bd0_0 .net "Cin", 0 0, L_000002855ac321b0;  alias, 1 drivers
v000002855aaf1710_0 .net "Cout", 0 0, L_000002855abd5040;  alias, 1 drivers
v000002855aaf2390_0 .net "S", 0 0, L_000002855abd36e0;  alias, 1 drivers
v000002855ab05060_0 .net "and1_out", 0 0, L_000002855abd4f60;  1 drivers
v000002855ab05a60_0 .net "and2_out", 0 0, L_000002855abd4e10;  1 drivers
v000002855ab045c0_0 .net "xor1_out", 0 0, L_000002855abd3670;  1 drivers
S_000002855abacbf0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abac100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855abd5120 .functor XNOR 1, L_000002855ac11470, L_000002855ac110b0, C4<0>, C4<0>;
v000002855abafde0_0 .net "A", 0 0, L_000002855ac11470;  alias, 1 drivers
v000002855abb0c40_0 .net "B", 0 0, L_000002855ac110b0;  alias, 1 drivers
v000002855abb01a0_0 .net "R", 0 0, L_000002855abd5120;  alias, 1 drivers
S_000002855ababf70 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2e630 .param/l "i" 0 3 12, +C4<011>;
S_000002855abab480 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855ababf70;
 .timescale 0 0;
S_000002855abab610 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abab480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abb1f00_0 .net "A", 0 0, L_000002855ac10d90;  1 drivers
v000002855abb20e0_0 .net "B", 0 0, L_000002855ac10750;  1 drivers
v000002855abb1460_0 .net "Cin", 0 0, L_000002855ac124b0;  1 drivers
v000002855abafb60_0 .net "Cout", 0 0, v000002855abb2360_0;  1 drivers
v000002855abb0060_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abb1500_0 .var "R", 0 0;
v000002855abb33a0_0 .net "add_cout", 0 0, L_000002855ac7c670;  1 drivers
v000002855abb4340_0 .net "and_out", 0 0, L_000002855ac7cb40;  1 drivers
v000002855abb2360_0 .var "cout_internal", 0 0;
v000002855abb2400_0 .net "not_a", 0 0, L_000002855ac7d5c0;  1 drivers
v000002855abb4020_0 .net "not_b", 0 0, L_000002855ac7d010;  1 drivers
v000002855abb40c0_0 .net "or_out", 0 0, L_000002855ac7c590;  1 drivers
v000002855abb43e0_0 .net "pass_a", 0 0, L_000002855ac7c8a0;  1 drivers
v000002855abb4200_0 .net "sub", 0 0, L_000002855ac7c1a0;  1 drivers
v000002855abb29a0_0 .net "sub_cout", 0 0, L_000002855ac7c520;  1 drivers
v000002855abb3a80_0 .net "sum", 0 0, L_000002855ac7ca60;  1 drivers
v000002855abb34e0_0 .net "xnor_out", 0 0, L_000002855ac7c600;  1 drivers
E_000002855ab2f3b0/0 .event anyedge, v000002855ab4ca60_0, v000002855abb0880_0, v000002855abafd40_0, v000002855abb13c0_0;
E_000002855ab2f3b0/1 .event anyedge, v000002855abb1320_0, v000002855abb2040_0, v000002855abb1820_0, v000002855abb09c0_0;
E_000002855ab2f3b0/2 .event anyedge, v000002855abafe80_0, v000002855abb0920_0, v000002855abb0380_0;
E_000002855ab2f3b0 .event/or E_000002855ab2f3b0/0, E_000002855ab2f3b0/1, E_000002855ab2f3b0/2;
S_000002855abac5b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7cad0 .functor XOR 1, L_000002855ac10d90, L_000002855ac10750, C4<0>, C4<0>;
L_000002855ac7ca60 .functor XOR 1, L_000002855ac7cad0, L_000002855ac124b0, C4<0>, C4<0>;
L_000002855ac7c0c0 .functor AND 1, L_000002855ac7cad0, L_000002855ac124b0, C4<1>, C4<1>;
L_000002855ac7d8d0 .functor AND 1, L_000002855ac10d90, L_000002855ac10750, C4<1>, C4<1>;
L_000002855ac7c670 .functor OR 1, L_000002855ac7c0c0, L_000002855ac7d8d0, C4<0>, C4<0>;
v000002855abafc00_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb0d80_0 .net "B", 0 0, L_000002855ac10750;  alias, 1 drivers
v000002855abb0560_0 .net "Cin", 0 0, L_000002855ac124b0;  alias, 1 drivers
v000002855abafd40_0 .net "Cout", 0 0, L_000002855ac7c670;  alias, 1 drivers
v000002855abb0880_0 .net "S", 0 0, L_000002855ac7ca60;  alias, 1 drivers
v000002855abaf980_0 .net "and1_out", 0 0, L_000002855ac7c0c0;  1 drivers
v000002855abb1780_0 .net "and2_out", 0 0, L_000002855ac7d8d0;  1 drivers
v000002855abb0e20_0 .net "xor1_out", 0 0, L_000002855ac7cad0;  1 drivers
S_000002855abab7a0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7cb40 .functor AND 1, L_000002855ac10d90, L_000002855ac10750, C4<1>, C4<1>;
v000002855abb02e0_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb1960_0 .net "B", 0 0, L_000002855ac10750;  alias, 1 drivers
v000002855abb2040_0 .net "R", 0 0, L_000002855ac7cb40;  alias, 1 drivers
S_000002855abab930 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d5c0 .functor NOT 1, L_000002855ac10d90, C4<0>, C4<0>, C4<0>;
v000002855abb0ec0_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abafe80_0 .net "R", 0 0, L_000002855ac7d5c0;  alias, 1 drivers
S_000002855ababac0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d010 .functor NOT 1, L_000002855ac10750, C4<0>, C4<0>, C4<0>;
v000002855abb1be0_0 .net "A", 0 0, L_000002855ac10750;  alias, 1 drivers
v000002855abb0380_0 .net "R", 0 0, L_000002855ac7d010;  alias, 1 drivers
S_000002855ababc50 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7c590 .functor OR 1, L_000002855ac10d90, L_000002855ac10750, C4<0>, C4<0>;
v000002855abaff20_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abaffc0_0 .net "B", 0 0, L_000002855ac10750;  alias, 1 drivers
v000002855abb1820_0 .net "R", 0 0, L_000002855ac7c590;  alias, 1 drivers
S_000002855abac740 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7c8a0 .functor BUFZ 1, L_000002855ac10d90, C4<0>, C4<0>, C4<0>;
v000002855abb11e0_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb0920_0 .net "R", 0 0, L_000002855ac7c8a0;  alias, 1 drivers
S_000002855abb5310 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7d780 .functor NOT 1, L_000002855ac10750, C4<0>, C4<0>, C4<0>;
v000002855abb1aa0_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb1fa0_0 .net "B", 0 0, L_000002855ac10750;  alias, 1 drivers
L_000002855ac321f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abb0740_0 .net "Cin", 0 0, L_000002855ac321f8;  1 drivers
v000002855abb06a0_0 .net "Cout", 0 0, L_000002855ac7c520;  alias, 1 drivers
v000002855abb1b40_0 .net "S", 0 0, L_000002855ac7c1a0;  alias, 1 drivers
S_000002855abb6da0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abb5310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7d710 .functor XOR 1, L_000002855ac10d90, L_000002855ac7d780, C4<0>, C4<0>;
L_000002855ac7c1a0 .functor XOR 1, L_000002855ac7d710, L_000002855ac321f8, C4<0>, C4<0>;
L_000002855ac7cde0 .functor AND 1, L_000002855ac7d710, L_000002855ac321f8, C4<1>, C4<1>;
L_000002855ac7c750 .functor AND 1, L_000002855ac10d90, L_000002855ac7d780, C4<1>, C4<1>;
L_000002855ac7c520 .functor OR 1, L_000002855ac7cde0, L_000002855ac7c750, C4<0>, C4<0>;
v000002855abafac0_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb0f60_0 .net "B", 0 0, L_000002855ac7d780;  1 drivers
v000002855abb0420_0 .net "Cin", 0 0, L_000002855ac321f8;  alias, 1 drivers
v000002855abb1320_0 .net "Cout", 0 0, L_000002855ac7c520;  alias, 1 drivers
v000002855abb13c0_0 .net "S", 0 0, L_000002855ac7c1a0;  alias, 1 drivers
v000002855abb1dc0_0 .net "and1_out", 0 0, L_000002855ac7cde0;  1 drivers
v000002855abafca0_0 .net "and2_out", 0 0, L_000002855ac7c750;  1 drivers
v000002855abb0600_0 .net "xor1_out", 0 0, L_000002855ac7d710;  1 drivers
S_000002855abb5c70 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abab610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7c600 .functor XNOR 1, L_000002855ac10d90, L_000002855ac10750, C4<0>, C4<0>;
v000002855abb1d20_0 .net "A", 0 0, L_000002855ac10d90;  alias, 1 drivers
v000002855abb0100_0 .net "B", 0 0, L_000002855ac10750;  alias, 1 drivers
v000002855abb09c0_0 .net "R", 0 0, L_000002855ac7c600;  alias, 1 drivers
S_000002855abb6760 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2fbf0 .param/l "i" 0 3 12, +C4<0100>;
S_000002855abb68f0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abb6760;
 .timescale 0 0;
S_000002855abb62b0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abb68f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abb2cc0_0 .net "A", 0 0, L_000002855ac11010;  1 drivers
v000002855abb3f80_0 .net "B", 0 0, L_000002855ac10e30;  1 drivers
v000002855abb2e00_0 .net "Cin", 0 0, L_000002855ac107f0;  1 drivers
v000002855abb42a0_0 .net "Cout", 0 0, v000002855abb45c0_0;  1 drivers
v000002855abb31c0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abb4520_0 .var "R", 0 0;
v000002855abb3c60_0 .net "add_cout", 0 0, L_000002855ac7c830;  1 drivers
v000002855abb2ea0_0 .net "and_out", 0 0, L_000002855ac7cbb0;  1 drivers
v000002855abb45c0_0 .var "cout_internal", 0 0;
v000002855abb4700_0 .net "not_a", 0 0, L_000002855ac7d470;  1 drivers
v000002855abb48e0_0 .net "not_b", 0 0, L_000002855ac7c9f0;  1 drivers
v000002855abb2180_0 .net "or_out", 0 0, L_000002855ac7c7c0;  1 drivers
v000002855abb24a0_0 .net "pass_a", 0 0, L_000002855ac7d550;  1 drivers
v000002855abb2540_0 .net "sub", 0 0, L_000002855ac7c910;  1 drivers
v000002855abb25e0_0 .net "sub_cout", 0 0, L_000002855ac7d7f0;  1 drivers
v000002855abb2680_0 .net "sum", 0 0, L_000002855ac7c2f0;  1 drivers
v000002855abb2720_0 .net "xnor_out", 0 0, L_000002855ac7c210;  1 drivers
E_000002855ab2fdf0/0 .event anyedge, v000002855ab4ca60_0, v000002855abb2a40_0, v000002855abb47a0_0, v000002855abb4660_0;
E_000002855ab2fdf0/1 .event anyedge, v000002855abb3760_0, v000002855abb4840_0, v000002855abb36c0_0, v000002855abb3b20_0;
E_000002855ab2fdf0/2 .event anyedge, v000002855abb2ae0_0, v000002855abb2d60_0, v000002855abb3620_0;
E_000002855ab2fdf0 .event/or E_000002855ab2fdf0/0, E_000002855ab2fdf0/1, E_000002855ab2fdf0/2;
S_000002855abb6c10 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7be90 .functor XOR 1, L_000002855ac11010, L_000002855ac10e30, C4<0>, C4<0>;
L_000002855ac7c2f0 .functor XOR 1, L_000002855ac7be90, L_000002855ac107f0, C4<0>, C4<0>;
L_000002855ac7bfe0 .functor AND 1, L_000002855ac7be90, L_000002855ac107f0, C4<1>, C4<1>;
L_000002855ac7c980 .functor AND 1, L_000002855ac11010, L_000002855ac10e30, C4<1>, C4<1>;
L_000002855ac7c830 .functor OR 1, L_000002855ac7bfe0, L_000002855ac7c980, C4<0>, C4<0>;
v000002855abb2860_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb3440_0 .net "B", 0 0, L_000002855ac10e30;  alias, 1 drivers
v000002855abb2220_0 .net "Cin", 0 0, L_000002855ac107f0;  alias, 1 drivers
v000002855abb47a0_0 .net "Cout", 0 0, L_000002855ac7c830;  alias, 1 drivers
v000002855abb2a40_0 .net "S", 0 0, L_000002855ac7c2f0;  alias, 1 drivers
v000002855abb38a0_0 .net "and1_out", 0 0, L_000002855ac7bfe0;  1 drivers
v000002855abb3580_0 .net "and2_out", 0 0, L_000002855ac7c980;  1 drivers
v000002855abb3300_0 .net "xor1_out", 0 0, L_000002855ac7be90;  1 drivers
S_000002855abb65d0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7cbb0 .functor AND 1, L_000002855ac11010, L_000002855ac10e30, C4<1>, C4<1>;
v000002855abb3da0_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb3d00_0 .net "B", 0 0, L_000002855ac10e30;  alias, 1 drivers
v000002855abb4840_0 .net "R", 0 0, L_000002855ac7cbb0;  alias, 1 drivers
S_000002855abb5e00 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d470 .functor NOT 1, L_000002855ac11010, C4<0>, C4<0>, C4<0>;
v000002855abb2b80_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb2ae0_0 .net "R", 0 0, L_000002855ac7d470;  alias, 1 drivers
S_000002855abb5f90 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7c9f0 .functor NOT 1, L_000002855ac10e30, C4<0>, C4<0>, C4<0>;
v000002855abb2f40_0 .net "A", 0 0, L_000002855ac10e30;  alias, 1 drivers
v000002855abb3620_0 .net "R", 0 0, L_000002855ac7c9f0;  alias, 1 drivers
S_000002855abb54a0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7c7c0 .functor OR 1, L_000002855ac11010, L_000002855ac10e30, C4<0>, C4<0>;
v000002855abb3800_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb3080_0 .net "B", 0 0, L_000002855ac10e30;  alias, 1 drivers
v000002855abb36c0_0 .net "R", 0 0, L_000002855ac7c7c0;  alias, 1 drivers
S_000002855abb6a80 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d550 .functor BUFZ 1, L_000002855ac11010, C4<0>, C4<0>, C4<0>;
v000002855abb27c0_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb2d60_0 .net "R", 0 0, L_000002855ac7d550;  alias, 1 drivers
S_000002855abb6120 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7d630 .functor NOT 1, L_000002855ac10e30, C4<0>, C4<0>, C4<0>;
v000002855abb3940_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb22c0_0 .net "B", 0 0, L_000002855ac10e30;  alias, 1 drivers
L_000002855ac32240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abb3bc0_0 .net "Cin", 0 0, L_000002855ac32240;  1 drivers
v000002855abb39e0_0 .net "Cout", 0 0, L_000002855ac7d7f0;  alias, 1 drivers
v000002855abb2c20_0 .net "S", 0 0, L_000002855ac7c910;  alias, 1 drivers
S_000002855abb6f30 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abb6120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7d400 .functor XOR 1, L_000002855ac11010, L_000002855ac7d630, C4<0>, C4<0>;
L_000002855ac7c910 .functor XOR 1, L_000002855ac7d400, L_000002855ac32240, C4<0>, C4<0>;
L_000002855ac7c440 .functor AND 1, L_000002855ac7d400, L_000002855ac32240, C4<1>, C4<1>;
L_000002855ac7cc20 .functor AND 1, L_000002855ac11010, L_000002855ac7d630, C4<1>, C4<1>;
L_000002855ac7d7f0 .functor OR 1, L_000002855ac7c440, L_000002855ac7cc20, C4<0>, C4<0>;
v000002855abb4480_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb3ee0_0 .net "B", 0 0, L_000002855ac7d630;  1 drivers
v000002855abb2900_0 .net "Cin", 0 0, L_000002855ac32240;  alias, 1 drivers
v000002855abb3760_0 .net "Cout", 0 0, L_000002855ac7d7f0;  alias, 1 drivers
v000002855abb4660_0 .net "S", 0 0, L_000002855ac7c910;  alias, 1 drivers
v000002855abb2fe0_0 .net "and1_out", 0 0, L_000002855ac7c440;  1 drivers
v000002855abb4160_0 .net "and2_out", 0 0, L_000002855ac7cc20;  1 drivers
v000002855abb3e40_0 .net "xor1_out", 0 0, L_000002855ac7d400;  1 drivers
S_000002855abb5180 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abb62b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7c210 .functor XNOR 1, L_000002855ac11010, L_000002855ac10e30, C4<0>, C4<0>;
v000002855abb3120_0 .net "A", 0 0, L_000002855ac11010;  alias, 1 drivers
v000002855abb3260_0 .net "B", 0 0, L_000002855ac10e30;  alias, 1 drivers
v000002855abb3b20_0 .net "R", 0 0, L_000002855ac7c210;  alias, 1 drivers
S_000002855abb5630 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2f970 .param/l "i" 0 3 12, +C4<0101>;
S_000002855abb6440 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abb5630;
 .timescale 0 0;
S_000002855abb57c0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abb6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abae300_0 .net "A", 0 0, L_000002855ac101b0;  1 drivers
v000002855abadd60_0 .net "B", 0 0, L_000002855ac12550;  1 drivers
v000002855abae3a0_0 .net "Cin", 0 0, L_000002855ac11d30;  1 drivers
v000002855abadfe0_0 .net "Cout", 0 0, v000002855abaf660_0;  1 drivers
v000002855abad680_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abade00_0 .var "R", 0 0;
v000002855abad900_0 .net "add_cout", 0 0, L_000002855ac7d860;  1 drivers
v000002855abaf7a0_0 .net "and_out", 0 0, L_000002855ac7d390;  1 drivers
v000002855abaf660_0 .var "cout_internal", 0 0;
v000002855abadf40_0 .net "not_a", 0 0, L_000002855ac7d0f0;  1 drivers
v000002855abadea0_0 .net "not_b", 0 0, L_000002855ac7d160;  1 drivers
v000002855abaf840_0 .net "or_out", 0 0, L_000002855ac7cf30;  1 drivers
v000002855abaea80_0 .net "pass_a", 0 0, L_000002855ac7bdb0;  1 drivers
v000002855abae580_0 .net "sub", 0 0, L_000002855ac7d2b0;  1 drivers
v000002855abaf8e0_0 .net "sub_cout", 0 0, L_000002855ac7cec0;  1 drivers
v000002855abae1c0_0 .net "sum", 0 0, L_000002855ac7cc90;  1 drivers
v000002855abaf020_0 .net "xnor_out", 0 0, L_000002855ac7d080;  1 drivers
E_000002855ab2fe70/0 .event anyedge, v000002855ab4ca60_0, v000002855abb4a20_0, v000002855abb5060_0, v000002855abad540_0;
E_000002855ab2fe70/1 .event anyedge, v000002855abaf700_0, v000002855abb4c00_0, v000002855abaeda0_0, v000002855abaf5c0_0;
E_000002855ab2fe70/2 .event anyedge, v000002855abada40_0, v000002855abaf480_0, v000002855abad9a0_0;
E_000002855ab2fe70 .event/or E_000002855ab2fe70/0, E_000002855ab2fe70/1, E_000002855ab2fe70/2;
S_000002855abb5950 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7d6a0 .functor XOR 1, L_000002855ac101b0, L_000002855ac12550, C4<0>, C4<0>;
L_000002855ac7cc90 .functor XOR 1, L_000002855ac7d6a0, L_000002855ac11d30, C4<0>, C4<0>;
L_000002855ac7cd00 .functor AND 1, L_000002855ac7d6a0, L_000002855ac11d30, C4<1>, C4<1>;
L_000002855ac7cd70 .functor AND 1, L_000002855ac101b0, L_000002855ac12550, C4<1>, C4<1>;
L_000002855ac7d860 .functor OR 1, L_000002855ac7cd00, L_000002855ac7cd70, C4<0>, C4<0>;
v000002855abb4e80_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abb4f20_0 .net "B", 0 0, L_000002855ac12550;  alias, 1 drivers
v000002855abb4fc0_0 .net "Cin", 0 0, L_000002855ac11d30;  alias, 1 drivers
v000002855abb5060_0 .net "Cout", 0 0, L_000002855ac7d860;  alias, 1 drivers
v000002855abb4a20_0 .net "S", 0 0, L_000002855ac7cc90;  alias, 1 drivers
v000002855abb4ac0_0 .net "and1_out", 0 0, L_000002855ac7cd00;  1 drivers
v000002855abb4b60_0 .net "and2_out", 0 0, L_000002855ac7cd70;  1 drivers
v000002855abb4de0_0 .net "xor1_out", 0 0, L_000002855ac7d6a0;  1 drivers
S_000002855abb5ae0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7d390 .functor AND 1, L_000002855ac101b0, L_000002855ac12550, C4<1>, C4<1>;
v000002855abb4980_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abb4ca0_0 .net "B", 0 0, L_000002855ac12550;  alias, 1 drivers
v000002855abb4c00_0 .net "R", 0 0, L_000002855ac7d390;  alias, 1 drivers
S_000002855abb8a90 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d0f0 .functor NOT 1, L_000002855ac101b0, C4<0>, C4<0>, C4<0>;
v000002855abb4d40_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abada40_0 .net "R", 0 0, L_000002855ac7d0f0;  alias, 1 drivers
S_000002855abb8f40 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d160 .functor NOT 1, L_000002855ac12550, C4<0>, C4<0>, C4<0>;
v000002855abadb80_0 .net "A", 0 0, L_000002855ac12550;  alias, 1 drivers
v000002855abad9a0_0 .net "R", 0 0, L_000002855ac7d160;  alias, 1 drivers
S_000002855abb7fa0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7cf30 .functor OR 1, L_000002855ac101b0, L_000002855ac12550, C4<0>, C4<0>;
v000002855abadae0_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abae440_0 .net "B", 0 0, L_000002855ac12550;  alias, 1 drivers
v000002855abaeda0_0 .net "R", 0 0, L_000002855ac7cf30;  alias, 1 drivers
S_000002855abb8130 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7bdb0 .functor BUFZ 1, L_000002855ac101b0, C4<0>, C4<0>, C4<0>;
v000002855abae080_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abaf480_0 .net "R", 0 0, L_000002855ac7bdb0;  alias, 1 drivers
S_000002855abb8900 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7c130 .functor NOT 1, L_000002855ac12550, C4<0>, C4<0>, C4<0>;
v000002855abad860_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abadcc0_0 .net "B", 0 0, L_000002855ac12550;  alias, 1 drivers
L_000002855ac32288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abaed00_0 .net "Cin", 0 0, L_000002855ac32288;  1 drivers
v000002855abae120_0 .net "Cout", 0 0, L_000002855ac7cec0;  alias, 1 drivers
v000002855abaebc0_0 .net "S", 0 0, L_000002855ac7d2b0;  alias, 1 drivers
S_000002855abb7640 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abb8900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7c360 .functor XOR 1, L_000002855ac101b0, L_000002855ac7c130, C4<0>, C4<0>;
L_000002855ac7d2b0 .functor XOR 1, L_000002855ac7c360, L_000002855ac32288, C4<0>, C4<0>;
L_000002855ac7ce50 .functor AND 1, L_000002855ac7c360, L_000002855ac32288, C4<1>, C4<1>;
L_000002855ac7bd40 .functor AND 1, L_000002855ac101b0, L_000002855ac7c130, C4<1>, C4<1>;
L_000002855ac7cec0 .functor OR 1, L_000002855ac7ce50, L_000002855ac7bd40, C4<0>, C4<0>;
v000002855abae940_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abaee40_0 .net "B", 0 0, L_000002855ac7c130;  1 drivers
v000002855abae4e0_0 .net "Cin", 0 0, L_000002855ac32288;  alias, 1 drivers
v000002855abaf700_0 .net "Cout", 0 0, L_000002855ac7cec0;  alias, 1 drivers
v000002855abad540_0 .net "S", 0 0, L_000002855ac7d2b0;  alias, 1 drivers
v000002855abaf520_0 .net "and1_out", 0 0, L_000002855ac7ce50;  1 drivers
v000002855abaeee0_0 .net "and2_out", 0 0, L_000002855ac7bd40;  1 drivers
v000002855abaef80_0 .net "xor1_out", 0 0, L_000002855ac7c360;  1 drivers
S_000002855abb85e0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abb57c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7d080 .functor XNOR 1, L_000002855ac101b0, L_000002855ac12550, C4<0>, C4<0>;
v000002855abadc20_0 .net "A", 0 0, L_000002855ac101b0;  alias, 1 drivers
v000002855abad7c0_0 .net "B", 0 0, L_000002855ac12550;  alias, 1 drivers
v000002855abaf5c0_0 .net "R", 0 0, L_000002855ac7d080;  alias, 1 drivers
S_000002855abb82c0 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2f170 .param/l "i" 0 3 12, +C4<0110>;
S_000002855abb8c20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abb82c0;
 .timescale 0 0;
S_000002855abb77d0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abb8c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abbd490_0 .net "A", 0 0, L_000002855ac113d0;  1 drivers
v000002855abbc4f0_0 .net "B", 0 0, L_000002855ac10250;  1 drivers
v000002855abbbeb0_0 .net "Cin", 0 0, L_000002855ac10570;  1 drivers
v000002855abbcb30_0 .net "Cout", 0 0, v000002855abbc130_0;  1 drivers
v000002855abbbe10_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abbc590_0 .var "R", 0 0;
v000002855abbd8f0_0 .net "add_cout", 0 0, L_000002855ac7c280;  1 drivers
v000002855abbdd50_0 .net "and_out", 0 0, L_000002855ac7dd30;  1 drivers
v000002855abbc130_0 .var "cout_internal", 0 0;
v000002855abbc090_0 .net "not_a", 0 0, L_000002855ac7dc50;  1 drivers
v000002855abbd530_0 .net "not_b", 0 0, L_000002855ac7d940;  1 drivers
v000002855abbc770_0 .net "or_out", 0 0, L_000002855ac7e040;  1 drivers
v000002855abbdfd0_0 .net "pass_a", 0 0, L_000002855ac7db70;  1 drivers
v000002855abbc310_0 .net "sub", 0 0, L_000002855ac7c4b0;  1 drivers
v000002855abbc630_0 .net "sub_cout", 0 0, L_000002855ac7dfd0;  1 drivers
v000002855abbc1d0_0 .net "sum", 0 0, L_000002855ac7d240;  1 drivers
v000002855abbe070_0 .net "xnor_out", 0 0, L_000002855ac7dda0;  1 drivers
E_000002855ab2f1b0/0 .event anyedge, v000002855ab4ca60_0, v000002855abae760_0, v000002855abad5e0_0, v000002855abbc270_0;
E_000002855ab2f1b0/1 .event anyedge, v000002855abbd3f0_0, v000002855abae8a0_0, v000002855abad220_0, v000002855abbcbd0_0;
E_000002855ab2f1b0/2 .event anyedge, v000002855abad180_0, v000002855abad360_0, v000002855abaf2a0_0;
E_000002855ab2f1b0 .event/or E_000002855ab2f1b0/0, E_000002855ab2f1b0/1, E_000002855ab2f1b0/2;
S_000002855abb7e10 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7be20 .functor XOR 1, L_000002855ac113d0, L_000002855ac10250, C4<0>, C4<0>;
L_000002855ac7d240 .functor XOR 1, L_000002855ac7be20, L_000002855ac10570, C4<0>, C4<0>;
L_000002855ac7bf70 .functor AND 1, L_000002855ac7be20, L_000002855ac10570, C4<1>, C4<1>;
L_000002855ac7d4e0 .functor AND 1, L_000002855ac113d0, L_000002855ac10250, C4<1>, C4<1>;
L_000002855ac7c280 .functor OR 1, L_000002855ac7bf70, L_000002855ac7d4e0, C4<0>, C4<0>;
v000002855abaec60_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abae260_0 .net "B", 0 0, L_000002855ac10250;  alias, 1 drivers
v000002855abae620_0 .net "Cin", 0 0, L_000002855ac10570;  alias, 1 drivers
v000002855abad5e0_0 .net "Cout", 0 0, L_000002855ac7c280;  alias, 1 drivers
v000002855abae760_0 .net "S", 0 0, L_000002855ac7d240;  alias, 1 drivers
v000002855abaf0c0_0 .net "and1_out", 0 0, L_000002855ac7bf70;  1 drivers
v000002855abaf160_0 .net "and2_out", 0 0, L_000002855ac7d4e0;  1 drivers
v000002855abae6c0_0 .net "xor1_out", 0 0, L_000002855ac7be20;  1 drivers
S_000002855abb7960 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7dd30 .functor AND 1, L_000002855ac113d0, L_000002855ac10250, C4<1>, C4<1>;
v000002855abae800_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abaf200_0 .net "B", 0 0, L_000002855ac10250;  alias, 1 drivers
v000002855abae8a0_0 .net "R", 0 0, L_000002855ac7dd30;  alias, 1 drivers
S_000002855abb7c80 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7dc50 .functor NOT 1, L_000002855ac113d0, C4<0>, C4<0>, C4<0>;
v000002855abae9e0_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abad180_0 .net "R", 0 0, L_000002855ac7dc50;  alias, 1 drivers
S_000002855abb8450 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7d940 .functor NOT 1, L_000002855ac10250, C4<0>, C4<0>, C4<0>;
v000002855abaeb20_0 .net "A", 0 0, L_000002855ac10250;  alias, 1 drivers
v000002855abaf2a0_0 .net "R", 0 0, L_000002855ac7d940;  alias, 1 drivers
S_000002855abb8770 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7e040 .functor OR 1, L_000002855ac113d0, L_000002855ac10250, C4<0>, C4<0>;
v000002855abaf340_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abaf3e0_0 .net "B", 0 0, L_000002855ac10250;  alias, 1 drivers
v000002855abad220_0 .net "R", 0 0, L_000002855ac7e040;  alias, 1 drivers
S_000002855abb74b0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7db70 .functor BUFZ 1, L_000002855ac113d0, C4<0>, C4<0>, C4<0>;
v000002855abad2c0_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abad360_0 .net "R", 0 0, L_000002855ac7db70;  alias, 1 drivers
S_000002855abb8db0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7da90 .functor NOT 1, L_000002855ac10250, C4<0>, C4<0>, C4<0>;
v000002855abbd670_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abbddf0_0 .net "B", 0 0, L_000002855ac10250;  alias, 1 drivers
L_000002855ac322d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abbbd70_0 .net "Cin", 0 0, L_000002855ac322d0;  1 drivers
v000002855abbd850_0 .net "Cout", 0 0, L_000002855ac7dfd0;  alias, 1 drivers
v000002855abbd710_0 .net "S", 0 0, L_000002855ac7c4b0;  alias, 1 drivers
S_000002855abb7190 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abb8db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7c3d0 .functor XOR 1, L_000002855ac113d0, L_000002855ac7da90, C4<0>, C4<0>;
L_000002855ac7c4b0 .functor XOR 1, L_000002855ac7c3d0, L_000002855ac322d0, C4<0>, C4<0>;
L_000002855ac7d9b0 .functor AND 1, L_000002855ac7c3d0, L_000002855ac322d0, C4<1>, C4<1>;
L_000002855ac7dcc0 .functor AND 1, L_000002855ac113d0, L_000002855ac7da90, C4<1>, C4<1>;
L_000002855ac7dfd0 .functor OR 1, L_000002855ac7d9b0, L_000002855ac7dcc0, C4<0>, C4<0>;
v000002855abad400_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abad4a0_0 .net "B", 0 0, L_000002855ac7da90;  1 drivers
v000002855abad720_0 .net "Cin", 0 0, L_000002855ac322d0;  alias, 1 drivers
v000002855abbd3f0_0 .net "Cout", 0 0, L_000002855ac7dfd0;  alias, 1 drivers
v000002855abbc270_0 .net "S", 0 0, L_000002855ac7c4b0;  alias, 1 drivers
v000002855abbd2b0_0 .net "and1_out", 0 0, L_000002855ac7d9b0;  1 drivers
v000002855abbcd10_0 .net "and2_out", 0 0, L_000002855ac7dcc0;  1 drivers
v000002855abbc8b0_0 .net "xor1_out", 0 0, L_000002855ac7c3d0;  1 drivers
S_000002855abb7320 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abb77d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7dda0 .functor XNOR 1, L_000002855ac113d0, L_000002855ac10250, C4<0>, C4<0>;
v000002855abbdad0_0 .net "A", 0 0, L_000002855ac113d0;  alias, 1 drivers
v000002855abbdf30_0 .net "B", 0 0, L_000002855ac10250;  alias, 1 drivers
v000002855abbcbd0_0 .net "R", 0 0, L_000002855ac7dda0;  alias, 1 drivers
S_000002855abb7af0 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab2fc70 .param/l "i" 0 3 12, +C4<0111>;
S_000002855abc4f70 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abb7af0;
 .timescale 0 0;
S_000002855abc47a0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abc4f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abbe4d0_0 .net "A", 0 0, L_000002855ac12410;  1 drivers
v000002855abbfab0_0 .net "B", 0 0, L_000002855ac102f0;  1 drivers
v000002855abbe6b0_0 .net "Cin", 0 0, L_000002855ac10110;  1 drivers
v000002855abc0730_0 .net "Cout", 0 0, v000002855abbf8d0_0;  1 drivers
v000002855abbf3d0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abbe250_0 .var "R", 0 0;
v000002855abbf290_0 .net "add_cout", 0 0, L_000002855ac7df60;  1 drivers
v000002855abbfbf0_0 .net "and_out", 0 0, L_000002855ac7b9c0;  1 drivers
v000002855abbf8d0_0 .var "cout_internal", 0 0;
v000002855abbe750_0 .net "not_a", 0 0, L_000002855ac7bcd0;  1 drivers
v000002855abc0870_0 .net "not_b", 0 0, L_000002855ac7a1b0;  1 drivers
v000002855abc05f0_0 .net "or_out", 0 0, L_000002855ac7a610;  1 drivers
v000002855abbe430_0 .net "pass_a", 0 0, L_000002855ac7bb10;  1 drivers
v000002855abbecf0_0 .net "sub", 0 0, L_000002855ac7a8b0;  1 drivers
v000002855abc00f0_0 .net "sub_cout", 0 0, L_000002855ac7b3a0;  1 drivers
v000002855abc0550_0 .net "sum", 0 0, L_000002855ac7dbe0;  1 drivers
v000002855abbe930_0 .net "xnor_out", 0 0, L_000002855ac7b330;  1 drivers
E_000002855ab30e70/0 .event anyedge, v000002855ab4ca60_0, v000002855abbbff0_0, v000002855abbe110_0, v000002855abbbc30_0;
E_000002855ab30e70/1 .event anyedge, v000002855abbbf50_0, v000002855abbcc70_0, v000002855abbcdb0_0, v000002855abbfe70_0;
E_000002855ab30e70/2 .event anyedge, v000002855abbbb90_0, v000002855abbca90_0, v000002855abbba50_0;
E_000002855ab30e70 .event/or E_000002855ab30e70/0, E_000002855ab30e70/1, E_000002855ab30e70/2;
S_000002855abc3800 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7db00 .functor XOR 1, L_000002855ac12410, L_000002855ac102f0, C4<0>, C4<0>;
L_000002855ac7dbe0 .functor XOR 1, L_000002855ac7db00, L_000002855ac10110, C4<0>, C4<0>;
L_000002855ac7de10 .functor AND 1, L_000002855ac7db00, L_000002855ac10110, C4<1>, C4<1>;
L_000002855ac7def0 .functor AND 1, L_000002855ac12410, L_000002855ac102f0, C4<1>, C4<1>;
L_000002855ac7df60 .functor OR 1, L_000002855ac7de10, L_000002855ac7def0, C4<0>, C4<0>;
v000002855abbcef0_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbb9b0_0 .net "B", 0 0, L_000002855ac102f0;  alias, 1 drivers
v000002855abbde90_0 .net "Cin", 0 0, L_000002855ac10110;  alias, 1 drivers
v000002855abbe110_0 .net "Cout", 0 0, L_000002855ac7df60;  alias, 1 drivers
v000002855abbbff0_0 .net "S", 0 0, L_000002855ac7dbe0;  alias, 1 drivers
v000002855abbc6d0_0 .net "and1_out", 0 0, L_000002855ac7de10;  1 drivers
v000002855abbd170_0 .net "and2_out", 0 0, L_000002855ac7def0;  1 drivers
v000002855abbd5d0_0 .net "xor1_out", 0 0, L_000002855ac7db00;  1 drivers
S_000002855abc3350 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b9c0 .functor AND 1, L_000002855ac12410, L_000002855ac102f0, C4<1>, C4<1>;
v000002855abbd7b0_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbc3b0_0 .net "B", 0 0, L_000002855ac102f0;  alias, 1 drivers
v000002855abbcc70_0 .net "R", 0 0, L_000002855ac7b9c0;  alias, 1 drivers
S_000002855abc4930 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7bcd0 .functor NOT 1, L_000002855ac12410, C4<0>, C4<0>, C4<0>;
v000002855abbc950_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbbb90_0 .net "R", 0 0, L_000002855ac7bcd0;  alias, 1 drivers
S_000002855abc3670 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7a1b0 .functor NOT 1, L_000002855ac102f0, C4<0>, C4<0>, C4<0>;
v000002855abbd030_0 .net "A", 0 0, L_000002855ac102f0;  alias, 1 drivers
v000002855abbba50_0 .net "R", 0 0, L_000002855ac7a1b0;  alias, 1 drivers
S_000002855abc31c0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7a610 .functor OR 1, L_000002855ac12410, L_000002855ac102f0, C4<0>, C4<0>;
v000002855abbc450_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbc810_0 .net "B", 0 0, L_000002855ac102f0;  alias, 1 drivers
v000002855abbcdb0_0 .net "R", 0 0, L_000002855ac7a610;  alias, 1 drivers
S_000002855abc34e0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7bb10 .functor BUFZ 1, L_000002855ac12410, C4<0>, C4<0>, C4<0>;
v000002855abbc9f0_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbca90_0 .net "R", 0 0, L_000002855ac7bb10;  alias, 1 drivers
S_000002855abc3990 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7a450 .functor NOT 1, L_000002855ac102f0, C4<0>, C4<0>, C4<0>;
v000002855abbd990_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbd210_0 .net "B", 0 0, L_000002855ac102f0;  alias, 1 drivers
L_000002855ac32318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abbd350_0 .net "Cin", 0 0, L_000002855ac32318;  1 drivers
v000002855abbda30_0 .net "Cout", 0 0, L_000002855ac7b3a0;  alias, 1 drivers
v000002855abbdc10_0 .net "S", 0 0, L_000002855ac7a8b0;  alias, 1 drivers
S_000002855abc3e40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abc3990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7da20 .functor XOR 1, L_000002855ac12410, L_000002855ac7a450, C4<0>, C4<0>;
L_000002855ac7a8b0 .functor XOR 1, L_000002855ac7da20, L_000002855ac32318, C4<0>, C4<0>;
L_000002855ac7baa0 .functor AND 1, L_000002855ac7da20, L_000002855ac32318, C4<1>, C4<1>;
L_000002855ac7ba30 .functor AND 1, L_000002855ac12410, L_000002855ac7a450, C4<1>, C4<1>;
L_000002855ac7b3a0 .functor OR 1, L_000002855ac7baa0, L_000002855ac7ba30, C4<0>, C4<0>;
v000002855abbcf90_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abbbaf0_0 .net "B", 0 0, L_000002855ac7a450;  1 drivers
v000002855abbce50_0 .net "Cin", 0 0, L_000002855ac32318;  alias, 1 drivers
v000002855abbbf50_0 .net "Cout", 0 0, L_000002855ac7b3a0;  alias, 1 drivers
v000002855abbbc30_0 .net "S", 0 0, L_000002855ac7a8b0;  alias, 1 drivers
v000002855abbdb70_0 .net "and1_out", 0 0, L_000002855ac7baa0;  1 drivers
v000002855abbbcd0_0 .net "and2_out", 0 0, L_000002855ac7ba30;  1 drivers
v000002855abbd0d0_0 .net "xor1_out", 0 0, L_000002855ac7da20;  1 drivers
S_000002855abc3b20 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abc47a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b330 .functor XNOR 1, L_000002855ac12410, L_000002855ac102f0, C4<0>, C4<0>;
v000002855abbdcb0_0 .net "A", 0 0, L_000002855ac12410;  alias, 1 drivers
v000002855abc0050_0 .net "B", 0 0, L_000002855ac102f0;  alias, 1 drivers
v000002855abbfe70_0 .net "R", 0 0, L_000002855ac7b330;  alias, 1 drivers
S_000002855abc3fd0 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab306f0 .param/l "i" 0 3 12, +C4<01000>;
S_000002855abc3cb0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abc3fd0;
 .timescale 0 0;
S_000002855abc4160 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abc3cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abbef70_0 .net "A", 0 0, L_000002855ac127d0;  1 drivers
v000002855abbf010_0 .net "B", 0 0, L_000002855ac11dd0;  1 drivers
v000002855abbf650_0 .net "Cin", 0 0, L_000002855ac125f0;  1 drivers
v000002855abc0410_0 .net "Cout", 0 0, v000002855abbfdd0_0;  1 drivers
v000002855abbf0b0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abc0690_0 .var "R", 0 0;
v000002855abbf6f0_0 .net "add_cout", 0 0, L_000002855ac7bbf0;  1 drivers
v000002855abbfb50_0 .net "and_out", 0 0, L_000002855ac7a140;  1 drivers
v000002855abbfdd0_0 .var "cout_internal", 0 0;
v000002855abc0b90_0 .net "not_a", 0 0, L_000002855ac7b950;  1 drivers
v000002855abc0eb0_0 .net "not_b", 0 0, L_000002855ac7aae0;  1 drivers
v000002855abc1090_0 .net "or_out", 0 0, L_000002855ac7abc0;  1 drivers
v000002855abc0e10_0 .net "pass_a", 0 0, L_000002855ac7ab50;  1 drivers
v000002855abc0af0_0 .net "sub", 0 0, L_000002855ac7aed0;  1 drivers
v000002855abc0f50_0 .net "sub_cout", 0 0, L_000002855ac7ac30;  1 drivers
v000002855abc0ff0_0 .net "sum", 0 0, L_000002855ac7bb80;  1 drivers
v000002855abc09b0_0 .net "xnor_out", 0 0, L_000002855ac7a5a0;  1 drivers
E_000002855ab300f0/0 .event anyedge, v000002855ab4ca60_0, v000002855abbec50_0, v000002855abbf330_0, v000002855abc0190_0;
E_000002855ab300f0/1 .event anyedge, v000002855abbf1f0_0, v000002855abbe1b0_0, v000002855abbfc90_0, v000002855abbeed0_0;
E_000002855ab300f0/2 .event anyedge, v000002855abbfa10_0, v000002855abbffb0_0, v000002855abbe390_0;
E_000002855ab300f0 .event/or E_000002855ab300f0/0, E_000002855ab300f0/1, E_000002855ab300f0/2;
S_000002855abc42f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7b800 .functor XOR 1, L_000002855ac127d0, L_000002855ac11dd0, C4<0>, C4<0>;
L_000002855ac7bb80 .functor XOR 1, L_000002855ac7b800, L_000002855ac125f0, C4<0>, C4<0>;
L_000002855ac7a920 .functor AND 1, L_000002855ac7b800, L_000002855ac125f0, C4<1>, C4<1>;
L_000002855ac7b020 .functor AND 1, L_000002855ac127d0, L_000002855ac11dd0, C4<1>, C4<1>;
L_000002855ac7bbf0 .functor OR 1, L_000002855ac7a920, L_000002855ac7b020, C4<0>, C4<0>;
v000002855abc0910_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbe570_0 .net "B", 0 0, L_000002855ac11dd0;  alias, 1 drivers
v000002855abbed90_0 .net "Cin", 0 0, L_000002855ac125f0;  alias, 1 drivers
v000002855abbf330_0 .net "Cout", 0 0, L_000002855ac7bbf0;  alias, 1 drivers
v000002855abbec50_0 .net "S", 0 0, L_000002855ac7bb80;  alias, 1 drivers
v000002855abc0230_0 .net "and1_out", 0 0, L_000002855ac7a920;  1 drivers
v000002855abc07d0_0 .net "and2_out", 0 0, L_000002855ac7b020;  1 drivers
v000002855abbff10_0 .net "xor1_out", 0 0, L_000002855ac7b800;  1 drivers
S_000002855abc4480 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7a140 .functor AND 1, L_000002855ac127d0, L_000002855ac11dd0, C4<1>, C4<1>;
v000002855abbf470_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbea70_0 .net "B", 0 0, L_000002855ac11dd0;  alias, 1 drivers
v000002855abbe1b0_0 .net "R", 0 0, L_000002855ac7a140;  alias, 1 drivers
S_000002855abc4610 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7b950 .functor NOT 1, L_000002855ac127d0, C4<0>, C4<0>, C4<0>;
v000002855abbf970_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbfa10_0 .net "R", 0 0, L_000002855ac7b950;  alias, 1 drivers
S_000002855abc4ac0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7aae0 .functor NOT 1, L_000002855ac11dd0, C4<0>, C4<0>, C4<0>;
v000002855abbe2f0_0 .net "A", 0 0, L_000002855ac11dd0;  alias, 1 drivers
v000002855abbe390_0 .net "R", 0 0, L_000002855ac7aae0;  alias, 1 drivers
S_000002855abc4c50 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7abc0 .functor OR 1, L_000002855ac127d0, L_000002855ac11dd0, C4<0>, C4<0>;
v000002855abbe7f0_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbebb0_0 .net "B", 0 0, L_000002855ac11dd0;  alias, 1 drivers
v000002855abbfc90_0 .net "R", 0 0, L_000002855ac7abc0;  alias, 1 drivers
S_000002855abc4de0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7ab50 .functor BUFZ 1, L_000002855ac127d0, C4<0>, C4<0>, C4<0>;
v000002855abbf790_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbffb0_0 .net "R", 0 0, L_000002855ac7ab50;  alias, 1 drivers
S_000002855abc8c70 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7af40 .functor NOT 1, L_000002855ac11dd0, C4<0>, C4<0>, C4<0>;
v000002855abbe890_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbe9d0_0 .net "B", 0 0, L_000002855ac11dd0;  alias, 1 drivers
L_000002855ac32360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abbf510_0 .net "Cin", 0 0, L_000002855ac32360;  1 drivers
v000002855abbf5b0_0 .net "Cout", 0 0, L_000002855ac7ac30;  alias, 1 drivers
v000002855abc02d0_0 .net "S", 0 0, L_000002855ac7aed0;  alias, 1 drivers
S_000002855abc7b40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abc8c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7bc60 .functor XOR 1, L_000002855ac127d0, L_000002855ac7af40, C4<0>, C4<0>;
L_000002855ac7aed0 .functor XOR 1, L_000002855ac7bc60, L_000002855ac32360, C4<0>, C4<0>;
L_000002855ac7ad10 .functor AND 1, L_000002855ac7bc60, L_000002855ac32360, C4<1>, C4<1>;
L_000002855ac7b720 .functor AND 1, L_000002855ac127d0, L_000002855ac7af40, C4<1>, C4<1>;
L_000002855ac7ac30 .functor OR 1, L_000002855ac7ad10, L_000002855ac7b720, C4<0>, C4<0>;
v000002855abc04b0_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbf150_0 .net "B", 0 0, L_000002855ac7af40;  1 drivers
v000002855abbe610_0 .net "Cin", 0 0, L_000002855ac32360;  alias, 1 drivers
v000002855abbf1f0_0 .net "Cout", 0 0, L_000002855ac7ac30;  alias, 1 drivers
v000002855abc0190_0 .net "S", 0 0, L_000002855ac7aed0;  alias, 1 drivers
v000002855abbfd30_0 .net "and1_out", 0 0, L_000002855ac7ad10;  1 drivers
v000002855abbf830_0 .net "and2_out", 0 0, L_000002855ac7b720;  1 drivers
v000002855abbeb10_0 .net "xor1_out", 0 0, L_000002855ac7bc60;  1 drivers
S_000002855abc7cd0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abc4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7a5a0 .functor XNOR 1, L_000002855ac127d0, L_000002855ac11dd0, C4<0>, C4<0>;
v000002855abc0370_0 .net "A", 0 0, L_000002855ac127d0;  alias, 1 drivers
v000002855abbee30_0 .net "B", 0 0, L_000002855ac11dd0;  alias, 1 drivers
v000002855abbeed0_0 .net "R", 0 0, L_000002855ac7a5a0;  alias, 1 drivers
S_000002855abc7820 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab30b30 .param/l "i" 0 3 12, +C4<01001>;
S_000002855abc8950 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abc7820;
 .timescale 0 0;
S_000002855abc8310 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abc8950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abbb910_0 .net "A", 0 0, L_000002855ac11bf0;  1 drivers
v000002855abba6f0_0 .net "B", 0 0, L_000002855ac11510;  1 drivers
v000002855abb92f0_0 .net "Cin", 0 0, L_000002855ac10390;  1 drivers
v000002855abbb2d0_0 .net "Cout", 0 0, v000002855abbaa10_0;  1 drivers
v000002855abbb0f0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abba290_0 .var "R", 0 0;
v000002855abba650_0 .net "add_cout", 0 0, L_000002855ac7b250;  1 drivers
v000002855abba150_0 .net "and_out", 0 0, L_000002855ac7ad80;  1 drivers
v000002855abbaa10_0 .var "cout_internal", 0 0;
v000002855abba790_0 .net "not_a", 0 0, L_000002855ac7a3e0;  1 drivers
v000002855abba8d0_0 .net "not_b", 0 0, L_000002855ac7a530;  1 drivers
v000002855abba1f0_0 .net "or_out", 0 0, L_000002855ac7b480;  1 drivers
v000002855abbaab0_0 .net "pass_a", 0 0, L_000002855ac7adf0;  1 drivers
v000002855abbab50_0 .net "sub", 0 0, L_000002855ac7aa70;  1 drivers
v000002855abbb4b0_0 .net "sub_cout", 0 0, L_000002855ac7b100;  1 drivers
v000002855abbb050_0 .net "sum", 0 0, L_000002855ac7b790;  1 drivers
v000002855abbabf0_0 .net "xnor_out", 0 0, L_000002855ac7a6f0;  1 drivers
E_000002855ab30bb0/0 .event anyedge, v000002855ab4ca60_0, v000002855abbae70_0, v000002855abc0cd0_0, v000002855abb9c50_0;
E_000002855ab30bb0/1 .event anyedge, v000002855abba510_0, v000002855abb9890_0, v000002855abbafb0_0, v000002855abb9e30_0;
E_000002855ab30bb0/2 .event anyedge, v000002855abb9b10_0, v000002855abba3d0_0, v000002855abb9610_0;
E_000002855ab30bb0 .event/or E_000002855ab30bb0/0, E_000002855ab30bb0/1, E_000002855ab30bb0/2;
S_000002855abc7ff0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7a680 .functor XOR 1, L_000002855ac11bf0, L_000002855ac11510, C4<0>, C4<0>;
L_000002855ac7b790 .functor XOR 1, L_000002855ac7a680, L_000002855ac10390, C4<0>, C4<0>;
L_000002855ac7aca0 .functor AND 1, L_000002855ac7a680, L_000002855ac10390, C4<1>, C4<1>;
L_000002855ac7afb0 .functor AND 1, L_000002855ac11bf0, L_000002855ac11510, C4<1>, C4<1>;
L_000002855ac7b250 .functor OR 1, L_000002855ac7aca0, L_000002855ac7afb0, C4<0>, C4<0>;
v000002855abc0d70_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abc0a50_0 .net "B", 0 0, L_000002855ac11510;  alias, 1 drivers
v000002855abc0c30_0 .net "Cin", 0 0, L_000002855ac10390;  alias, 1 drivers
v000002855abc0cd0_0 .net "Cout", 0 0, L_000002855ac7b250;  alias, 1 drivers
v000002855abbae70_0 .net "S", 0 0, L_000002855ac7b790;  alias, 1 drivers
v000002855abb9ed0_0 .net "and1_out", 0 0, L_000002855ac7aca0;  1 drivers
v000002855abba330_0 .net "and2_out", 0 0, L_000002855ac7afb0;  1 drivers
v000002855abb9a70_0 .net "xor1_out", 0 0, L_000002855ac7a680;  1 drivers
S_000002855abc7e60 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7ad80 .functor AND 1, L_000002855ac11bf0, L_000002855ac11510, C4<1>, C4<1>;
v000002855abb9390_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abb9f70_0 .net "B", 0 0, L_000002855ac11510;  alias, 1 drivers
v000002855abb9890_0 .net "R", 0 0, L_000002855ac7ad80;  alias, 1 drivers
S_000002855abc8180 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7a3e0 .functor NOT 1, L_000002855ac11bf0, C4<0>, C4<0>, C4<0>;
v000002855abba010_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abb9b10_0 .net "R", 0 0, L_000002855ac7a3e0;  alias, 1 drivers
S_000002855abc8e00 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7a530 .functor NOT 1, L_000002855ac11510, C4<0>, C4<0>, C4<0>;
v000002855abb9bb0_0 .net "A", 0 0, L_000002855ac11510;  alias, 1 drivers
v000002855abb9610_0 .net "R", 0 0, L_000002855ac7a530;  alias, 1 drivers
S_000002855abc87c0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b480 .functor OR 1, L_000002855ac11bf0, L_000002855ac11510, C4<0>, C4<0>;
v000002855abbadd0_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abba830_0 .net "B", 0 0, L_000002855ac11510;  alias, 1 drivers
v000002855abbafb0_0 .net "R", 0 0, L_000002855ac7b480;  alias, 1 drivers
S_000002855abc84a0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7adf0 .functor BUFZ 1, L_000002855ac11bf0, C4<0>, C4<0>, C4<0>;
v000002855abb9930_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abba3d0_0 .net "R", 0 0, L_000002855ac7adf0;  alias, 1 drivers
S_000002855abc8f90 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7a220 .functor NOT 1, L_000002855ac11510, C4<0>, C4<0>, C4<0>;
v000002855abbb190_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abb99d0_0 .net "B", 0 0, L_000002855ac11510;  alias, 1 drivers
L_000002855ac323a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abba5b0_0 .net "Cin", 0 0, L_000002855ac323a8;  1 drivers
v000002855abb9d90_0 .net "Cout", 0 0, L_000002855ac7b100;  alias, 1 drivers
v000002855abba0b0_0 .net "S", 0 0, L_000002855ac7aa70;  alias, 1 drivers
S_000002855abc79b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abc8f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7a990 .functor XOR 1, L_000002855ac11bf0, L_000002855ac7a220, C4<0>, C4<0>;
L_000002855ac7aa70 .functor XOR 1, L_000002855ac7a990, L_000002855ac323a8, C4<0>, C4<0>;
L_000002855ac7b090 .functor AND 1, L_000002855ac7a990, L_000002855ac323a8, C4<1>, C4<1>;
L_000002855ac7b410 .functor AND 1, L_000002855ac11bf0, L_000002855ac7a220, C4<1>, C4<1>;
L_000002855ac7b100 .functor OR 1, L_000002855ac7b090, L_000002855ac7b410, C4<0>, C4<0>;
v000002855abba470_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abb9570_0 .net "B", 0 0, L_000002855ac7a220;  1 drivers
v000002855abb9cf0_0 .net "Cin", 0 0, L_000002855ac323a8;  alias, 1 drivers
v000002855abba510_0 .net "Cout", 0 0, L_000002855ac7b100;  alias, 1 drivers
v000002855abb9c50_0 .net "S", 0 0, L_000002855ac7aa70;  alias, 1 drivers
v000002855abbb230_0 .net "and1_out", 0 0, L_000002855ac7b090;  1 drivers
v000002855abbb7d0_0 .net "and2_out", 0 0, L_000002855ac7b410;  1 drivers
v000002855abbaf10_0 .net "xor1_out", 0 0, L_000002855ac7a990;  1 drivers
S_000002855abc8ae0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abc8310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7a6f0 .functor XNOR 1, L_000002855ac11bf0, L_000002855ac11510, C4<0>, C4<0>;
v000002855abba970_0 .net "A", 0 0, L_000002855ac11bf0;  alias, 1 drivers
v000002855abb9250_0 .net "B", 0 0, L_000002855ac11510;  alias, 1 drivers
v000002855abb9e30_0 .net "R", 0 0, L_000002855ac7a6f0;  alias, 1 drivers
S_000002855abc8630 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab30af0 .param/l "i" 0 3 12, +C4<01010>;
S_000002855abc71e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abc8630;
 .timescale 0 0;
S_000002855abc7370 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abc71e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abcc070_0 .net "A", 0 0, L_000002855ac10ed0;  1 drivers
v000002855abcbb70_0 .net "B", 0 0, L_000002855ac111f0;  1 drivers
v000002855abcb850_0 .net "Cin", 0 0, L_000002855ac10890;  1 drivers
v000002855abcb210_0 .net "Cout", 0 0, v000002855abcc430_0;  1 drivers
v000002855abcb490_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abcb350_0 .var "R", 0 0;
v000002855abcbcb0_0 .net "add_cout", 0 0, L_000002855ac7b2c0;  1 drivers
v000002855abcbd50_0 .net "and_out", 0 0, L_000002855ac7b6b0;  1 drivers
v000002855abcc430_0 .var "cout_internal", 0 0;
v000002855abcc110_0 .net "not_a", 0 0, L_000002855ac7a370;  1 drivers
v000002855abcc4d0_0 .net "not_b", 0 0, L_000002855ac7a4c0;  1 drivers
v000002855abcd8d0_0 .net "or_out", 0 0, L_000002855ac7b870;  1 drivers
v000002855abcbf30_0 .net "pass_a", 0 0, L_000002855ac90850;  1 drivers
v000002855abcbfd0_0 .net "sub", 0 0, L_000002855ac7b560;  1 drivers
v000002855abcc6b0_0 .net "sub_cout", 0 0, L_000002855ac7b5d0;  1 drivers
v000002855abcd010_0 .net "sum", 0 0, L_000002855ac7ae60;  1 drivers
v000002855abcb990_0 .net "xnor_out", 0 0, L_000002855ac7b8e0;  1 drivers
E_000002855ab322f0/0 .event anyedge, v000002855ab4ca60_0, v000002855abbad30_0, v000002855abbac90_0, v000002855abcc390_0;
E_000002855ab322f0/1 .event anyedge, v000002855abcc2f0_0, v000002855abbb730_0, v000002855abcc890_0, v000002855abcc610_0;
E_000002855ab322f0/2 .event anyedge, v000002855abbb870_0, v000002855abcce30_0, v000002855abb9750_0;
E_000002855ab322f0 .event/or E_000002855ab322f0/0, E_000002855ab322f0/1, E_000002855ab322f0/2;
S_000002855abc7500 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7b170 .functor XOR 1, L_000002855ac10ed0, L_000002855ac111f0, C4<0>, C4<0>;
L_000002855ac7ae60 .functor XOR 1, L_000002855ac7b170, L_000002855ac10890, C4<0>, C4<0>;
L_000002855ac7a760 .functor AND 1, L_000002855ac7b170, L_000002855ac10890, C4<1>, C4<1>;
L_000002855ac7b1e0 .functor AND 1, L_000002855ac10ed0, L_000002855ac111f0, C4<1>, C4<1>;
L_000002855ac7b2c0 .functor OR 1, L_000002855ac7a760, L_000002855ac7b1e0, C4<0>, C4<0>;
v000002855abb97f0_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abb91b0_0 .net "B", 0 0, L_000002855ac111f0;  alias, 1 drivers
v000002855abb9430_0 .net "Cin", 0 0, L_000002855ac10890;  alias, 1 drivers
v000002855abbac90_0 .net "Cout", 0 0, L_000002855ac7b2c0;  alias, 1 drivers
v000002855abbad30_0 .net "S", 0 0, L_000002855ac7ae60;  alias, 1 drivers
v000002855abbb370_0 .net "and1_out", 0 0, L_000002855ac7a760;  1 drivers
v000002855abbb410_0 .net "and2_out", 0 0, L_000002855ac7b1e0;  1 drivers
v000002855abbb550_0 .net "xor1_out", 0 0, L_000002855ac7b170;  1 drivers
S_000002855abc7690 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b6b0 .functor AND 1, L_000002855ac10ed0, L_000002855ac111f0, C4<1>, C4<1>;
v000002855abbb5f0_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abbb690_0 .net "B", 0 0, L_000002855ac111f0;  alias, 1 drivers
v000002855abbb730_0 .net "R", 0 0, L_000002855ac7b6b0;  alias, 1 drivers
S_000002855abca320 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7a370 .functor NOT 1, L_000002855ac10ed0, C4<0>, C4<0>, C4<0>;
v000002855abb94d0_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abbb870_0 .net "R", 0 0, L_000002855ac7a370;  alias, 1 drivers
S_000002855abca7d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac7a4c0 .functor NOT 1, L_000002855ac111f0, C4<0>, C4<0>, C4<0>;
v000002855abb96b0_0 .net "A", 0 0, L_000002855ac111f0;  alias, 1 drivers
v000002855abb9750_0 .net "R", 0 0, L_000002855ac7a4c0;  alias, 1 drivers
S_000002855abca960 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b870 .functor OR 1, L_000002855ac10ed0, L_000002855ac111f0, C4<0>, C4<0>;
v000002855abcbe90_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abcca70_0 .net "B", 0 0, L_000002855ac111f0;  alias, 1 drivers
v000002855abcc890_0 .net "R", 0 0, L_000002855ac7b870;  alias, 1 drivers
S_000002855abca4b0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac90850 .functor BUFZ 1, L_000002855ac10ed0, C4<0>, C4<0>, C4<0>;
v000002855abcd970_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abcce30_0 .net "R", 0 0, L_000002855ac90850;  alias, 1 drivers
S_000002855abca000 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7a7d0 .functor NOT 1, L_000002855ac111f0, C4<0>, C4<0>, C4<0>;
v000002855abcc930_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abcd510_0 .net "B", 0 0, L_000002855ac111f0;  alias, 1 drivers
L_000002855ac323f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abcd3d0_0 .net "Cin", 0 0, L_000002855ac323f0;  1 drivers
v000002855abcc570_0 .net "Cout", 0 0, L_000002855ac7b5d0;  alias, 1 drivers
v000002855abcbdf0_0 .net "S", 0 0, L_000002855ac7b560;  alias, 1 drivers
S_000002855abcafa0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abca000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac7b4f0 .functor XOR 1, L_000002855ac10ed0, L_000002855ac7a7d0, C4<0>, C4<0>;
L_000002855ac7b560 .functor XOR 1, L_000002855ac7b4f0, L_000002855ac323f0, C4<0>, C4<0>;
L_000002855ac7aa00 .functor AND 1, L_000002855ac7b4f0, L_000002855ac323f0, C4<1>, C4<1>;
L_000002855ac7a300 .functor AND 1, L_000002855ac10ed0, L_000002855ac7a7d0, C4<1>, C4<1>;
L_000002855ac7b5d0 .functor OR 1, L_000002855ac7aa00, L_000002855ac7a300, C4<0>, C4<0>;
v000002855abcb2b0_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abcbad0_0 .net "B", 0 0, L_000002855ac7a7d0;  1 drivers
v000002855abcd150_0 .net "Cin", 0 0, L_000002855ac323f0;  alias, 1 drivers
v000002855abcc2f0_0 .net "Cout", 0 0, L_000002855ac7b5d0;  alias, 1 drivers
v000002855abcc390_0 .net "S", 0 0, L_000002855ac7b560;  alias, 1 drivers
v000002855abcbc10_0 .net "and1_out", 0 0, L_000002855ac7aa00;  1 drivers
v000002855abccc50_0 .net "and2_out", 0 0, L_000002855ac7a300;  1 drivers
v000002855abcc750_0 .net "xor1_out", 0 0, L_000002855ac7b4f0;  1 drivers
S_000002855abca640 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abc7370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac7b8e0 .functor XNOR 1, L_000002855ac10ed0, L_000002855ac111f0, C4<0>, C4<0>;
v000002855abcc9d0_0 .net "A", 0 0, L_000002855ac10ed0;  alias, 1 drivers
v000002855abcb3f0_0 .net "B", 0 0, L_000002855ac111f0;  alias, 1 drivers
v000002855abcc610_0 .net "R", 0 0, L_000002855ac7b8e0;  alias, 1 drivers
S_000002855abc9510 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32870 .param/l "i" 0 3 12, +C4<01011>;
S_000002855abcac80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abc9510;
 .timescale 0 0;
S_000002855abca190 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abcac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abcf630_0 .net "A", 0 0, L_000002855ac11b50;  1 drivers
v000002855abcff90_0 .net "B", 0 0, L_000002855ac11ab0;  1 drivers
v000002855abcec30_0 .net "Cin", 0 0, L_000002855ac115b0;  1 drivers
v000002855abcdab0_0 .net "Cout", 0 0, v000002855abd00d0_0;  1 drivers
v000002855abceaf0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abcecd0_0 .var "R", 0 0;
v000002855abcf810_0 .net "add_cout", 0 0, L_000002855ac907e0;  1 drivers
v000002855abcdfb0_0 .net "and_out", 0 0, L_000002855ac913b0;  1 drivers
v000002855abd00d0_0 .var "cout_internal", 0 0;
v000002855abcddd0_0 .net "not_a", 0 0, L_000002855ac916c0;  1 drivers
v000002855abcdf10_0 .net "not_b", 0 0, L_000002855ac8ff20;  1 drivers
v000002855abced70_0 .net "or_out", 0 0, L_000002855ac912d0;  1 drivers
v000002855abceb90_0 .net "pass_a", 0 0, L_000002855ac90230;  1 drivers
v000002855abce4b0_0 .net "sub", 0 0, L_000002855ac90cb0;  1 drivers
v000002855abcf770_0 .net "sub_cout", 0 0, L_000002855ac91880;  1 drivers
v000002855abce0f0_0 .net "sum", 0 0, L_000002855ac915e0;  1 drivers
v000002855abcf8b0_0 .net "xnor_out", 0 0, L_000002855ac90070;  1 drivers
E_000002855ab32c70/0 .event anyedge, v000002855ab4ca60_0, v000002855abcc7f0_0, v000002855abccb10_0, v000002855abcb7b0_0;
E_000002855ab32c70/1 .event anyedge, v000002855abcd830_0, v000002855abccf70_0, v000002855abcd330_0, v000002855abce870_0;
E_000002855ab32c70/2 .event anyedge, v000002855abcd1f0_0, v000002855abcd650_0, v000002855abcd470_0;
E_000002855ab32c70 .event/or E_000002855ab32c70/0, E_000002855ab32c70/1, E_000002855ab32c70/2;
S_000002855abcaaf0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac90540 .functor XOR 1, L_000002855ac11b50, L_000002855ac11ab0, C4<0>, C4<0>;
L_000002855ac915e0 .functor XOR 1, L_000002855ac90540, L_000002855ac115b0, C4<0>, C4<0>;
L_000002855ac91570 .functor AND 1, L_000002855ac90540, L_000002855ac115b0, C4<1>, C4<1>;
L_000002855ac91340 .functor AND 1, L_000002855ac11b50, L_000002855ac11ab0, C4<1>, C4<1>;
L_000002855ac907e0 .functor OR 1, L_000002855ac91570, L_000002855ac91340, C4<0>, C4<0>;
v000002855abcccf0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcc1b0_0 .net "B", 0 0, L_000002855ac11ab0;  alias, 1 drivers
v000002855abcc250_0 .net "Cin", 0 0, L_000002855ac115b0;  alias, 1 drivers
v000002855abccb10_0 .net "Cout", 0 0, L_000002855ac907e0;  alias, 1 drivers
v000002855abcc7f0_0 .net "S", 0 0, L_000002855ac915e0;  alias, 1 drivers
v000002855abcb530_0 .net "and1_out", 0 0, L_000002855ac91570;  1 drivers
v000002855abccbb0_0 .net "and2_out", 0 0, L_000002855ac91340;  1 drivers
v000002855abccd90_0 .net "xor1_out", 0 0, L_000002855ac90540;  1 drivers
S_000002855abcae10 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac913b0 .functor AND 1, L_000002855ac11b50, L_000002855ac11ab0, C4<1>, C4<1>;
v000002855abcb5d0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcced0_0 .net "B", 0 0, L_000002855ac11ab0;  alias, 1 drivers
v000002855abccf70_0 .net "R", 0 0, L_000002855ac913b0;  alias, 1 drivers
S_000002855abc9ce0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac916c0 .functor NOT 1, L_000002855ac11b50, C4<0>, C4<0>, C4<0>;
v000002855abcd0b0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcd1f0_0 .net "R", 0 0, L_000002855ac916c0;  alias, 1 drivers
S_000002855abc96a0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8ff20 .functor NOT 1, L_000002855ac11ab0, C4<0>, C4<0>, C4<0>;
v000002855abcba30_0 .net "A", 0 0, L_000002855ac11ab0;  alias, 1 drivers
v000002855abcd470_0 .net "R", 0 0, L_000002855ac8ff20;  alias, 1 drivers
S_000002855abc9830 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac912d0 .functor OR 1, L_000002855ac11b50, L_000002855ac11ab0, C4<0>, C4<0>;
v000002855abcb670_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcd290_0 .net "B", 0 0, L_000002855ac11ab0;  alias, 1 drivers
v000002855abcd330_0 .net "R", 0 0, L_000002855ac912d0;  alias, 1 drivers
S_000002855abc99c0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac90230 .functor BUFZ 1, L_000002855ac11b50, C4<0>, C4<0>, C4<0>;
v000002855abcd5b0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcd650_0 .net "R", 0 0, L_000002855ac90230;  alias, 1 drivers
S_000002855abc9e70 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac902a0 .functor NOT 1, L_000002855ac11ab0, C4<0>, C4<0>, C4<0>;
v000002855abcf590_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcfdb0_0 .net "B", 0 0, L_000002855ac11ab0;  alias, 1 drivers
L_000002855ac32438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abce910_0 .net "Cin", 0 0, L_000002855ac32438;  1 drivers
v000002855abce2d0_0 .net "Cout", 0 0, L_000002855ac91880;  alias, 1 drivers
v000002855abcf130_0 .net "S", 0 0, L_000002855ac90cb0;  alias, 1 drivers
S_000002855abc91f0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abc9e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac91650 .functor XOR 1, L_000002855ac11b50, L_000002855ac902a0, C4<0>, C4<0>;
L_000002855ac90cb0 .functor XOR 1, L_000002855ac91650, L_000002855ac32438, C4<0>, C4<0>;
L_000002855ac90770 .functor AND 1, L_000002855ac91650, L_000002855ac32438, C4<1>, C4<1>;
L_000002855ac91260 .functor AND 1, L_000002855ac11b50, L_000002855ac902a0, C4<1>, C4<1>;
L_000002855ac91880 .functor OR 1, L_000002855ac90770, L_000002855ac91260, C4<0>, C4<0>;
v000002855abcd6f0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abcb710_0 .net "B", 0 0, L_000002855ac902a0;  1 drivers
v000002855abcd790_0 .net "Cin", 0 0, L_000002855ac32438;  alias, 1 drivers
v000002855abcd830_0 .net "Cout", 0 0, L_000002855ac91880;  alias, 1 drivers
v000002855abcb7b0_0 .net "S", 0 0, L_000002855ac90cb0;  alias, 1 drivers
v000002855abcb8f0_0 .net "and1_out", 0 0, L_000002855ac90770;  1 drivers
v000002855abce5f0_0 .net "and2_out", 0 0, L_000002855ac91260;  1 drivers
v000002855abcf4f0_0 .net "xor1_out", 0 0, L_000002855ac91650;  1 drivers
S_000002855abc9b50 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abca190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac90070 .functor XNOR 1, L_000002855ac11b50, L_000002855ac11ab0, C4<0>, C4<0>;
v000002855abcf6d0_0 .net "A", 0 0, L_000002855ac11b50;  alias, 1 drivers
v000002855abce7d0_0 .net "B", 0 0, L_000002855ac11ab0;  alias, 1 drivers
v000002855abce870_0 .net "R", 0 0, L_000002855ac90070;  alias, 1 drivers
S_000002855abc9380 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab321f0 .param/l "i" 0 3 12, +C4<01100>;
S_000002855abdecc0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abc9380;
 .timescale 0 0;
S_000002855abde9a0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abdecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abd0030_0 .net "A", 0 0, L_000002855ac11e70;  1 drivers
v000002855abd2830_0 .net "B", 0 0, L_000002855ac11650;  1 drivers
v000002855abd1e30_0 .net "Cin", 0 0, L_000002855ac11f10;  1 drivers
v000002855abd0fd0_0 .net "Cout", 0 0, v000002855abd1570_0;  1 drivers
v000002855abd1070_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abd28d0_0 .var "R", 0 0;
v000002855abd25b0_0 .net "add_cout", 0 0, L_000002855ac918f0;  1 drivers
v000002855abd16b0_0 .net "and_out", 0 0, L_000002855ac8fe40;  1 drivers
v000002855abd1570_0 .var "cout_internal", 0 0;
v000002855abd08f0_0 .net "not_a", 0 0, L_000002855ac8ff90;  1 drivers
v000002855abd1b10_0 .net "not_b", 0 0, L_000002855ac90c40;  1 drivers
v000002855abd02b0_0 .net "or_out", 0 0, L_000002855ac91110;  1 drivers
v000002855abd12f0_0 .net "pass_a", 0 0, L_000002855ac909a0;  1 drivers
v000002855abd0530_0 .net "sub", 0 0, L_000002855ac8fdd0;  1 drivers
v000002855abd21f0_0 .net "sub_cout", 0 0, L_000002855ac90bd0;  1 drivers
v000002855abd0990_0 .net "sum", 0 0, L_000002855ac91730;  1 drivers
v000002855abd17f0_0 .net "xnor_out", 0 0, L_000002855ac90690;  1 drivers
E_000002855ab32a70/0 .event anyedge, v000002855ab4ca60_0, v000002855abcdbf0_0, v000002855abd0170_0, v000002855abce230_0;
E_000002855ab32a70/1 .event anyedge, v000002855abcf270_0, v000002855abce550_0, v000002855abcfe50_0, v000002855abcfd10_0;
E_000002855ab32a70/2 .event anyedge, v000002855abceeb0_0, v000002855abcf950_0, v000002855abcfc70_0;
E_000002855ab32a70 .event/or E_000002855ab32a70/0, E_000002855ab32a70/1, E_000002855ab32a70/2;
S_000002855abdd550 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac905b0 .functor XOR 1, L_000002855ac11e70, L_000002855ac11650, C4<0>, C4<0>;
L_000002855ac91730 .functor XOR 1, L_000002855ac905b0, L_000002855ac11f10, C4<0>, C4<0>;
L_000002855ac910a0 .functor AND 1, L_000002855ac905b0, L_000002855ac11f10, C4<1>, C4<1>;
L_000002855ac917a0 .functor AND 1, L_000002855ac11e70, L_000002855ac11650, C4<1>, C4<1>;
L_000002855ac918f0 .functor OR 1, L_000002855ac910a0, L_000002855ac917a0, C4<0>, C4<0>;
v000002855abcdb50_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abcde70_0 .net "B", 0 0, L_000002855ac11650;  alias, 1 drivers
v000002855abcee10_0 .net "Cin", 0 0, L_000002855ac11f10;  alias, 1 drivers
v000002855abd0170_0 .net "Cout", 0 0, L_000002855ac918f0;  alias, 1 drivers
v000002855abcdbf0_0 .net "S", 0 0, L_000002855ac91730;  alias, 1 drivers
v000002855abcdc90_0 .net "and1_out", 0 0, L_000002855ac910a0;  1 drivers
v000002855abce370_0 .net "and2_out", 0 0, L_000002855ac917a0;  1 drivers
v000002855abcfef0_0 .net "xor1_out", 0 0, L_000002855ac905b0;  1 drivers
S_000002855abdda00 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8fe40 .functor AND 1, L_000002855ac11e70, L_000002855ac11650, C4<1>, C4<1>;
v000002855abcef50_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abcf1d0_0 .net "B", 0 0, L_000002855ac11650;  alias, 1 drivers
v000002855abce550_0 .net "R", 0 0, L_000002855ac8fe40;  alias, 1 drivers
S_000002855abdee50 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8ff90 .functor NOT 1, L_000002855ac11e70, C4<0>, C4<0>, C4<0>;
v000002855abce690_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abceeb0_0 .net "R", 0 0, L_000002855ac8ff90;  alias, 1 drivers
S_000002855abde680 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac90c40 .functor NOT 1, L_000002855ac11650, C4<0>, C4<0>, C4<0>;
v000002855abcf090_0 .net "A", 0 0, L_000002855ac11650;  alias, 1 drivers
v000002855abcfc70_0 .net "R", 0 0, L_000002855ac90c40;  alias, 1 drivers
S_000002855abde810 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac91110 .functor OR 1, L_000002855ac11e70, L_000002855ac11650, C4<0>, C4<0>;
v000002855abce410_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abce050_0 .net "B", 0 0, L_000002855ac11650;  alias, 1 drivers
v000002855abcfe50_0 .net "R", 0 0, L_000002855ac91110;  alias, 1 drivers
S_000002855abddeb0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac909a0 .functor BUFZ 1, L_000002855ac11e70, C4<0>, C4<0>, C4<0>;
v000002855abceff0_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abcf950_0 .net "R", 0 0, L_000002855ac909a0;  alias, 1 drivers
S_000002855abdeb30 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac90310 .functor NOT 1, L_000002855ac11650, C4<0>, C4<0>, C4<0>;
v000002855abcea50_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abcdd30_0 .net "B", 0 0, L_000002855ac11650;  alias, 1 drivers
L_000002855ac32480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abcf3b0_0 .net "Cin", 0 0, L_000002855ac32480;  1 drivers
v000002855abcf450_0 .net "Cout", 0 0, L_000002855ac90bd0;  alias, 1 drivers
v000002855abcf9f0_0 .net "S", 0 0, L_000002855ac8fdd0;  alias, 1 drivers
S_000002855abdd870 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abdeb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8fd60 .functor XOR 1, L_000002855ac11e70, L_000002855ac90310, C4<0>, C4<0>;
L_000002855ac8fdd0 .functor XOR 1, L_000002855ac8fd60, L_000002855ac32480, C4<0>, C4<0>;
L_000002855ac90ee0 .functor AND 1, L_000002855ac8fd60, L_000002855ac32480, C4<1>, C4<1>;
L_000002855ac90d20 .functor AND 1, L_000002855ac11e70, L_000002855ac90310, C4<1>, C4<1>;
L_000002855ac90bd0 .functor OR 1, L_000002855ac90ee0, L_000002855ac90d20, C4<0>, C4<0>;
v000002855abce190_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abce730_0 .net "B", 0 0, L_000002855ac90310;  1 drivers
v000002855abce9b0_0 .net "Cin", 0 0, L_000002855ac32480;  alias, 1 drivers
v000002855abcf270_0 .net "Cout", 0 0, L_000002855ac90bd0;  alias, 1 drivers
v000002855abce230_0 .net "S", 0 0, L_000002855ac8fdd0;  alias, 1 drivers
v000002855abcf310_0 .net "and1_out", 0 0, L_000002855ac90ee0;  1 drivers
v000002855abcda10_0 .net "and2_out", 0 0, L_000002855ac90d20;  1 drivers
v000002855abcfbd0_0 .net "xor1_out", 0 0, L_000002855ac8fd60;  1 drivers
S_000002855abdefe0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abde9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac90690 .functor XNOR 1, L_000002855ac11e70, L_000002855ac11650, C4<0>, C4<0>;
v000002855abcfa90_0 .net "A", 0 0, L_000002855ac11e70;  alias, 1 drivers
v000002855abcfb30_0 .net "B", 0 0, L_000002855ac11650;  alias, 1 drivers
v000002855abcfd10_0 .net "R", 0 0, L_000002855ac90690;  alias, 1 drivers
S_000002855abde040 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32370 .param/l "i" 0 3 12, +C4<01101>;
S_000002855abdd230 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abde040;
 .timescale 0 0;
S_000002855abddd20 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abdd230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abd1110_0 .net "A", 0 0, L_000002855ac109d0;  1 drivers
v000002855abd0850_0 .net "B", 0 0, L_000002855ac10a70;  1 drivers
v000002855abd0b70_0 .net "Cin", 0 0, L_000002855ac12690;  1 drivers
v000002855abd2290_0 .net "Cout", 0 0, v000002855abd0d50_0;  1 drivers
v000002855abd2330_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abd0c10_0 .var "R", 0 0;
v000002855abd23d0_0 .net "add_cout", 0 0, L_000002855ac90150;  1 drivers
v000002855abd2470_0 .net "and_out", 0 0, L_000002855ac90930;  1 drivers
v000002855abd0d50_0 .var "cout_internal", 0 0;
v000002855abd0e90_0 .net "not_a", 0 0, L_000002855ac90a10;  1 drivers
v000002855abd11b0_0 .net "not_b", 0 0, L_000002855ac903f0;  1 drivers
v000002855abd1250_0 .net "or_out", 0 0, L_000002855ac90380;  1 drivers
v000002855abd2dd0_0 .net "pass_a", 0 0, L_000002855ac91490;  1 drivers
v000002855abd2d30_0 .net "sub", 0 0, L_000002855ac90700;  1 drivers
v000002855abd2ab0_0 .net "sub_cout", 0 0, L_000002855ac911f0;  1 drivers
v000002855abd2b50_0 .net "sum", 0 0, L_000002855ac90000;  1 drivers
v000002855abd2e70_0 .net "xnor_out", 0 0, L_000002855ac91420;  1 drivers
E_000002855ab32230/0 .event anyedge, v000002855ab4ca60_0, v000002855abd1bb0_0, v000002855abd2650_0, v000002855abd0df0_0;
E_000002855ab32230/1 .event anyedge, v000002855abd0490_0, v000002855abd26f0_0, v000002855abd1390_0, v000002855abd0670_0;
E_000002855ab32230/2 .event anyedge, v000002855abd1610_0, v000002855abd0cb0_0, v000002855abd1d90_0;
E_000002855ab32230 .event/or E_000002855ab32230/0, E_000002855ab32230/1, E_000002855ab32230/2;
S_000002855abde360 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8feb0 .functor XOR 1, L_000002855ac109d0, L_000002855ac10a70, C4<0>, C4<0>;
L_000002855ac90000 .functor XOR 1, L_000002855ac8feb0, L_000002855ac12690, C4<0>, C4<0>;
L_000002855ac900e0 .functor AND 1, L_000002855ac8feb0, L_000002855ac12690, C4<1>, C4<1>;
L_000002855ac91500 .functor AND 1, L_000002855ac109d0, L_000002855ac10a70, C4<1>, C4<1>;
L_000002855ac90150 .functor OR 1, L_000002855ac900e0, L_000002855ac91500, C4<0>, C4<0>;
v000002855abd1430_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd2510_0 .net "B", 0 0, L_000002855ac10a70;  alias, 1 drivers
v000002855abd2150_0 .net "Cin", 0 0, L_000002855ac12690;  alias, 1 drivers
v000002855abd2650_0 .net "Cout", 0 0, L_000002855ac90150;  alias, 1 drivers
v000002855abd1bb0_0 .net "S", 0 0, L_000002855ac90000;  alias, 1 drivers
v000002855abd0710_0 .net "and1_out", 0 0, L_000002855ac900e0;  1 drivers
v000002855abd14d0_0 .net "and2_out", 0 0, L_000002855ac91500;  1 drivers
v000002855abd1ed0_0 .net "xor1_out", 0 0, L_000002855ac8feb0;  1 drivers
S_000002855abddb90 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac90930 .functor AND 1, L_000002855ac109d0, L_000002855ac10a70, C4<1>, C4<1>;
v000002855abd1750_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd0210_0 .net "B", 0 0, L_000002855ac10a70;  alias, 1 drivers
v000002855abd26f0_0 .net "R", 0 0, L_000002855ac90930;  alias, 1 drivers
S_000002855abde1d0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac90a10 .functor NOT 1, L_000002855ac109d0, C4<0>, C4<0>, C4<0>;
v000002855abd1f70_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd1610_0 .net "R", 0 0, L_000002855ac90a10;  alias, 1 drivers
S_000002855abde4f0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac903f0 .functor NOT 1, L_000002855ac10a70, C4<0>, C4<0>, C4<0>;
v000002855abd2010_0 .net "A", 0 0, L_000002855ac10a70;  alias, 1 drivers
v000002855abd1d90_0 .net "R", 0 0, L_000002855ac903f0;  alias, 1 drivers
S_000002855abdd3c0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac90380 .functor OR 1, L_000002855ac109d0, L_000002855ac10a70, C4<0>, C4<0>;
v000002855abd03f0_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd2970_0 .net "B", 0 0, L_000002855ac10a70;  alias, 1 drivers
v000002855abd1390_0 .net "R", 0 0, L_000002855ac90380;  alias, 1 drivers
S_000002855abdd6e0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac91490 .functor BUFZ 1, L_000002855ac109d0, C4<0>, C4<0>, C4<0>;
v000002855abd0350_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd0cb0_0 .net "R", 0 0, L_000002855ac91490;  alias, 1 drivers
S_000002855abe0b40 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac90af0 .functor NOT 1, L_000002855ac10a70, C4<0>, C4<0>, C4<0>;
v000002855abd19d0_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd20b0_0 .net "B", 0 0, L_000002855ac10a70;  alias, 1 drivers
L_000002855ac324c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abd1c50_0 .net "Cin", 0 0, L_000002855ac324c8;  1 drivers
v000002855abd0a30_0 .net "Cout", 0 0, L_000002855ac911f0;  alias, 1 drivers
v000002855abd1cf0_0 .net "S", 0 0, L_000002855ac90700;  alias, 1 drivers
S_000002855abe09b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abe0b40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac901c0 .functor XOR 1, L_000002855ac109d0, L_000002855ac90af0, C4<0>, C4<0>;
L_000002855ac90700 .functor XOR 1, L_000002855ac901c0, L_000002855ac324c8, C4<0>, C4<0>;
L_000002855ac90d90 .functor AND 1, L_000002855ac901c0, L_000002855ac324c8, C4<1>, C4<1>;
L_000002855ac908c0 .functor AND 1, L_000002855ac109d0, L_000002855ac90af0, C4<1>, C4<1>;
L_000002855ac911f0 .functor OR 1, L_000002855ac90d90, L_000002855ac908c0, C4<0>, C4<0>;
v000002855abd1890_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd07b0_0 .net "B", 0 0, L_000002855ac90af0;  1 drivers
v000002855abd1930_0 .net "Cin", 0 0, L_000002855ac324c8;  alias, 1 drivers
v000002855abd0490_0 .net "Cout", 0 0, L_000002855ac911f0;  alias, 1 drivers
v000002855abd0df0_0 .net "S", 0 0, L_000002855ac90700;  alias, 1 drivers
v000002855abd05d0_0 .net "and1_out", 0 0, L_000002855ac90d90;  1 drivers
v000002855abd2790_0 .net "and2_out", 0 0, L_000002855ac908c0;  1 drivers
v000002855abd0f30_0 .net "xor1_out", 0 0, L_000002855ac901c0;  1 drivers
S_000002855abe0370 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abddd20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac91420 .functor XNOR 1, L_000002855ac109d0, L_000002855ac10a70, C4<0>, C4<0>;
v000002855abd0ad0_0 .net "A", 0 0, L_000002855ac109d0;  alias, 1 drivers
v000002855abd1a70_0 .net "B", 0 0, L_000002855ac10a70;  alias, 1 drivers
v000002855abd0670_0 .net "R", 0 0, L_000002855ac91420;  alias, 1 drivers
S_000002855abe0690 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32fb0 .param/l "i" 0 3 12, +C4<01110>;
S_000002855abdf560 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abe0690;
 .timescale 0 0;
S_000002855abe01e0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abdf560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abe1f80_0 .net "A", 0 0, L_000002855ac10430;  1 drivers
v000002855abe1260_0 .net "B", 0 0, L_000002855ac11290;  1 drivers
v000002855abe3380_0 .net "Cin", 0 0, L_000002855ac12050;  1 drivers
v000002855abe27a0_0 .net "Cout", 0 0, v000002855abe2980_0;  1 drivers
v000002855abe2840_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abe18a0_0 .var "R", 0 0;
v000002855abe1ee0_0 .net "add_cout", 0 0, L_000002855ac90e70;  1 drivers
v000002855abe2ca0_0 .net "and_out", 0 0, L_000002855ac91f10;  1 drivers
v000002855abe2980_0 .var "cout_internal", 0 0;
v000002855abe2a20_0 .net "not_a", 0 0, L_000002855ac91ea0;  1 drivers
v000002855abe3880_0 .net "not_b", 0 0, L_000002855ac91f80;  1 drivers
v000002855abe1620_0 .net "or_out", 0 0, L_000002855ac91ce0;  1 drivers
v000002855abe2b60_0 .net "pass_a", 0 0, L_000002855ac91ff0;  1 drivers
v000002855abe3920_0 .net "sub", 0 0, L_000002855ac90fc0;  1 drivers
v000002855abe3420_0 .net "sub_cout", 0 0, L_000002855ac91c70;  1 drivers
v000002855abe20c0_0 .net "sum", 0 0, L_000002855ac90a80;  1 drivers
v000002855abe1440_0 .net "xnor_out", 0 0, L_000002855ac91e30;  1 drivers
E_000002855ab328f0/0 .event anyedge, v000002855ab4ca60_0, v000002855abd2a10_0, v000002855abd3050_0, v000002855abe32e0_0;
E_000002855ab328f0/1 .event anyedge, v000002855abe19e0_0, v000002855abe1d00_0, v000002855abe3560_0, v000002855abe1800_0;
E_000002855ab328f0/2 .event anyedge, v000002855abe37e0_0, v000002855abe1300_0, v000002855abe1da0_0;
E_000002855ab328f0 .event/or E_000002855ab328f0/0, E_000002855ab328f0/1, E_000002855ab328f0/2;
S_000002855abe0cd0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac904d0 .functor XOR 1, L_000002855ac10430, L_000002855ac11290, C4<0>, C4<0>;
L_000002855ac90a80 .functor XOR 1, L_000002855ac904d0, L_000002855ac12050, C4<0>, C4<0>;
L_000002855ac90b60 .functor AND 1, L_000002855ac904d0, L_000002855ac12050, C4<1>, C4<1>;
L_000002855ac90e00 .functor AND 1, L_000002855ac10430, L_000002855ac11290, C4<1>, C4<1>;
L_000002855ac90e70 .functor OR 1, L_000002855ac90b60, L_000002855ac90e00, C4<0>, C4<0>;
v000002855abd2f10_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abd2fb0_0 .net "B", 0 0, L_000002855ac11290;  alias, 1 drivers
v000002855abd2bf0_0 .net "Cin", 0 0, L_000002855ac12050;  alias, 1 drivers
v000002855abd3050_0 .net "Cout", 0 0, L_000002855ac90e70;  alias, 1 drivers
v000002855abd2a10_0 .net "S", 0 0, L_000002855ac90a80;  alias, 1 drivers
v000002855abd30f0_0 .net "and1_out", 0 0, L_000002855ac90b60;  1 drivers
v000002855abd2c90_0 .net "and2_out", 0 0, L_000002855ac90e00;  1 drivers
v000002855abe1c60_0 .net "xor1_out", 0 0, L_000002855ac904d0;  1 drivers
S_000002855abdf880 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac91f10 .functor AND 1, L_000002855ac10430, L_000002855ac11290, C4<1>, C4<1>;
v000002855abe3740_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe23e0_0 .net "B", 0 0, L_000002855ac11290;  alias, 1 drivers
v000002855abe1d00_0 .net "R", 0 0, L_000002855ac91f10;  alias, 1 drivers
S_000002855abe0500 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac91ea0 .functor NOT 1, L_000002855ac10430, C4<0>, C4<0>, C4<0>;
v000002855abe28e0_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe37e0_0 .net "R", 0 0, L_000002855ac91ea0;  alias, 1 drivers
S_000002855abdf240 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac91f80 .functor NOT 1, L_000002855ac11290, C4<0>, C4<0>, C4<0>;
v000002855abe2340_0 .net "A", 0 0, L_000002855ac11290;  alias, 1 drivers
v000002855abe1da0_0 .net "R", 0 0, L_000002855ac91f80;  alias, 1 drivers
S_000002855abdfec0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac91ce0 .functor OR 1, L_000002855ac10430, L_000002855ac11290, C4<0>, C4<0>;
v000002855abe2660_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe13a0_0 .net "B", 0 0, L_000002855ac11290;  alias, 1 drivers
v000002855abe3560_0 .net "R", 0 0, L_000002855ac91ce0;  alias, 1 drivers
S_000002855abe0820 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac91ff0 .functor BUFZ 1, L_000002855ac10430, C4<0>, C4<0>, C4<0>;
v000002855abe2480_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe1300_0 .net "R", 0 0, L_000002855ac91ff0;  alias, 1 drivers
S_000002855abe0e60 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac91a40 .functor NOT 1, L_000002855ac11290, C4<0>, C4<0>, C4<0>;
v000002855abe1580_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe25c0_0 .net "B", 0 0, L_000002855ac11290;  alias, 1 drivers
L_000002855ac32510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abe2700_0 .net "Cin", 0 0, L_000002855ac32510;  1 drivers
v000002855abe2200_0 .net "Cout", 0 0, L_000002855ac91c70;  alias, 1 drivers
v000002855abe1940_0 .net "S", 0 0, L_000002855ac90fc0;  alias, 1 drivers
S_000002855abe0ff0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abe0e60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac90f50 .functor XOR 1, L_000002855ac10430, L_000002855ac91a40, C4<0>, C4<0>;
L_000002855ac90fc0 .functor XOR 1, L_000002855ac90f50, L_000002855ac32510, C4<0>, C4<0>;
L_000002855ac91030 .functor AND 1, L_000002855ac90f50, L_000002855ac32510, C4<1>, C4<1>;
L_000002855ac92060 .functor AND 1, L_000002855ac10430, L_000002855ac91a40, C4<1>, C4<1>;
L_000002855ac91c70 .functor OR 1, L_000002855ac91030, L_000002855ac92060, C4<0>, C4<0>;
v000002855abe14e0_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe1e40_0 .net "B", 0 0, L_000002855ac91a40;  1 drivers
v000002855abe2520_0 .net "Cin", 0 0, L_000002855ac32510;  alias, 1 drivers
v000002855abe19e0_0 .net "Cout", 0 0, L_000002855ac91c70;  alias, 1 drivers
v000002855abe32e0_0 .net "S", 0 0, L_000002855ac90fc0;  alias, 1 drivers
v000002855abe2de0_0 .net "and1_out", 0 0, L_000002855ac91030;  1 drivers
v000002855abe2020_0 .net "and2_out", 0 0, L_000002855ac92060;  1 drivers
v000002855abe1760_0 .net "xor1_out", 0 0, L_000002855ac90f50;  1 drivers
S_000002855abdf3d0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abe01e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac91e30 .functor XNOR 1, L_000002855ac10430, L_000002855ac11290, C4<0>, C4<0>;
v000002855abe2ac0_0 .net "A", 0 0, L_000002855ac10430;  alias, 1 drivers
v000002855abe16c0_0 .net "B", 0 0, L_000002855ac11290;  alias, 1 drivers
v000002855abe1800_0 .net "R", 0 0, L_000002855ac91e30;  alias, 1 drivers
S_000002855abdf6f0 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32930 .param/l "i" 0 3 12, +C4<01111>;
S_000002855abdfa10 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abdf6f0;
 .timescale 0 0;
S_000002855abdfba0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abdfa10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abe6080_0 .net "A", 0 0, L_000002855ac116f0;  1 drivers
v000002855abe48c0_0 .net "B", 0 0, L_000002855ac10610;  1 drivers
v000002855abe4000_0 .net "Cin", 0 0, L_000002855ac106b0;  1 drivers
v000002855abe40a0_0 .net "Cout", 0 0, v000002855abe5d60_0;  1 drivers
v000002855abe5a40_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abe3ce0_0 .var "R", 0 0;
v000002855abe4c80_0 .net "add_cout", 0 0, L_000002855ac91dc0;  1 drivers
v000002855abe6120_0 .net "and_out", 0 0, L_000002855ac8fac0;  1 drivers
v000002855abe5d60_0 .var "cout_internal", 0 0;
v000002855abe59a0_0 .net "not_a", 0 0, L_000002855ac8ee10;  1 drivers
v000002855abe55e0_0 .net "not_b", 0 0, L_000002855ac8ec50;  1 drivers
v000002855abe4960_0 .net "or_out", 0 0, L_000002855ac8e550;  1 drivers
v000002855abe4e60_0 .net "pass_a", 0 0, L_000002855ac8fb30;  1 drivers
v000002855abe4140_0 .net "sub", 0 0, L_000002855ac91c00;  1 drivers
v000002855abe4f00_0 .net "sub_cout", 0 0, L_000002855ac8fa50;  1 drivers
v000002855abe57c0_0 .net "sum", 0 0, L_000002855ac919d0;  1 drivers
v000002855abe52c0_0 .net "xnor_out", 0 0, L_000002855ac8e710;  1 drivers
E_000002855ab32970/0 .event anyedge, v000002855ab4ca60_0, v000002855abe2d40_0, v000002855abe2160_0, v000002855abe5900_0;
E_000002855ab32970/1 .event anyedge, v000002855abe41e0_0, v000002855abe2f20_0, v000002855abe36a0_0, v000002855abe4be0_0;
E_000002855ab32970/2 .event anyedge, v000002855abe3060_0, v000002855abe4820_0, v000002855abe3240_0;
E_000002855ab32970 .event/or E_000002855ab32970/0, E_000002855ab32970/1, E_000002855ab32970/2;
S_000002855abdfd30 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac91d50 .functor XOR 1, L_000002855ac116f0, L_000002855ac10610, C4<0>, C4<0>;
L_000002855ac919d0 .functor XOR 1, L_000002855ac91d50, L_000002855ac106b0, C4<0>, C4<0>;
L_000002855ac91ab0 .functor AND 1, L_000002855ac91d50, L_000002855ac106b0, C4<1>, C4<1>;
L_000002855ac91b20 .functor AND 1, L_000002855ac116f0, L_000002855ac10610, C4<1>, C4<1>;
L_000002855ac91dc0 .functor OR 1, L_000002855ac91ab0, L_000002855ac91b20, C4<0>, C4<0>;
v000002855abe1a80_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe1b20_0 .net "B", 0 0, L_000002855ac10610;  alias, 1 drivers
v000002855abe2c00_0 .net "Cin", 0 0, L_000002855ac106b0;  alias, 1 drivers
v000002855abe2160_0 .net "Cout", 0 0, L_000002855ac91dc0;  alias, 1 drivers
v000002855abe2d40_0 .net "S", 0 0, L_000002855ac919d0;  alias, 1 drivers
v000002855abe22a0_0 .net "and1_out", 0 0, L_000002855ac91ab0;  1 drivers
v000002855abe2e80_0 .net "and2_out", 0 0, L_000002855ac91b20;  1 drivers
v000002855abe39c0_0 .net "xor1_out", 0 0, L_000002855ac91d50;  1 drivers
S_000002855abe0050 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8fac0 .functor AND 1, L_000002855ac116f0, L_000002855ac10610, C4<1>, C4<1>;
v000002855abe3100_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe1bc0_0 .net "B", 0 0, L_000002855ac10610;  alias, 1 drivers
v000002855abe2f20_0 .net "R", 0 0, L_000002855ac8fac0;  alias, 1 drivers
S_000002855abe9d50 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8ee10 .functor NOT 1, L_000002855ac116f0, C4<0>, C4<0>, C4<0>;
v000002855abe2fc0_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe3060_0 .net "R", 0 0, L_000002855ac8ee10;  alias, 1 drivers
S_000002855abea200 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8ec50 .functor NOT 1, L_000002855ac10610, C4<0>, C4<0>, C4<0>;
v000002855abe31a0_0 .net "A", 0 0, L_000002855ac10610;  alias, 1 drivers
v000002855abe3240_0 .net "R", 0 0, L_000002855ac8ec50;  alias, 1 drivers
S_000002855abec910 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e550 .functor OR 1, L_000002855ac116f0, L_000002855ac10610, C4<0>, C4<0>;
v000002855abe34c0_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe3600_0 .net "B", 0 0, L_000002855ac10610;  alias, 1 drivers
v000002855abe36a0_0 .net "R", 0 0, L_000002855ac8e550;  alias, 1 drivers
S_000002855abe98a0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8fb30 .functor BUFZ 1, L_000002855ac116f0, C4<0>, C4<0>, C4<0>;
v000002855abe5680_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe4820_0 .net "R", 0 0, L_000002855ac8fb30;  alias, 1 drivers
S_000002855abecaa0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8e630 .functor NOT 1, L_000002855ac10610, C4<0>, C4<0>, C4<0>;
v000002855abe4dc0_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe5fe0_0 .net "B", 0 0, L_000002855ac10610;  alias, 1 drivers
L_000002855ac32558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abe5360_0 .net "Cin", 0 0, L_000002855ac32558;  1 drivers
v000002855abe3b00_0 .net "Cout", 0 0, L_000002855ac8fa50;  alias, 1 drivers
v000002855abe5e00_0 .net "S", 0 0, L_000002855ac91c00;  alias, 1 drivers
S_000002855abe9260 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abecaa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac91b90 .functor XOR 1, L_000002855ac116f0, L_000002855ac8e630, C4<0>, C4<0>;
L_000002855ac91c00 .functor XOR 1, L_000002855ac91b90, L_000002855ac32558, C4<0>, C4<0>;
L_000002855ac8e320 .functor AND 1, L_000002855ac91b90, L_000002855ac32558, C4<1>, C4<1>;
L_000002855ac8efd0 .functor AND 1, L_000002855ac116f0, L_000002855ac8e630, C4<1>, C4<1>;
L_000002855ac8fa50 .functor OR 1, L_000002855ac8e320, L_000002855ac8efd0, C4<0>, C4<0>;
v000002855abe3ec0_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe5720_0 .net "B", 0 0, L_000002855ac8e630;  1 drivers
v000002855abe5180_0 .net "Cin", 0 0, L_000002855ac32558;  alias, 1 drivers
v000002855abe41e0_0 .net "Cout", 0 0, L_000002855ac8fa50;  alias, 1 drivers
v000002855abe5900_0 .net "S", 0 0, L_000002855ac91c00;  alias, 1 drivers
v000002855abe50e0_0 .net "and1_out", 0 0, L_000002855ac8e320;  1 drivers
v000002855abe5860_0 .net "and2_out", 0 0, L_000002855ac8efd0;  1 drivers
v000002855abe5ea0_0 .net "xor1_out", 0 0, L_000002855ac91b90;  1 drivers
S_000002855abeae80 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abdfba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e710 .functor XNOR 1, L_000002855ac116f0, L_000002855ac10610, C4<0>, C4<0>;
v000002855abe3f60_0 .net "A", 0 0, L_000002855ac116f0;  alias, 1 drivers
v000002855abe4d20_0 .net "B", 0 0, L_000002855ac10610;  alias, 1 drivers
v000002855abe4be0_0 .net "R", 0 0, L_000002855ac8e710;  alias, 1 drivers
S_000002855abeab60 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab323b0 .param/l "i" 0 3 12, +C4<010000>;
S_000002855abec460 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abeab60;
 .timescale 0 0;
S_000002855abeacf0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abec460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abe7e80_0 .net "A", 0 0, L_000002855ac11330;  1 drivers
v000002855abe8880_0 .net "B", 0 0, L_000002855ac10b10;  1 drivers
v000002855abe7f20_0 .net "Cin", 0 0, L_000002855ac12730;  1 drivers
v000002855abe7020_0 .net "Cout", 0 0, v000002855abe75c0_0;  1 drivers
v000002855abe70c0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abe89c0_0 .var "R", 0 0;
v000002855abe8600_0 .net "add_cout", 0 0, L_000002855ac8e1d0;  1 drivers
v000002855abe7700_0 .net "and_out", 0 0, L_000002855ac8fc10;  1 drivers
v000002855abe75c0_0 .var "cout_internal", 0 0;
v000002855abe6940_0 .net "not_a", 0 0, L_000002855ac8f9e0;  1 drivers
v000002855abe7b60_0 .net "not_b", 0 0, L_000002855ac8f4a0;  1 drivers
v000002855abe6300_0 .net "or_out", 0 0, L_000002855ac8f270;  1 drivers
v000002855abe7340_0 .net "pass_a", 0 0, L_000002855ac8eef0;  1 drivers
v000002855abe6580_0 .net "sub", 0 0, L_000002855ac8e9b0;  1 drivers
v000002855abe8240_0 .net "sub_cout", 0 0, L_000002855ac8f820;  1 drivers
v000002855abe69e0_0 .net "sum", 0 0, L_000002855ac8e860;  1 drivers
v000002855abe7840_0 .net "xnor_out", 0 0, L_000002855ac8ee80;  1 drivers
E_000002855ab32430/0 .event anyedge, v000002855ab4ca60_0, v000002855abe46e0_0, v000002855abe5c20_0, v000002855abe4500_0;
E_000002855ab32430/1 .event anyedge, v000002855abe5540_0, v000002855abe5b80_0, v000002855abe4320_0, v000002855abe7980_0;
E_000002855ab32430/2 .event anyedge, v000002855abe5040_0, v000002855abe4b40_0, v000002855abe5cc0_0;
E_000002855ab32430 .event/or E_000002855ab32430/0, E_000002855ab32430/1, E_000002855ab32430/2;
S_000002855abebfb0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f350 .functor XOR 1, L_000002855ac11330, L_000002855ac10b10, C4<0>, C4<0>;
L_000002855ac8e860 .functor XOR 1, L_000002855ac8f350, L_000002855ac12730, C4<0>, C4<0>;
L_000002855ac8f040 .functor AND 1, L_000002855ac8f350, L_000002855ac12730, C4<1>, C4<1>;
L_000002855ac8fba0 .functor AND 1, L_000002855ac11330, L_000002855ac10b10, C4<1>, C4<1>;
L_000002855ac8e1d0 .functor OR 1, L_000002855ac8f040, L_000002855ac8fba0, C4<0>, C4<0>;
v000002855abe4a00_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe3e20_0 .net "B", 0 0, L_000002855ac10b10;  alias, 1 drivers
v000002855abe5f40_0 .net "Cin", 0 0, L_000002855ac12730;  alias, 1 drivers
v000002855abe5c20_0 .net "Cout", 0 0, L_000002855ac8e1d0;  alias, 1 drivers
v000002855abe46e0_0 .net "S", 0 0, L_000002855ac8e860;  alias, 1 drivers
v000002855abe4640_0 .net "and1_out", 0 0, L_000002855ac8f040;  1 drivers
v000002855abe4780_0 .net "and2_out", 0 0, L_000002855ac8fba0;  1 drivers
v000002855abe4280_0 .net "xor1_out", 0 0, L_000002855ac8f350;  1 drivers
S_000002855abeb010 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8fc10 .functor AND 1, L_000002855ac11330, L_000002855ac10b10, C4<1>, C4<1>;
v000002855abe4fa0_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe5ae0_0 .net "B", 0 0, L_000002855ac10b10;  alias, 1 drivers
v000002855abe5b80_0 .net "R", 0 0, L_000002855ac8fc10;  alias, 1 drivers
S_000002855abea070 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8f9e0 .functor NOT 1, L_000002855ac11330, C4<0>, C4<0>, C4<0>;
v000002855abe3d80_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe5040_0 .net "R", 0 0, L_000002855ac8f9e0;  alias, 1 drivers
S_000002855abe9a30 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8f4a0 .functor NOT 1, L_000002855ac10b10, C4<0>, C4<0>, C4<0>;
v000002855abe5220_0 .net "A", 0 0, L_000002855ac10b10;  alias, 1 drivers
v000002855abe5cc0_0 .net "R", 0 0, L_000002855ac8f4a0;  alias, 1 drivers
S_000002855abe93f0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8f270 .functor OR 1, L_000002855ac11330, L_000002855ac10b10, C4<0>, C4<0>;
v000002855abe4aa0_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe5400_0 .net "B", 0 0, L_000002855ac10b10;  alias, 1 drivers
v000002855abe4320_0 .net "R", 0 0, L_000002855ac8f270;  alias, 1 drivers
S_000002855abeb650 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8eef0 .functor BUFZ 1, L_000002855ac11330, C4<0>, C4<0>, C4<0>;
v000002855abe43c0_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe4b40_0 .net "R", 0 0, L_000002855ac8eef0;  alias, 1 drivers
S_000002855abec5f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f190 .functor NOT 1, L_000002855ac10b10, C4<0>, C4<0>, C4<0>;
v000002855abe3c40_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe8920_0 .net "B", 0 0, L_000002855ac10b10;  alias, 1 drivers
L_000002855ac325a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abe7660_0 .net "Cin", 0 0, L_000002855ac325a0;  1 drivers
v000002855abe77a0_0 .net "Cout", 0 0, L_000002855ac8f820;  alias, 1 drivers
v000002855abe8060_0 .net "S", 0 0, L_000002855ac8e9b0;  alias, 1 drivers
S_000002855abeb4c0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abec5f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f200 .functor XOR 1, L_000002855ac11330, L_000002855ac8f190, C4<0>, C4<0>;
L_000002855ac8e9b0 .functor XOR 1, L_000002855ac8f200, L_000002855ac325a0, C4<0>, C4<0>;
L_000002855ac8f0b0 .functor AND 1, L_000002855ac8f200, L_000002855ac325a0, C4<1>, C4<1>;
L_000002855ac8eda0 .functor AND 1, L_000002855ac11330, L_000002855ac8f190, C4<1>, C4<1>;
L_000002855ac8f820 .functor OR 1, L_000002855ac8f0b0, L_000002855ac8eda0, C4<0>, C4<0>;
v000002855abe61c0_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe54a0_0 .net "B", 0 0, L_000002855ac8f190;  1 drivers
v000002855abe4460_0 .net "Cin", 0 0, L_000002855ac325a0;  alias, 1 drivers
v000002855abe5540_0 .net "Cout", 0 0, L_000002855ac8f820;  alias, 1 drivers
v000002855abe4500_0 .net "S", 0 0, L_000002855ac8e9b0;  alias, 1 drivers
v000002855abe3a60_0 .net "and1_out", 0 0, L_000002855ac8f0b0;  1 drivers
v000002855abe3ba0_0 .net "and2_out", 0 0, L_000002855ac8eda0;  1 drivers
v000002855abe45a0_0 .net "xor1_out", 0 0, L_000002855ac8f200;  1 drivers
S_000002855abecc30 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abeacf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8ee80 .functor XNOR 1, L_000002855ac11330, L_000002855ac10b10, C4<0>, C4<0>;
v000002855abe6260_0 .net "A", 0 0, L_000002855ac11330;  alias, 1 drivers
v000002855abe6b20_0 .net "B", 0 0, L_000002855ac10b10;  alias, 1 drivers
v000002855abe7980_0 .net "R", 0 0, L_000002855ac8ee80;  alias, 1 drivers
S_000002855abeb1a0 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab323f0 .param/l "i" 0 3 12, +C4<010001>;
S_000002855abe9580 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abeb1a0;
 .timescale 0 0;
S_000002855abeb330 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abe9580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855abe66c0_0 .net "A", 0 0, L_000002855ac11fb0;  1 drivers
v000002855abe6800_0 .net "B", 0 0, L_000002855ac120f0;  1 drivers
v000002855abe68a0_0 .net "Cin", 0 0, L_000002855ac12190;  1 drivers
v000002855abe6e40_0 .net "Cout", 0 0, v000002855abe8f60_0;  1 drivers
v000002855abe8e20_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855abe8ec0_0 .var "R", 0 0;
v000002855abe8d80_0 .net "add_cout", 0 0, L_000002855ac8ea20;  1 drivers
v000002855abe9140_0 .net "and_out", 0 0, L_000002855ac8e940;  1 drivers
v000002855abe8f60_0 .var "cout_internal", 0 0;
v000002855abe8a60_0 .net "not_a", 0 0, L_000002855ac8e160;  1 drivers
v000002855abe9000_0 .net "not_b", 0 0, L_000002855ac8e400;  1 drivers
v000002855abe8b00_0 .net "or_out", 0 0, L_000002855ac8e2b0;  1 drivers
v000002855abe8ba0_0 .net "pass_a", 0 0, L_000002855ac8e470;  1 drivers
v000002855abe90a0_0 .net "sub", 0 0, L_000002855ac8e390;  1 drivers
v000002855abe8c40_0 .net "sub_cout", 0 0, L_000002855ac8eb00;  1 drivers
v000002855abe8ce0_0 .net "sum", 0 0, L_000002855ac8ecc0;  1 drivers
v000002855ac00240_0 .net "xnor_out", 0 0, L_000002855ac8e240;  1 drivers
E_000002855ab32d70/0 .event anyedge, v000002855ab4ca60_0, v000002855abe7c00_0, v000002855abe86a0_0, v000002855abe8420_0;
E_000002855ab32d70/1 .event anyedge, v000002855abe6440_0, v000002855abe8740_0, v000002855abe7200_0, v000002855abe6d00_0;
E_000002855ab32d70/2 .event anyedge, v000002855abe78e0_0, v000002855abe6a80_0, v000002855abe6ee0_0;
E_000002855ab32d70 .event/or E_000002855ab32d70/0, E_000002855ab32d70/1, E_000002855ab32d70/2;
S_000002855abeb7e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8fcf0 .functor XOR 1, L_000002855ac11fb0, L_000002855ac120f0, C4<0>, C4<0>;
L_000002855ac8ecc0 .functor XOR 1, L_000002855ac8fcf0, L_000002855ac12190, C4<0>, C4<0>;
L_000002855ac8f890 .functor AND 1, L_000002855ac8fcf0, L_000002855ac12190, C4<1>, C4<1>;
L_000002855ac8fc80 .functor AND 1, L_000002855ac11fb0, L_000002855ac120f0, C4<1>, C4<1>;
L_000002855ac8ea20 .functor OR 1, L_000002855ac8f890, L_000002855ac8fc80, C4<0>, C4<0>;
v000002855abe7480_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe8560_0 .net "B", 0 0, L_000002855ac120f0;  alias, 1 drivers
v000002855abe81a0_0 .net "Cin", 0 0, L_000002855ac12190;  alias, 1 drivers
v000002855abe86a0_0 .net "Cout", 0 0, L_000002855ac8ea20;  alias, 1 drivers
v000002855abe7c00_0 .net "S", 0 0, L_000002855ac8ecc0;  alias, 1 drivers
v000002855abe6760_0 .net "and1_out", 0 0, L_000002855ac8f890;  1 drivers
v000002855abe7520_0 .net "and2_out", 0 0, L_000002855ac8fc80;  1 drivers
v000002855abe7fc0_0 .net "xor1_out", 0 0, L_000002855ac8fcf0;  1 drivers
S_000002855abe9710 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e940 .functor AND 1, L_000002855ac11fb0, L_000002855ac120f0, C4<1>, C4<1>;
v000002855abe6f80_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe63a0_0 .net "B", 0 0, L_000002855ac120f0;  alias, 1 drivers
v000002855abe8740_0 .net "R", 0 0, L_000002855ac8e940;  alias, 1 drivers
S_000002855abea520 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8e160 .functor NOT 1, L_000002855ac11fb0, C4<0>, C4<0>, C4<0>;
v000002855abe8100_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe78e0_0 .net "R", 0 0, L_000002855ac8e160;  alias, 1 drivers
S_000002855abebe20 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8e400 .functor NOT 1, L_000002855ac120f0, C4<0>, C4<0>, C4<0>;
v000002855abe82e0_0 .net "A", 0 0, L_000002855ac120f0;  alias, 1 drivers
v000002855abe6ee0_0 .net "R", 0 0, L_000002855ac8e400;  alias, 1 drivers
S_000002855abeb970 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e2b0 .functor OR 1, L_000002855ac11fb0, L_000002855ac120f0, C4<0>, C4<0>;
v000002855abe8380_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe87e0_0 .net "B", 0 0, L_000002855ac120f0;  alias, 1 drivers
v000002855abe7200_0 .net "R", 0 0, L_000002855ac8e2b0;  alias, 1 drivers
S_000002855abe9ee0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8e470 .functor BUFZ 1, L_000002855ac11fb0, C4<0>, C4<0>, C4<0>;
v000002855abe7de0_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe6a80_0 .net "R", 0 0, L_000002855ac8e470;  alias, 1 drivers
S_000002855abe9bc0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f740 .functor NOT 1, L_000002855ac120f0, C4<0>, C4<0>, C4<0>;
v000002855abe7ca0_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe6c60_0 .net "B", 0 0, L_000002855ac120f0;  alias, 1 drivers
L_000002855ac325e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855abe7d40_0 .net "Cin", 0 0, L_000002855ac325e8;  1 drivers
v000002855abe72a0_0 .net "Cout", 0 0, L_000002855ac8eb00;  alias, 1 drivers
v000002855abe84c0_0 .net "S", 0 0, L_000002855ac8e390;  alias, 1 drivers
S_000002855abea390 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abe9bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8eb70 .functor XOR 1, L_000002855ac11fb0, L_000002855ac8f740, C4<0>, C4<0>;
L_000002855ac8e390 .functor XOR 1, L_000002855ac8eb70, L_000002855ac325e8, C4<0>, C4<0>;
L_000002855ac8ed30 .functor AND 1, L_000002855ac8eb70, L_000002855ac325e8, C4<1>, C4<1>;
L_000002855ac8ea90 .functor AND 1, L_000002855ac11fb0, L_000002855ac8f740, C4<1>, C4<1>;
L_000002855ac8eb00 .functor OR 1, L_000002855ac8ed30, L_000002855ac8ea90, C4<0>, C4<0>;
v000002855abe6da0_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe7a20_0 .net "B", 0 0, L_000002855ac8f740;  1 drivers
v000002855abe7160_0 .net "Cin", 0 0, L_000002855ac325e8;  alias, 1 drivers
v000002855abe6440_0 .net "Cout", 0 0, L_000002855ac8eb00;  alias, 1 drivers
v000002855abe8420_0 .net "S", 0 0, L_000002855ac8e390;  alias, 1 drivers
v000002855abe7ac0_0 .net "and1_out", 0 0, L_000002855ac8ed30;  1 drivers
v000002855abe73e0_0 .net "and2_out", 0 0, L_000002855ac8ea90;  1 drivers
v000002855abe6bc0_0 .net "xor1_out", 0 0, L_000002855ac8eb70;  1 drivers
S_000002855abea6b0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abeb330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e240 .functor XNOR 1, L_000002855ac11fb0, L_000002855ac120f0, C4<0>, C4<0>;
v000002855abe64e0_0 .net "A", 0 0, L_000002855ac11fb0;  alias, 1 drivers
v000002855abe6620_0 .net "B", 0 0, L_000002855ac120f0;  alias, 1 drivers
v000002855abe6d00_0 .net "R", 0 0, L_000002855ac8e240;  alias, 1 drivers
S_000002855abea840 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32d30 .param/l "i" 0 3 12, +C4<010010>;
S_000002855abebb00 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abea840;
 .timescale 0 0;
S_000002855abebc90 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abebb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac02400_0 .net "A", 0 0, L_000002855ac12230;  1 drivers
v000002855ac022c0_0 .net "B", 0 0, L_000002855ac10bb0;  1 drivers
v000002855ac00d80_0 .net "Cin", 0 0, L_000002855ac122d0;  1 drivers
v000002855ac00ec0_0 .net "Cout", 0 0, v000002855ac018c0_0;  1 drivers
v000002855ac01640_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac016e0_0 .var "R", 0 0;
v000002855ac02040_0 .net "add_cout", 0 0, L_000002855ac8f3c0;  1 drivers
v000002855ac01dc0_0 .net "and_out", 0 0, L_000002855ac8f5f0;  1 drivers
v000002855ac018c0_0 .var "cout_internal", 0 0;
v000002855ac01b40_0 .net "not_a", 0 0, L_000002855ac8f900;  1 drivers
v000002855ac02360_0 .net "not_b", 0 0, L_000002855ac8f970;  1 drivers
v000002855ac01960_0 .net "or_out", 0 0, L_000002855ac8f6d0;  1 drivers
v000002855ac01f00_0 .net "pass_a", 0 0, L_000002855ac8e8d0;  1 drivers
v000002855ac01e60_0 .net "sub", 0 0, L_000002855ac8e780;  1 drivers
v000002855ac01a00_0 .net "sub_cout", 0 0, L_000002855ac8f510;  1 drivers
v000002855ac009c0_0 .net "sum", 0 0, L_000002855ac8e4e0;  1 drivers
v000002855ac02860_0 .net "xnor_out", 0 0, L_000002855ac8e7f0;  1 drivers
E_000002855ab330f0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac013c0_0, v000002855ac00600_0, v000002855ac027c0_0;
E_000002855ab330f0/1 .event anyedge, v000002855ac00880_0, v000002855ac00740_0, v000002855ac01500_0, v000002855ac01820_0;
E_000002855ab330f0/2 .event anyedge, v000002855ac004c0_0, v000002855ac024a0_0, v000002855ac00ce0_0;
E_000002855ab330f0 .event/or E_000002855ab330f0/0, E_000002855ab330f0/1, E_000002855ab330f0/2;
S_000002855abec780 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f660 .functor XOR 1, L_000002855ac12230, L_000002855ac10bb0, C4<0>, C4<0>;
L_000002855ac8e4e0 .functor XOR 1, L_000002855ac8f660, L_000002855ac122d0, C4<0>, C4<0>;
L_000002855ac8e6a0 .functor AND 1, L_000002855ac8f660, L_000002855ac122d0, C4<1>, C4<1>;
L_000002855ac8f7b0 .functor AND 1, L_000002855ac12230, L_000002855ac10bb0, C4<1>, C4<1>;
L_000002855ac8f3c0 .functor OR 1, L_000002855ac8e6a0, L_000002855ac8f7b0, C4<0>, C4<0>;
v000002855ac010a0_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac01c80_0 .net "B", 0 0, L_000002855ac10bb0;  alias, 1 drivers
v000002855ac01aa0_0 .net "Cin", 0 0, L_000002855ac122d0;  alias, 1 drivers
v000002855ac00600_0 .net "Cout", 0 0, L_000002855ac8f3c0;  alias, 1 drivers
v000002855ac013c0_0 .net "S", 0 0, L_000002855ac8e4e0;  alias, 1 drivers
v000002855ac001a0_0 .net "and1_out", 0 0, L_000002855ac8e6a0;  1 drivers
v000002855ac00c40_0 .net "and2_out", 0 0, L_000002855ac8f7b0;  1 drivers
v000002855ac02540_0 .net "xor1_out", 0 0, L_000002855ac8f660;  1 drivers
S_000002855abec140 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8f5f0 .functor AND 1, L_000002855ac12230, L_000002855ac10bb0, C4<1>, C4<1>;
v000002855ac02180_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac011e0_0 .net "B", 0 0, L_000002855ac10bb0;  alias, 1 drivers
v000002855ac00740_0 .net "R", 0 0, L_000002855ac8f5f0;  alias, 1 drivers
S_000002855abea9d0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8f900 .functor NOT 1, L_000002855ac12230, C4<0>, C4<0>, C4<0>;
v000002855ac01000_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac004c0_0 .net "R", 0 0, L_000002855ac8f900;  alias, 1 drivers
S_000002855abec2d0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8f970 .functor NOT 1, L_000002855ac10bb0, C4<0>, C4<0>, C4<0>;
v000002855ac002e0_0 .net "A", 0 0, L_000002855ac10bb0;  alias, 1 drivers
v000002855ac00ce0_0 .net "R", 0 0, L_000002855ac8f970;  alias, 1 drivers
S_000002855abecdc0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8f6d0 .functor OR 1, L_000002855ac12230, L_000002855ac10bb0, C4<0>, C4<0>;
v000002855ac01780_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac00380_0 .net "B", 0 0, L_000002855ac10bb0;  alias, 1 drivers
v000002855ac01500_0 .net "R", 0 0, L_000002855ac8f6d0;  alias, 1 drivers
S_000002855abecf50 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac8e8d0 .functor BUFZ 1, L_000002855ac12230, C4<0>, C4<0>, C4<0>;
v000002855ac02720_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac024a0_0 .net "R", 0 0, L_000002855ac8e8d0;  alias, 1 drivers
S_000002855abf0ab0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8f580 .functor NOT 1, L_000002855ac10bb0, C4<0>, C4<0>, C4<0>;
v000002855ac00f60_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac01460_0 .net "B", 0 0, L_000002855ac10bb0;  alias, 1 drivers
L_000002855ac32630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac007e0_0 .net "Cin", 0 0, L_000002855ac32630;  1 drivers
v000002855ac01140_0 .net "Cout", 0 0, L_000002855ac8f510;  alias, 1 drivers
v000002855ac01be0_0 .net "S", 0 0, L_000002855ac8e780;  alias, 1 drivers
S_000002855abf0c40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abf0ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac8e5c0 .functor XOR 1, L_000002855ac12230, L_000002855ac8f580, C4<0>, C4<0>;
L_000002855ac8e780 .functor XOR 1, L_000002855ac8e5c0, L_000002855ac32630, C4<0>, C4<0>;
L_000002855ac8ebe0 .functor AND 1, L_000002855ac8e5c0, L_000002855ac32630, C4<1>, C4<1>;
L_000002855ac8f430 .functor AND 1, L_000002855ac12230, L_000002855ac8f580, C4<1>, C4<1>;
L_000002855ac8f510 .functor OR 1, L_000002855ac8ebe0, L_000002855ac8f430, C4<0>, C4<0>;
v000002855ac01320_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac00100_0 .net "B", 0 0, L_000002855ac8f580;  1 drivers
v000002855ac025e0_0 .net "Cin", 0 0, L_000002855ac32630;  alias, 1 drivers
v000002855ac00880_0 .net "Cout", 0 0, L_000002855ac8f510;  alias, 1 drivers
v000002855ac027c0_0 .net "S", 0 0, L_000002855ac8e780;  alias, 1 drivers
v000002855ac00920_0 .net "and1_out", 0 0, L_000002855ac8ebe0;  1 drivers
v000002855ac00e20_0 .net "and2_out", 0 0, L_000002855ac8f430;  1 drivers
v000002855ac01280_0 .net "xor1_out", 0 0, L_000002855ac8e5c0;  1 drivers
S_000002855abee3a0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abebc90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac8e7f0 .functor XNOR 1, L_000002855ac12230, L_000002855ac10bb0, C4<0>, C4<0>;
v000002855ac01d20_0 .net "A", 0 0, L_000002855ac12230;  alias, 1 drivers
v000002855ac015a0_0 .net "B", 0 0, L_000002855ac10bb0;  alias, 1 drivers
v000002855ac01820_0 .net "R", 0 0, L_000002855ac8e7f0;  alias, 1 drivers
S_000002855abf0dd0 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab33cb0 .param/l "i" 0 3 12, +C4<010011>;
S_000002855abf0150 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf0dd0;
 .timescale 0 0;
S_000002855abeed00 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf0150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac039e0_0 .net "A", 0 0, L_000002855ac12870;  1 drivers
v000002855ac03120_0 .net "B", 0 0, L_000002855ac12370;  1 drivers
v000002855ac04480_0 .net "Cin", 0 0, L_000002855ac104d0;  1 drivers
v000002855ac03300_0 .net "Cout", 0 0, v000002855ac03e40_0;  1 drivers
v000002855ac04fc0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac04ca0_0 .var "R", 0 0;
v000002855ac04b60_0 .net "add_cout", 0 0, L_000002855ac943b0;  1 drivers
v000002855ac02c20_0 .net "and_out", 0 0, L_000002855ac95290;  1 drivers
v000002855ac03e40_0 .var "cout_internal", 0 0;
v000002855ac04ac0_0 .net "not_a", 0 0, L_000002855ac956f0;  1 drivers
v000002855ac04e80_0 .net "not_b", 0 0, L_000002855ac94880;  1 drivers
v000002855ac02cc0_0 .net "or_out", 0 0, L_000002855ac95450;  1 drivers
v000002855ac03760_0 .net "pass_a", 0 0, L_000002855ac95680;  1 drivers
v000002855ac03b20_0 .net "sub", 0 0, L_000002855ac95530;  1 drivers
v000002855ac02a40_0 .net "sub_cout", 0 0, L_000002855ac94b20;  1 drivers
v000002855ac04de0_0 .net "sum", 0 0, L_000002855ac94c00;  1 drivers
v000002855ac04160_0 .net "xnor_out", 0 0, L_000002855ac94500;  1 drivers
E_000002855ab33b70/0 .event anyedge, v000002855ab4ca60_0, v000002855ac020e0_0, v000002855ac006a0_0, v000002855ac02ea0_0;
E_000002855ab33b70/1 .event anyedge, v000002855ac03260_0, v000002855ac04340_0, v000002855ac02fe0_0, v000002855ac02900_0;
E_000002855ab33b70/2 .event anyedge, v000002855ac02d60_0, v000002855ac03ee0_0, v000002855ac03f80_0;
E_000002855ab33b70 .event/or E_000002855ab33b70/0, E_000002855ab33b70/1, E_000002855ab33b70/2;
S_000002855abeee90 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95a00 .functor XOR 1, L_000002855ac12870, L_000002855ac12370, C4<0>, C4<0>;
L_000002855ac94c00 .functor XOR 1, L_000002855ac95a00, L_000002855ac104d0, C4<0>, C4<0>;
L_000002855ac95ae0 .functor AND 1, L_000002855ac95a00, L_000002855ac104d0, C4<1>, C4<1>;
L_000002855ac94340 .functor AND 1, L_000002855ac12870, L_000002855ac12370, C4<1>, C4<1>;
L_000002855ac943b0 .functor OR 1, L_000002855ac95ae0, L_000002855ac94340, C4<0>, C4<0>;
v000002855ac00420_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac01fa0_0 .net "B", 0 0, L_000002855ac12370;  alias, 1 drivers
v000002855ac00560_0 .net "Cin", 0 0, L_000002855ac104d0;  alias, 1 drivers
v000002855ac006a0_0 .net "Cout", 0 0, L_000002855ac943b0;  alias, 1 drivers
v000002855ac020e0_0 .net "S", 0 0, L_000002855ac94c00;  alias, 1 drivers
v000002855ac00a60_0 .net "and1_out", 0 0, L_000002855ac95ae0;  1 drivers
v000002855ac00b00_0 .net "and2_out", 0 0, L_000002855ac94340;  1 drivers
v000002855ac02220_0 .net "xor1_out", 0 0, L_000002855ac95a00;  1 drivers
S_000002855abf0f60 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac95290 .functor AND 1, L_000002855ac12870, L_000002855ac12370, C4<1>, C4<1>;
v000002855ac02680_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac00ba0_0 .net "B", 0 0, L_000002855ac12370;  alias, 1 drivers
v000002855ac04340_0 .net "R", 0 0, L_000002855ac95290;  alias, 1 drivers
S_000002855abef020 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac956f0 .functor NOT 1, L_000002855ac12870, C4<0>, C4<0>, C4<0>;
v000002855ac031c0_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac02d60_0 .net "R", 0 0, L_000002855ac956f0;  alias, 1 drivers
S_000002855abefe30 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac94880 .functor NOT 1, L_000002855ac12370, C4<0>, C4<0>, C4<0>;
v000002855ac047a0_0 .net "A", 0 0, L_000002855ac12370;  alias, 1 drivers
v000002855ac03f80_0 .net "R", 0 0, L_000002855ac94880;  alias, 1 drivers
S_000002855abed270 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac95450 .functor OR 1, L_000002855ac12870, L_000002855ac12370, C4<0>, C4<0>;
v000002855ac043e0_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac029a0_0 .net "B", 0 0, L_000002855ac12370;  alias, 1 drivers
v000002855ac02fe0_0 .net "R", 0 0, L_000002855ac95450;  alias, 1 drivers
S_000002855abed400 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac95680 .functor BUFZ 1, L_000002855ac12870, C4<0>, C4<0>, C4<0>;
v000002855ac04700_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac03ee0_0 .net "R", 0 0, L_000002855ac95680;  alias, 1 drivers
S_000002855abef4d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac94180 .functor NOT 1, L_000002855ac12370, C4<0>, C4<0>, C4<0>;
v000002855ac03080_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac04d40_0 .net "B", 0 0, L_000002855ac12370;  alias, 1 drivers
L_000002855ac32678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac03c60_0 .net "Cin", 0 0, L_000002855ac32678;  1 drivers
v000002855ac05060_0 .net "Cout", 0 0, L_000002855ac94b20;  alias, 1 drivers
v000002855ac040c0_0 .net "S", 0 0, L_000002855ac95530;  alias, 1 drivers
S_000002855abef1b0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abef4d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac94b90 .functor XOR 1, L_000002855ac12870, L_000002855ac94180, C4<0>, C4<0>;
L_000002855ac95530 .functor XOR 1, L_000002855ac94b90, L_000002855ac32678, C4<0>, C4<0>;
L_000002855ac94dc0 .functor AND 1, L_000002855ac94b90, L_000002855ac32678, C4<1>, C4<1>;
L_000002855ac946c0 .functor AND 1, L_000002855ac12870, L_000002855ac94180, C4<1>, C4<1>;
L_000002855ac94b20 .functor OR 1, L_000002855ac94dc0, L_000002855ac946c0, C4<0>, C4<0>;
v000002855ac04980_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac04f20_0 .net "B", 0 0, L_000002855ac94180;  1 drivers
v000002855ac036c0_0 .net "Cin", 0 0, L_000002855ac32678;  alias, 1 drivers
v000002855ac03260_0 .net "Cout", 0 0, L_000002855ac94b20;  alias, 1 drivers
v000002855ac02ea0_0 .net "S", 0 0, L_000002855ac95530;  alias, 1 drivers
v000002855ac03da0_0 .net "and1_out", 0 0, L_000002855ac94dc0;  1 drivers
v000002855ac02b80_0 .net "and2_out", 0 0, L_000002855ac946c0;  1 drivers
v000002855ac03a80_0 .net "xor1_out", 0 0, L_000002855ac94b90;  1 drivers
S_000002855abed590 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abeed00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac94500 .functor XNOR 1, L_000002855ac12870, L_000002855ac12370, C4<0>, C4<0>;
v000002855ac038a0_0 .net "A", 0 0, L_000002855ac12870;  alias, 1 drivers
v000002855ac04c00_0 .net "B", 0 0, L_000002855ac12370;  alias, 1 drivers
v000002855ac02900_0 .net "R", 0 0, L_000002855ac94500;  alias, 1 drivers
S_000002855abef340 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab331f0 .param/l "i" 0 3 12, +C4<010100>;
S_000002855abf02e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abef340;
 .timescale 0 0;
S_000002855abef660 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf02e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac05240_0 .net "A", 0 0, L_000002855ac9c670;  1 drivers
v000002855ac05d80_0 .net "B", 0 0, L_000002855ac9bd10;  1 drivers
v000002855ac057e0_0 .net "Cin", 0 0, L_000002855ac9ab90;  1 drivers
v000002855ac070e0_0 .net "Cout", 0 0, v000002855ac06140_0;  1 drivers
v000002855ac06c80_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac060a0_0 .var "R", 0 0;
v000002855ac06b40_0 .net "add_cout", 0 0, L_000002855ac95300;  1 drivers
v000002855ac074a0_0 .net "and_out", 0 0, L_000002855ac951b0;  1 drivers
v000002855ac06140_0 .var "cout_internal", 0 0;
v000002855ac05880_0 .net "not_a", 0 0, L_000002855ac95610;  1 drivers
v000002855ac07720_0 .net "not_b", 0 0, L_000002855ac94ce0;  1 drivers
v000002855ac05920_0 .net "or_out", 0 0, L_000002855ac94ea0;  1 drivers
v000002855ac05100_0 .net "pass_a", 0 0, L_000002855ac957d0;  1 drivers
v000002855ac052e0_0 .net "sub", 0 0, L_000002855ac94f10;  1 drivers
v000002855ac06320_0 .net "sub_cout", 0 0, L_000002855ac950d0;  1 drivers
v000002855ac075e0_0 .net "sum", 0 0, L_000002855ac95370;  1 drivers
v000002855ac072c0_0 .net "xnor_out", 0 0, L_000002855ac955a0;  1 drivers
E_000002855ab33770/0 .event anyedge, v000002855ab4ca60_0, v000002855ac04520_0, v000002855ac02e00_0, v000002855ac06d20_0;
E_000002855ab33770/1 .event anyedge, v000002855ac063c0_0, v000002855ac04660_0, v000002855ac03580_0, v000002855ac07400_0;
E_000002855ab33770/2 .event anyedge, v000002855ac02f40_0, v000002855ac04a20_0, v000002855ac048e0_0;
E_000002855ab33770 .event/or E_000002855ab33770/0, E_000002855ab33770/1, E_000002855ab33770/2;
S_000002855abf0470 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac94d50 .functor XOR 1, L_000002855ac9c670, L_000002855ac9bd10, C4<0>, C4<0>;
L_000002855ac95370 .functor XOR 1, L_000002855ac94d50, L_000002855ac9ab90, C4<0>, C4<0>;
L_000002855ac949d0 .functor AND 1, L_000002855ac94d50, L_000002855ac9ab90, C4<1>, C4<1>;
L_000002855ac94ff0 .functor AND 1, L_000002855ac9c670, L_000002855ac9bd10, C4<1>, C4<1>;
L_000002855ac95300 .functor OR 1, L_000002855ac949d0, L_000002855ac94ff0, C4<0>, C4<0>;
v000002855ac02ae0_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac03d00_0 .net "B", 0 0, L_000002855ac9bd10;  alias, 1 drivers
v000002855ac04020_0 .net "Cin", 0 0, L_000002855ac9ab90;  alias, 1 drivers
v000002855ac02e00_0 .net "Cout", 0 0, L_000002855ac95300;  alias, 1 drivers
v000002855ac04520_0 .net "S", 0 0, L_000002855ac95370;  alias, 1 drivers
v000002855ac033a0_0 .net "and1_out", 0 0, L_000002855ac949d0;  1 drivers
v000002855ac04200_0 .net "and2_out", 0 0, L_000002855ac94ff0;  1 drivers
v000002855ac042a0_0 .net "xor1_out", 0 0, L_000002855ac94d50;  1 drivers
S_000002855abedd60 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac951b0 .functor AND 1, L_000002855ac9c670, L_000002855ac9bd10, C4<1>, C4<1>;
v000002855ac045c0_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac03440_0 .net "B", 0 0, L_000002855ac9bd10;  alias, 1 drivers
v000002855ac04660_0 .net "R", 0 0, L_000002855ac951b0;  alias, 1 drivers
S_000002855abed720 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac95610 .functor NOT 1, L_000002855ac9c670, C4<0>, C4<0>, C4<0>;
v000002855ac04840_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac02f40_0 .net "R", 0 0, L_000002855ac95610;  alias, 1 drivers
S_000002855abed8b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac94ce0 .functor NOT 1, L_000002855ac9bd10, C4<0>, C4<0>, C4<0>;
v000002855ac034e0_0 .net "A", 0 0, L_000002855ac9bd10;  alias, 1 drivers
v000002855ac048e0_0 .net "R", 0 0, L_000002855ac94ce0;  alias, 1 drivers
S_000002855abedef0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac94ea0 .functor OR 1, L_000002855ac9c670, L_000002855ac9bd10, C4<0>, C4<0>;
v000002855ac03800_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac03bc0_0 .net "B", 0 0, L_000002855ac9bd10;  alias, 1 drivers
v000002855ac03580_0 .net "R", 0 0, L_000002855ac94ea0;  alias, 1 drivers
S_000002855abf0790 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac957d0 .functor BUFZ 1, L_000002855ac9c670, C4<0>, C4<0>, C4<0>;
v000002855ac03620_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac04a20_0 .net "R", 0 0, L_000002855ac957d0;  alias, 1 drivers
S_000002855abef7f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac94420 .functor NOT 1, L_000002855ac9bd10, C4<0>, C4<0>, C4<0>;
v000002855ac051a0_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac059c0_0 .net "B", 0 0, L_000002855ac9bd10;  alias, 1 drivers
L_000002855ac326c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac07040_0 .net "Cin", 0 0, L_000002855ac326c0;  1 drivers
v000002855ac061e0_0 .net "Cout", 0 0, L_000002855ac950d0;  alias, 1 drivers
v000002855ac06280_0 .net "S", 0 0, L_000002855ac94f10;  alias, 1 drivers
S_000002855abeda40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abef7f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95060 .functor XOR 1, L_000002855ac9c670, L_000002855ac94420, C4<0>, C4<0>;
L_000002855ac94f10 .functor XOR 1, L_000002855ac95060, L_000002855ac326c0, C4<0>, C4<0>;
L_000002855ac953e0 .functor AND 1, L_000002855ac95060, L_000002855ac326c0, C4<1>, C4<1>;
L_000002855ac94e30 .functor AND 1, L_000002855ac9c670, L_000002855ac94420, C4<1>, C4<1>;
L_000002855ac950d0 .functor OR 1, L_000002855ac953e0, L_000002855ac94e30, C4<0>, C4<0>;
v000002855ac03940_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac06000_0 .net "B", 0 0, L_000002855ac94420;  1 drivers
v000002855ac06e60_0 .net "Cin", 0 0, L_000002855ac326c0;  alias, 1 drivers
v000002855ac063c0_0 .net "Cout", 0 0, L_000002855ac950d0;  alias, 1 drivers
v000002855ac06d20_0 .net "S", 0 0, L_000002855ac94f10;  alias, 1 drivers
v000002855ac05c40_0 .net "and1_out", 0 0, L_000002855ac953e0;  1 drivers
v000002855ac07540_0 .net "and2_out", 0 0, L_000002855ac94e30;  1 drivers
v000002855ac07360_0 .net "xor1_out", 0 0, L_000002855ac95060;  1 drivers
S_000002855abef980 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abef660;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac955a0 .functor XNOR 1, L_000002855ac9c670, L_000002855ac9bd10, C4<0>, C4<0>;
v000002855ac05ce0_0 .net "A", 0 0, L_000002855ac9c670;  alias, 1 drivers
v000002855ac06780_0 .net "B", 0 0, L_000002855ac9bd10;  alias, 1 drivers
v000002855ac07400_0 .net "R", 0 0, L_000002855ac955a0;  alias, 1 drivers
S_000002855abf0920 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab33970 .param/l "i" 0 3 12, +C4<010101>;
S_000002855abee850 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf0920;
 .timescale 0 0;
S_000002855abee080 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abee850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac08800_0 .net "A", 0 0, L_000002855ac9c350;  1 drivers
v000002855ac07cc0_0 .net "B", 0 0, L_000002855ac9bdb0;  1 drivers
v000002855ac08ee0_0 .net "Cin", 0 0, L_000002855ac9c710;  1 drivers
v000002855ac09660_0 .net "Cout", 0 0, v000002855ac086c0_0;  1 drivers
v000002855ac08c60_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac07a40_0 .var "R", 0 0;
v000002855ac09ca0_0 .net "add_cout", 0 0, L_000002855ac948f0;  1 drivers
v000002855ac089e0_0 .net "and_out", 0 0, L_000002855ac94c70;  1 drivers
v000002855ac086c0_0 .var "cout_internal", 0 0;
v000002855ac09980_0 .net "not_a", 0 0, L_000002855ac95bc0;  1 drivers
v000002855ac09c00_0 .net "not_b", 0 0, L_000002855ac945e0;  1 drivers
v000002855ac08940_0 .net "or_out", 0 0, L_000002855ac94a40;  1 drivers
v000002855ac09340_0 .net "pass_a", 0 0, L_000002855ac95c30;  1 drivers
v000002855ac09b60_0 .net "sub", 0 0, L_000002855ac95840;  1 drivers
v000002855ac08b20_0 .net "sub_cout", 0 0, L_000002855ac95920;  1 drivers
v000002855ac09700_0 .net "sum", 0 0, L_000002855ac94f80;  1 drivers
v000002855ac093e0_0 .net "xnor_out", 0 0, L_000002855ac95b50;  1 drivers
E_000002855ab333b0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac05e20_0, v000002855ac068c0_0, v000002855ac06dc0_0;
E_000002855ab333b0/1 .event anyedge, v000002855ac07680_0, v000002855ac05560_0, v000002855ac056a0_0, v000002855ac090c0_0;
E_000002855ab333b0/2 .event anyedge, v000002855ac06820_0, v000002855ac05b00_0, v000002855ac05420_0;
E_000002855ab333b0 .event/or E_000002855ab333b0/0, E_000002855ab333b0/1, E_000002855ab333b0/2;
S_000002855abefb10 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac954c0 .functor XOR 1, L_000002855ac9c350, L_000002855ac9bdb0, C4<0>, C4<0>;
L_000002855ac94f80 .functor XOR 1, L_000002855ac954c0, L_000002855ac9c710, C4<0>, C4<0>;
L_000002855ac95760 .functor AND 1, L_000002855ac954c0, L_000002855ac9c710, C4<1>, C4<1>;
L_000002855ac94570 .functor AND 1, L_000002855ac9c350, L_000002855ac9bdb0, C4<1>, C4<1>;
L_000002855ac948f0 .functor OR 1, L_000002855ac95760, L_000002855ac94570, C4<0>, C4<0>;
v000002855ac06460_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac05a60_0 .net "B", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
v000002855ac05f60_0 .net "Cin", 0 0, L_000002855ac9c710;  alias, 1 drivers
v000002855ac068c0_0 .net "Cout", 0 0, L_000002855ac948f0;  alias, 1 drivers
v000002855ac05e20_0 .net "S", 0 0, L_000002855ac94f80;  alias, 1 drivers
v000002855ac06be0_0 .net "and1_out", 0 0, L_000002855ac95760;  1 drivers
v000002855ac06500_0 .net "and2_out", 0 0, L_000002855ac94570;  1 drivers
v000002855ac05ec0_0 .net "xor1_out", 0 0, L_000002855ac954c0;  1 drivers
S_000002855abee9e0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac94c70 .functor AND 1, L_000002855ac9c350, L_000002855ac9bdb0, C4<1>, C4<1>;
v000002855ac065a0_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac05380_0 .net "B", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
v000002855ac05560_0 .net "R", 0 0, L_000002855ac94c70;  alias, 1 drivers
S_000002855abeffc0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac95bc0 .functor NOT 1, L_000002855ac9c350, C4<0>, C4<0>, C4<0>;
v000002855ac06fa0_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac06820_0 .net "R", 0 0, L_000002855ac95bc0;  alias, 1 drivers
S_000002855abedbd0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac945e0 .functor NOT 1, L_000002855ac9bdb0, C4<0>, C4<0>, C4<0>;
v000002855ac06640_0 .net "A", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
v000002855ac05420_0 .net "R", 0 0, L_000002855ac945e0;  alias, 1 drivers
S_000002855abee210 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac94a40 .functor OR 1, L_000002855ac9c350, L_000002855ac9bdb0, C4<0>, C4<0>;
v000002855ac066e0_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac06f00_0 .net "B", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
v000002855ac056a0_0 .net "R", 0 0, L_000002855ac94a40;  alias, 1 drivers
S_000002855abf0600 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac95c30 .functor BUFZ 1, L_000002855ac9c350, C4<0>, C4<0>, C4<0>;
v000002855ac06960_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac05b00_0 .net "R", 0 0, L_000002855ac95c30;  alias, 1 drivers
S_000002855abee530 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95990 .functor NOT 1, L_000002855ac9bdb0, C4<0>, C4<0>, C4<0>;
v000002855ac07860_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac05600_0 .net "B", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
L_000002855ac32708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac05740_0 .net "Cin", 0 0, L_000002855ac32708;  1 drivers
v000002855ac05ba0_0 .net "Cout", 0 0, L_000002855ac95920;  alias, 1 drivers
v000002855ac088a0_0 .net "S", 0 0, L_000002855ac95840;  alias, 1 drivers
S_000002855abefca0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abee530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac941f0 .functor XOR 1, L_000002855ac9c350, L_000002855ac95990, C4<0>, C4<0>;
L_000002855ac95840 .functor XOR 1, L_000002855ac941f0, L_000002855ac32708, C4<0>, C4<0>;
L_000002855ac95220 .functor AND 1, L_000002855ac941f0, L_000002855ac32708, C4<1>, C4<1>;
L_000002855ac958b0 .functor AND 1, L_000002855ac9c350, L_000002855ac95990, C4<1>, C4<1>;
L_000002855ac95920 .functor OR 1, L_000002855ac95220, L_000002855ac958b0, C4<0>, C4<0>;
v000002855ac06a00_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac054c0_0 .net "B", 0 0, L_000002855ac95990;  1 drivers
v000002855ac06aa0_0 .net "Cin", 0 0, L_000002855ac32708;  alias, 1 drivers
v000002855ac07680_0 .net "Cout", 0 0, L_000002855ac95920;  alias, 1 drivers
v000002855ac06dc0_0 .net "S", 0 0, L_000002855ac95840;  alias, 1 drivers
v000002855ac07180_0 .net "and1_out", 0 0, L_000002855ac95220;  1 drivers
v000002855ac07220_0 .net "and2_out", 0 0, L_000002855ac958b0;  1 drivers
v000002855ac077c0_0 .net "xor1_out", 0 0, L_000002855ac941f0;  1 drivers
S_000002855abee6c0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abee080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac95b50 .functor XNOR 1, L_000002855ac9c350, L_000002855ac9bdb0, C4<0>, C4<0>;
v000002855ac08a80_0 .net "A", 0 0, L_000002855ac9c350;  alias, 1 drivers
v000002855ac084e0_0 .net "B", 0 0, L_000002855ac9bdb0;  alias, 1 drivers
v000002855ac090c0_0 .net "R", 0 0, L_000002855ac95b50;  alias, 1 drivers
S_000002855abeeb70 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab33f30 .param/l "i" 0 3 12, +C4<010110>;
S_000002855abf4d20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abeeb70;
 .timescale 0 0;
S_000002855abf3290 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf4d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac09020_0 .net "A", 0 0, L_000002855ac9b1d0;  1 drivers
v000002855ac098e0_0 .net "B", 0 0, L_000002855ac9cd50;  1 drivers
v000002855ac09a20_0 .net "Cin", 0 0, L_000002855ac9a9b0;  1 drivers
v000002855ac09ac0_0 .net "Cout", 0 0, v000002855ac0b280_0;  1 drivers
v000002855ac09f20_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac0a060_0 .var "R", 0 0;
v000002855ac07900_0 .net "add_cout", 0 0, L_000002855ac94730;  1 drivers
v000002855ac0af60_0 .net "and_out", 0 0, L_000002855ac965d0;  1 drivers
v000002855ac0b280_0 .var "cout_internal", 0 0;
v000002855ac0a7e0_0 .net "not_a", 0 0, L_000002855ac97670;  1 drivers
v000002855ac0b3c0_0 .net "not_b", 0 0, L_000002855ac970c0;  1 drivers
v000002855ac0ab00_0 .net "or_out", 0 0, L_000002855ac96250;  1 drivers
v000002855ac0b8c0_0 .net "pass_a", 0 0, L_000002855ac97600;  1 drivers
v000002855ac0ae20_0 .net "sub", 0 0, L_000002855ac94ab0;  1 drivers
v000002855ac0c7c0_0 .net "sub_cout", 0 0, L_000002855ac97130;  1 drivers
v000002855ac0b820_0 .net "sum", 0 0, L_000002855ac94260;  1 drivers
v000002855ac0aba0_0 .net "xnor_out", 0 0, L_000002855ac97440;  1 drivers
E_000002855ab337f0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac07ea0_0, v000002855ac097a0_0, v000002855ac08440_0;
E_000002855ab337f0/1 .event anyedge, v000002855ac08080_0, v000002855ac07f40_0, v000002855ac081c0_0, v000002855ac08bc0_0;
E_000002855ab337f0/2 .event anyedge, v000002855ac07fe0_0, v000002855ac09520_0, v000002855ac092a0_0;
E_000002855ab337f0 .event/or E_000002855ab337f0/0, E_000002855ab337f0/1, E_000002855ab337f0/2;
S_000002855abf51d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95d10 .functor XOR 1, L_000002855ac9b1d0, L_000002855ac9cd50, C4<0>, C4<0>;
L_000002855ac94260 .functor XOR 1, L_000002855ac95d10, L_000002855ac9a9b0, C4<0>, C4<0>;
L_000002855ac95ca0 .functor AND 1, L_000002855ac95d10, L_000002855ac9a9b0, C4<1>, C4<1>;
L_000002855ac94650 .functor AND 1, L_000002855ac9b1d0, L_000002855ac9cd50, C4<1>, C4<1>;
L_000002855ac94730 .functor OR 1, L_000002855ac95ca0, L_000002855ac94650, C4<0>, C4<0>;
v000002855ac09200_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac079a0_0 .net "B", 0 0, L_000002855ac9cd50;  alias, 1 drivers
v000002855ac07c20_0 .net "Cin", 0 0, L_000002855ac9a9b0;  alias, 1 drivers
v000002855ac097a0_0 .net "Cout", 0 0, L_000002855ac94730;  alias, 1 drivers
v000002855ac07ea0_0 .net "S", 0 0, L_000002855ac94260;  alias, 1 drivers
v000002855ac07b80_0 .net "and1_out", 0 0, L_000002855ac95ca0;  1 drivers
v000002855ac09de0_0 .net "and2_out", 0 0, L_000002855ac94650;  1 drivers
v000002855ac08da0_0 .net "xor1_out", 0 0, L_000002855ac95d10;  1 drivers
S_000002855abf5fe0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac965d0 .functor AND 1, L_000002855ac9b1d0, L_000002855ac9cd50, C4<1>, C4<1>;
v000002855ac09840_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac07e00_0 .net "B", 0 0, L_000002855ac9cd50;  alias, 1 drivers
v000002855ac07f40_0 .net "R", 0 0, L_000002855ac965d0;  alias, 1 drivers
S_000002855abf4eb0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac97670 .functor NOT 1, L_000002855ac9b1d0, C4<0>, C4<0>, C4<0>;
v000002855ac09fc0_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac07fe0_0 .net "R", 0 0, L_000002855ac97670;  alias, 1 drivers
S_000002855abf6170 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac970c0 .functor NOT 1, L_000002855ac9cd50, C4<0>, C4<0>, C4<0>;
v000002855ac09160_0 .net "A", 0 0, L_000002855ac9cd50;  alias, 1 drivers
v000002855ac092a0_0 .net "R", 0 0, L_000002855ac970c0;  alias, 1 drivers
S_000002855abf3420 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac96250 .functor OR 1, L_000002855ac9b1d0, L_000002855ac9cd50, C4<0>, C4<0>;
v000002855ac08620_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac07ae0_0 .net "B", 0 0, L_000002855ac9cd50;  alias, 1 drivers
v000002855ac081c0_0 .net "R", 0 0, L_000002855ac96250;  alias, 1 drivers
S_000002855abf3f10 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac97600 .functor BUFZ 1, L_000002855ac9b1d0, C4<0>, C4<0>, C4<0>;
v000002855ac08300_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac09520_0 .net "R", 0 0, L_000002855ac97600;  alias, 1 drivers
S_000002855abf6f80 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac96b10 .functor NOT 1, L_000002855ac9cd50, C4<0>, C4<0>, C4<0>;
v000002855ac08120_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac095c0_0 .net "B", 0 0, L_000002855ac9cd50;  alias, 1 drivers
L_000002855ac32750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac08260_0 .net "Cin", 0 0, L_000002855ac32750;  1 drivers
v000002855ac083a0_0 .net "Cout", 0 0, L_000002855ac97130;  alias, 1 drivers
v000002855ac09e80_0 .net "S", 0 0, L_000002855ac94ab0;  alias, 1 drivers
S_000002855abf5680 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abf6f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac947a0 .functor XOR 1, L_000002855ac9b1d0, L_000002855ac96b10, C4<0>, C4<0>;
L_000002855ac94ab0 .functor XOR 1, L_000002855ac947a0, L_000002855ac32750, C4<0>, C4<0>;
L_000002855ac94810 .functor AND 1, L_000002855ac947a0, L_000002855ac32750, C4<1>, C4<1>;
L_000002855ac94960 .functor AND 1, L_000002855ac9b1d0, L_000002855ac96b10, C4<1>, C4<1>;
L_000002855ac97130 .functor OR 1, L_000002855ac94810, L_000002855ac94960, C4<0>, C4<0>;
v000002855ac08d00_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac08e40_0 .net "B", 0 0, L_000002855ac96b10;  1 drivers
v000002855ac09d40_0 .net "Cin", 0 0, L_000002855ac32750;  alias, 1 drivers
v000002855ac08080_0 .net "Cout", 0 0, L_000002855ac97130;  alias, 1 drivers
v000002855ac08440_0 .net "S", 0 0, L_000002855ac94ab0;  alias, 1 drivers
v000002855ac09480_0 .net "and1_out", 0 0, L_000002855ac94810;  1 drivers
v000002855ac08580_0 .net "and2_out", 0 0, L_000002855ac94960;  1 drivers
v000002855ac08f80_0 .net "xor1_out", 0 0, L_000002855ac947a0;  1 drivers
S_000002855abf38d0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf3290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97440 .functor XNOR 1, L_000002855ac9b1d0, L_000002855ac9cd50, C4<0>, C4<0>;
v000002855ac07d60_0 .net "A", 0 0, L_000002855ac9b1d0;  alias, 1 drivers
v000002855ac08760_0 .net "B", 0 0, L_000002855ac9cd50;  alias, 1 drivers
v000002855ac08bc0_0 .net "R", 0 0, L_000002855ac97440;  alias, 1 drivers
S_000002855abf4230 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab33fb0 .param/l "i" 0 3 12, +C4<010111>;
S_000002855abf35b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf4230;
 .timescale 0 0;
S_000002855abf3d80 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf35b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac0ad80_0 .net "A", 0 0, L_000002855ac9c030;  1 drivers
v000002855ac0c0e0_0 .net "B", 0 0, L_000002855ac9b590;  1 drivers
v000002855ac0b000_0 .net "Cin", 0 0, L_000002855ac9c0d0;  1 drivers
v000002855ac0be60_0 .net "Cout", 0 0, v000002855ac0b0a0_0;  1 drivers
v000002855ac0a2e0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac0a380_0 .var "R", 0 0;
v000002855ac0c220_0 .net "add_cout", 0 0, L_000002855ac971a0;  1 drivers
v000002855ac0c2c0_0 .net "and_out", 0 0, L_000002855ac978a0;  1 drivers
v000002855ac0b0a0_0 .var "cout_internal", 0 0;
v000002855ac0c360_0 .net "not_a", 0 0, L_000002855ac96d40;  1 drivers
v000002855ac0a420_0 .net "not_b", 0 0, L_000002855ac976e0;  1 drivers
v000002855ac0c400_0 .net "or_out", 0 0, L_000002855ac96480;  1 drivers
v000002855ac0a560_0 .net "pass_a", 0 0, L_000002855ac96950;  1 drivers
v000002855ac0c4a0_0 .net "sub", 0 0, L_000002855ac96a30;  1 drivers
v000002855ac0c540_0 .net "sub_cout", 0 0, L_000002855ac97050;  1 drivers
v000002855ac0c5e0_0 .net "sum", 0 0, L_000002855ac96330;  1 drivers
v000002855ac0a600_0 .net "xnor_out", 0 0, L_000002855ac97280;  1 drivers
E_000002855ab33730/0 .event anyedge, v000002855ab4ca60_0, v000002855ac0bbe0_0, v000002855ac0bf00_0, v000002855ac0a1a0_0;
E_000002855ab33730/1 .event anyedge, v000002855ac0b140_0, v000002855ac0b320_0, v000002855ac0ace0_0, v000002855ac0a100_0;
E_000002855ab33730/2 .event anyedge, v000002855ac0c040_0, v000002855ac0b460_0, v000002855ac0c680_0;
E_000002855ab33730 .event/or E_000002855ab33730/0, E_000002855ab33730/1, E_000002855ab33730/2;
S_000002855abf4870 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95ed0 .functor XOR 1, L_000002855ac9c030, L_000002855ac9b590, C4<0>, C4<0>;
L_000002855ac96330 .functor XOR 1, L_000002855ac95ed0, L_000002855ac9c0d0, C4<0>, C4<0>;
L_000002855ac96020 .functor AND 1, L_000002855ac95ed0, L_000002855ac9c0d0, C4<1>, C4<1>;
L_000002855ac969c0 .functor AND 1, L_000002855ac9c030, L_000002855ac9b590, C4<1>, C4<1>;
L_000002855ac971a0 .functor OR 1, L_000002855ac96020, L_000002855ac969c0, C4<0>, C4<0>;
v000002855ac0ac40_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0bb40_0 .net "B", 0 0, L_000002855ac9b590;  alias, 1 drivers
v000002855ac0b500_0 .net "Cin", 0 0, L_000002855ac9c0d0;  alias, 1 drivers
v000002855ac0bf00_0 .net "Cout", 0 0, L_000002855ac971a0;  alias, 1 drivers
v000002855ac0bbe0_0 .net "S", 0 0, L_000002855ac96330;  alias, 1 drivers
v000002855ac0b780_0 .net "and1_out", 0 0, L_000002855ac96020;  1 drivers
v000002855ac0aa60_0 .net "and2_out", 0 0, L_000002855ac969c0;  1 drivers
v000002855ac0a740_0 .net "xor1_out", 0 0, L_000002855ac95ed0;  1 drivers
S_000002855abf5040 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac978a0 .functor AND 1, L_000002855ac9c030, L_000002855ac9b590, C4<1>, C4<1>;
v000002855ac0b6e0_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0bfa0_0 .net "B", 0 0, L_000002855ac9b590;  alias, 1 drivers
v000002855ac0b320_0 .net "R", 0 0, L_000002855ac978a0;  alias, 1 drivers
S_000002855abf43c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac96d40 .functor NOT 1, L_000002855ac9c030, C4<0>, C4<0>, C4<0>;
v000002855ac0a880_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0c040_0 .net "R", 0 0, L_000002855ac96d40;  alias, 1 drivers
S_000002855abf4b90 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac976e0 .functor NOT 1, L_000002855ac9b590, C4<0>, C4<0>, C4<0>;
v000002855ac0b640_0 .net "A", 0 0, L_000002855ac9b590;  alias, 1 drivers
v000002855ac0c680_0 .net "R", 0 0, L_000002855ac976e0;  alias, 1 drivers
S_000002855abf6300 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac96480 .functor OR 1, L_000002855ac9c030, L_000002855ac9b590, C4<0>, C4<0>;
v000002855ac0c860_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0b960_0 .net "B", 0 0, L_000002855ac9b590;  alias, 1 drivers
v000002855ac0ace0_0 .net "R", 0 0, L_000002855ac96480;  alias, 1 drivers
S_000002855abf6490 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac96950 .functor BUFZ 1, L_000002855ac9c030, C4<0>, C4<0>, C4<0>;
v000002855ac0bc80_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0b460_0 .net "R", 0 0, L_000002855ac96950;  alias, 1 drivers
S_000002855abf40a0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac97830 .functor NOT 1, L_000002855ac9b590, C4<0>, C4<0>, C4<0>;
v000002855ac0a240_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0b1e0_0 .net "B", 0 0, L_000002855ac9b590;  alias, 1 drivers
L_000002855ac32798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac0baa0_0 .net "Cin", 0 0, L_000002855ac32798;  1 drivers
v000002855ac0a920_0 .net "Cout", 0 0, L_000002855ac97050;  alias, 1 drivers
v000002855ac0bdc0_0 .net "S", 0 0, L_000002855ac96a30;  alias, 1 drivers
S_000002855abf6620 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abf40a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac973d0 .functor XOR 1, L_000002855ac9c030, L_000002855ac97830, C4<0>, C4<0>;
L_000002855ac96a30 .functor XOR 1, L_000002855ac973d0, L_000002855ac32798, C4<0>, C4<0>;
L_000002855ac96b80 .functor AND 1, L_000002855ac973d0, L_000002855ac32798, C4<1>, C4<1>;
L_000002855ac974b0 .functor AND 1, L_000002855ac9c030, L_000002855ac97830, C4<1>, C4<1>;
L_000002855ac97050 .functor OR 1, L_000002855ac96b80, L_000002855ac974b0, C4<0>, C4<0>;
v000002855ac0a4c0_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0c720_0 .net "B", 0 0, L_000002855ac97830;  1 drivers
v000002855ac0aec0_0 .net "Cin", 0 0, L_000002855ac32798;  alias, 1 drivers
v000002855ac0b140_0 .net "Cout", 0 0, L_000002855ac97050;  alias, 1 drivers
v000002855ac0a1a0_0 .net "S", 0 0, L_000002855ac96a30;  alias, 1 drivers
v000002855ac0b5a0_0 .net "and1_out", 0 0, L_000002855ac96b80;  1 drivers
v000002855ac0ba00_0 .net "and2_out", 0 0, L_000002855ac974b0;  1 drivers
v000002855ac0bd20_0 .net "xor1_out", 0 0, L_000002855ac973d0;  1 drivers
S_000002855abf67b0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf3d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97280 .functor XNOR 1, L_000002855ac9c030, L_000002855ac9b590, C4<0>, C4<0>;
v000002855ac0a9c0_0 .net "A", 0 0, L_000002855ac9c030;  alias, 1 drivers
v000002855ac0c180_0 .net "B", 0 0, L_000002855ac9b590;  alias, 1 drivers
v000002855ac0a100_0 .net "R", 0 0, L_000002855ac97280;  alias, 1 drivers
S_000002855abf3740 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab32ff0 .param/l "i" 0 3 12, +C4<011000>;
S_000002855abf4550 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf3740;
 .timescale 0 0;
S_000002855abf6940 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf4550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac0d9e0_0 .net "A", 0 0, L_000002855ac9d070;  1 drivers
v000002855ac0cf40_0 .net "B", 0 0, L_000002855ac9c7b0;  1 drivers
v000002855ac0d3a0_0 .net "Cin", 0 0, L_000002855ac9be50;  1 drivers
v000002855ac0e0c0_0 .net "Cout", 0 0, v000002855ac0e2a0_0;  1 drivers
v000002855ac0e520_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac0e160_0 .var "R", 0 0;
v000002855ac0e200_0 .net "add_cout", 0 0, L_000002855ac977c0;  1 drivers
v000002855ac0d440_0 .net "and_out", 0 0, L_000002855ac96c60;  1 drivers
v000002855ac0e2a0_0 .var "cout_internal", 0 0;
v000002855ac0ee80_0 .net "not_a", 0 0, L_000002855ac972f0;  1 drivers
v000002855ac0eb60_0 .net "not_b", 0 0, L_000002855ac968e0;  1 drivers
v000002855ac0d580_0 .net "or_out", 0 0, L_000002855ac96e90;  1 drivers
v000002855ac0ca40_0 .net "pass_a", 0 0, L_000002855ac97590;  1 drivers
v000002855ac0eca0_0 .net "sub", 0 0, L_000002855ac96e20;  1 drivers
v000002855ac0e5c0_0 .net "sub_cout", 0 0, L_000002855ac96bf0;  1 drivers
v000002855ac0d6c0_0 .net "sum", 0 0, L_000002855ac97750;  1 drivers
v000002855ac0e840_0 .net "xnor_out", 0 0, L_000002855ac97210;  1 drivers
E_000002855ab338f0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac0ce00_0, v000002855ac0da80_0, v000002855ac0d260_0;
E_000002855ab338f0/1 .event anyedge, v000002855ac0ef20_0, v000002855ac0ede0_0, v000002855ac0c9a0_0, v000002855ac0ec00_0;
E_000002855ab338f0/2 .event anyedge, v000002855ac0cd60_0, v000002855ac0d120_0, v000002855ac0df80_0;
E_000002855ab338f0 .event/or E_000002855ab338f0/0, E_000002855ab338f0/1, E_000002855ab338f0/2;
S_000002855abf3a60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac96cd0 .functor XOR 1, L_000002855ac9d070, L_000002855ac9c7b0, C4<0>, C4<0>;
L_000002855ac97750 .functor XOR 1, L_000002855ac96cd0, L_000002855ac9be50, C4<0>, C4<0>;
L_000002855ac96db0 .functor AND 1, L_000002855ac96cd0, L_000002855ac9be50, C4<1>, C4<1>;
L_000002855ac96aa0 .functor AND 1, L_000002855ac9d070, L_000002855ac9c7b0, C4<1>, C4<1>;
L_000002855ac977c0 .functor OR 1, L_000002855ac96db0, L_000002855ac96aa0, C4<0>, C4<0>;
v000002855ac0a6a0_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0eac0_0 .net "B", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
v000002855ac0dc60_0 .net "Cin", 0 0, L_000002855ac9be50;  alias, 1 drivers
v000002855ac0da80_0 .net "Cout", 0 0, L_000002855ac977c0;  alias, 1 drivers
v000002855ac0ce00_0 .net "S", 0 0, L_000002855ac97750;  alias, 1 drivers
v000002855ac0de40_0 .net "and1_out", 0 0, L_000002855ac96db0;  1 drivers
v000002855ac0efc0_0 .net "and2_out", 0 0, L_000002855ac96aa0;  1 drivers
v000002855ac0cfe0_0 .net "xor1_out", 0 0, L_000002855ac96cd0;  1 drivers
S_000002855abf5360 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac96c60 .functor AND 1, L_000002855ac9d070, L_000002855ac9c7b0, C4<1>, C4<1>;
v000002855ac0dd00_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0dee0_0 .net "B", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
v000002855ac0ede0_0 .net "R", 0 0, L_000002855ac96c60;  alias, 1 drivers
S_000002855abf6ad0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac972f0 .functor NOT 1, L_000002855ac9d070, C4<0>, C4<0>, C4<0>;
v000002855ac0c900_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0cd60_0 .net "R", 0 0, L_000002855ac972f0;  alias, 1 drivers
S_000002855abf3bf0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac968e0 .functor NOT 1, L_000002855ac9c7b0, C4<0>, C4<0>, C4<0>;
v000002855ac0d080_0 .net "A", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
v000002855ac0df80_0 .net "R", 0 0, L_000002855ac968e0;  alias, 1 drivers
S_000002855abf46e0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac96e90 .functor OR 1, L_000002855ac9d070, L_000002855ac9c7b0, C4<0>, C4<0>;
v000002855ac0dbc0_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0e3e0_0 .net "B", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
v000002855ac0c9a0_0 .net "R", 0 0, L_000002855ac96e90;  alias, 1 drivers
S_000002855abf4a00 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac97590 .functor BUFZ 1, L_000002855ac9d070, C4<0>, C4<0>, C4<0>;
v000002855ac0db20_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0d120_0 .net "R", 0 0, L_000002855ac97590;  alias, 1 drivers
S_000002855abf54f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac97520 .functor NOT 1, L_000002855ac9c7b0, C4<0>, C4<0>, C4<0>;
v000002855ac0d8a0_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0d300_0 .net "B", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
L_000002855ac327e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac0d800_0 .net "Cin", 0 0, L_000002855ac327e0;  1 drivers
v000002855ac0e660_0 .net "Cout", 0 0, L_000002855ac96bf0;  alias, 1 drivers
v000002855ac0f060_0 .net "S", 0 0, L_000002855ac96e20;  alias, 1 drivers
S_000002855abf6c60 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abf54f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95df0 .functor XOR 1, L_000002855ac9d070, L_000002855ac97520, C4<0>, C4<0>;
L_000002855ac96e20 .functor XOR 1, L_000002855ac95df0, L_000002855ac327e0, C4<0>, C4<0>;
L_000002855ac96640 .functor AND 1, L_000002855ac95df0, L_000002855ac327e0, C4<1>, C4<1>;
L_000002855ac95e60 .functor AND 1, L_000002855ac9d070, L_000002855ac97520, C4<1>, C4<1>;
L_000002855ac96bf0 .functor OR 1, L_000002855ac96640, L_000002855ac95e60, C4<0>, C4<0>;
v000002855ac0d1c0_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0e980_0 .net "B", 0 0, L_000002855ac97520;  1 drivers
v000002855ac0e480_0 .net "Cin", 0 0, L_000002855ac327e0;  alias, 1 drivers
v000002855ac0ef20_0 .net "Cout", 0 0, L_000002855ac96bf0;  alias, 1 drivers
v000002855ac0d260_0 .net "S", 0 0, L_000002855ac96e20;  alias, 1 drivers
v000002855ac0e340_0 .net "and1_out", 0 0, L_000002855ac96640;  1 drivers
v000002855ac0dda0_0 .net "and2_out", 0 0, L_000002855ac95e60;  1 drivers
v000002855ac0cb80_0 .net "xor1_out", 0 0, L_000002855ac95df0;  1 drivers
S_000002855abf6df0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf6940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97210 .functor XNOR 1, L_000002855ac9d070, L_000002855ac9c7b0, C4<0>, C4<0>;
v000002855ac0e020_0 .net "A", 0 0, L_000002855ac9d070;  alias, 1 drivers
v000002855ac0d940_0 .net "B", 0 0, L_000002855ac9c7b0;  alias, 1 drivers
v000002855ac0ec00_0 .net "R", 0 0, L_000002855ac97210;  alias, 1 drivers
S_000002855abf5810 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab33bf0 .param/l "i" 0 3 12, +C4<011001>;
S_000002855abf59a0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf5810;
 .timescale 0 0;
S_000002855abf5b30 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf59a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac148f0_0 .net "A", 0 0, L_000002855ac9b770;  1 drivers
v000002855ac13590_0 .net "B", 0 0, L_000002855ac9ce90;  1 drivers
v000002855ac12f50_0 .net "Cin", 0 0, L_000002855ac9c990;  1 drivers
v000002855ac12910_0 .net "Cout", 0 0, v000002855ac139f0_0;  1 drivers
v000002855ac12af0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac136d0_0 .var "R", 0 0;
v000002855ac13630_0 .net "add_cout", 0 0, L_000002855ac97910;  1 drivers
v000002855ac13770_0 .net "and_out", 0 0, L_000002855ac96720;  1 drivers
v000002855ac139f0_0 .var "cout_internal", 0 0;
v000002855ac13810_0 .net "not_a", 0 0, L_000002855ac962c0;  1 drivers
v000002855ac13a90_0 .net "not_b", 0 0, L_000002855ac96100;  1 drivers
v000002855ac14fd0_0 .net "or_out", 0 0, L_000002855ac97360;  1 drivers
v000002855ac14d50_0 .net "pass_a", 0 0, L_000002855ac96410;  1 drivers
v000002855ac140d0_0 .net "sub", 0 0, L_000002855ac95f40;  1 drivers
v000002855ac13b30_0 .net "sub_cout", 0 0, L_000002855ac96790;  1 drivers
v000002855ac13130_0 .net "sum", 0 0, L_000002855ac96fe0;  1 drivers
v000002855ac13090_0 .net "xnor_out", 0 0, L_000002855ac966b0;  1 drivers
E_000002855ab33070/0 .event anyedge, v000002855ab4ca60_0, v000002855ac0e7a0_0, v000002855ac0cae0_0, v000002855ac0f6a0_0;
E_000002855ab33070/1 .event anyedge, v000002855ac0f420_0, v000002855ac0ccc0_0, v000002855ac0fec0_0, v000002855ac0fc40_0;
E_000002855ab33070/2 .event anyedge, v000002855ac0f600_0, v000002855ac0fa60_0, v000002855ac0ff60_0;
E_000002855ab33070 .event/or E_000002855ab33070/0, E_000002855ab33070/1, E_000002855ab33070/2;
S_000002855abf5cc0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac963a0 .functor XOR 1, L_000002855ac9b770, L_000002855ac9ce90, C4<0>, C4<0>;
L_000002855ac96fe0 .functor XOR 1, L_000002855ac963a0, L_000002855ac9c990, C4<0>, C4<0>;
L_000002855ac96f00 .functor AND 1, L_000002855ac963a0, L_000002855ac9c990, C4<1>, C4<1>;
L_000002855ac96560 .functor AND 1, L_000002855ac9b770, L_000002855ac9ce90, C4<1>, C4<1>;
L_000002855ac97910 .functor OR 1, L_000002855ac96f00, L_000002855ac96560, C4<0>, C4<0>;
v000002855ac0cc20_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0e700_0 .net "B", 0 0, L_000002855ac9ce90;  alias, 1 drivers
v000002855ac0d760_0 .net "Cin", 0 0, L_000002855ac9c990;  alias, 1 drivers
v000002855ac0cae0_0 .net "Cout", 0 0, L_000002855ac97910;  alias, 1 drivers
v000002855ac0e7a0_0 .net "S", 0 0, L_000002855ac96fe0;  alias, 1 drivers
v000002855ac0e8e0_0 .net "and1_out", 0 0, L_000002855ac96f00;  1 drivers
v000002855ac0ea20_0 .net "and2_out", 0 0, L_000002855ac96560;  1 drivers
v000002855ac0d4e0_0 .net "xor1_out", 0 0, L_000002855ac963a0;  1 drivers
S_000002855abf5e50 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac96720 .functor AND 1, L_000002855ac9b770, L_000002855ac9ce90, C4<1>, C4<1>;
v000002855ac0d620_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0ed40_0 .net "B", 0 0, L_000002855ac9ce90;  alias, 1 drivers
v000002855ac0ccc0_0 .net "R", 0 0, L_000002855ac96720;  alias, 1 drivers
S_000002855abf72a0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac962c0 .functor NOT 1, L_000002855ac9b770, C4<0>, C4<0>, C4<0>;
v000002855ac0cea0_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0f600_0 .net "R", 0 0, L_000002855ac962c0;  alias, 1 drivers
S_000002855abf9ff0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac96100 .functor NOT 1, L_000002855ac9ce90, C4<0>, C4<0>, C4<0>;
v000002855ac0fb00_0 .net "A", 0 0, L_000002855ac9ce90;  alias, 1 drivers
v000002855ac0ff60_0 .net "R", 0 0, L_000002855ac96100;  alias, 1 drivers
S_000002855abfa4a0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97360 .functor OR 1, L_000002855ac9b770, L_000002855ac9ce90, C4<0>, C4<0>;
v000002855ac0f740_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0f100_0 .net "B", 0 0, L_000002855ac9ce90;  alias, 1 drivers
v000002855ac0fec0_0 .net "R", 0 0, L_000002855ac97360;  alias, 1 drivers
S_000002855abf8ba0 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac96410 .functor BUFZ 1, L_000002855ac9b770, C4<0>, C4<0>, C4<0>;
v000002855ac0f380_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0fa60_0 .net "R", 0 0, L_000002855ac96410;  alias, 1 drivers
S_000002855abfac70 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95fb0 .functor NOT 1, L_000002855ac9ce90, C4<0>, C4<0>, C4<0>;
v000002855ac0f7e0_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0fe20_0 .net "B", 0 0, L_000002855ac9ce90;  alias, 1 drivers
L_000002855ac32828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac0f560_0 .net "Cin", 0 0, L_000002855ac32828;  1 drivers
v000002855ac0fce0_0 .net "Cout", 0 0, L_000002855ac96790;  alias, 1 drivers
v000002855ac0f880_0 .net "S", 0 0, L_000002855ac95f40;  alias, 1 drivers
S_000002855abf83d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abfac70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac95d80 .functor XOR 1, L_000002855ac9b770, L_000002855ac95fb0, C4<0>, C4<0>;
L_000002855ac95f40 .functor XOR 1, L_000002855ac95d80, L_000002855ac32828, C4<0>, C4<0>;
L_000002855ac961e0 .functor AND 1, L_000002855ac95d80, L_000002855ac32828, C4<1>, C4<1>;
L_000002855ac964f0 .functor AND 1, L_000002855ac9b770, L_000002855ac95fb0, C4<1>, C4<1>;
L_000002855ac96790 .functor OR 1, L_000002855ac961e0, L_000002855ac964f0, C4<0>, C4<0>;
v000002855ac0f1a0_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0f240_0 .net "B", 0 0, L_000002855ac95fb0;  1 drivers
v000002855ac0f2e0_0 .net "Cin", 0 0, L_000002855ac32828;  alias, 1 drivers
v000002855ac0f420_0 .net "Cout", 0 0, L_000002855ac96790;  alias, 1 drivers
v000002855ac0f6a0_0 .net "S", 0 0, L_000002855ac95f40;  alias, 1 drivers
v000002855ac0f920_0 .net "and1_out", 0 0, L_000002855ac961e0;  1 drivers
v000002855ac0fd80_0 .net "and2_out", 0 0, L_000002855ac964f0;  1 drivers
v000002855ac0f4c0_0 .net "xor1_out", 0 0, L_000002855ac95d80;  1 drivers
S_000002855abfa630 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf5b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac966b0 .functor XNOR 1, L_000002855ac9b770, L_000002855ac9ce90, C4<0>, C4<0>;
v000002855ac0f9c0_0 .net "A", 0 0, L_000002855ac9b770;  alias, 1 drivers
v000002855ac0fba0_0 .net "B", 0 0, L_000002855ac9ce90;  alias, 1 drivers
v000002855ac0fc40_0 .net "R", 0 0, L_000002855ac966b0;  alias, 1 drivers
S_000002855abf7c00 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab338b0 .param/l "i" 0 3 12, +C4<011010>;
S_000002855abf7f20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf7c00;
 .timescale 0 0;
S_000002855abf8a10 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf7f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac14850_0 .net "A", 0 0, L_000002855ac9cdf0;  1 drivers
v000002855ac12ff0_0 .net "B", 0 0, L_000002855ac9c490;  1 drivers
v000002855ac14a30_0 .net "Cin", 0 0, L_000002855ac9d110;  1 drivers
v000002855ac13270_0 .net "Cout", 0 0, v000002855ac14b70_0;  1 drivers
v000002855ac14ad0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac133b0_0 .var "R", 0 0;
v000002855ac13450_0 .net "add_cout", 0 0, L_000002855ac97ec0;  1 drivers
v000002855ac134f0_0 .net "and_out", 0 0, L_000002855ac97de0;  1 drivers
v000002855ac14b70_0 .var "cout_internal", 0 0;
v000002855ac14c10_0 .net "not_a", 0 0, L_000002855ac98010;  1 drivers
v000002855ac13950_0 .net "not_b", 0 0, L_000002855ac97e50;  1 drivers
v000002855ac17410_0 .net "or_out", 0 0, L_000002855ac97b40;  1 drivers
v000002855ac15110_0 .net "pass_a", 0 0, L_000002855ac97fa0;  1 drivers
v000002855ac17190_0 .net "sub", 0 0, L_000002855ac97c90;  1 drivers
v000002855ac17050_0 .net "sub_cout", 0 0, L_000002855ac97a60;  1 drivers
v000002855ac175f0_0 .net "sum", 0 0, L_000002855ac97ad0;  1 drivers
v000002855ac15750_0 .net "xnor_out", 0 0, L_000002855ac97c20;  1 drivers
E_000002855ab33530/0 .event anyedge, v000002855ab4ca60_0, v000002855ac14cb0_0, v000002855ac14490_0, v000002855ac12c30_0;
E_000002855ab33530/1 .event anyedge, v000002855ac14210_0, v000002855ac129b0_0, v000002855ac14f30_0, v000002855ac147b0_0;
E_000002855ab33530/2 .event anyedge, v000002855ac14530_0, v000002855ac12cd0_0, v000002855ac13310_0;
E_000002855ab33530 .event/or E_000002855ab33530/0, E_000002855ab33530/1, E_000002855ab33530/2;
S_000002855abf9cd0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac96870 .functor XOR 1, L_000002855ac9cdf0, L_000002855ac9c490, C4<0>, C4<0>;
L_000002855ac97ad0 .functor XOR 1, L_000002855ac96870, L_000002855ac9d110, C4<0>, C4<0>;
L_000002855ac97d70 .functor AND 1, L_000002855ac96870, L_000002855ac9d110, C4<1>, C4<1>;
L_000002855ac979f0 .functor AND 1, L_000002855ac9cdf0, L_000002855ac9c490, C4<1>, C4<1>;
L_000002855ac97ec0 .functor OR 1, L_000002855ac97d70, L_000002855ac979f0, C4<0>, C4<0>;
v000002855ac13e50_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac14df0_0 .net "B", 0 0, L_000002855ac9c490;  alias, 1 drivers
v000002855ac13f90_0 .net "Cin", 0 0, L_000002855ac9d110;  alias, 1 drivers
v000002855ac14490_0 .net "Cout", 0 0, L_000002855ac97ec0;  alias, 1 drivers
v000002855ac14cb0_0 .net "S", 0 0, L_000002855ac97ad0;  alias, 1 drivers
v000002855ac138b0_0 .net "and1_out", 0 0, L_000002855ac97d70;  1 drivers
v000002855ac13bd0_0 .net "and2_out", 0 0, L_000002855ac979f0;  1 drivers
v000002855ac12d70_0 .net "xor1_out", 0 0, L_000002855ac96870;  1 drivers
S_000002855abfa180 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97de0 .functor AND 1, L_000002855ac9cdf0, L_000002855ac9c490, C4<1>, C4<1>;
v000002855ac13ef0_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac13c70_0 .net "B", 0 0, L_000002855ac9c490;  alias, 1 drivers
v000002855ac129b0_0 .net "R", 0 0, L_000002855ac97de0;  alias, 1 drivers
S_000002855abf7d90 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac98010 .functor NOT 1, L_000002855ac9cdf0, C4<0>, C4<0>, C4<0>;
v000002855ac15070_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac14530_0 .net "R", 0 0, L_000002855ac98010;  alias, 1 drivers
S_000002855abf8ec0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac97e50 .functor NOT 1, L_000002855ac9c490, C4<0>, C4<0>, C4<0>;
v000002855ac14350_0 .net "A", 0 0, L_000002855ac9c490;  alias, 1 drivers
v000002855ac13310_0 .net "R", 0 0, L_000002855ac97e50;  alias, 1 drivers
S_000002855abf8d30 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97b40 .functor OR 1, L_000002855ac9cdf0, L_000002855ac9c490, C4<0>, C4<0>;
v000002855ac145d0_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac14e90_0 .net "B", 0 0, L_000002855ac9c490;  alias, 1 drivers
v000002855ac14f30_0 .net "R", 0 0, L_000002855ac97b40;  alias, 1 drivers
S_000002855abf7a70 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855ac97fa0 .functor BUFZ 1, L_000002855ac9cdf0, C4<0>, C4<0>, C4<0>;
v000002855ac12a50_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac12cd0_0 .net "R", 0 0, L_000002855ac97fa0;  alias, 1 drivers
S_000002855abfaae0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac97bb0 .functor NOT 1, L_000002855ac9c490, C4<0>, C4<0>, C4<0>;
v000002855ac12e10_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac14030_0 .net "B", 0 0, L_000002855ac9c490;  alias, 1 drivers
L_000002855ac32870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac14170_0 .net "Cin", 0 0, L_000002855ac32870;  1 drivers
v000002855ac131d0_0 .net "Cout", 0 0, L_000002855ac97a60;  alias, 1 drivers
v000002855ac14990_0 .net "S", 0 0, L_000002855ac97c90;  alias, 1 drivers
S_000002855abf7430 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abfaae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855ac97f30 .functor XOR 1, L_000002855ac9cdf0, L_000002855ac97bb0, C4<0>, C4<0>;
L_000002855ac97c90 .functor XOR 1, L_000002855ac97f30, L_000002855ac32870, C4<0>, C4<0>;
L_000002855ac97980 .functor AND 1, L_000002855ac97f30, L_000002855ac32870, C4<1>, C4<1>;
L_000002855ac97d00 .functor AND 1, L_000002855ac9cdf0, L_000002855ac97bb0, C4<1>, C4<1>;
L_000002855ac97a60 .functor OR 1, L_000002855ac97980, L_000002855ac97d00, C4<0>, C4<0>;
v000002855ac13d10_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac143f0_0 .net "B", 0 0, L_000002855ac97bb0;  1 drivers
v000002855ac12b90_0 .net "Cin", 0 0, L_000002855ac32870;  alias, 1 drivers
v000002855ac14210_0 .net "Cout", 0 0, L_000002855ac97a60;  alias, 1 drivers
v000002855ac12c30_0 .net "S", 0 0, L_000002855ac97c90;  alias, 1 drivers
v000002855ac14670_0 .net "and1_out", 0 0, L_000002855ac97980;  1 drivers
v000002855ac14710_0 .net "and2_out", 0 0, L_000002855ac97d00;  1 drivers
v000002855ac13db0_0 .net "xor1_out", 0 0, L_000002855ac97f30;  1 drivers
S_000002855abf8560 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf8a10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855ac97c20 .functor XNOR 1, L_000002855ac9cdf0, L_000002855ac9c490, C4<0>, C4<0>;
v000002855ac142b0_0 .net "A", 0 0, L_000002855ac9cdf0;  alias, 1 drivers
v000002855ac12eb0_0 .net "B", 0 0, L_000002855ac9c490;  alias, 1 drivers
v000002855ac147b0_0 .net "R", 0 0, L_000002855ac97c20;  alias, 1 drivers
S_000002855abf9370 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab332b0 .param/l "i" 0 3 12, +C4<011011>;
S_000002855abf9690 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf9370;
 .timescale 0 0;
S_000002855abfa310 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf9690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac15890_0 .net "A", 0 0, L_000002855ac9b950;  1 drivers
v000002855ac15430_0 .net "B", 0 0, L_000002855ac9b3b0;  1 drivers
v000002855ac15570_0 .net "Cin", 0 0, L_000002855ac9ac30;  1 drivers
v000002855ac165b0_0 .net "Cout", 0 0, v000002855ac168d0_0;  1 drivers
v000002855ac15e30_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac166f0_0 .var "R", 0 0;
v000002855ac15610_0 .net "add_cout", 0 0, L_000002855acaac10;  1 drivers
v000002855ac16650_0 .net "and_out", 0 0, L_000002855acaa890;  1 drivers
v000002855ac168d0_0 .var "cout_internal", 0 0;
v000002855ac16d30_0 .net "not_a", 0 0, L_000002855acaa200;  1 drivers
v000002855ac16dd0_0 .net "not_b", 0 0, L_000002855acab070;  1 drivers
v000002855ac159d0_0 .net "or_out", 0 0, L_000002855aca9da0;  1 drivers
v000002855ac156b0_0 .net "pass_a", 0 0, L_000002855acaab30;  1 drivers
v000002855ac15a70_0 .net "sub", 0 0, L_000002855acab000;  1 drivers
v000002855ac15c50_0 .net "sub_cout", 0 0, L_000002855aca9f60;  1 drivers
v000002855ac16fb0_0 .net "sum", 0 0, L_000002855acaa5f0;  1 drivers
v000002855ac16a10_0 .net "xnor_out", 0 0, L_000002855acab380;  1 drivers
E_000002855ab332f0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac16150_0, v000002855ac17370_0, v000002855ac16b50_0;
E_000002855ab332f0/1 .event anyedge, v000002855ac15bb0_0, v000002855ac154d0_0, v000002855ac17730_0, v000002855ac16510_0;
E_000002855ab332f0/2 .event anyedge, v000002855ac17230_0, v000002855ac177d0_0, v000002855ac172d0_0;
E_000002855ab332f0 .event/or E_000002855ab332f0/0, E_000002855ab332f0/1, E_000002855ab332f0/2;
S_000002855abf86f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaa580 .functor XOR 1, L_000002855ac9b950, L_000002855ac9b3b0, C4<0>, C4<0>;
L_000002855acaa5f0 .functor XOR 1, L_000002855acaa580, L_000002855ac9ac30, C4<0>, C4<0>;
L_000002855acaa190 .functor AND 1, L_000002855acaa580, L_000002855ac9ac30, C4<1>, C4<1>;
L_000002855acaa9e0 .functor AND 1, L_000002855ac9b950, L_000002855ac9b3b0, C4<1>, C4<1>;
L_000002855acaac10 .functor OR 1, L_000002855acaa190, L_000002855acaa9e0, C4<0>, C4<0>;
v000002855ac170f0_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac174b0_0 .net "B", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
v000002855ac16790_0 .net "Cin", 0 0, L_000002855ac9ac30;  alias, 1 drivers
v000002855ac17370_0 .net "Cout", 0 0, L_000002855acaac10;  alias, 1 drivers
v000002855ac16150_0 .net "S", 0 0, L_000002855acaa5f0;  alias, 1 drivers
v000002855ac17550_0 .net "and1_out", 0 0, L_000002855acaa190;  1 drivers
v000002855ac17690_0 .net "and2_out", 0 0, L_000002855acaa9e0;  1 drivers
v000002855ac16010_0 .net "xor1_out", 0 0, L_000002855acaa580;  1 drivers
S_000002855abfae00 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acaa890 .functor AND 1, L_000002855ac9b950, L_000002855ac9b3b0, C4<1>, C4<1>;
v000002855ac15930_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac15f70_0 .net "B", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
v000002855ac154d0_0 .net "R", 0 0, L_000002855acaa890;  alias, 1 drivers
S_000002855abfa7c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acaa200 .functor NOT 1, L_000002855ac9b950, C4<0>, C4<0>, C4<0>;
v000002855ac16290_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac17230_0 .net "R", 0 0, L_000002855acaa200;  alias, 1 drivers
S_000002855abf9050 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acab070 .functor NOT 1, L_000002855ac9b3b0, C4<0>, C4<0>, C4<0>;
v000002855ac15b10_0 .net "A", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
v000002855ac172d0_0 .net "R", 0 0, L_000002855acab070;  alias, 1 drivers
S_000002855abf91e0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855aca9da0 .functor OR 1, L_000002855ac9b950, L_000002855ac9b3b0, C4<0>, C4<0>;
v000002855ac160b0_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac157f0_0 .net "B", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
v000002855ac17730_0 .net "R", 0 0, L_000002855aca9da0;  alias, 1 drivers
S_000002855abf9500 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acaab30 .functor BUFZ 1, L_000002855ac9b950, C4<0>, C4<0>, C4<0>;
v000002855ac16970_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac177d0_0 .net "R", 0 0, L_000002855acaab30;  alias, 1 drivers
S_000002855abfa950 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaa740 .functor NOT 1, L_000002855ac9b3b0, C4<0>, C4<0>, C4<0>;
v000002855ac152f0_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac15d90_0 .net "B", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
L_000002855ac328b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac15cf0_0 .net "Cin", 0 0, L_000002855ac328b8;  1 drivers
v000002855ac163d0_0 .net "Cout", 0 0, L_000002855aca9f60;  alias, 1 drivers
v000002855ac15ed0_0 .net "S", 0 0, L_000002855acab000;  alias, 1 drivers
S_000002855abf75c0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855abfa950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855aca9e10 .functor XOR 1, L_000002855ac9b950, L_000002855acaa740, C4<0>, C4<0>;
L_000002855acab000 .functor XOR 1, L_000002855aca9e10, L_000002855ac328b8, C4<0>, C4<0>;
L_000002855acab150 .functor AND 1, L_000002855aca9e10, L_000002855ac328b8, C4<1>, C4<1>;
L_000002855acaa660 .functor AND 1, L_000002855ac9b950, L_000002855acaa740, C4<1>, C4<1>;
L_000002855aca9f60 .functor OR 1, L_000002855acab150, L_000002855acaa660, C4<0>, C4<0>;
v000002855ac17870_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac151b0_0 .net "B", 0 0, L_000002855acaa740;  1 drivers
v000002855ac16330_0 .net "Cin", 0 0, L_000002855ac328b8;  alias, 1 drivers
v000002855ac15bb0_0 .net "Cout", 0 0, L_000002855aca9f60;  alias, 1 drivers
v000002855ac16b50_0 .net "S", 0 0, L_000002855acab000;  alias, 1 drivers
v000002855ac161f0_0 .net "and1_out", 0 0, L_000002855acab150;  1 drivers
v000002855ac16830_0 .net "and2_out", 0 0, L_000002855acaa660;  1 drivers
v000002855ac15250_0 .net "xor1_out", 0 0, L_000002855aca9e10;  1 drivers
S_000002855abfaf90 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abfa310;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acab380 .functor XNOR 1, L_000002855ac9b950, L_000002855ac9b3b0, C4<0>, C4<0>;
v000002855ac16470_0 .net "A", 0 0, L_000002855ac9b950;  alias, 1 drivers
v000002855ac15390_0 .net "B", 0 0, L_000002855ac9b3b0;  alias, 1 drivers
v000002855ac16510_0 .net "R", 0 0, L_000002855acab380;  alias, 1 drivers
S_000002855abf7750 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab335f0 .param/l "i" 0 3 12, +C4<011100>;
S_000002855abf78e0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855abf7750;
 .timescale 0 0;
S_000002855abf9820 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855abf78e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac19e90_0 .net "A", 0 0, L_000002855ac9b630;  1 drivers
v000002855ac19210_0 .net "B", 0 0, L_000002855ac9c8f0;  1 drivers
v000002855ac179b0_0 .net "Cin", 0 0, L_000002855ac9aeb0;  1 drivers
v000002855ac19850_0 .net "Cout", 0 0, v000002855ac19df0_0;  1 drivers
v000002855ac198f0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac18590_0 .var "R", 0 0;
v000002855ac17af0_0 .net "add_cout", 0 0, L_000002855acaa970;  1 drivers
v000002855ac17b90_0 .net "and_out", 0 0, L_000002855acab8c0;  1 drivers
v000002855ac19df0_0 .var "cout_internal", 0 0;
v000002855ac18ef0_0 .net "not_a", 0 0, L_000002855acaaba0;  1 drivers
v000002855ac19990_0 .net "not_b", 0 0, L_000002855acaa0b0;  1 drivers
v000002855ac19cb0_0 .net "or_out", 0 0, L_000002855acaae40;  1 drivers
v000002855ac18310_0 .net "pass_a", 0 0, L_000002855acab620;  1 drivers
v000002855ac19a30_0 .net "sub", 0 0, L_000002855acaa900;  1 drivers
v000002855ac17910_0 .net "sub_cout", 0 0, L_000002855acaaa50;  1 drivers
v000002855ac19ad0_0 .net "sum", 0 0, L_000002855acab690;  1 drivers
v000002855ac17c30_0 .net "xnor_out", 0 0, L_000002855acaa350;  1 drivers
E_000002855ab34770/0 .event anyedge, v000002855ab4ca60_0, v000002855ac16f10_0, v000002855ac16e70_0, v000002855ac18d10_0;
E_000002855ab34770/1 .event anyedge, v000002855ac193f0_0, v000002855ac18bd0_0, v000002855ac181d0_0, v000002855ac18db0_0;
E_000002855ab34770/2 .event anyedge, v000002855ac19530_0, v000002855ac197b0_0, v000002855ac186d0_0;
E_000002855ab34770 .event/or E_000002855ab34770/0, E_000002855ab34770/1, E_000002855ab34770/2;
S_000002855abf80b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaa6d0 .functor XOR 1, L_000002855ac9b630, L_000002855ac9c8f0, C4<0>, C4<0>;
L_000002855acab690 .functor XOR 1, L_000002855acaa6d0, L_000002855ac9aeb0, C4<0>, C4<0>;
L_000002855acab3f0 .functor AND 1, L_000002855acaa6d0, L_000002855ac9aeb0, C4<1>, C4<1>;
L_000002855acaa7b0 .functor AND 1, L_000002855ac9b630, L_000002855ac9c8f0, C4<1>, C4<1>;
L_000002855acaa970 .functor OR 1, L_000002855acab3f0, L_000002855acaa7b0, C4<0>, C4<0>;
v000002855ac16bf0_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac16ab0_0 .net "B", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
v000002855ac16c90_0 .net "Cin", 0 0, L_000002855ac9aeb0;  alias, 1 drivers
v000002855ac16e70_0 .net "Cout", 0 0, L_000002855acaa970;  alias, 1 drivers
v000002855ac16f10_0 .net "S", 0 0, L_000002855acab690;  alias, 1 drivers
v000002855ac19030_0 .net "and1_out", 0 0, L_000002855acab3f0;  1 drivers
v000002855ac18950_0 .net "and2_out", 0 0, L_000002855acaa7b0;  1 drivers
v000002855ac18130_0 .net "xor1_out", 0 0, L_000002855acaa6d0;  1 drivers
S_000002855abf8240 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acab8c0 .functor AND 1, L_000002855ac9b630, L_000002855ac9c8f0, C4<1>, C4<1>;
v000002855ac19350_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac19fd0_0 .net "B", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
v000002855ac18bd0_0 .net "R", 0 0, L_000002855acab8c0;  alias, 1 drivers
S_000002855abf8880 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acaaba0 .functor NOT 1, L_000002855ac9b630, C4<0>, C4<0>, C4<0>;
v000002855ac189f0_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac19530_0 .net "R", 0 0, L_000002855acaaba0;  alias, 1 drivers
S_000002855abf99b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acaa0b0 .functor NOT 1, L_000002855ac9c8f0, C4<0>, C4<0>, C4<0>;
v000002855ac17a50_0 .net "A", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
v000002855ac186d0_0 .net "R", 0 0, L_000002855acaa0b0;  alias, 1 drivers
S_000002855abf9b40 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acaae40 .functor OR 1, L_000002855ac9b630, L_000002855ac9c8f0, C4<0>, C4<0>;
v000002855ac19670_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac19f30_0 .net "B", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
v000002855ac181d0_0 .net "R", 0 0, L_000002855acaae40;  alias, 1 drivers
S_000002855abf9e60 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acab620 .functor BUFZ 1, L_000002855ac9b630, C4<0>, C4<0>, C4<0>;
v000002855ac18090_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac197b0_0 .net "R", 0 0, L_000002855acab620;  alias, 1 drivers
S_000002855ac200f0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaaac0 .functor NOT 1, L_000002855ac9c8f0, C4<0>, C4<0>, C4<0>;
v000002855ac18c70_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac18810_0 .net "B", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
L_000002855ac32900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac1a070_0 .net "Cin", 0 0, L_000002855ac32900;  1 drivers
v000002855ac195d0_0 .net "Cout", 0 0, L_000002855acaaa50;  alias, 1 drivers
v000002855ac18270_0 .net "S", 0 0, L_000002855acaa900;  alias, 1 drivers
S_000002855ac23de0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855ac200f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaa820 .functor XOR 1, L_000002855ac9b630, L_000002855acaaac0, C4<0>, C4<0>;
L_000002855acaa900 .functor XOR 1, L_000002855acaa820, L_000002855ac32900, C4<0>, C4<0>;
L_000002855aca9e80 .functor AND 1, L_000002855acaa820, L_000002855ac32900, C4<1>, C4<1>;
L_000002855acaacf0 .functor AND 1, L_000002855ac9b630, L_000002855acaaac0, C4<1>, C4<1>;
L_000002855acaaa50 .functor OR 1, L_000002855aca9e80, L_000002855acaacf0, C4<0>, C4<0>;
v000002855ac184f0_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac17e10_0 .net "B", 0 0, L_000002855acaaac0;  1 drivers
v000002855ac18630_0 .net "Cin", 0 0, L_000002855ac32900;  alias, 1 drivers
v000002855ac193f0_0 .net "Cout", 0 0, L_000002855acaaa50;  alias, 1 drivers
v000002855ac18d10_0 .net "S", 0 0, L_000002855acaa900;  alias, 1 drivers
v000002855ac18e50_0 .net "and1_out", 0 0, L_000002855aca9e80;  1 drivers
v000002855ac19710_0 .net "and2_out", 0 0, L_000002855acaacf0;  1 drivers
v000002855ac18770_0 .net "xor1_out", 0 0, L_000002855acaa820;  1 drivers
S_000002855ac22350 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855abf9820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acaa350 .functor XNOR 1, L_000002855ac9b630, L_000002855ac9c8f0, C4<0>, C4<0>;
v000002855ac19490_0 .net "A", 0 0, L_000002855ac9b630;  alias, 1 drivers
v000002855ac18450_0 .net "B", 0 0, L_000002855ac9c8f0;  alias, 1 drivers
v000002855ac18db0_0 .net "R", 0 0, L_000002855acaa350;  alias, 1 drivers
S_000002855ac20be0 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab34eb0 .param/l "i" 0 3 12, +C4<011101>;
S_000002855ac22800 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855ac20be0;
 .timescale 0 0;
S_000002855ac245b0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855ac22800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac1b830_0 .net "A", 0 0, L_000002855ac9b450;  1 drivers
v000002855ac1acf0_0 .net "B", 0 0, L_000002855ac9b130;  1 drivers
v000002855ac1b790_0 .net "Cin", 0 0, L_000002855ac9c850;  1 drivers
v000002855ac1c690_0 .net "Cout", 0 0, v000002855ac1a9d0_0;  1 drivers
v000002855ac1c410_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac1b510_0 .var "R", 0 0;
v000002855ac1ad90_0 .net "add_cout", 0 0, L_000002855acaaf20;  1 drivers
v000002855ac1ae30_0 .net "and_out", 0 0, L_000002855acab310;  1 drivers
v000002855ac1a9d0_0 .var "cout_internal", 0 0;
v000002855ac1c050_0 .net "not_a", 0 0, L_000002855acab460;  1 drivers
v000002855ac1bc90_0 .net "not_b", 0 0, L_000002855acab4d0;  1 drivers
v000002855ac1aed0_0 .net "or_out", 0 0, L_000002855acaa270;  1 drivers
v000002855ac1b8d0_0 .net "pass_a", 0 0, L_000002855acaa2e0;  1 drivers
v000002855ac1a2f0_0 .net "sub", 0 0, L_000002855acaadd0;  1 drivers
v000002855ac1b5b0_0 .net "sub_cout", 0 0, L_000002855acaaf90;  1 drivers
v000002855ac1a250_0 .net "sum", 0 0, L_000002855acab0e0;  1 drivers
v000002855ac1c5f0_0 .net "xnor_out", 0 0, L_000002855aca9ef0;  1 drivers
E_000002855ab34b30/0 .event anyedge, v000002855ab4ca60_0, v000002855ac19c10_0, v000002855ac18a90_0, v000002855ac1c7d0_0;
E_000002855ab34b30/1 .event anyedge, v000002855ac1b470_0, v000002855ac19170_0, v000002855ac1c370_0, v000002855ac1abb0_0;
E_000002855ab34b30/2 .event anyedge, v000002855ac19b70_0, v000002855ac1b330_0, v000002855ac19d50_0;
E_000002855ab34b30 .event/or E_000002855ab34b30/0, E_000002855ab34b30/1, E_000002855ab34b30/2;
S_000002855ac22fd0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaac80 .functor XOR 1, L_000002855ac9b450, L_000002855ac9b130, C4<0>, C4<0>;
L_000002855acab0e0 .functor XOR 1, L_000002855acaac80, L_000002855ac9c850, C4<0>, C4<0>;
L_000002855acab1c0 .functor AND 1, L_000002855acaac80, L_000002855ac9c850, C4<1>, C4<1>;
L_000002855acab230 .functor AND 1, L_000002855ac9b450, L_000002855ac9b130, C4<1>, C4<1>;
L_000002855acaaf20 .functor OR 1, L_000002855acab1c0, L_000002855acab230, C4<0>, C4<0>;
v000002855ac188b0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac17eb0_0 .net "B", 0 0, L_000002855ac9b130;  alias, 1 drivers
v000002855ac183b0_0 .net "Cin", 0 0, L_000002855ac9c850;  alias, 1 drivers
v000002855ac18a90_0 .net "Cout", 0 0, L_000002855acaaf20;  alias, 1 drivers
v000002855ac19c10_0 .net "S", 0 0, L_000002855acab0e0;  alias, 1 drivers
v000002855ac18b30_0 .net "and1_out", 0 0, L_000002855acab1c0;  1 drivers
v000002855ac17cd0_0 .net "and2_out", 0 0, L_000002855acab230;  1 drivers
v000002855ac18f90_0 .net "xor1_out", 0 0, L_000002855acaac80;  1 drivers
S_000002855ac23c50 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acab310 .functor AND 1, L_000002855ac9b450, L_000002855ac9b130, C4<1>, C4<1>;
v000002855ac190d0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac17d70_0 .net "B", 0 0, L_000002855ac9b130;  alias, 1 drivers
v000002855ac19170_0 .net "R", 0 0, L_000002855acab310;  alias, 1 drivers
S_000002855ac22030 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acab460 .functor NOT 1, L_000002855ac9b450, C4<0>, C4<0>, C4<0>;
v000002855ac192b0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac19b70_0 .net "R", 0 0, L_000002855acab460;  alias, 1 drivers
S_000002855ac21d10 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acab4d0 .functor NOT 1, L_000002855ac9b130, C4<0>, C4<0>, C4<0>;
v000002855ac17f50_0 .net "A", 0 0, L_000002855ac9b130;  alias, 1 drivers
v000002855ac19d50_0 .net "R", 0 0, L_000002855acab4d0;  alias, 1 drivers
S_000002855ac250a0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acaa270 .functor OR 1, L_000002855ac9b450, L_000002855ac9b130, C4<0>, C4<0>;
v000002855ac17ff0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac1c4b0_0 .net "B", 0 0, L_000002855ac9b130;  alias, 1 drivers
v000002855ac1c370_0 .net "R", 0 0, L_000002855acaa270;  alias, 1 drivers
S_000002855ac20730 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acaa2e0 .functor BUFZ 1, L_000002855ac9b450, C4<0>, C4<0>, C4<0>;
v000002855ac1a4d0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac1b330_0 .net "R", 0 0, L_000002855acaa2e0;  alias, 1 drivers
S_000002855ac24740 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acab2a0 .functor NOT 1, L_000002855ac9b130, C4<0>, C4<0>, C4<0>;
v000002855ac1a1b0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac1ac50_0 .net "B", 0 0, L_000002855ac9b130;  alias, 1 drivers
L_000002855ac32948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac1a610_0 .net "Cin", 0 0, L_000002855ac32948;  1 drivers
v000002855ac1ab10_0 .net "Cout", 0 0, L_000002855acaaf90;  alias, 1 drivers
v000002855ac1c2d0_0 .net "S", 0 0, L_000002855acaadd0;  alias, 1 drivers
S_000002855ac20d70 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855ac24740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaad60 .functor XOR 1, L_000002855ac9b450, L_000002855acab2a0, C4<0>, C4<0>;
L_000002855acaadd0 .functor XOR 1, L_000002855acaad60, L_000002855ac32948, C4<0>, C4<0>;
L_000002855acaaeb0 .functor AND 1, L_000002855acaad60, L_000002855ac32948, C4<1>, C4<1>;
L_000002855acaa120 .functor AND 1, L_000002855ac9b450, L_000002855acab2a0, C4<1>, C4<1>;
L_000002855acaaf90 .functor OR 1, L_000002855acaaeb0, L_000002855acaa120, C4<0>, C4<0>;
v000002855ac1c0f0_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac1a930_0 .net "B", 0 0, L_000002855acab2a0;  1 drivers
v000002855ac1b290_0 .net "Cin", 0 0, L_000002855ac32948;  alias, 1 drivers
v000002855ac1b470_0 .net "Cout", 0 0, L_000002855acaaf90;  alias, 1 drivers
v000002855ac1c7d0_0 .net "S", 0 0, L_000002855acaadd0;  alias, 1 drivers
v000002855ac1a7f0_0 .net "and1_out", 0 0, L_000002855acaaeb0;  1 drivers
v000002855ac1c550_0 .net "and2_out", 0 0, L_000002855acaa120;  1 drivers
v000002855ac1bab0_0 .net "xor1_out", 0 0, L_000002855acaad60;  1 drivers
S_000002855ac24f10 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855ac245b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855aca9ef0 .functor XNOR 1, L_000002855ac9b450, L_000002855ac9b130, C4<0>, C4<0>;
v000002855ac1a750_0 .net "A", 0 0, L_000002855ac9b450;  alias, 1 drivers
v000002855ac1a890_0 .net "B", 0 0, L_000002855ac9b130;  alias, 1 drivers
v000002855ac1abb0_0 .net "R", 0 0, L_000002855aca9ef0;  alias, 1 drivers
S_000002855ac25a00 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab34070 .param/l "i" 0 3 12, +C4<011110>;
S_000002855ac21540 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855ac25a00;
 .timescale 0 0;
S_000002855ac224e0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855ac21540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac1ecb0_0 .net "A", 0 0, L_000002855ac9b6d0;  1 drivers
v000002855ac1da90_0 .net "B", 0 0, L_000002855ac9c170;  1 drivers
v000002855ac1d3b0_0 .net "Cin", 0 0, L_000002855ac9ca30;  1 drivers
v000002855ac1ddb0_0 .net "Cout", 0 0, v000002855ac1e350_0;  1 drivers
v000002855ac1dbd0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac1dc70_0 .var "R", 0 0;
v000002855ac1ee90_0 .net "add_cout", 0 0, L_000002855acab770;  1 drivers
v000002855ac1db30_0 .net "and_out", 0 0, L_000002855acabe70;  1 drivers
v000002855ac1e350_0 .var "cout_internal", 0 0;
v000002855ac1d9f0_0 .net "not_a", 0 0, L_000002855acabaf0;  1 drivers
v000002855ac1e530_0 .net "not_b", 0 0, L_000002855acabd20;  1 drivers
v000002855ac1e0d0_0 .net "or_out", 0 0, L_000002855acabbd0;  1 drivers
v000002855ac1d590_0 .net "pass_a", 0 0, L_000002855acabd90;  1 drivers
v000002855ac1c9b0_0 .net "sub", 0 0, L_000002855acab850;  1 drivers
v000002855ac1cb90_0 .net "sub_cout", 0 0, L_000002855acaa510;  1 drivers
v000002855ac1efd0_0 .net "sum", 0 0, L_000002855acab5b0;  1 drivers
v000002855ac1def0_0 .net "xnor_out", 0 0, L_000002855acac030;  1 drivers
E_000002855ab34570/0 .event anyedge, v000002855ab4ca60_0, v000002855ac1af70_0, v000002855ac1bfb0_0, v000002855ac1a6b0_0;
E_000002855ab34570/1 .event anyedge, v000002855ac1bf10_0, v000002855ac1b0b0_0, v000002855ac1b6f0_0, v000002855ac1e030_0;
E_000002855ab34570/2 .event anyedge, v000002855ac1a390_0, v000002855ac1bdd0_0, v000002855ac1bd30_0;
E_000002855ab34570 .event/or E_000002855ab34570/0, E_000002855ab34570/1, E_000002855ab34570/2;
S_000002855ac20280 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acaa3c0 .functor XOR 1, L_000002855ac9b6d0, L_000002855ac9c170, C4<0>, C4<0>;
L_000002855acab5b0 .functor XOR 1, L_000002855acaa3c0, L_000002855ac9ca30, C4<0>, C4<0>;
L_000002855acab700 .functor AND 1, L_000002855acaa3c0, L_000002855ac9ca30, C4<1>, C4<1>;
L_000002855acaa430 .functor AND 1, L_000002855ac9b6d0, L_000002855ac9c170, C4<1>, C4<1>;
L_000002855acab770 .functor OR 1, L_000002855acab700, L_000002855acaa430, C4<0>, C4<0>;
v000002855ac1b970_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1c870_0 .net "B", 0 0, L_000002855ac9c170;  alias, 1 drivers
v000002855ac1aa70_0 .net "Cin", 0 0, L_000002855ac9ca30;  alias, 1 drivers
v000002855ac1bfb0_0 .net "Cout", 0 0, L_000002855acab770;  alias, 1 drivers
v000002855ac1af70_0 .net "S", 0 0, L_000002855acab5b0;  alias, 1 drivers
v000002855ac1b3d0_0 .net "and1_out", 0 0, L_000002855acab700;  1 drivers
v000002855ac1a110_0 .net "and2_out", 0 0, L_000002855acaa430;  1 drivers
v000002855ac1c730_0 .net "xor1_out", 0 0, L_000002855acaa3c0;  1 drivers
S_000002855ac21ea0 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acabe70 .functor AND 1, L_000002855ac9b6d0, L_000002855ac9c170, C4<1>, C4<1>;
v000002855ac1b010_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1bb50_0 .net "B", 0 0, L_000002855ac9c170;  alias, 1 drivers
v000002855ac1b0b0_0 .net "R", 0 0, L_000002855acabe70;  alias, 1 drivers
S_000002855ac24290 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acabaf0 .functor NOT 1, L_000002855ac9b6d0, C4<0>, C4<0>, C4<0>;
v000002855ac1ba10_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1a390_0 .net "R", 0 0, L_000002855acabaf0;  alias, 1 drivers
S_000002855ac24100 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acabd20 .functor NOT 1, L_000002855ac9c170, C4<0>, C4<0>, C4<0>;
v000002855ac1b150_0 .net "A", 0 0, L_000002855ac9c170;  alias, 1 drivers
v000002855ac1bd30_0 .net "R", 0 0, L_000002855acabd20;  alias, 1 drivers
S_000002855ac24420 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acabbd0 .functor OR 1, L_000002855ac9b6d0, L_000002855ac9c170, C4<0>, C4<0>;
v000002855ac1bbf0_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1b650_0 .net "B", 0 0, L_000002855ac9c170;  alias, 1 drivers
v000002855ac1b6f0_0 .net "R", 0 0, L_000002855acabbd0;  alias, 1 drivers
S_000002855ac22e40 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855acabd90 .functor BUFZ 1, L_000002855ac9b6d0, C4<0>, C4<0>, C4<0>;
v000002855ac1a430_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1bdd0_0 .net "R", 0 0, L_000002855acabd90;  alias, 1 drivers
S_000002855ac20410 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acabcb0 .functor NOT 1, L_000002855ac9c170, C4<0>, C4<0>, C4<0>;
v000002855ac1d310_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1de50_0 .net "B", 0 0, L_000002855ac9c170;  alias, 1 drivers
L_000002855ac32990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac1edf0_0 .net "Cin", 0 0, L_000002855ac32990;  1 drivers
v000002855ac1df90_0 .net "Cout", 0 0, L_000002855acaa510;  alias, 1 drivers
v000002855ac1d130_0 .net "S", 0 0, L_000002855acab850;  alias, 1 drivers
S_000002855ac25d20 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855ac20410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acab7e0 .functor XOR 1, L_000002855ac9b6d0, L_000002855acabcb0, C4<0>, C4<0>;
L_000002855acab850 .functor XOR 1, L_000002855acab7e0, L_000002855ac32990, C4<0>, C4<0>;
L_000002855acab930 .functor AND 1, L_000002855acab7e0, L_000002855ac32990, C4<1>, C4<1>;
L_000002855acaa4a0 .functor AND 1, L_000002855ac9b6d0, L_000002855acabcb0, C4<1>, C4<1>;
L_000002855acaa510 .functor OR 1, L_000002855acab930, L_000002855acaa4a0, C4<0>, C4<0>;
v000002855ac1c190_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1a570_0 .net "B", 0 0, L_000002855acabcb0;  1 drivers
v000002855ac1be70_0 .net "Cin", 0 0, L_000002855ac32990;  alias, 1 drivers
v000002855ac1bf10_0 .net "Cout", 0 0, L_000002855acaa510;  alias, 1 drivers
v000002855ac1a6b0_0 .net "S", 0 0, L_000002855acab850;  alias, 1 drivers
v000002855ac1b1f0_0 .net "and1_out", 0 0, L_000002855acab930;  1 drivers
v000002855ac1c230_0 .net "and2_out", 0 0, L_000002855acaa4a0;  1 drivers
v000002855ac1ef30_0 .net "xor1_out", 0 0, L_000002855acab7e0;  1 drivers
S_000002855ac248d0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855ac224e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855acac030 .functor XNOR 1, L_000002855ac9b6d0, L_000002855ac9c170, C4<0>, C4<0>;
v000002855ac1e5d0_0 .net "A", 0 0, L_000002855ac9b6d0;  alias, 1 drivers
v000002855ac1d1d0_0 .net "B", 0 0, L_000002855ac9c170;  alias, 1 drivers
v000002855ac1e030_0 .net "R", 0 0, L_000002855acac030;  alias, 1 drivers
S_000002855ac21220 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 12, 3 12 0, S_000002855ab4fa20;
 .timescale 0 0;
P_000002855ab34b70 .param/l "i" 0 3 12, +C4<011111>;
S_000002855ac216d0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000002855ac21220;
 .timescale 0 0;
S_000002855ac24a60 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000002855ac216d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000002855ac1ead0_0 .net "A", 0 0, L_000002855ac9c5d0;  1 drivers
v000002855ac1ec10_0 .net "B", 0 0, L_000002855ac9aa50;  1 drivers
v000002855ac1f110_0 .net "Cin", 0 0, L_000002855ac9c210;  1 drivers
v000002855ac1f250_0 .net "Cout", 0 0, v000002855ac1fd90_0;  1 drivers
v000002855ac1f1b0_0 .net "F", 2 0, v000002855ac10cf0_0;  alias, 1 drivers
v000002855ac1f7f0_0 .var "R", 0 0;
v000002855ac1f930_0 .net "add_cout", 0 0, L_000002855acaba80;  1 drivers
v000002855ac1f6b0_0 .net "and_out", 0 0, L_000002855aca9b00;  1 drivers
v000002855ac1fd90_0 .var "cout_internal", 0 0;
v000002855ac1f2f0_0 .net "not_a", 0 0, L_000002855aca8c90;  1 drivers
v000002855ac1fe30_0 .net "not_b", 0 0, L_000002855aca8f30;  1 drivers
v000002855ac1f390_0 .net "or_out", 0 0, L_000002855aca8590;  1 drivers
v000002855ac1f750_0 .net "pass_a", 0 0, L_000002855aca9b70;  1 drivers
v000002855ac1f610_0 .net "sub", 0 0, L_000002855acaba10;  1 drivers
v000002855ac1f430_0 .net "sub_cout", 0 0, L_000002855aca9a90;  1 drivers
v000002855ac1f890_0 .net "sum", 0 0, L_000002855acabf50;  1 drivers
v000002855ac1f9d0_0 .net "xnor_out", 0 0, L_000002855aca8750;  1 drivers
E_000002855ab341b0/0 .event anyedge, v000002855ab4ca60_0, v000002855ac1e170_0, v000002855ac1f070_0, v000002855ac1cff0_0;
E_000002855ab341b0/1 .event anyedge, v000002855ac1d090_0, v000002855ac1e2b0_0, v000002855ac1d950_0, v000002855ac1ea30_0;
E_000002855ab341b0/2 .event anyedge, v000002855ac1e3f0_0, v000002855ac1cc30_0, v000002855ac1e490_0;
E_000002855ab341b0 .event/or E_000002855ab341b0/0, E_000002855ab341b0/1, E_000002855ab341b0/2;
S_000002855ac261d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acabe00 .functor XOR 1, L_000002855ac9c5d0, L_000002855ac9aa50, C4<0>, C4<0>;
L_000002855acabf50 .functor XOR 1, L_000002855acabe00, L_000002855ac9c210, C4<0>, C4<0>;
L_000002855acac0a0 .functor AND 1, L_000002855acabe00, L_000002855ac9c210, C4<1>, C4<1>;
L_000002855acabfc0 .functor AND 1, L_000002855ac9c5d0, L_000002855ac9aa50, C4<1>, C4<1>;
L_000002855acaba80 .functor OR 1, L_000002855acac0a0, L_000002855acabfc0, C4<0>, C4<0>;
v000002855ac1e850_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1ed50_0 .net "B", 0 0, L_000002855ac9aa50;  alias, 1 drivers
v000002855ac1dd10_0 .net "Cin", 0 0, L_000002855ac9c210;  alias, 1 drivers
v000002855ac1f070_0 .net "Cout", 0 0, L_000002855acaba80;  alias, 1 drivers
v000002855ac1e170_0 .net "S", 0 0, L_000002855acabf50;  alias, 1 drivers
v000002855ac1e210_0 .net "and1_out", 0 0, L_000002855acac0a0;  1 drivers
v000002855ac1cd70_0 .net "and2_out", 0 0, L_000002855acabfc0;  1 drivers
v000002855ac1ce10_0 .net "xor1_out", 0 0, L_000002855acabe00;  1 drivers
S_000002855ac25870 .scope module, "AND1" "AND_gate" 4 30, 5 28 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855aca9b00 .functor AND 1, L_000002855ac9c5d0, L_000002855ac9aa50, C4<1>, C4<1>;
v000002855ac1c910_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1ca50_0 .net "B", 0 0, L_000002855ac9aa50;  alias, 1 drivers
v000002855ac1e2b0_0 .net "R", 0 0, L_000002855aca9b00;  alias, 1 drivers
S_000002855ac23610 .scope module, "NOT1" "NOT_gate" 4 48, 5 49 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855aca8c90 .functor NOT 1, L_000002855ac9c5d0, C4<0>, C4<0>, C4<0>;
v000002855ac1caf0_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1e3f0_0 .net "R", 0 0, L_000002855aca8c90;  alias, 1 drivers
S_000002855ac23160 .scope module, "NOT2" "NOT_gate" 4 53, 5 49 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855aca8f30 .functor NOT 1, L_000002855ac9aa50, C4<0>, C4<0>, C4<0>;
v000002855ac1d4f0_0 .net "A", 0 0, L_000002855ac9aa50;  alias, 1 drivers
v000002855ac1e490_0 .net "R", 0 0, L_000002855aca8f30;  alias, 1 drivers
S_000002855ac24bf0 .scope module, "OR1" "OR_gate" 4 36, 5 35 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855aca8590 .functor OR 1, L_000002855ac9c5d0, L_000002855ac9aa50, C4<0>, C4<0>;
v000002855ac1e670_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1eb70_0 .net "B", 0 0, L_000002855ac9aa50;  alias, 1 drivers
v000002855ac1d950_0 .net "R", 0 0, L_000002855aca8590;  alias, 1 drivers
S_000002855ac22670 .scope module, "PT" "PassThrough" 4 58, 5 56 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000002855aca9b70 .functor BUFZ 1, L_000002855ac9c5d0, C4<0>, C4<0>, C4<0>;
v000002855ac1cf50_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1cc30_0 .net "R", 0 0, L_000002855aca9b70;  alias, 1 drivers
S_000002855ac21860 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855aca8670 .functor NOT 1, L_000002855ac9aa50, C4<0>, C4<0>, C4<0>;
v000002855ac1d450_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1e8f0_0 .net "B", 0 0, L_000002855ac9aa50;  alias, 1 drivers
L_000002855ac329d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002855ac1d6d0_0 .net "Cin", 0 0, L_000002855ac329d8;  1 drivers
v000002855ac1d770_0 .net "Cout", 0 0, L_000002855aca9a90;  alias, 1 drivers
v000002855ac1e990_0 .net "S", 0 0, L_000002855acaba10;  alias, 1 drivers
S_000002855ac237a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000002855ac21860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000002855acab9a0 .functor XOR 1, L_000002855ac9c5d0, L_000002855aca8670, C4<0>, C4<0>;
L_000002855acaba10 .functor XOR 1, L_000002855acab9a0, L_000002855ac329d8, C4<0>, C4<0>;
L_000002855acabc40 .functor AND 1, L_000002855acab9a0, L_000002855ac329d8, C4<1>, C4<1>;
L_000002855acabb60 .functor AND 1, L_000002855ac9c5d0, L_000002855aca8670, C4<1>, C4<1>;
L_000002855aca9a90 .functor OR 1, L_000002855acabc40, L_000002855acabb60, C4<0>, C4<0>;
v000002855ac1e710_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1ccd0_0 .net "B", 0 0, L_000002855aca8670;  1 drivers
v000002855ac1ceb0_0 .net "Cin", 0 0, L_000002855ac329d8;  alias, 1 drivers
v000002855ac1d090_0 .net "Cout", 0 0, L_000002855aca9a90;  alias, 1 drivers
v000002855ac1cff0_0 .net "S", 0 0, L_000002855acaba10;  alias, 1 drivers
v000002855ac1d270_0 .net "and1_out", 0 0, L_000002855acabc40;  1 drivers
v000002855ac1d630_0 .net "and2_out", 0 0, L_000002855acabb60;  1 drivers
v000002855ac1e7b0_0 .net "xor1_out", 0 0, L_000002855acab9a0;  1 drivers
S_000002855ac232f0 .scope module, "XNOR1" "XNOR_gate" 4 42, 5 42 0, S_000002855ac24a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000002855aca8750 .functor XNOR 1, L_000002855ac9c5d0, L_000002855ac9aa50, C4<0>, C4<0>;
v000002855ac1d810_0 .net "A", 0 0, L_000002855ac9c5d0;  alias, 1 drivers
v000002855ac1d8b0_0 .net "B", 0 0, L_000002855ac9aa50;  alias, 1 drivers
v000002855ac1ea30_0 .net "R", 0 0, L_000002855aca8750;  alias, 1 drivers
    .scope S_000002855ab50870;
T_0 ;
    %wait E_000002855ab2ee30;
    %load/vec4 v000002855ab4ca60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000002855ab4bfc0_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %load/vec4 v000002855ab4a9e0_0;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000002855ab4a440_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %load/vec4 v000002855ab4cba0_0;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000002855ab4cb00_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000002855ab4be80_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000002855ab4b3e0_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000002855ab4aa80_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000002855ab4bde0_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000002855ab4b700_0;
    %store/vec4 v000002855ab4af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab4c880_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002855a94bc10;
T_1 ;
    %wait E_000002855ab2e3b0;
    %load/vec4 v000002855ab16e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v000002855aabec90_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %load/vec4 v000002855ab162d0_0;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v000002855aac03b0_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %load/vec4 v000002855aac0770_0;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v000002855ab16730_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v000002855ab18210_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v000002855aabfeb0_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v000002855ab18b70_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v000002855aabfcd0_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v000002855ab187b0_0;
    %store/vec4 v000002855ab16eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ab18990_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002855abac100;
T_2 ;
    %wait E_000002855ab2ed70;
    %load/vec4 v000002855abb0b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v000002855abb0ce0_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %load/vec4 v000002855abb15a0_0;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v000002855abb1640_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %load/vec4 v000002855abb0240_0;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v000002855abb07e0_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v000002855abb1c80_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000002855abb1e60_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000002855abb04c0_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000002855abb16e0_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000002855abb1000_0;
    %store/vec4 v000002855abb1140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb10a0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002855abab610;
T_3 ;
    %wait E_000002855ab2f3b0;
    %load/vec4 v000002855abb0060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000002855abb3a80_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %load/vec4 v000002855abb33a0_0;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000002855abb4200_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %load/vec4 v000002855abb29a0_0;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000002855abb4340_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000002855abb40c0_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000002855abb34e0_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000002855abb2400_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000002855abb43e0_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000002855abb4020_0;
    %store/vec4 v000002855abb1500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb2360_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002855abb62b0;
T_4 ;
    %wait E_000002855ab2fdf0;
    %load/vec4 v000002855abb31c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v000002855abb2680_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %load/vec4 v000002855abb3c60_0;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v000002855abb2540_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %load/vec4 v000002855abb25e0_0;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v000002855abb2ea0_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000002855abb2180_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000002855abb2720_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000002855abb4700_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000002855abb24a0_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000002855abb48e0_0;
    %store/vec4 v000002855abb4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abb45c0_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002855abb57c0;
T_5 ;
    %wait E_000002855ab2fe70;
    %load/vec4 v000002855abad680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000002855abae1c0_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %load/vec4 v000002855abad900_0;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000002855abae580_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %load/vec4 v000002855abaf8e0_0;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000002855abaf7a0_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000002855abaf840_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000002855abaf020_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000002855abadf40_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000002855abaea80_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000002855abadea0_0;
    %store/vec4 v000002855abade00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abaf660_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002855abb77d0;
T_6 ;
    %wait E_000002855ab2f1b0;
    %load/vec4 v000002855abbbe10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000002855abbc1d0_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %load/vec4 v000002855abbd8f0_0;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v000002855abbc310_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %load/vec4 v000002855abbc630_0;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000002855abbdd50_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v000002855abbc770_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000002855abbe070_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v000002855abbc090_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000002855abbdfd0_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000002855abbd530_0;
    %store/vec4 v000002855abbc590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbc130_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002855abc47a0;
T_7 ;
    %wait E_000002855ab30e70;
    %load/vec4 v000002855abbf3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000002855abc0550_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %load/vec4 v000002855abbf290_0;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000002855abbecf0_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %load/vec4 v000002855abc00f0_0;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000002855abbfbf0_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v000002855abc05f0_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000002855abbe930_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000002855abbe750_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000002855abbe430_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000002855abc0870_0;
    %store/vec4 v000002855abbe250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbf8d0_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002855abc4160;
T_8 ;
    %wait E_000002855ab300f0;
    %load/vec4 v000002855abbf0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000002855abc0ff0_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %load/vec4 v000002855abbf6f0_0;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000002855abc0af0_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %load/vec4 v000002855abc0f50_0;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000002855abbfb50_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000002855abc1090_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000002855abc09b0_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000002855abc0b90_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000002855abc0e10_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000002855abc0eb0_0;
    %store/vec4 v000002855abc0690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbfdd0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002855abc8310;
T_9 ;
    %wait E_000002855ab30bb0;
    %load/vec4 v000002855abbb0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v000002855abbb050_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %load/vec4 v000002855abba650_0;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v000002855abbab50_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %load/vec4 v000002855abbb4b0_0;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v000002855abba150_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000002855abba1f0_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v000002855abbabf0_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000002855abba790_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000002855abbaab0_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000002855abba8d0_0;
    %store/vec4 v000002855abba290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abbaa10_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002855abc7370;
T_10 ;
    %wait E_000002855ab322f0;
    %load/vec4 v000002855abcb490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v000002855abcd010_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %load/vec4 v000002855abcbcb0_0;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v000002855abcbfd0_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %load/vec4 v000002855abcc6b0_0;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000002855abcbd50_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000002855abcd8d0_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000002855abcb990_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000002855abcc110_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000002855abcbf30_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000002855abcc4d0_0;
    %store/vec4 v000002855abcb350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcc430_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002855abca190;
T_11 ;
    %wait E_000002855ab32c70;
    %load/vec4 v000002855abceaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v000002855abce0f0_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %load/vec4 v000002855abcf810_0;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000002855abce4b0_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %load/vec4 v000002855abcf770_0;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000002855abcdfb0_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000002855abced70_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000002855abcf8b0_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000002855abcddd0_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000002855abceb90_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000002855abcdf10_0;
    %store/vec4 v000002855abcecd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd00d0_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002855abde9a0;
T_12 ;
    %wait E_000002855ab32a70;
    %load/vec4 v000002855abd1070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v000002855abd0990_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %load/vec4 v000002855abd25b0_0;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v000002855abd0530_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %load/vec4 v000002855abd21f0_0;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v000002855abd16b0_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v000002855abd02b0_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v000002855abd17f0_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v000002855abd08f0_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v000002855abd12f0_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v000002855abd1b10_0;
    %store/vec4 v000002855abd28d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd1570_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002855abddd20;
T_13 ;
    %wait E_000002855ab32230;
    %load/vec4 v000002855abd2330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v000002855abd2b50_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %load/vec4 v000002855abd23d0_0;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v000002855abd2d30_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %load/vec4 v000002855abd2ab0_0;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v000002855abd2470_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v000002855abd1250_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v000002855abd2e70_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v000002855abd0e90_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v000002855abd2dd0_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v000002855abd11b0_0;
    %store/vec4 v000002855abd0c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abd0d50_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002855abe01e0;
T_14 ;
    %wait E_000002855ab328f0;
    %load/vec4 v000002855abe2840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v000002855abe20c0_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %load/vec4 v000002855abe1ee0_0;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v000002855abe3920_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %load/vec4 v000002855abe3420_0;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000002855abe2ca0_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000002855abe1620_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000002855abe1440_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000002855abe2a20_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000002855abe2b60_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000002855abe3880_0;
    %store/vec4 v000002855abe18a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe2980_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002855abdfba0;
T_15 ;
    %wait E_000002855ab32970;
    %load/vec4 v000002855abe5a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v000002855abe57c0_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %load/vec4 v000002855abe4c80_0;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v000002855abe4140_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %load/vec4 v000002855abe4f00_0;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v000002855abe6120_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v000002855abe4960_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v000002855abe52c0_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v000002855abe59a0_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v000002855abe4e60_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v000002855abe55e0_0;
    %store/vec4 v000002855abe3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe5d60_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002855abeacf0;
T_16 ;
    %wait E_000002855ab32430;
    %load/vec4 v000002855abe70c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v000002855abe69e0_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %load/vec4 v000002855abe8600_0;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v000002855abe6580_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %load/vec4 v000002855abe8240_0;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v000002855abe7700_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v000002855abe6300_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000002855abe7840_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000002855abe6940_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000002855abe7340_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000002855abe7b60_0;
    %store/vec4 v000002855abe89c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe75c0_0, 0, 1;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002855abeb330;
T_17 ;
    %wait E_000002855ab32d70;
    %load/vec4 v000002855abe8e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v000002855abe8ce0_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %load/vec4 v000002855abe8d80_0;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v000002855abe90a0_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %load/vec4 v000002855abe8c40_0;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v000002855abe9140_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v000002855abe8b00_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v000002855ac00240_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v000002855abe8a60_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000002855abe8ba0_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v000002855abe9000_0;
    %store/vec4 v000002855abe8ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855abe8f60_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002855abebc90;
T_18 ;
    %wait E_000002855ab330f0;
    %load/vec4 v000002855ac01640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v000002855ac009c0_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %load/vec4 v000002855ac02040_0;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v000002855ac01e60_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %load/vec4 v000002855ac01a00_0;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v000002855ac01dc0_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v000002855ac01960_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v000002855ac02860_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v000002855ac01b40_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v000002855ac01f00_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v000002855ac02360_0;
    %store/vec4 v000002855ac016e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac018c0_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002855abeed00;
T_19 ;
    %wait E_000002855ab33b70;
    %load/vec4 v000002855ac04fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v000002855ac04de0_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %load/vec4 v000002855ac04b60_0;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v000002855ac03b20_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %load/vec4 v000002855ac02a40_0;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v000002855ac02c20_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v000002855ac02cc0_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v000002855ac04160_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v000002855ac04ac0_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v000002855ac03760_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v000002855ac04e80_0;
    %store/vec4 v000002855ac04ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac03e40_0, 0, 1;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002855abef660;
T_20 ;
    %wait E_000002855ab33770;
    %load/vec4 v000002855ac06c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.0 ;
    %load/vec4 v000002855ac075e0_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %load/vec4 v000002855ac06b40_0;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.1 ;
    %load/vec4 v000002855ac052e0_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %load/vec4 v000002855ac06320_0;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/vec4 v000002855ac074a0_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %load/vec4 v000002855ac05920_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v000002855ac072c0_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v000002855ac05880_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v000002855ac05100_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v000002855ac07720_0;
    %store/vec4 v000002855ac060a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac06140_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002855abee080;
T_21 ;
    %wait E_000002855ab333b0;
    %load/vec4 v000002855ac08c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v000002855ac09700_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %load/vec4 v000002855ac09ca0_0;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.1 ;
    %load/vec4 v000002855ac09b60_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %load/vec4 v000002855ac08b20_0;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v000002855ac089e0_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v000002855ac08940_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v000002855ac093e0_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v000002855ac09980_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v000002855ac09340_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v000002855ac09c00_0;
    %store/vec4 v000002855ac07a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac086c0_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000002855abf3290;
T_22 ;
    %wait E_000002855ab337f0;
    %load/vec4 v000002855ac09f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v000002855ac0b820_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %load/vec4 v000002855ac07900_0;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v000002855ac0ae20_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %load/vec4 v000002855ac0c7c0_0;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v000002855ac0af60_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v000002855ac0ab00_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v000002855ac0aba0_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v000002855ac0a7e0_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v000002855ac0b8c0_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v000002855ac0b3c0_0;
    %store/vec4 v000002855ac0a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b280_0, 0, 1;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000002855abf3d80;
T_23 ;
    %wait E_000002855ab33730;
    %load/vec4 v000002855ac0a2e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v000002855ac0c5e0_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %load/vec4 v000002855ac0c220_0;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v000002855ac0c4a0_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %load/vec4 v000002855ac0c540_0;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v000002855ac0c2c0_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v000002855ac0c400_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v000002855ac0a600_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v000002855ac0c360_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v000002855ac0a560_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v000002855ac0a420_0;
    %store/vec4 v000002855ac0a380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0b0a0_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000002855abf6940;
T_24 ;
    %wait E_000002855ab338f0;
    %load/vec4 v000002855ac0e520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.0 ;
    %load/vec4 v000002855ac0d6c0_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %load/vec4 v000002855ac0e200_0;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.1 ;
    %load/vec4 v000002855ac0eca0_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %load/vec4 v000002855ac0e5c0_0;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.2 ;
    %load/vec4 v000002855ac0d440_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.3 ;
    %load/vec4 v000002855ac0d580_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.4 ;
    %load/vec4 v000002855ac0e840_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v000002855ac0ee80_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v000002855ac0ca40_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v000002855ac0eb60_0;
    %store/vec4 v000002855ac0e160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac0e2a0_0, 0, 1;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002855abf5b30;
T_25 ;
    %wait E_000002855ab33070;
    %load/vec4 v000002855ac12af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v000002855ac13130_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %load/vec4 v000002855ac13630_0;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v000002855ac140d0_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %load/vec4 v000002855ac13b30_0;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v000002855ac13770_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v000002855ac14fd0_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v000002855ac13090_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v000002855ac13810_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v000002855ac14d50_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v000002855ac13a90_0;
    %store/vec4 v000002855ac136d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac139f0_0, 0, 1;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002855abf8a10;
T_26 ;
    %wait E_000002855ab33530;
    %load/vec4 v000002855ac14ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v000002855ac175f0_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %load/vec4 v000002855ac13450_0;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v000002855ac17190_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %load/vec4 v000002855ac17050_0;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v000002855ac134f0_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v000002855ac17410_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v000002855ac15750_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v000002855ac14c10_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v000002855ac15110_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v000002855ac13950_0;
    %store/vec4 v000002855ac133b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac14b70_0, 0, 1;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002855abfa310;
T_27 ;
    %wait E_000002855ab332f0;
    %load/vec4 v000002855ac15e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.0 ;
    %load/vec4 v000002855ac16fb0_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %load/vec4 v000002855ac15610_0;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.1 ;
    %load/vec4 v000002855ac15a70_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %load/vec4 v000002855ac15c50_0;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.2 ;
    %load/vec4 v000002855ac16650_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.3 ;
    %load/vec4 v000002855ac159d0_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.4 ;
    %load/vec4 v000002855ac16a10_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.5 ;
    %load/vec4 v000002855ac16d30_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.6 ;
    %load/vec4 v000002855ac156b0_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.7 ;
    %load/vec4 v000002855ac16dd0_0;
    %store/vec4 v000002855ac166f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac168d0_0, 0, 1;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002855abf9820;
T_28 ;
    %wait E_000002855ab34770;
    %load/vec4 v000002855ac198f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v000002855ac19ad0_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %load/vec4 v000002855ac17af0_0;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v000002855ac19a30_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %load/vec4 v000002855ac17910_0;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v000002855ac17b90_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v000002855ac19cb0_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v000002855ac17c30_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v000002855ac18ef0_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v000002855ac18310_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v000002855ac19990_0;
    %store/vec4 v000002855ac18590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac19df0_0, 0, 1;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002855ac245b0;
T_29 ;
    %wait E_000002855ab34b30;
    %load/vec4 v000002855ac1c410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.0 ;
    %load/vec4 v000002855ac1a250_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %load/vec4 v000002855ac1ad90_0;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.1 ;
    %load/vec4 v000002855ac1a2f0_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %load/vec4 v000002855ac1b5b0_0;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v000002855ac1ae30_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v000002855ac1aed0_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v000002855ac1c5f0_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v000002855ac1c050_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v000002855ac1b8d0_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v000002855ac1bc90_0;
    %store/vec4 v000002855ac1b510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1a9d0_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002855ac224e0;
T_30 ;
    %wait E_000002855ab34570;
    %load/vec4 v000002855ac1dbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.0 ;
    %load/vec4 v000002855ac1efd0_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %load/vec4 v000002855ac1ee90_0;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.1 ;
    %load/vec4 v000002855ac1c9b0_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %load/vec4 v000002855ac1cb90_0;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.2 ;
    %load/vec4 v000002855ac1db30_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v000002855ac1e0d0_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v000002855ac1def0_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v000002855ac1d9f0_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v000002855ac1d590_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v000002855ac1e530_0;
    %store/vec4 v000002855ac1dc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1e350_0, 0, 1;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000002855ac24a60;
T_31 ;
    %wait E_000002855ab341b0;
    %load/vec4 v000002855ac1f1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v000002855ac1f890_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %load/vec4 v000002855ac1f930_0;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v000002855ac1f610_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %load/vec4 v000002855ac1f430_0;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v000002855ac1f6b0_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v000002855ac1f390_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v000002855ac1f9d0_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v000002855ac1f2f0_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v000002855ac1f750_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v000002855ac1fe30_0;
    %store/vec4 v000002855ac1f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac1fd90_0, 0, 1;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000002855ab52360;
T_32 ;
    %vpi_call 2 21 "$dumpfile", "ALU32bit_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002855ab52360 {0 0 0};
    %end;
    .thread T_32;
    .scope S_000002855ab52360;
T_33 ;
    %wait E_000002855ab2e830;
    %load/vec4 v000002855ac10cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.0 ;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %add;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %pad/s 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.1 ;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %sub;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %pad/s 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.2 ;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %and;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %or;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v000002855ac1fb10_0;
    %load/vec4 v000002855ac1fcf0_0;
    %xor;
    %inv;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v000002855ac1fb10_0;
    %inv;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v000002855ac1fb10_0;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v000002855ac1fcf0_0;
    %inv;
    %store/vec4 v000002855ac11830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002855ac10f70_0, 0, 1;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %load/vec4 v000002855ac118d0_0;
    %load/vec4 v000002855ac11830_0;
    %cmp/ne;
    %jmp/1 T_33.16, 6;
    %flag_mov 8, 6;
    %load/vec4 v000002855ac1ff70_0;
    %load/vec4 v000002855ac10f70_0;
    %cmp/ne;
    %flag_or 6, 8;
T_33.16;
    %jmp/0xz  T_33.14, 6;
    %vpi_call 2 73 "$display", "ERRO: F=%b | A=%h | B=%h | Esperado=%h | Obtido=%h | Cout esperado=%b | Cout obtido=%b", v000002855ac10cf0_0, v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac11830_0, v000002855ac118d0_0, v000002855ac10f70_0, v000002855ac1ff70_0 {0 0 0};
T_33.14 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000002855ab52360;
T_34 ;
    %vpi_call 2 83 "$display", "** Testando valores aleat\303\263rios **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002855ac10c50_0, 0, 32;
T_34.0 ;
    %load/vec4 v000002855ac10c50_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_34.1, 5;
    %vpi_func 2 85 "$random" 32 {0 0 0};
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %vpi_func 2 86 "$random" 32 {0 0 0};
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
T_34.2 ;
    %load/vec4 v000002855ac10cf0_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_34.3, 5;
    %delay 10, 0;
    %vpi_call 2 89 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000002855ac10cf0_0, v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %load/vec4 v000002855ac10cf0_0;
    %addi 1, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %jmp T_34.2;
T_34.3 ;
    %load/vec4 v000002855ac10c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002855ac10c50_0, 0, 32;
    %jmp T_34.0;
T_34.1 ;
    %end;
    .thread T_34;
    .scope S_000002855ab52360;
T_35 ;
    %delay 100, 0;
    %vpi_call 2 99 "$display", "** Testando casos de overflow **" {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 103 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 106 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 110 "$display", "Subtra\303\247\303\243o Underflow: A=%h | B=%h | R=%h | Cout=%b", v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 113 "$display", "Subtra\303\247\303\243o Overflow: A=%h | B=%h | R=%h | Cout=%b", v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000002855ab52360;
T_36 ;
    %delay 200, 0;
    %vpi_call 2 121 "$display", "** Testando casos cr\303\255ticos **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 125 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000002855ac10cf0_0, v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 129 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000002855ac10cf0_0, v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002855ac1fb10_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000002855ac1fcf0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002855ac10cf0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 133 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000002855ac10cf0_0, v000002855ac1fb10_0, v000002855ac1fcf0_0, v000002855ac118d0_0, v000002855ac1ff70_0 {0 0 0};
    %end;
    .thread T_36;
    .scope S_000002855ab52360;
T_37 ;
    %delay 300, 0;
    %vpi_call 2 139 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU32bit_tb.v";
    "Alu32bit.v";
    "Alu1bit.v";
    "operaes.v";
