{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735835162287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735835162288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  2 19:26:01 2025 " "Processing started: Thu Jan  2 19:26:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735835162288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835162288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c pipelined_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835162289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735835163239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1735835163239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/memory_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/memory_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "src/stages/memory_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/memory_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/decode_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/decode_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_tb " "Found entity 1: decode_stage_tb" {  } { { "src/tb/decode_stage_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/decode_stage_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDW RdW pipelined_processor.v(25) " "Verilog HDL Declaration information at pipelined_processor.v(25): object \"RDW\" differs only in case from object \"RdW\" in the same scope" {  } { { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735835182713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor " "Found entity 1: pipelined_processor" {  } { { "pipelined_processor.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/instractionmemory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/instractionmemory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstractionMemory_tb " "Found entity 1: InstractionMemory_tb" {  } { { "src/tb/InstractionMemory_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/InstractionMemory_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1 " "Found entity 1: Mux2x1" {  } { { "src/datapath/Mux2x1.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/datapath/PC.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "src/datapath/PC_Adder.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "src/stages/fetch_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/fetch_stage_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/fetch_stage_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage_tb " "Found entity 1: fetch_stage_tb" {  } { { "src/tb/fetch_stage_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/fetch_stage_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/mux2x1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/mux2x1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_tb " "Found entity 1: Mux2x1_tb" {  } { { "src/tb/Mux2x1_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/Mux2x1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pc_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pc_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder_tb " "Found entity 1: PC_Adder_tb" {  } { { "src/tb/PC_Adder_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/PC_Adder_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "src/tb/PC_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/PC_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/eqreg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/eqreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EqReg " "Found entity 1: EqReg" {  } { { "src/datapath/EqReg.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/EqReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "src/datapath/RegisterFile.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/datapath/ControlUnit.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/eqreg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/eqreg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EqReg_tb " "Found entity 1: EqReg_tb" {  } { { "src/tb/EqReg_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/EqReg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/registerfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/registerfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "src/tb/RegisterFile_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/RegisterFile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "src/stages/decode_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "src/datapath/sign_extension.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/sign_extension_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/sign_extension_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension_tb " "Found entity 1: sign_extension_tb" {  } { { "src/tb/sign_extension_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/sign_extension_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/controlunit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/controlunit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "src/tb/ControlUnit_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/ControlUnit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/execution_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/execution_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution_stage " "Found entity 1: execution_stage" {  } { { "src/stages/execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/execution_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "src/datapath/ALU_Control.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/datapath/ALU.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU_Control " "Found entity 1: tb_ALU_Control" {  } { { "src/tb/tb_ALU_Control.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_ALU_Control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "src/tb/tb_ALU.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_execution_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_execution_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_execution_stage " "Found entity 1: tb_execution_stage" {  } { { "src/tb/tb_execution_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_execution_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4x1 " "Found entity 1: Mux4x1" {  } { { "src/datapath/Mux4x1.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/stages/writeback_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file src/stages/writeback_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "src/stages/writeback_stage.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/writeback_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/tb_writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/tb_writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_writeback " "Found entity 1: tb_writeback" {  } { { "src/tb/tb_writeback.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/tb_writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/datapath/DataMemory.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/DataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/instructionmemory_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/instructionmemory_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory_IP " "Found entity 1: InstructionMemory_IP" {  } { { "src/datapath/InstructionMemory_IP.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/InstructionMemory_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pipelined_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pipelined_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor_tb " "Found entity 1: pipelined_processor_tb" {  } { { "src/tb/pipelined_processor_tb.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb/pipelined_processor_tb_ins.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tb/pipelined_processor_tb_ins.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_processor_tb_Ins " "Found entity 1: pipelined_processor_tb_Ins" {  } { { "src/tb/pipelined_processor_tb_Ins.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/tb/pipelined_processor_tb_Ins.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath/instruction_memory_asy.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath/instruction_memory_asy.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory_asy " "Found entity 1: Instruction_Memory_asy" {  } { { "src/datapath/Instruction_Memory_asy.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Instruction_Memory_asy.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735835182790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835182790 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_processor " "Elaborating entity \"pipelined_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735835182929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch_stage_inst " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch_stage_inst\"" {  } { { "pipelined_processor.v" "fetch_stage_inst" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/pipelined_processor.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 fetch_stage:fetch_stage_inst\|Mux2x1:pc_mux " "Elaborating entity \"Mux2x1\" for hierarchy \"fetch_stage:fetch_stage_inst\|Mux2x1:pc_mux\"" {  } { { "src/stages/fetch_stage.v" "pc_mux" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC fetch_stage:fetch_stage_inst\|PC:Program_Counter " "Elaborating entity \"PC\" for hierarchy \"fetch_stage:fetch_stage_inst\|PC:Program_Counter\"" {  } { { "src/stages/fetch_stage.v" "Program_Counter" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory_asy fetch_stage:fetch_stage_inst\|Instruction_Memory_asy:IMEM " "Elaborating entity \"Instruction_Memory_asy\" for hierarchy \"fetch_stage:fetch_stage_inst\|Instruction_Memory_asy:IMEM\"" {  } { { "src/stages/fetch_stage.v" "IMEM" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182959 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "memfile.hex Instruction_Memory_asy.v(13) " "Verilog HDL File I/O error at Instruction_Memory_asy.v(13): can't open Verilog Design File \"memfile.hex\"" {  } { { "src/datapath/Instruction_Memory_asy.v" "" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/datapath/Instruction_Memory_asy.v" 13 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182982 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fetch_stage:fetch_stage_inst\|Instruction_Memory_asy:IMEM " "Can't elaborate user hierarchy \"fetch_stage:fetch_stage_inst\|Instruction_Memory_asy:IMEM\"" {  } { { "src/stages/fetch_stage.v" "IMEM" { Text "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/src/stages/fetch_stage.v" 51 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735835182985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/output_files/pipelined_processor.map.smsg " "Generated suppressed messages file D:/Users/Atassi/Desktop/RISC-V-Processor/Pipeline/output_files/pipelined_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835183053 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735835183165 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan  2 19:26:23 2025 " "Processing ended: Thu Jan  2 19:26:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735835183165 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735835183165 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735835183165 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835183165 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735835184022 ""}
