
---------- Begin Simulation Statistics ----------
final_tick                               1039764648000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59350                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701680                       # Number of bytes of host memory used
host_op_rate                                    59545                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18633.20                       # Real time elapsed on the host
host_tick_rate                               55801728                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105881787                       # Number of instructions simulated
sim_ops                                    1109507167                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039765                       # Number of seconds simulated
sim_ticks                                1039764648000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.594515                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139035216                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           158725938                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10964552                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219501801                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18305690                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18495309                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          189619                       # Number of indirect misses.
system.cpu0.branchPred.lookups              279712406                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864054                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7593308                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260695992                       # Number of branches committed
system.cpu0.commit.bw_lim_events             27305623                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441415                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       52857179                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050797466                       # Number of instructions committed
system.cpu0.commit.committedOps            1052611467                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1929346963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545579                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.287884                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1412188508     73.20%     73.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    304041907     15.76%     88.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81052101      4.20%     93.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75092970      3.89%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17165695      0.89%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5034453      0.26%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3353523      0.17%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4112183      0.21%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     27305623      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1929346963                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857886                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015985138                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326227095                       # Number of loads committed
system.cpu0.commit.membars                    3625363                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625369      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583944842     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328038562     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127161248     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052611467                       # Class of committed instruction
system.cpu0.commit.refs                     455199838                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050797466                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052611467                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.974986                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.974986                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            336785717                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3380445                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138273004                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1125140465                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               823498702                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                766703674                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7606320                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12053185                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5498191                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  279712406                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                199596371                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1123773684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2669203                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1143253685                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          413                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21955258                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.134781                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         805340730                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         157340906                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550883                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1940092604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590213                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1139697712     58.74%     58.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               593045353     30.57%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               106946310      5.51%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                78755276      4.06%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14245843      0.73%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3475998      0.18%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   85890      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3735511      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104711      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1940092604                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      135218159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7688219                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               266706955                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525441                       # Inst execution rate
system.cpu0.iew.exec_refs                   477411258                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133240759                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              280034556                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            347078185                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816589                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4451981                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134383352                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1105452629                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            344170499                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7255283                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1090453335                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1561685                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4253237                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7606320                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7900933                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15987675                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41104                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13430                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4248727                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20851090                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5410609                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13430                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1169557                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6518662                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459941295                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1082137126                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879795                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404654121                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.521434                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1082217690                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1334047132                       # number of integer regfile reads
system.cpu0.int_regfile_writes              690132825                       # number of integer regfile writes
system.cpu0.ipc                              0.506333                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506333                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626920      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            603194644     54.95%     55.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036514      0.73%     56.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811534      0.17%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349334654     31.82%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131704295     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            28      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1097708619                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     60                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                118                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           56                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2444138                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002227                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 402596     16.47%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1836634     75.14%     91.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               204906      8.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1096525777                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4138084258                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1082137070                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1158306181                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1100009818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1097708619                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442811                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       52841158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130397                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1396                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25044084                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1940092604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.565802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803628                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1139381004     58.73%     58.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          570048315     29.38%     88.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181148328      9.34%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37590090      1.94%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9256177      0.48%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1176160      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             920508      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             411354      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             160668      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1940092604                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.528937                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20419057                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3178030                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           347078185                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134383352                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1509                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2075310763                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4224354                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              301416745                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670644114                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12345541                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               833028752                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11924914                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25805                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1365493173                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1116315565                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          714843145                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                761580943                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11448568                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7606320                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             36332728                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44199026                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               52                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1365493121                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        127116                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4716                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25676371                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4670                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3007490863                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2221701951                       # The number of ROB writes
system.cpu0.timesIdled                       26923805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1476                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.734401                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9670581                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10317003                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1887138                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19073099                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            314697                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         619535                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          304838                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20890773                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4598                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1108057                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203898                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1271515                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22043744                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55084321                       # Number of instructions committed
system.cpu1.commit.committedOps              56895700                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325878003                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174592                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823260                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302248163     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11763247      3.61%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3896397      1.20%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3681234      1.13%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       910146      0.28%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       302378      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1663098      0.51%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       141825      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1271515      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325878003                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502706                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52981411                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127083                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32016359     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938281     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318399      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56895700                       # Class of committed instruction
system.cpu1.commit.refs                      21256692                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55084321                       # Number of Instructions Simulated
system.cpu1.committedOps                     56895700                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.984900                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.984900                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            282760469                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               785682                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8665368                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86752095                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13032582                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28107283                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1108564                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1141188                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4374536                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20890773                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13064374                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313082954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                82575                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101533533                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3775290                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063368                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14412823                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9985278                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.307981                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         329383434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.320303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.830375                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               269828328     81.92%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32769532      9.95%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15899965      4.83%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6306565      1.91%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1488545      0.45%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2494061      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589259      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3965      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           329383434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         290698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1170109                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14695026                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195058                       # Inst execution rate
system.cpu1.iew.exec_refs                    22486440                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5216204                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244955417                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22506230                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712380                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1724680                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7091587                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78931143                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17270236                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           818686                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64305676                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1590340                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2230076                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1108564                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5884554                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20102                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          317267                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8225                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2917                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6379147                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1961978                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           548                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202493                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        967616                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36996984                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63896674                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850723                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31474168                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193818                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63912119                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80346252                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42467886                       # number of integer regfile writes
system.cpu1.ipc                              0.167087                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167087                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622628      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38854860     59.66%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19230231     29.53%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3416500      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65124362                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1919974                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029482                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 339764     17.70%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1428752     74.42%     92.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               151456      7.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63421694                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461670346                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63896662                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100967016                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70795031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65124362                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136112                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22035442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           118240                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701838                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14869327                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    329383434                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289128641     87.78%     87.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26951113      8.18%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6965181      2.11%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2917037      0.89%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2439581      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             368053      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             447008      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123421      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43399      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      329383434                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197542                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16086927                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1944854                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22506230                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7091587                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       329674132                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1749847322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              262664577                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38000347                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10857255                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15409934                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1594380                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                17523                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102095752                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82995515                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55865391                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28367880                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8108389                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1108564                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21802680                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17865044                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102095740                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29799                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               611                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22391246                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403545646                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161389506                       # The number of ROB writes
system.cpu1.timesIdled                           8661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2862285                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                12819                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2976733                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10232383                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6021446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11994058                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       182148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51587                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58499074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4007011                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    117018191                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4058598                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3573020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2768142                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3204353                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2447813                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2447807                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3573020                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           112                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18014885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18014885                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    562494016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               562494016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6021563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6021563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6021563                       # Request fanout histogram
system.membus.respLayer1.occupancy        31700953636                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24797615656                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       352030000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   437692695.842186                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1025459500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1037652468000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2112180000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    168041368                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       168041368                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    168041368                       # number of overall hits
system.cpu0.icache.overall_hits::total      168041368                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31555003                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31555003                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31555003                       # number of overall misses
system.cpu0.icache.overall_misses::total     31555003                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 416231355497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 416231355497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 416231355497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 416231355497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    199596371                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    199596371                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    199596371                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    199596371                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.158094                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.158094                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.158094                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.158094                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13190.661256                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13190.661256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13190.661256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13190.661256                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2062                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.550000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29760871                       # number of writebacks
system.cpu0.icache.writebacks::total         29760871                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1794098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1794098                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1794098                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1794098                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29760905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29760905                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29760905                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29760905                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 369669343998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 369669343998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 369669343998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 369669343998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.149105                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.149105                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.149105                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.149105                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12421.307215                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12421.307215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12421.307215                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12421.307215                       # average overall mshr miss latency
system.cpu0.icache.replacements              29760871                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    168041368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      168041368                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31555003                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31555003                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 416231355497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 416231355497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    199596371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    199596371                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.158094                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.158094                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13190.661256                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13190.661256                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1794098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1794098                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29760905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29760905                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 369669343998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 369669343998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.149105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.149105                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12421.307215                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12421.307215                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999945                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          197802007                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29760871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.646378                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999945                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        428953645                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       428953645                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    411103011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       411103011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    411103011                       # number of overall hits
system.cpu0.dcache.overall_hits::total      411103011                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39577748                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39577748                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39577748                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39577748                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 989951372373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 989951372373                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 989951372373                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 989951372373                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    450680759                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    450680759                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    450680759                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    450680759                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087818                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087818                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087818                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087818                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25012.827217                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25012.827217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25012.827217                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25012.827217                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5687758                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       286922                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           117196                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4061                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.532015                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.653041                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26948365                       # number of writebacks
system.cpu0.dcache.writebacks::total         26948365                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13377394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13377394                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13377394                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13377394                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26200354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26200354                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26200354                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26200354                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 465543586431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 465543586431                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 465543586431                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 465543586431                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17768.599097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17768.599097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17768.599097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17768.599097                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26948365                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    291074194                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      291074194                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32448392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32448392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 681282171000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 681282171000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323522586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323522586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100297                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20995.868486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20995.868486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9174402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9174402                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23273990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23273990                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 362990743500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 362990743500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071939                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15596.412283                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15596.412283                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120028817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120028817                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7129356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7129356                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 308669201373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 308669201373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127158173                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127158173                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43295.523659                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43295.523659                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4202992                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4202992                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2926364                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2926364                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102552842931                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102552842931                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35044.458902                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35044.458902                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1380                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1380                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8504500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.434783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.434783                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6162.681159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6162.681159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1361                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1361                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1368500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005986                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72026.315789                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72026.315789                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2950                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       693000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       693000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3095                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046850                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046850                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4779.310345                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4779.310345                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       548000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       548000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046850                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3779.310345                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3779.310345                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054098                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054098                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757377                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66025465500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66025465500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418100                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87176.486083                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87176.486083                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757377                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65268088500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65268088500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418100                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86176.486083                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86176.486083                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987949                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439118067                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26957482                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.289284                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987949                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        931954520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       931954520                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29644697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24688445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9032                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              323459                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54665633                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29644697                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24688445                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9032                       # number of overall hits
system.l2.overall_hits::.cpu1.data             323459                       # number of overall hits
system.l2.overall_hits::total                54665633                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            116207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2259139                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1455887                       # number of demand (read+write) misses
system.l2.demand_misses::total                3833368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           116207                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2259139                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2135                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1455887                       # number of overall misses
system.l2.overall_misses::total               3833368                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10437022499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 214939391982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    188542000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145928953994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     371493910475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10437022499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 214939391982                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    188542000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145928953994                       # number of overall miss cycles
system.l2.overall_miss_latency::total    371493910475                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29760904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26947584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11167                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1779346                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58499001                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29760904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26947584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11167                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1779346                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58499001                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.191188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818215                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065529                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.191188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818215                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065529                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89814.060246                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95142.172297                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88310.070258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100233.709068                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96910.578498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89814.060246                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95142.172297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88310.070258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100233.709068                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96910.578498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               6258                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       139                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      45.021583                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1856748                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2768142                       # number of writebacks
system.l2.writebacks::total                   2768142                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          70716                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33462                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104250                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         70716                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33462                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104250                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       116187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2188423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2083                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1422425                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3729118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       116187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2188423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2083                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1422425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2314869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6043987                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9274220000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 187839173484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    165069000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128621486494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 325899948978                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9274220000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 187839173484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    165069000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128621486494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 187522546660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 513422495638                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.081210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.186532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.799409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.063747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.081210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.186532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.799409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.103318                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79821.494659                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85833.119778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79245.799328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90424.090194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87393.305596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79821.494659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85833.119778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79245.799328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90424.090194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81007.843926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84947.650556                       # average overall mshr miss latency
system.l2.replacements                       10000166                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6520653                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6520653                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6520653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6520653                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51817464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51817464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51817464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51817464                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2314869                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2314869                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 187522546660                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 187522546660                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81007.843926                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81007.843926                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       152000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       213000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.818182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3534.883721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2259.259259                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3042.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       859500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       530500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1390000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.843137                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19988.372093                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19648.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        78500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       240500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       319000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20041.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2258460                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           125798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2384258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1419159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1105270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2524429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 137402223488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110739416499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  248141639987                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3677619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1231068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4908687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.897814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96819.470889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100192.185167                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98296.145381                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51495                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26911                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            78406                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1367664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1078359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2446023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 119438795489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97212865999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 216651661488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.371888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.498305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87330.510629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90148.889191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88573.027109                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29644697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9032                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29653729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       116207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           118342                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10437022499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    188542000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10625564499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29760904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29772071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.191188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89814.060246                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88310.070258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89786.926865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       116187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       118270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9274220000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    165069000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9439289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003904                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.186532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79821.494659                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79245.799328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79811.355373                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22429985                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       197661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22627646                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       839980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       350617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1190597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  77537168494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  35189537495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112726705989                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23269965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548278                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23818243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.639488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92308.350787                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100364.607235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94680.824821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25772                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       820759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       344066                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1164825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  68400377995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31408620495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99808998490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.627539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83337.956690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91286.615054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85685.831339                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                54                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          131                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             147                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1488500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       551000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2039500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          183                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           201                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.715847                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.731343                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11362.595420                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34437.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13874.149660                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          111                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2004498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       178000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2182498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.557377                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.552239                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19651.941176                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19777.777778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19662.144144                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   119024376                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10000255                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.902134                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.175333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.730823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.376128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.480992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.231111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.487115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.269236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 944699671                       # Number of tag accesses
system.l2.tags.data_accesses                944699671                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7435904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     140130496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        133312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91079168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    146554048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          385332928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7435904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       133312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7569216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    177161088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       177161088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         116186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2189539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1423112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2289907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6020827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2768142                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2768142                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7151526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        134771360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           128214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87595946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    140949251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370596297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7151526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       128214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7279740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170385758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170385758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170385758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7151526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       134771360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          128214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87595946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    140949251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            540982055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2728199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    116186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2136528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1401440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2286234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007039906500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13260936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2566779                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6020827                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2768142                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6020827                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2768142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  78356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39943                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            281503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            292179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            279968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            319452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            643717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            422566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            398300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            366143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            461589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           380161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           300722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           306158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           336115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           283841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            154720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            213349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            239966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           185618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139496                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 175540511523                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                29712355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            286961842773                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29539.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48289.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3860269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1606076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6020827                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2768142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2304702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1353598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  642073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  500907                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  419619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  209146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  143149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  117662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   84350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   53629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  31367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  21579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3204285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.180381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.119917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.717001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1965801     61.35%     61.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       580570     18.12%     79.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       261134      8.15%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       150017      4.68%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57100      1.78%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34283      1.07%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20375      0.64%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16176      0.50%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118829      3.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3204285                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.492415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.281565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.037061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167427    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.294598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.274868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146316     87.39%     87.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2395      1.43%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12222      7.30%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4380      2.62%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1480      0.88%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              445      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              142      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               36      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              380318144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5014784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174603008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               385332928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            177161088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       365.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       167.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039764631500                       # Total gap between requests
system.mem_ctrls.avgGap                     118303.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7435904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    136737792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       133312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89692160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    146318976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174603008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7151526.082660198212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 131508406.506238520145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 128213.630129113604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86261982.625129610300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 140723168.730006664991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 167925509.235047578812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       116186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2189539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1423112                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2289907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2768142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4462628084                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  97537630152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     77940023                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69706667260                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 115176977254                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24737880990692                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38409.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44547.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37417.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48981.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50297.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8936637.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11329116540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6021541680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19849742640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7611991920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82077796320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     186314964060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     242372813280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       555577966440                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.330502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 628032960021                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34719880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 377011807979                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11549571180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6138719895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22579500300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6629065920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82077796320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     326650004310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     124195937280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       579820595205                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.645998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 318953129951                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34719880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 686091638049                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10169550220.930233                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46879085932.582649                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348486089500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165183329000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 874581319000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13052322                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13052322                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13052322                       # number of overall hits
system.cpu1.icache.overall_hits::total       13052322                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12052                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12052                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12052                       # number of overall misses
system.cpu1.icache.overall_misses::total        12052                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    351198500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    351198500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    351198500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    351198500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13064374                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13064374                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13064374                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13064374                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000923                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000923                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29140.267176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29140.267176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29140.267176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29140.267176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11135                       # number of writebacks
system.cpu1.icache.writebacks::total            11135                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          885                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          885                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11167                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11167                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11167                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11167                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    308377500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    308377500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    308377500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    308377500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27615.071192                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27615.071192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27615.071192                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27615.071192                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11135                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13052322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13052322                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12052                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    351198500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    351198500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13064374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13064374                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29140.267176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29140.267176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          885                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11167                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11167                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    308377500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    308377500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27615.071192                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27615.071192                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.934017                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12904778                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11135                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1158.938303                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        346407500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.934017                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.997938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26139915                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26139915                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16285518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16285518                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16285518                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16285518                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3903080                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3903080                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3903080                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3903080                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347544859446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347544859446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347544859446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347544859446                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20188598                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20188598                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20188598                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20188598                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193331                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193331                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193331                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193331                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89043.744798                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89043.744798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89043.744798                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89043.744798                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1249033                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       204209                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20986                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2751                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.517440                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.230825                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778909                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778909                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2821824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2821824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2821824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2821824                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1081256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1081256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1081256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1081256                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91638416053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91638416053                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91638416053                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91638416053                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053558                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053558                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053558                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053558                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84751.822004                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84751.822004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84751.822004                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84751.822004                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778909                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14503016                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14503016                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2367619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2367619                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177999730500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177999730500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16870635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16870635                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75180.901361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75180.901361                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1818945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1818945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38553302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38553302000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70266.318433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70266.318433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1782502                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1782502                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1535461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1535461                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169545128946                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169545128946                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317963                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462772                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110419.690859                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110419.690859                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1002879                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1002879                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532582                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532582                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53085114053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53085114053                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160515                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160515                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99675.006014                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99675.006014                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          289                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          466                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379828                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379828                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36644.067797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36644.067797                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3282000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3282000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69829.787234                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69829.787234                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       819500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       819500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.272523                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272523                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6772.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6772.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       701500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       701500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.270270                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.270270                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5845.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5845.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707489                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62142200000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62142200000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390619                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87834.863864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87834.863864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707489                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707489                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61434711000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61434711000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390619                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86834.863864                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86834.863864                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.902103                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19177042                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1788637                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.721595                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        346419000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.902103                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.965691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.965691                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45790075                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45790075                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039764648000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53591207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9288795                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51978615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7232024                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3933484                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             367                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            630                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4926837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4926837                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29772071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23819137                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89282678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80854077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5347224                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175517448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3809393536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3449340416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1427328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227727936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7487889216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13953227                       # Total snoops (count)
system.tol2bus.snoopTraffic                 178380096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72452555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059512                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.240750                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68212095     94.15%     94.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4169897      5.76%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  69795      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    768      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72452555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       117008387951                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40440639256                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44652312540                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2683756189                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16794910                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1160005882000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714100                       # Number of bytes of host memory used
host_op_rate                                   438238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2892.90                       # Real time elapsed on the host
host_tick_rate                               41564270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261672491                       # Number of instructions simulated
sim_ops                                    1267777691                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120241                       # Number of seconds simulated
sim_ticks                                120241234000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            91.515504                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               17545293                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            19171935                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1844043                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26736737                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1449574                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1463371                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13797                       # Number of indirect misses.
system.cpu0.branchPred.lookups               33598355                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5768                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4432                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1158393                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20679455                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4324085                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2600553                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11354054                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            81994761                       # Number of instructions committed
system.cpu0.commit.committedOps              83290712                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    231163547                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.360311                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.264070                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    199448989     86.28%     86.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15531295      6.72%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6445028      2.79%     95.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2927956      1.27%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1409706      0.61%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       765631      0.33%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       150165      0.06%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       160692      0.07%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4324085      1.87%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    231163547                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2458374                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78170555                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18846834                       # Number of loads committed
system.cpu0.commit.membars                    1944785                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1945268      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60516485     72.66%     74.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18850954     22.63%     97.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1892187      2.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83290712                       # Class of committed instruction
system.cpu0.commit.refs                      20743519                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   81994761                       # Number of Instructions Simulated
system.cpu0.committedOps                     83290712                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.909192                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.909192                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            159701537                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               686131                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13800340                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106243896                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                20618555                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50749042                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1159125                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               127337                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1308436                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   33598355                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 17073768                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    208728683                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               144699                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     116939041                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          217                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3689616                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140851                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          22962893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18994867                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.490231                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         233536695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.544942                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.118373                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               163797589     70.14%     70.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38682323     16.56%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21229772      9.09%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3721364      1.59%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  809812      0.35%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  736372      0.32%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3883669      1.66%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  671585      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4209      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           233536695                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1431                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     934                       # number of floating regfile writes
system.cpu0.idleCycles                        5001791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1179449                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22620483                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.387249                       # Inst execution rate
system.cpu0.iew.exec_refs                    23750573                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2097095                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7676559                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21631011                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            702817                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2624343                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2230276                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94527406                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21653478                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           412067                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92373686                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                121506                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             25762426                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1159125                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25977103                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       286514                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45467                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2820                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2784177                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       333591                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           403                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       331170                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        848279                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 66114396                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91132313                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.767451                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 50739581                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.382044                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91213655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119299145                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66676936                       # number of integer regfile writes
system.cpu0.ipc                              0.343738                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.343738                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1945699      2.10%      2.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66827778     72.02%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28620      0.03%     74.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57110      0.06%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                560      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21827191     23.52%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2097844      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            357      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92785752                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1548                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3058                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1505                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1719                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     408316                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004401                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 342751     83.94%     83.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     83.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     79      0.02%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 57803     14.16%     98.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7613      1.86%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91246821                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         419544669                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91130808                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        105762773                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91828445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92785752                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2698961                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11236697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31211                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         98408                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4344666                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    233536695                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.397307                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.894829                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          177926221     76.19%     76.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           33302253     14.26%     90.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           14877669      6.37%     96.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3485062      1.49%     98.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2230838      0.96%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             543785      0.23%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             751674      0.32%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             232890      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             186303      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      233536695                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.388976                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           882788                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          162365                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21631011                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2230276                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2121                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       238538486                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1944212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               35206492                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60655859                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                594403                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22242674                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17418595                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                93867                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            126940269                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              97853095                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           71081989                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 50164638                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1173261                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1159125                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20298631                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10426135                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1537                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       126938732                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     104465135                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1307359                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8137752                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1307221                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   321479717                       # The number of ROB reads
system.cpu0.rob.rob_writes                  191715477                       # The number of ROB writes
system.cpu0.timesIdled                         173005                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  395                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.230665                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13827570                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14992378                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           812574                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19298106                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1047439                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1050426                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2987                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25629069                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          918                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1053                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           714981                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18927503                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3934450                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2369635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15344366                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73795943                       # Number of instructions committed
system.cpu1.commit.committedOps              74979812                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    177372804                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.422724                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.374430                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    150109340     84.63%     84.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12178970      6.87%     91.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5972797      3.37%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3057457      1.72%     96.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1174653      0.66%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       329922      0.19%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       447450      0.25%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       167765      0.09%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3934450      2.22%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    177372804                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1681628                       # Number of function calls committed.
system.cpu1.commit.int_insts                 70065067                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16489830                       # Number of loads committed
system.cpu1.commit.membars                    1775909                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1775909      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55325714     73.79%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16490883     21.99%     98.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1387130      1.85%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74979812                       # Class of committed instruction
system.cpu1.commit.refs                      17878013                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73795943                       # Number of Instructions Simulated
system.cpu1.committedOps                     74979812                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.442070                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.442070                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            125203544                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                97804                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12632938                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              94008938                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11316437                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40919338                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                715310                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 9664                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1571857                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25629069                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15089356                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    163300864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                78265                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98881418                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1625806                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.142214                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15612719                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14875009                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.548686                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         179726486                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.565294                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.970128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               116356103     64.74%     64.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                36924739     20.54%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20704665     11.52%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3564136      1.98%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  230881      0.13%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  684579      0.38%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  604731      0.34%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  656197      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     455      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           179726486                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         488336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              755574                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21376462                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.477136                       # Inst execution rate
system.cpu1.iew.exec_refs                    20889865                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1423077                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9318407                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20234703                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            653981                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           531813                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1563025                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90223715                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19466788                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           506663                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             85987023                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                178010                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14246374                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                715310                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14525378                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             725                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           29                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3744873                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       174842                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       380527                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        375047                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 65721250                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85177331                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.742926                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48826008                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472643                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85321338                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               111681258                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62415913                       # number of integer regfile writes
system.cpu1.ipc                              0.409489                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.409489                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1776222      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63672722     73.62%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  98      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19621702     22.69%     98.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1422846      1.65%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86493686                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     443922                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005132                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 417273     94.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26573      5.99%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   76      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85161386                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         353223176                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85177331                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        105467638                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87676700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86493686                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2547015                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15243903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65396                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        177380                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6605120                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    179726486                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.481252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.019571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          131226138     73.01%     73.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27062569     15.06%     88.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           14019639      7.80%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2729266      1.52%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2369928      1.32%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             736475      0.41%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1204680      0.67%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             208454      0.12%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             169337      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      179726486                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.479948                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           872719                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          174056                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20234703                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1563025                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    313                       # number of misc regfile reads
system.cpu1.numCycles                       180214822                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    60151398                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27169319                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54322732                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                728074                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12213616                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8172553                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                70819                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120037137                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91749973                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67026926                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 41252924                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1139983                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                715310                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11046909                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12704194                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120037137                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87328408                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            745937                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4754829                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        745936                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   263761284                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183076041                       # The number of ROB writes
system.cpu1.timesIdled                           4656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2358676                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21110                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2504689                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7034663                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4462460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8868077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       111471                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        54656                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3313383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2395677                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6628696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2450333                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4411445                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261829                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4144146                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              983                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1900                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4411446                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13326924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13326924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    302123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               302123264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1490                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4462102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4462102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4462102                       # Request fanout histogram
system.membus.respLayer1.occupancy        23245738972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10843825392                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   120241234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   120241234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    20683606.382979                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26214633.617823                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     67686500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   119269104500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    972129500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16812479                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16812479                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16812479                       # number of overall hits
system.cpu0.icache.overall_hits::total       16812479                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       261289                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        261289                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       261289                       # number of overall misses
system.cpu0.icache.overall_misses::total       261289                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6116694498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6116694498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6116694498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6116694498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     17073768                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     17073768                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     17073768                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     17073768                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015304                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015304                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015304                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015304                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23409.690029                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23409.690029                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23409.690029                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23409.690029                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1369                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.027778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226205                       # number of writebacks
system.cpu0.icache.writebacks::total           226205                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        35080                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        35080                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        35080                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        35080                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226209                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226209                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226209                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5279529498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5279529498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5279529498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5279529498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013249                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013249                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013249                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013249                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23339.166426                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23339.166426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23339.166426                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23339.166426                       # average overall mshr miss latency
system.cpu0.icache.replacements                226205                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16812479                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16812479                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       261289                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       261289                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6116694498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6116694498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     17073768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     17073768                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015304                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23409.690029                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23409.690029                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        35080                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        35080                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226209                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5279529498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5279529498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013249                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013249                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23339.166426                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23339.166426                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996765                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17038952                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226241                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            75.313281                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996765                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999899                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         34373745                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        34373745                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17007256                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17007256                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17007256                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17007256                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4382614                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4382614                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4382614                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4382614                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 294874864993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 294874864993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 294874864993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 294874864993                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21389870                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21389870                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21389870                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21389870                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.204892                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.204892                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.204892                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.204892                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67282.873872                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67282.873872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67282.873872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67282.873872                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     19273020                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1986                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           355870                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.157473                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.482759                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1911999                       # number of writebacks
system.cpu0.dcache.writebacks::total          1911999                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2476201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2476201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2476201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2476201                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1906413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1906413                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1906413                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1906413                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 151013508096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 151013508096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 151013508096                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 151013508096                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.089127                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.089127                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.089127                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.089127                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79213.427571                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79213.427571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79213.427571                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79213.427571                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1911998                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16234850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16234850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3913225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3913225                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 263525630500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 263525630500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20148075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20148075                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.194223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.194223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67342.314970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67342.314970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2059880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2059880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1853345                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1853345                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 147706987000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 147706987000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 79697.512875                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79697.512875                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       772406                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        772406                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       469389                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       469389                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31349234493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31349234493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1241795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1241795                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.377992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.377992                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66787.322440                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66787.322440                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       416321                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       416321                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        53068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        53068                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3306521096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3306521096                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042735                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 62307.249114                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62307.249114                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       650975                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       650975                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12081                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12081                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    194927500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    194927500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       663056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       663056                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018220                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018220                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16135.046768                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16135.046768                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5688                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5688                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6393                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6393                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    154456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    154456500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009642                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009642                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24160.253402                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24160.253402                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       648574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       648574                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1884                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1884                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     45019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     45019000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       650458                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       650458                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.002896                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002896                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23895.435244                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23895.435244                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1884                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1884                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     43136000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     43136000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.002896                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002896                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22895.966030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22895.966030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3721                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          711                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     25373500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     25373500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4432                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4432                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.160424                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.160424                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 35687.060478                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 35687.060478                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          711                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24662500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24662500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.160424                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.160424                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 34687.060478                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 34687.060478                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993287                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20228021                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1912972                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.574133                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993287                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999790                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47328572                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47328572                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              196532                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              420967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 570                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              199778                       # number of demand (read+write) hits
system.l2.demand_hits::total                   817847                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             196532                       # number of overall hits
system.l2.overall_hits::.cpu0.data             420967                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                570                       # number of overall hits
system.l2.overall_hits::.cpu1.data             199778                       # number of overall hits
system.l2.overall_hits::total                  817847                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1489966                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            968217                       # number of demand (read+write) misses
system.l2.demand_misses::total                2492156                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29678                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1489966                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4295                       # number of overall misses
system.l2.overall_misses::.cpu1.data           968217                       # number of overall misses
system.l2.overall_misses::total               2492156                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2427243000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 142758854996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    357878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  93534291993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     239078268489                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2427243000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 142758854996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    357878500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  93534291993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    239078268489                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1910933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4865                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1167995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1910933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4865                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1167995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131197                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.779706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.882837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828956                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.752917                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131197                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.779706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.882837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828956                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.752917                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81785.935710                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95813.498426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83324.447031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96604.678489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95932.304594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81785.935710                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95813.498426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83324.447031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96604.678489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95932.304594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               6144                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       187                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.855615                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1714670                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              261829                       # number of writebacks
system.l2.writebacks::total                    261829                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8064                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42363                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8064                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42363                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        29669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1455736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4235                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       960153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2449793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        29669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1455736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4235                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       960153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2019833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4469626                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2130248002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 126363219996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    313392000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83527047494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 212333907492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2130248002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 126363219996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    313392000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83527047494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 149939100203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 362273007695                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.761793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.870504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.822052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.761793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.870504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.822052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.350339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71800.465199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86803.664947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74000.472255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86993.476554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86674.224105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71800.465199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86803.664947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74000.472255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86993.476554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74233.414447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81052.197140                       # average overall mshr miss latency
system.l2.replacements                        6838164                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       317680                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           317680                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       317680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       317680                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2889620                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2889620                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2889620                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2889620                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2019833                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2019833                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 149939100203                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 149939100203                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74233.414447                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74233.414447                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                189                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          120                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.908333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.904306                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data   737.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1110.091743                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   952.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           189                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1611500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2196000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3807500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.908333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.904306                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20143.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20146.788991                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20145.502646                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           337                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                337                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1185                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1213                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      2227000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2286000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1522                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1550                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.778581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.782581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1879.324895                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2107.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1884.583677                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1211                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     23923000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       556000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     24479000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.777267                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.781290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20222.316145                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20213.872832                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30678                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          27539                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3020713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2528445000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5549158500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.647607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.692979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.667169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88959.638945                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91813.246668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90237.555899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7365                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6727                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14092                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        26591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47403                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2376265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1980923000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4357188000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.507142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.523704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514283                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89363.506450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95181.770133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91917.979875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        196532                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           570                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33973                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2427243000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    357878500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2785121500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4865                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231075                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.882837                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.147022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81785.935710                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83324.447031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81980.440350                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        29669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4235                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33904                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2130248002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    313392000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2443640002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.870504                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.146723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71800.465199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74000.472255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72075.271413                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       402490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       187577                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            590067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1456010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       940678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2396688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 139738141496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91005846993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 230743988489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1858500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1128255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2986755                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.783433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.833746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.802439                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95973.339123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96744.950975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96276.189679                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26865                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1337                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        28202                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1429145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       939341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2368486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 123986954996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81546124494                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 205533079490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.768978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.832561                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792996                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86756.035949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86812.057063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86778.253910                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          254                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               254                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          360                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             360                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.586319                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.586319                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          360                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          360                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6925500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6925500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.586319                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.586319                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19237.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19237.500000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999304                       # Cycle average of tags in use
system.l2.tags.total_refs                     8484966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6838482                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.240767                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.022325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.400141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.641459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.018779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.891304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.297224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.103773                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.062793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.529552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58995906                       # Number of tag accesses
system.l2.tags.data_accesses                 58995906                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1898752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93200768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        271040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61450752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    128544896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          285366208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1898752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       271040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2169792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16757056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16757056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          29668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1456262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         960168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2008514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4458847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       261829                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261829                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15791189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        775114866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2254135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        511062220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1069058356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2373280767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15791189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2254135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18045324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      139361976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139361976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      139361976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15791189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       775114866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2254135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       511062220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1069058356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2512642743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    258124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     29669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1447579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    957123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2004859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002520684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15574                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15574                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7893750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             243397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4458848                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261829                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4458848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261829                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15383                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3705                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            222894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            215569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            368612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            461175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            417371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            330745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            344201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           262425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           218608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           228500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           233849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           237609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11726                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 114374986393                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22217325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            197689955143                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25740.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44490.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3448793                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234702                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4458848                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261829                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1044919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  790019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  638956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  559726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  478026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  300140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  203539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  145304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  101925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1018108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.550633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.979424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.633499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       472638     46.42%     46.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       169445     16.64%     63.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       100499      9.87%     72.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59317      5.83%     78.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31779      3.12%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24299      2.39%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18465      1.81%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15082      1.48%     87.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       126584     12.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1018108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     285.314627                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.859841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1318.240593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15346     98.54%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           48      0.31%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           17      0.11%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           12      0.08%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            6      0.04%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           16      0.10%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           16      0.10%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           24      0.15%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           12      0.08%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            5      0.03%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            7      0.04%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            2      0.01%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           11      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            9      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           11      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            6      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            6      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            6      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            4      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15574                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15574                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.574547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.541240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.103428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11503     73.86%     73.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              526      3.38%     77.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2770     17.79%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              534      3.43%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              118      0.76%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               47      0.30%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.21%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               18      0.12%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15574                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              284381760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  984512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16520448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               285366272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16757056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2365.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       137.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2373.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    139.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  120241227000                       # Total gap between requests
system.mem_ctrls.avgGap                      25471.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1898816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     92645056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       271040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     61255872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    128310976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16520448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15791720.833470487967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 770493223.647388696671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2254135.216210438870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 509441478.286891162395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1067112933.987354159355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 137394198.732191979885                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        29669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1456262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       960168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2008514                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       261829                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    904234038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  66170796638                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    137199282                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43826417114                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  86651308071                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2919972289735                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30477.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45438.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32396.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45644.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43142.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11152211.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3522169140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1872096270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14925013320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603599040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9491885520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53150304930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1414482240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84979550460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        706.742168                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3201295378                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4015180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 113024758622                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3747072000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1991623590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16801319640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          743850000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9491885520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      53315978280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1274967840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        87366696870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        726.595145                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2847262604                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4015180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 113378791396                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                434                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    138229043.577982                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   272129775.319830                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          218    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    990303500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            218                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    90107302500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  30133931500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15084146                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15084146                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15084146                       # number of overall hits
system.cpu1.icache.overall_hits::total       15084146                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5210                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5210                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5210                       # number of overall misses
system.cpu1.icache.overall_misses::total         5210                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    398712000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    398712000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    398712000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    398712000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15089356                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15089356                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15089356                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15089356                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76528.214971                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76528.214971                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76528.214971                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76528.214971                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4865                       # number of writebacks
system.cpu1.icache.writebacks::total             4865                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4865                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4865                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4865                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4865                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    371972000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    371972000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    371972000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    371972000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76458.787256                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76458.787256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76458.787256                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76458.787256                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4865                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15084146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15084146                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5210                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5210                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    398712000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    398712000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15089356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15089356                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76528.214971                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76528.214971                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4865                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4865                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    371972000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    371972000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76458.787256                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76458.787256                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15247722                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4897                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3113.686339                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30183577                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30183577                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15712561                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15712561                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15712561                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15712561                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3758741                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3758741                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3758741                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3758741                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 257464537990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 257464537990                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 257464537990                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 257464537990                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19471302                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19471302                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19471302                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19471302                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193040                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68497.546915                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68497.546915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68497.546915                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68497.546915                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5799701                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10811                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            76756                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            118                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.560230                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.618644                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1167731                       # number of writebacks
system.cpu1.dcache.writebacks::total          1167731                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2596133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2596133                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2596133                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2596133                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1162608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1162608                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1162608                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1162608                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  98082049495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  98082049495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  98082049495                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  98082049495                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059709                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059709                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059709                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059709                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84363.817809                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84363.817809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84363.817809                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84363.817809                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1167731                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15340869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15340869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3335663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3335663                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 228105004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 228105004000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18676532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18676532                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68383.707827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68383.707827                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2212810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2212810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1122853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1122853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  95381964500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  95381964500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.060121                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.060121                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84946.083325                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84946.083325                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       371692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        371692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       423078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       423078                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29359533990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29359533990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       794770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       794770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.532328                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.532328                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69395.085516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69395.085516                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       383323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       383323                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39755                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39755                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2700084995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2700084995                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67918.123381                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67918.123381                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       584532                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       584532                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7998                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7998                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    205655000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    205655000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       592530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       592530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013498                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25713.303326                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25713.303326                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7883                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7883                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    190222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    190222500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013304                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013304                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24130.724344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24130.724344                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       591970                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       591970                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          362                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2223500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2223500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       592332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       592332                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000611                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6142.265193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6142.265193                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          362                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1867500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1867500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000611                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5158.839779                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5158.839779                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       183000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       183000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       177000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       177000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          510                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            510                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     23511500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     23511500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1053                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1053                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.515670                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.515670                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43299.263352                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43299.263352                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22968500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.515670                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.515670                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42299.263352                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42299.263352                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.804758                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18062882                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1170649                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.429802                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.804758                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993899                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42485057                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42485057                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 120241234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3221471                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       579509                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2993120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6576335                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3457897                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             999                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3238                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92546                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231075                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2990397                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          614                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       678624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5740561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3507273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9941053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28954496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244667712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       622720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149486464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423731392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10301563                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17014528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13613948                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404186                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11050291     81.17%     81.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2509001     18.43%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54656      0.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13613948                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6625160974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2871397257                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339368889                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1757182277                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7328937                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
