--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml bossBattleTop.twx bossBattleTop.ncd -o bossBattleTop.twr
bossBattleTop.pcf -ucf nexys3.ucf

Design file:              bossBattleTop.ncd
Physical constraint file: bossBattleTop.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106290 paths analyzed, 2661 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.908ns.
--------------------------------------------------------------------------------

Paths for end point bossProj/proj1X_out_1 (SLICE_X20Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          bossProj/proj1X_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.844ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to bossProj/proj1X_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.430   arst_ff<1>
                                                       arst_ff_0
    SLICE_X34Y21.A4      net (fanout=71)       4.651   arst_ff<0>
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X20Y41.SR      net (fanout=31)       3.080   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X20Y41.CLK     Tsrck                 0.429   bossProj/proj1X_out<2>
                                                       bossProj/proj1X_out_1
    -------------------------------------------------  ---------------------------
    Total                                      8.844ns (1.113ns logic, 7.731ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossProj/turnOffBeam (FF)
  Destination:          bossProj/proj1X_out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.500 - 0.578)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossProj/turnOffBeam to bossProj/proj1X_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AQ      Tcko                  0.430   bossProj/turnOffBeam
                                                       bossProj/turnOffBeam
    SLICE_X34Y21.A2      net (fanout=2)        0.726   bossProj/turnOffBeam
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X20Y41.SR      net (fanout=31)       3.080   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X20Y41.CLK     Tsrck                 0.429   bossProj/proj1X_out<2>
                                                       bossProj/proj1X_out_1
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (1.113ns logic, 3.806ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj2X_out_9 (SLICE_X21Y36.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          bossProj/proj2X_out_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.846ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.419 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to bossProj/proj2X_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.430   arst_ff<1>
                                                       arst_ff_0
    SLICE_X34Y21.A4      net (fanout=71)       4.651   arst_ff<0>
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X21Y36.SR      net (fanout=31)       3.043   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X21Y36.CLK     Tsrck                 0.468   bossProj/proj2X_out<9>
                                                       bossProj/proj2X_out_9
    -------------------------------------------------  ---------------------------
    Total                                      8.846ns (1.152ns logic, 7.694ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossProj/turnOffBeam (FF)
  Destination:          bossProj/proj2X_out_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.921ns (Levels of Logic = 1)
  Clock Path Skew:      -0.072ns (0.506 - 0.578)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossProj/turnOffBeam to bossProj/proj2X_out_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AQ      Tcko                  0.430   bossProj/turnOffBeam
                                                       bossProj/turnOffBeam
    SLICE_X34Y21.A2      net (fanout=2)        0.726   bossProj/turnOffBeam
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X21Y36.SR      net (fanout=31)       3.043   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X21Y36.CLK     Tsrck                 0.468   bossProj/proj2X_out<9>
                                                       bossProj/proj2X_out_9
    -------------------------------------------------  ---------------------------
    Total                                      4.921ns (1.152ns logic, 3.769ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj1X_out_0 (SLICE_X20Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          bossProj/proj1X_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.833ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.413 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to bossProj/proj1X_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y61.AQ      Tcko                  0.430   arst_ff<1>
                                                       arst_ff_0
    SLICE_X34Y21.A4      net (fanout=71)       4.651   arst_ff<0>
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X20Y41.SR      net (fanout=31)       3.080   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X20Y41.CLK     Tsrck                 0.418   bossProj/proj1X_out<2>
                                                       bossProj/proj1X_out_0
    -------------------------------------------------  ---------------------------
    Total                                      8.833ns (1.102ns logic, 7.731ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               bossProj/turnOffBeam (FF)
  Destination:          bossProj/proj1X_out_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.500 - 0.578)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: bossProj/turnOffBeam to bossProj/proj1X_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AQ      Tcko                  0.430   bossProj/turnOffBeam
                                                       bossProj/turnOffBeam
    SLICE_X34Y21.A2      net (fanout=2)        0.726   bossProj/turnOffBeam
    SLICE_X34Y21.A       Tilo                  0.254   bossProj/rst_turnOffBeam_OR_57_o
                                                       bossProj/rst_turnOffBeam_OR_57_o1
    SLICE_X20Y41.SR      net (fanout=31)       3.080   bossProj/rst_turnOffBeam_OR_57_o
    SLICE_X20Y41.CLK     Tsrck                 0.418   bossProj/proj1X_out<2>
                                                       bossProj/proj1X_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.102ns logic, 3.806ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point bossProj/turnOffBeam (SLICE_X37Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bossProj/turnOffBeam (FF)
  Destination:          bossProj/turnOffBeam (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bossProj/turnOffBeam to bossProj/turnOffBeam
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y21.AQ      Tcko                  0.198   bossProj/turnOffBeam
                                                       bossProj/turnOffBeam
    SLICE_X37Y21.SR      net (fanout=2)        0.300   bossProj/turnOffBeam
    SLICE_X37Y21.CLK     Tcksr       (-Th)     0.131   bossProj/turnOffBeam
                                                       bossProj/turnOffBeam
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.067ns logic, 0.300ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point playerCtrl/playerHP_0 (SLICE_X29Y15.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               playerCtrl/playerHP_1 (FF)
  Destination:          playerCtrl/playerHP_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: playerCtrl/playerHP_1 to playerCtrl/playerHP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y15.CQ      Tcko                  0.198   playerCtrl/playerHP<1>
                                                       playerCtrl/playerHP_1
    SLICE_X29Y15.C5      net (fanout=5)        0.071   playerCtrl/playerHP<1>
    SLICE_X29Y15.CLK     Tah         (-Th)    -0.155   playerCtrl/playerHP<1>
                                                       playerCtrl/playerHP_0_glue_rst
                                                       playerCtrl/playerHP_0
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.353ns logic, 0.071ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Paths for end point bossProj/proj2X_out_6 (SLICE_X20Y36.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               bossProj/proj2X_out_6 (FF)
  Destination:          bossProj/proj2X_out_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: bossProj/proj2X_out_6 to bossProj/proj2X_out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.DQ      Tcko                  0.200   bossProj/proj2X_out<6>
                                                       bossProj/proj2X_out_6
    SLICE_X20Y36.D6      net (fanout=11)       0.038   bossProj/proj2X_out<6>
    SLICE_X20Y36.CLK     Tah         (-Th)    -0.190   bossProj/proj2X_out<6>
                                                       bossProj/Mmux_proj2X_out[9]_proj2X_start[9]_mux_84_OUT71
                                                       bossProj/proj2X_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.390ns logic, 0.038ns route)
                                                       (91.1% logic, 8.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: playerCtrl/timer<3>/CLK
  Logical resource: playerCtrl/timer_0/CK
  Location pin: SLICE_X26Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: playerCtrl/timer<3>/CLK
  Logical resource: playerCtrl/timer_1/CK
  Location pin: SLICE_X26Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.908|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106290 paths, 0 nets, and 2896 connections

Design statistics:
   Minimum period:   8.908ns{1}   (Maximum frequency: 112.259MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 30 17:36:17 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



