{
  "module_name": "rohm-bd957x.h",
  "hash_id": "4ff7acc50f509962f5b2c141940e701d2b75e70c34192c8ff269c24167e2b220",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/rohm-bd957x.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_BD957X_H__\n#define __LINUX_MFD_BD957X_H__\n\nenum {\n\tBD957X_VD50,\n\tBD957X_VD18,\n\tBD957X_VDDDR,\n\tBD957X_VD10,\n\tBD957X_VOUTL1,\n\tBD957X_VOUTS1,\n};\n\n \n#define IRQS_SILENT_MS\t\t\t1000\n\nenum {\n\tBD9576_INT_THERM,\n\tBD9576_INT_OVP,\n\tBD9576_INT_SCP,\n\tBD9576_INT_OCP,\n\tBD9576_INT_OVD,\n\tBD9576_INT_UVD,\n\tBD9576_INT_UVP,\n\tBD9576_INT_SYS,\n};\n\n#define BD957X_REG_SMRB_ASSERT\t\t0x15\n#define BD957X_REG_PMIC_INTERNAL_STAT\t0x20\n#define BD957X_REG_INT_THERM_STAT\t0x23\n#define BD957X_REG_INT_THERM_MASK\t0x24\n#define BD957X_REG_INT_OVP_STAT\t\t0x25\n#define BD957X_REG_INT_SCP_STAT\t\t0x26\n#define BD957X_REG_INT_OCP_STAT\t\t0x27\n#define BD957X_REG_INT_OVD_STAT\t\t0x28\n#define BD957X_REG_INT_UVD_STAT\t\t0x29\n#define BD957X_REG_INT_UVP_STAT\t\t0x2a\n#define BD957X_REG_INT_SYS_STAT\t\t0x2b\n#define BD957X_REG_INT_SYS_MASK\t\t0x2c\n#define BD957X_REG_INT_MAIN_STAT\t0x30\n#define BD957X_REG_INT_MAIN_MASK\t0x31\n\n#define UVD_IRQ_VALID_MASK\t\t0x6F\n#define OVD_IRQ_VALID_MASK\t\t0x2F\n\n#define BD957X_MASK_INT_MAIN_THERM\tBIT(0)\n#define BD957X_MASK_INT_MAIN_OVP\tBIT(1)\n#define BD957X_MASK_INT_MAIN_SCP\tBIT(2)\n#define BD957X_MASK_INT_MAIN_OCP\tBIT(3)\n#define BD957X_MASK_INT_MAIN_OVD\tBIT(4)\n#define BD957X_MASK_INT_MAIN_UVD\tBIT(5)\n#define BD957X_MASK_INT_MAIN_UVP\tBIT(6)\n#define BD957X_MASK_INT_MAIN_SYS\tBIT(7)\n#define BD957X_MASK_INT_ALL\t\t0xff\n\n#define BD957X_REG_WDT_CONF\t\t0x16\n\n#define BD957X_REG_POW_TRIGGER1\t\t0x41\n#define BD957X_REG_POW_TRIGGER2\t\t0x42\n#define BD957X_REG_POW_TRIGGER3\t\t0x43\n#define BD957X_REG_POW_TRIGGER4\t\t0x44\n#define BD957X_REG_POW_TRIGGERL1\t0x45\n#define BD957X_REG_POW_TRIGGERS1\t0x46\n\n#define BD957X_REGULATOR_EN_MASK\t0xff\n#define BD957X_REGULATOR_DIS_VAL\t0xff\n\n#define BD957X_VSEL_REG_MASK\t\t0xff\n\n#define BD957X_MASK_VOUT1_TUNE\t\t0x87\n#define BD957X_MASK_VOUT2_TUNE\t\t0x87\n#define BD957X_MASK_VOUT3_TUNE\t\t0x1f\n#define BD957X_MASK_VOUT4_TUNE\t\t0x1f\n#define BD957X_MASK_VOUTL1_TUNE\t\t0x87\n\n#define BD957X_REG_VOUT1_TUNE\t\t0x50\n#define BD957X_REG_VOUT2_TUNE\t\t0x53\n#define BD957X_REG_VOUT3_TUNE\t\t0x56\n#define BD957X_REG_VOUT4_TUNE\t\t0x59\n#define BD957X_REG_VOUTL1_TUNE\t\t0x5c\n\n#define BD9576_REG_VOUT1_OVD\t\t0x51\n#define BD9576_REG_VOUT1_UVD\t\t0x52\n#define BD9576_REG_VOUT2_OVD\t\t0x54\n#define BD9576_REG_VOUT2_UVD\t\t0x55\n#define BD9576_REG_VOUT3_OVD\t\t0x57\n#define BD9576_REG_VOUT3_UVD\t\t0x58\n#define BD9576_REG_VOUT4_OVD\t\t0x5a\n#define BD9576_REG_VOUT4_UVD\t\t0x5b\n#define BD9576_REG_VOUTL1_OVD\t\t0x5d\n#define BD9576_REG_VOUTL1_UVD\t\t0x5e\n\n#define BD9576_MASK_XVD\t\t\t0x7f\n\n#define BD9576_REG_VOUT1S_OCW\t\t0x5f\n#define BD9576_REG_VOUT1S_OCP\t\t0x60\n\n#define BD9576_MASK_VOUT1S_OCW\t\t0x3f\n#define BD9576_MASK_VOUT1S_OCP\t\t0x3f\n\n#define BD957X_MAX_REGISTER\t\t0x61\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}