+incdir+../../../../../../rtl/verilog/pkg/wb

../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_master_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_memory_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_slave_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_transactor_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_tap_generator.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_utils_testbench.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_mpram_testbench.sv

../../../../../../rtl/verilog/peripheral/wb/peripheral_ram_generic_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_mpram_wb.sv
