#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 26 14:00:55 2021
# Process ID: 19676
# Current directory: C:/Users/Karloz/Desktop/singlecycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6008 C:\Users\Karloz\Desktop\singlecycleCPU\singlecycleCPU.xpr
# Log file: C:/Users/Karloz/Desktop/singlecycleCPU/vivado.log
# Journal file: C:/Users/Karloz/Desktop/singlecycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 897.043 ; gain = 37.492
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:453]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:455]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:435]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SingleCircleCPUTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SingleCircleCPUTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module adder_8
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-311] analyzing module baseop
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol DataSrc, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:454]
INFO: [VRFC 10-2458] undeclared symbol op, assumed default net type wire [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:456]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCircleCPUTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
"xelab -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d782a437cb1247acbe4931309dc6218f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCircleCPUTest_behav xil_defaultlib.SingleCircleCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:434]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:83]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'aluc' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:235]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:245]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:246]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'operator' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:154]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'result' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:155]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:164]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:165]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:166]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:168]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:173]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:174]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:175]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:177]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'a' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:182]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:184]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 's' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:186]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'b' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.srcs/sources_1/new/SCC.v:333]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder_8_default
Compiling module xil_defaultlib.add_sub
Compiling module xil_defaultlib.baseop
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.SingleCircleCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCircleCPUTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Karloz/Desktop/singlecycleCPU/singlecycleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SingleCircleCPUTest_behav -key {Behavioral:sim_1:Functional:SingleCircleCPUTest} -tclbatch {SingleCircleCPUTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source SingleCircleCPUTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SingleCircleCPUTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 15:17:20 2021...
