V3 75
FL C:/Users/Jesus/Xilinx/Proyecto29/ALU_4bits.vhd 2017/10/27.08:34:53 P.28xd
EN work/ALU_4bits 1513772348 FL C:/Users/Jesus/Xilinx/Proyecto29/ALU_4bits.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR work/ALU_4bits/Behavioral 1513772349 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/ALU_4bits.vhd EN work/ALU_4bits 1513772348
FL C:/Users/Jesus/Xilinx/Proyecto29/CLK_1KHz.vhd 2017/11/15.12:36:40 P.28xd
EN work/CLK_1KHz 1513772364 FL C:/Users/Jesus/Xilinx/Proyecto29/CLK_1KHz.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/CLK_1KHz/Behavioral 1513772365 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/CLK_1KHz.vhd EN work/CLK_1KHz 1513772364
FL C:/Users/Jesus/Xilinx/Proyecto29/Counter_2bits.vhd 2017/11/15.10:32:35 P.28xd
EN work/Counter_2bits 1513772366 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Counter_2bits.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR work/Counter_2bits/Behavioral 1513772367 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Counter_2bits.vhd EN work/Counter_2bits 1513772366
FL C:/Users/Jesus/Xilinx/Proyecto29/DataPath_01.vhd 2017/11/22.11:50:26 P.28xd
EN work/DataPath_01 1513772354 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/DataPath_01.vhd PB ieee/std_logic_1164 1341906176
AR work/DataPath_01/Behavioral 1513772355 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/DataPath_01.vhd EN work/DataPath_01 1513772354 \
      CP Reg_4bits CP ALU_4bits CP FFD
FL C:/Users/Jesus/Xilinx/Proyecto29/Disp7Seg.vhd 2017/10/18.10:11:35 P.28xd
EN work/Disp7Seg 1513772368 FL C:/Users/Jesus/Xilinx/Proyecto29/Disp7Seg.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Disp7Seg/Behavioral 1513772369 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Disp7Seg.vhd EN work/Disp7Seg 1513772368
FL C:/Users/Jesus/Xilinx/Proyecto29/Display7Seg_4ON.vhd 2017/11/22.10:55:11 P.28xd
EN work/Display7Seg_4ON 1513772380 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Display7Seg_4ON.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Display7Seg_4ON/Behavioral 1513772381 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Display7Seg_4ON.vhd \
      EN work/Display7Seg_4ON 1513772380 CP CLK_1KHz CP Counter_2bits CP Disp7Seg
FL C:/Users/Jesus/Xilinx/Proyecto29/FFD.vhd 2017/11/08.11:06:06 P.28xd
EN work/FFD 1513772350 FL C:/Users/Jesus/Xilinx/Proyecto29/FFD.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/FFD/Behavioral 1513772351 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/FFD.vhd EN work/FFD 1513772350
FL C:/Users/Jesus/Xilinx/Proyecto29/Inc_3bits.vhd 2017/10/25.10:49:15 P.28xd
EN work/Inc_3bits 1513772374 FL C:/Users/Jesus/Xilinx/Proyecto29/Inc_3bits.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR work/Inc_3bits/Behavioral 1513772375 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Inc_3bits.vhd EN work/Inc_3bits 1513772374
FL C:/Users/Jesus/Xilinx/Proyecto29/MicroArq_DidaComp.vhd 2017/12/20.13:19:03 P.28xd
EN work/MicroArq_DidaComp 1513772378 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/MicroArq_DidaComp.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/MicroArq_DidaComp/Behavioral 1513772379 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/MicroArq_DidaComp.vhd \
      EN work/MicroArq_DidaComp 1513772378 CP ROM_RAM_DataPath_01 CP Reg_3bits \
      CP Inc_3bits CP Mux2_3bits
FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_3bits.vhd 2017/12/20.12:15:47 P.28xd
EN work/Mux2_3bits 1513772376 FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_3bits.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Mux2_3bits/Behavioral 1513772377 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_3bits.vhd EN work/Mux2_3bits 1513772376
FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_4bits.vhd 2017/12/20.12:15:47 P.28xd
EN work/Mux2_4bits 1513772362 FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_4bits.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Mux2_4bits/Behavioral 1513772363 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Mux2_4bits.vhd EN work/Mux2_4bits 1513772362
FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_16x4.vhd 2017/12/13.10:17:19 P.28xd
EN work/RAM_16x4 1513772352 FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_16x4.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR work/RAM_16x4/Behavioral 1513772353 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_16x4.vhd EN work/RAM_16x4 1513772352
FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_DataPath_01.vhd 2017/12/01.09:38:22 P.28xd
EN work/RAM_DataPath_01 1513772356 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_DataPath_01.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/RAM_DataPath_01/Behavioral 1513772357 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/RAM_DataPath_01.vhd \
      EN work/RAM_DataPath_01 1513772356 CP RAM_16x4 CP DataPath_01
FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_10bits.vhd 2017/12/13.10:44:29 P.28xd
EN work/Reg_10bits 1513772360 FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_10bits.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Reg_10bits/Behavioral 1513772361 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_10bits.vhd EN work/Reg_10bits 1513772360
FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_3bits.vhd 2017/12/15.09:33:13 P.28xd
EN work/Reg_3bits 1513772372 FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_3bits.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Reg_3bits/Behavioral 1513772373 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_3bits.vhd EN work/Reg_3bits 1513772372
FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_4bits.vhd 2017/11/10.09:45:01 P.28xd
EN work/Reg_4bits 1513772346 FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_4bits.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/Reg_4bits/Behavioral 1513772347 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/Reg_4bits.vhd EN work/Reg_4bits 1513772346
FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_8x10.vhd 2017/12/20.12:10:48 P.28xd
EN work/ROM_8x10 1513772358 FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_8x10.vhd \
      PB ieee/std_logic_1164 1341906176 PB ieee/NUMERIC_STD 1341906182
AR work/ROM_8x10/Behavioral 1513772359 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_8x10.vhd EN work/ROM_8x10 1513772358
FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_RAM_DataPath_01.vhd 2017/12/13.11:08:17 P.28xd
EN work/ROM_RAM_DataPath_01 1513772370 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_RAM_DataPath_01.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/ROM_RAM_DataPath_01/Behavioral 1513772371 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/ROM_RAM_DataPath_01.vhd \
      EN work/ROM_RAM_DataPath_01 1513772370 CP RAM_DataPath_01 CP ROM_8x10 \
      CP Reg_10bits CP Mux2_4bits
FL C:/Users/Jesus/Xilinx/Proyecto29/TOP04.vhd 2017/12/20.11:23:49 P.28xd
EN work/TOP04 1513772382 FL C:/Users/Jesus/Xilinx/Proyecto29/TOP04.vhd \
      PB ieee/std_logic_1164 1341906176
AR work/TOP04/Behavioral 1513772383 \
      FL C:/Users/Jesus/Xilinx/Proyecto29/TOP04.vhd EN work/TOP04 1513772382 \
      CP MicroArq_DidaComp CP Display7Seg_4ON
