Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar 13 15:29:37 2024
| Host         : casper-VirtualBox running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4_timing.rpt
| Design       : digilent_nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (78)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (78)
--------------------------------
 There are 78 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.206        0.000                      0                 6272        0.049        0.000                      0                 6272        3.000        0.000                       0                  2559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
clk100         {0.000 5.000}      10.000          100.000         
  crg_clkout0  {0.000 6.667}      13.333          75.000          
  mmcm_fb      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100               8.316        0.000                      0                    7        0.245        0.000                      0                    7        3.000        0.000                       0                    10  
  crg_clkout0        1.206        0.000                      0                 6135        0.049        0.000                      0                 6135        5.417        0.000                       0                  2547  
  mmcm_fb                                                                                                                                                        8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0              8.331        0.000                      0                  130        1.340        0.000                      0                  130  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.717%)  route 0.568ns (52.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.669ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.626     7.669    crg_clkin
    SLICE_X62Y30         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.518     8.187 r  FDCE/Q
                         net (fo=1, routed)           0.568     8.755    reset0
    SLICE_X63Y22         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.434    17.173    
                         clock uncertainty           -0.035    17.138    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.067    17.071    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.071    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.809ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.921%)  route 0.610ns (54.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.518     7.882 r  FDCE_6/Q
                         net (fo=1, routed)           0.610     8.492    reset6
    SLICE_X62Y22         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.625    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.028    17.301    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                  8.809    

Slack (MET) :             8.830ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.274%)  route 0.598ns (56.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     7.820 r  FDCE_1/Q
                         net (fo=1, routed)           0.598     8.418    reset1
    SLICE_X63Y22         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.625    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.081    17.248    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.248    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  8.830    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.456ns (42.978%)  route 0.605ns (57.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     7.820 r  FDCE_2/Q
                         net (fo=1, routed)           0.605     8.425    reset2
    SLICE_X63Y22         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.625    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X63Y22         FDCE (Setup_fdce_C_D)       -0.061    17.268    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.268    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.518     7.882 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     8.403    reset4
    SLICE_X62Y22         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.625    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.045    17.284    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.284    
                         arrival time                          -8.403    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     7.820 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     8.389    reset3
    SLICE_X62Y22         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.603    17.342    
                         clock uncertainty           -0.035    17.307    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.031    17.276    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.739ns = ( 16.739 - 10.000 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.321     7.364    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.518     7.882 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     8.402    reset5
    SLICE_X62Y22         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    15.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    15.609 r  clk100_inst/O
                         net (fo=9, routed)           1.130    16.739    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.625    17.364    
                         clock uncertainty           -0.035    17.329    
    SLICE_X62Y22         FDCE (Setup_fdce_C_D)       -0.028    17.301    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     2.449 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.625    reset3
    SLICE_X62Y22         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.637     2.321    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.059     2.380    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.164     2.472 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.642    reset5
    SLICE_X62Y22         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.650     2.308    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.063     2.371    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     2.449 r  FDCE_2/Q
                         net (fo=1, routed)           0.201     2.650    reset2
    SLICE_X63Y22         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.650     2.308    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.070     2.378    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.500%)  route 0.199ns (58.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     2.449 r  FDCE_1/Q
                         net (fo=1, routed)           0.199     2.647    reset1
    SLICE_X63Y22         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.650     2.308    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.066     2.374    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.164     2.472 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.642    reset4
    SLICE_X62Y22         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.650     2.308    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.052     2.360    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.550     2.308    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.164     2.472 r  FDCE_6/Q
                         net (fo=1, routed)           0.201     2.673    reset6
    SLICE_X62Y22         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X62Y22         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.650     2.308    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.063     2.371    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.566%)  route 0.231ns (58.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.720     2.477    crg_clkin
    SLICE_X62Y30         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.164     2.641 r  FDCE/Q
                         net (fo=1, routed)           0.231     2.872    reset0
    SLICE_X63Y22         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.634     2.957    crg_clkin
    SLICE_X63Y22         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.566     2.392    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.070     2.462    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y30     FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X63Y22     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X63Y22     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X63Y22     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y22     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y22     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y22     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X62Y22     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y30     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y30     FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_2/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_3/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y30     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X62Y30     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X63Y22     FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.778ns
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.897ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.518    12.193 r  FDPE/Q
                         net (fo=1, routed)           0.190    12.383    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X62Y24         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087     7.509    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100     7.609 r  clk100_inst/O
                         net (fo=9, routed)           1.416     9.025    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.108 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    11.031    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.122 r  BUFG/O
                         net (fo=2545, routed)        1.656    12.778    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.897    13.675    
                         clock uncertainty           -0.070    13.606    
    SLICE_X62Y24         FDPE (Setup_fdpe_C_D)       -0.016    13.590    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.619ns (18.838%)  route 6.975ns (81.162%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.831ns = ( 24.164 - 13.333 ) 
    Source Clock Delay      (SCD):    11.774ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.882    11.774    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    RAMB18_X2Y8          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    12.656 r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/DOBDO[7]
                         net (fo=2, routed)           1.452    14.108    VexRiscv/dataCache_1/stageB_dataReadRsp_0[15]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.232 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_6/O
                         net (fo=1, routed)           0.889    15.121    VexRiscv/dataCache_1/writeBack_DBusCachedPlugin_rspSplits_1[7]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.245 f  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3/O
                         net (fo=3, routed)           1.047    16.292    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.416 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9/O
                         net (fo=8, routed)           0.446    16.862    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.986 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_50/O
                         net (fo=1, routed)           0.643    17.629    VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_50_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124    17.753 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_45/O
                         net (fo=5, routed)           1.441    19.194    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackWrites_payload_data[11]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.117    19.311 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_15/O
                         net (fo=2, routed)           1.057    20.368    VexRiscv/dataCache_1_n_29
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.708    24.164    VexRiscv/stageB_flusher_counter_reg[0]
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
                         clock pessimism              0.858    25.022    
                         clock uncertainty           -0.070    24.952    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.449    24.503    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                         -20.368    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.726ns (19.582%)  route 7.088ns (80.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.784ns = ( 24.118 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.077    20.492    csr_bankarray_csrbank6_reload0_re
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.662    24.118    sys_clk
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[10]/C
                         clock pessimism              0.786    24.904    
                         clock uncertainty           -0.070    24.834    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    24.629    basesoc_reload_storage_reg[10]
  -------------------------------------------------------------------
                         required time                         24.629    
                         arrival time                         -20.492    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.726ns (19.582%)  route 7.088ns (80.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.784ns = ( 24.118 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.077    20.492    csr_bankarray_csrbank6_reload0_re
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.662    24.118    sys_clk
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[11]/C
                         clock pessimism              0.786    24.904    
                         clock uncertainty           -0.070    24.834    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    24.629    basesoc_reload_storage_reg[11]
  -------------------------------------------------------------------
                         required time                         24.629    
                         arrival time                         -20.492    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.814ns  (logic 1.726ns (19.582%)  route 7.088ns (80.418%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.784ns = ( 24.118 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.077    20.492    csr_bankarray_csrbank6_reload0_re
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.662    24.118    sys_clk
    SLICE_X57Y35         FDRE                                         r  basesoc_reload_storage_reg[16]/C
                         clock pessimism              0.786    24.904    
                         clock uncertainty           -0.070    24.834    
    SLICE_X57Y35         FDRE (Setup_fdre_C_CE)      -0.205    24.629    basesoc_reload_storage_reg[16]
  -------------------------------------------------------------------
                         required time                         24.629    
                         arrival time                         -20.492    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 1.619ns (18.852%)  route 6.969ns (81.148%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.831ns = ( 24.164 - 13.333 ) 
    Source Clock Delay      (SCD):    11.774ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.882    11.774    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    RAMB18_X2Y8          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    12.656 r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/DOBDO[7]
                         net (fo=2, routed)           1.452    14.108    VexRiscv/dataCache_1/stageB_dataReadRsp_0[15]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.232 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_6/O
                         net (fo=1, routed)           0.889    15.121    VexRiscv/dataCache_1/writeBack_DBusCachedPlugin_rspSplits_1[7]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.245 f  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3/O
                         net (fo=3, routed)           1.047    16.292    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.416 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9/O
                         net (fo=8, routed)           0.446    16.862    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.986 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_50/O
                         net (fo=1, routed)           0.643    17.629    VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_50_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I5_O)        0.124    17.753 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_45/O
                         net (fo=5, routed)           1.441    19.194    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackWrites_payload_data[11]
    SLICE_X47Y18         LUT2 (Prop_lut2_I1_O)        0.117    19.311 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_15/O
                         net (fo=2, routed)           1.050    20.362    VexRiscv/dataCache_1_n_29
    RAMB18_X1Y7          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.708    24.164    VexRiscv/stageB_flusher_counter_reg[0]
    RAMB18_X1Y7          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
                         clock pessimism              0.858    25.022    
                         clock uncertainty           -0.070    24.952    
    RAMB18_X1Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[11])
                                                     -0.449    24.503    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         24.503    
                         arrival time                         -20.362    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.726ns (19.566%)  route 7.095ns (80.434%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.783ns = ( 24.117 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.084    20.499    csr_bankarray_csrbank6_reload0_re
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.661    24.117    sys_clk
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[17]/C
                         clock pessimism              0.786    24.903    
                         clock uncertainty           -0.070    24.833    
    SLICE_X54Y36         FDRE (Setup_fdre_C_CE)      -0.169    24.664    basesoc_reload_storage_reg[17]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.726ns (19.566%)  route 7.095ns (80.434%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.783ns = ( 24.117 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.084    20.499    csr_bankarray_csrbank6_reload0_re
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.661    24.117    sys_clk
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[19]/C
                         clock pessimism              0.786    24.903    
                         clock uncertainty           -0.070    24.833    
    SLICE_X54Y36         FDRE (Setup_fdre_C_CE)      -0.169    24.664    basesoc_reload_storage_reg[19]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.165ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            basesoc_reload_storage_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.726ns (19.566%)  route 7.095ns (80.434%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.783ns = ( 24.117 - 13.333 ) 
    Source Clock Delay      (SCD):    11.677ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.785    11.677    sys_clk
    SLICE_X50Y23         FDRE                                         r  FSM_onehot_grant_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.518    12.195 r  FSM_onehot_grant_reg[2]/Q
                         net (fo=159, routed)         1.822    14.018    VexRiscv/IBusCachedPlugin_cache/p_0_in55_in
    SLICE_X45Y32         LUT5 (Prop_lut5_I0_O)        0.124    14.142 r  VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6/O
                         net (fo=10, routed)          0.677    14.819    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_cellularram_state[4]_i_6_n_0
    SLICE_X47Y33         LUT4 (Prop_lut4_I1_O)        0.150    14.969 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4/O
                         net (fo=3, routed)           0.819    15.789    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[5]_i_4_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I0_O)        0.326    16.115 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3/O
                         net (fo=32, routed)          0.697    16.811    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_sel_r_i_3_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.935 f  VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3/O
                         net (fo=8, routed)           1.332    18.267    VexRiscv/IBusCachedPlugin_cache/leds_storage[15]_i_3_n_0
    SLICE_X63Y36         LUT5 (Prop_lut5_I4_O)        0.152    18.419 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface6_bank_bus_dat_r[31]_i_1/O
                         net (fo=33, routed)          0.664    19.083    VexRiscv/IBusCachedPlugin_cache/FSM_onehot_grant_reg[2]_9[0]
    SLICE_X62Y38         LUT3 (Prop_lut3_I2_O)        0.332    19.415 r  VexRiscv/IBusCachedPlugin_cache/basesoc_reload_storage[31]_i_1/O
                         net (fo=32, routed)          1.084    20.499    csr_bankarray_csrbank6_reload0_re
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.661    24.117    sys_clk
    SLICE_X54Y36         FDRE                                         r  basesoc_reload_storage_reg[26]/C
                         clock pessimism              0.786    24.903    
                         clock uncertainty           -0.070    24.833    
    SLICE_X54Y36         FDRE (Setup_fdre_C_CE)      -0.169    24.664    basesoc_reload_storage_reg[26]
  -------------------------------------------------------------------
                         required time                         24.664    
                         arrival time                         -20.499    
  -------------------------------------------------------------------
                         slack                                  4.165    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 1.626ns (18.551%)  route 7.139ns (81.449%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.831ns = ( 24.164 - 13.333 ) 
    Source Clock Delay      (SCD):    11.774ns
    Clock Pessimism Removal (CPR):    0.858ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.882    11.774    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    RAMB18_X2Y8          RAMB18E1                                     r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.882    12.656 r  VexRiscv/dataCache_1/ways_0_data_symbol1_reg/DOBDO[7]
                         net (fo=2, routed)           1.452    14.108    VexRiscv/dataCache_1/stageB_dataReadRsp_0[15]
    SLICE_X58Y22         LUT3 (Prop_lut3_I1_O)        0.124    14.232 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_6/O
                         net (fo=1, routed)           0.889    15.121    VexRiscv/dataCache_1/writeBack_DBusCachedPlugin_rspSplits_1[7]
    SLICE_X58Y24         LUT6 (Prop_lut6_I2_O)        0.124    15.245 f  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3/O
                         net (fo=3, routed)           1.047    16.292    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[7]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.416 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9/O
                         net (fo=8, routed)           0.539    16.955    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_9_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.079 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_4/O
                         net (fo=1, routed)           0.624    17.703    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_4_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I5_O)        0.124    17.827 r  VexRiscv/dataCache_1/HazardSimplePlugin_writeBackBuffer_payload_data[15]_i_1/O
                         net (fo=5, routed)           1.519    19.346    VexRiscv/dataCache_1/HazardSimplePlugin_writeBackWrites_payload_data[15]
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.124    19.470 r  VexRiscv/dataCache_1/RegFilePlugin_regFile_reg_1_i_11/O
                         net (fo=2, routed)           1.069    20.539    VexRiscv/lastStageRegFileWrite_payload_data[15]
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.708    24.164    VexRiscv/stageB_flusher_counter_reg[0]
    RAMB18_X1Y6          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
                         clock pessimism              0.858    25.022    
                         clock uncertainty           -0.070    24.952    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    24.711    VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         24.711    
                         arrival time                         -20.539    
  -------------------------------------------------------------------
                         slack                                  4.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.618     3.826    VexRiscv/dataCache_1/stageB_flusher_counter_reg[0]_0
    SLICE_X55Y22         FDRE                                         r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     3.967 r  VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0]/Q
                         net (fo=17, routed)          0.249     4.216    VexRiscv/dataCache_1/stageB_waysHitsBeforeInvalidate
    SLICE_X46Y22         LUT6 (Prop_lut6_I4_O)        0.045     4.261 r  VexRiscv/dataCache_1/toplevel_dataCache_1_io_mem_cmd_rData_address[2]_i_1/O
                         net (fo=1, routed)           0.000     4.261    VexRiscv/dataCache_1_io_mem_cmd_payload_address[2]
    SLICE_X46Y22         FDRE                                         r  VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.892     4.825    VexRiscv/stageB_flusher_counter_reg[0]
    SLICE_X46Y22         FDRE                                         r  VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[2]/C
                         clock pessimism             -0.734     4.091    
    SLICE_X46Y22         FDRE (Hold_fdre_C_D)         0.121     4.212    VexRiscv/toplevel_dataCache_1_io_mem_cmd_rData_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.212    
                         arrival time                           4.261    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 adder/reg_dat_o_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][29]/D
                            (rising edge-triggered cell FDCE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.251ns (60.081%)  route 0.167ns (39.919%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.734ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    adder/out
    SLICE_X51Y35         FDCE                                         r  adder/reg_dat_o_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     3.974 r  adder/reg_dat_o_reg[0][29]/Q
                         net (fo=3, routed)           0.167     4.141    adder/Q[29]
    SLICE_X52Y33         LUT2 (Prop_lut2_I0_O)        0.045     4.186 r  adder/p_0_out_carry__6_i_3/O
                         net (fo=1, routed)           0.000     4.186    adder/p_0_out_carry__6_i_3_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     4.251 r  adder/p_0_out_carry__6/O[1]
                         net (fo=1, routed)           0.000     4.251    adder/p_0_out_carry__6_n_6
    SLICE_X52Y33         FDCE                                         r  adder/reg_dat_o_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.895     4.828    adder/out
    SLICE_X52Y33         FDCE                                         r  adder/reg_dat_o_reg[4][29]/C
                         clock pessimism             -0.734     4.094    
    SLICE_X52Y33         FDCE (Hold_fdce_C_D)         0.105     4.199    adder/reg_dat_o_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -4.199    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.391%)  route 0.269ns (65.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.625     3.833    sys_clk
    SLICE_X68Y31         FDRE                                         r  my_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y31         FDRE (Prop_fdre_C_Q)         0.141     3.974 r  my_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.269     4.243    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X66Y32         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.900     4.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X66Y32         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.963     3.870    
    SLICE_X66Y32         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.180    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y6      VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y7      VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y5      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y12     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y12     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y8      VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y8      VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y9      VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y32     storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][21]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X51Y34         FDCE                                         f  adder/reg_dat_o_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X51Y34         FDCE                                         r  adder/reg_dat_o_reg[2][21]/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.576    24.263    adder/reg_dat_o_reg[2][21]
  -------------------------------------------------------------------
                         required time                         24.263    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][23]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X51Y34         FDCE                                         f  adder/reg_dat_o_reg[2][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X51Y34         FDCE                                         r  adder/reg_dat_o_reg[2][23]/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.576    24.263    adder/reg_dat_o_reg[2][23]
  -------------------------------------------------------------------
                         required time                         24.263    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][24]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X51Y34         FDCE                                         f  adder/reg_dat_o_reg[2][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X51Y34         FDCE                                         r  adder/reg_dat_o_reg[2][24]/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.576    24.263    adder/reg_dat_o_reg[2][24]
  -------------------------------------------------------------------
                         required time                         24.263    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][27]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X51Y34         FDCE                                         f  adder/reg_dat_o_reg[2][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X51Y34         FDCE                                         r  adder/reg_dat_o_reg[2][27]/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.576    24.263    adder/reg_dat_o_reg[2][27]
  -------------------------------------------------------------------
                         required time                         24.263    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.331ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[2][28]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X51Y34         FDCE                                         f  adder/reg_dat_o_reg[2][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X51Y34         FDCE                                         r  adder/reg_dat_o_reg[2][28]/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X51Y34         FDCE (Recov_fdce_C_CLR)     -0.576    24.263    adder/reg_dat_o_reg[2][28]
  -------------------------------------------------------------------
                         required time                         24.263    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.331    

Slack (MET) :             8.417ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_ack_o_reg/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.478ns (11.231%)  route 3.778ns (88.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.789ns = ( 24.123 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.778    15.931    adder/sys_rst
    SLICE_X50Y34         FDCE                                         f  adder/reg_ack_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.667    24.123    adder/out
    SLICE_X50Y34         FDCE                                         r  adder/reg_ack_o_reg/C
                         clock pessimism              0.786    24.909    
                         clock uncertainty           -0.070    24.839    
    SLICE_X50Y34         FDCE (Recov_fdce_C_CLR)     -0.490    24.349    adder/reg_ack_o_reg
  -------------------------------------------------------------------
                         required time                         24.349    
                         arrival time                         -15.931    
  -------------------------------------------------------------------
                         slack                                  8.417    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][27]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.478ns (11.461%)  route 3.693ns (88.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.790ns = ( 24.124 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.693    15.846    adder/sys_rst
    SLICE_X51Y35         FDCE                                         f  adder/reg_dat_o_reg[0][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.668    24.124    adder/out
    SLICE_X51Y35         FDCE                                         r  adder/reg_dat_o_reg[0][27]/C
                         clock pessimism              0.786    24.910    
                         clock uncertainty           -0.070    24.840    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.576    24.264    adder/reg_dat_o_reg[0][27]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -15.846    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][28]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.478ns (11.461%)  route 3.693ns (88.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.790ns = ( 24.124 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.693    15.846    adder/sys_rst
    SLICE_X51Y35         FDCE                                         f  adder/reg_dat_o_reg[0][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.668    24.124    adder/out
    SLICE_X51Y35         FDCE                                         r  adder/reg_dat_o_reg[0][28]/C
                         clock pessimism              0.786    24.910    
                         clock uncertainty           -0.070    24.840    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.576    24.264    adder/reg_dat_o_reg[0][28]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -15.846    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][29]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.478ns (11.461%)  route 3.693ns (88.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.790ns = ( 24.124 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.693    15.846    adder/sys_rst
    SLICE_X51Y35         FDCE                                         f  adder/reg_dat_o_reg[0][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.668    24.124    adder/out
    SLICE_X51Y35         FDCE                                         r  adder/reg_dat_o_reg[0][29]/C
                         clock pessimism              0.786    24.910    
                         clock uncertainty           -0.070    24.840    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.576    24.264    adder/reg_dat_o_reg[0][29]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -15.846    
  -------------------------------------------------------------------
                         slack                                  8.418    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][30]/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (crg_clkout0 rise@13.333ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.478ns (11.461%)  route 3.693ns (88.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.790ns = ( 24.124 - 13.333 ) 
    Source Clock Delay      (SCD):    11.675ns
    Clock Pessimism Removal (CPR):    0.786ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.317     5.919    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.043 r  clk100_inst/O
                         net (fo=9, routed)           1.646     7.690    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.778 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.796    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.892 r  BUFG/O
                         net (fo=2545, routed)        1.783    11.675    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.478    12.153 f  FDPE_1/Q
                         net (fo=599, routed)         3.693    15.846    adder/sys_rst
    SLICE_X51Y35         FDCE                                         f  adder/reg_dat_o_reg[0][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           2.087    18.842    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.100    18.942 r  clk100_inst/O
                         net (fo=9, routed)           1.416    20.359    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.442 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.365    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.456 r  BUFG/O
                         net (fo=2545, routed)        1.668    24.124    adder/out
    SLICE_X51Y35         FDCE                                         r  adder/reg_dat_o_reg[0][30]/C
                         clock pessimism              0.786    24.910    
                         clock uncertainty           -0.070    24.840    
    SLICE_X51Y35         FDCE (Recov_fdce_C_CLR)     -0.576    24.264    adder/reg_dat_o_reg[0][30]
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -15.846    
  -------------------------------------------------------------------
                         slack                                  8.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][18]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.148ns (12.016%)  route 1.084ns (87.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.084     5.059    adder/sys_rst
    SLICE_X57Y31         FDCE                                         f  adder/reg_dat_o_reg[0][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.894     4.827    adder/out
    SLICE_X57Y31         FDCE                                         r  adder/reg_dat_o_reg[0][18]/C
                         clock pessimism             -0.963     3.864    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.145     3.719    adder/reg_dat_o_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.340ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[0][19]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.148ns (12.016%)  route 1.084ns (87.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.084     5.059    adder/sys_rst
    SLICE_X57Y31         FDCE                                         f  adder/reg_dat_o_reg[0][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.894     4.827    adder/out
    SLICE_X57Y31         FDCE                                         r  adder/reg_dat_o_reg[0][19]/C
                         clock pessimism             -0.963     3.864    
    SLICE_X57Y31         FDCE (Remov_fdce_C_CLR)     -0.145     3.719    adder/reg_dat_o_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -3.719    
                         arrival time                           5.059    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][11]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][11]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][14]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][14]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][15]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][15]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][7]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][7]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][8]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][8]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[1][9]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.148ns (10.941%)  route 1.205ns (89.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.205     5.180    adder/sys_rst
    SLICE_X56Y28         FDCE                                         f  adder/reg_dat_o_reg[1][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.891     4.824    adder/out
    SLICE_X56Y28         FDCE                                         r  adder/reg_dat_o_reg[1][9]/C
                         clock pessimism             -0.963     3.861    
    SLICE_X56Y28         FDCE (Remov_fdce_C_CLR)     -0.120     3.741    adder/reg_dat_o_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -3.741    
                         arrival time                           5.180    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][20]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.981%)  route 1.200ns (89.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.200     5.175    adder/sys_rst
    SLICE_X52Y31         FDCE                                         f  adder/reg_dat_o_reg[4][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.893     4.826    adder/out
    SLICE_X52Y31         FDCE                                         r  adder/reg_dat_o_reg[4][20]/C
                         clock pessimism             -0.963     3.863    
    SLICE_X52Y31         FDCE (Remov_fdce_C_CLR)     -0.145     3.718    adder/reg_dat_o_reg[4][20]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           5.175    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            adder/reg_dat_o_reg[4][21]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.148ns (10.981%)  route 1.200ns (89.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.826ns
    Source Clock Delay      (SCD):    3.827ns
    Clock Pessimism Removal (CPR):    0.963ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.793     1.713    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.758 r  clk100_inst/O
                         net (fo=9, routed)           0.726     2.484    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.534 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.182    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.208 r  BUFG/O
                         net (fo=2545, routed)        0.619     3.827    sys_clk
    SLICE_X62Y24         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDPE (Prop_fdpe_C_Q)         0.148     3.975 f  FDPE_1/Q
                         net (fo=599, routed)         1.200     5.175    adder/sys_rst
    SLICE_X52Y31         FDCE                                         f  adder/reg_dat_o_reg[4][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.102     2.268    clk100_IBUF_BUFG
    SLICE_X38Y17         LUT1 (Prop_lut1_I0_O)        0.056     2.324 r  clk100_inst/O
                         net (fo=9, routed)           0.827     3.151    crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.204 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.904    crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.933 r  BUFG/O
                         net (fo=2545, routed)        0.893     4.826    adder/out
    SLICE_X52Y31         FDCE                                         r  adder/reg_dat_o_reg[4][21]/C
                         clock pessimism             -0.963     3.863    
    SLICE_X52Y31         FDCE (Remov_fdce_C_CLR)     -0.145     3.718    adder/reg_dat_o_reg[4][21]
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           5.175    
  -------------------------------------------------------------------
                         slack                                  1.457    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+
Reference | Input                | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal    |
Clock     | Port                 | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock       |
----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+
clk100    | cpu_reset            | FDCE    | -     |     1.149 (r) | FAST    |     1.196 (r) | SLOW    |             |
clk100    | cellularram_data[0]  | FDRE    | -     |    -1.320 (r) | FAST    |     7.307 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[1]  | FDRE    | -     |    -1.819 (r) | FAST    |     8.114 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[2]  | FDRE    | -     |    -1.785 (r) | FAST    |     8.057 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[3]  | FDRE    | -     |    -1.308 (r) | FAST    |     7.368 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[4]  | FDRE    | -     |    -1.695 (r) | FAST    |     7.992 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[5]  | FDRE    | -     |    -1.504 (r) | FAST    |     7.666 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[6]  | FDRE    | -     |    -1.382 (r) | FAST    |     7.380 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[7]  | FDRE    | -     |    -1.401 (r) | FAST    |     7.526 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[8]  | FDRE    | -     |    -1.082 (r) | FAST    |     6.863 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[9]  | FDRE    | -     |    -1.118 (r) | FAST    |     6.965 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[10] | FDRE    | -     |    -1.034 (r) | FAST    |     6.796 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[11] | FDRE    | -     |    -1.413 (r) | FAST    |     7.469 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[12] | FDRE    | -     |    -1.549 (r) | FAST    |     7.679 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[13] | FDRE    | -     |    -1.618 (r) | FAST    |     7.783 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[14] | FDRE    | -     |    -1.473 (r) | FAST    |     7.542 (r) | SLOW    | crg_clkout0 |
clk100    | cellularram_data[15] | FDRE    | -     |    -1.649 (r) | FAST    |     7.824 (r) | SLOW    | crg_clkout0 |
clk100    | my_uart_pads_rx      | FDRE    | -     |    -0.296 (r) | FAST    |     5.645 (r) | SLOW    | crg_clkout0 |
clk100    | serial_rx            | FDRE    | -     |    -1.429 (r) | FAST    |     7.350 (r) | SLOW    | crg_clkout0 |
clk100    | user_btn4            | FDRE    | -     |    -0.586 (r) | FAST    |     6.158 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw0             | FDRE    | -     |    -2.192 (r) | FAST    |     8.685 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw1             | FDRE    | -     |    -2.377 (r) | FAST    |     8.974 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw10            | FDRE    | -     |    -1.878 (r) | FAST    |     8.283 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw11            | FDRE    | -     |    -2.009 (r) | FAST    |     8.402 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw12            | FDRE    | -     |    -2.039 (r) | FAST    |     8.418 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw13            | FDRE    | -     |    -1.908 (r) | FAST    |     8.232 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw14            | FDRE    | -     |    -2.046 (r) | FAST    |     8.460 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw15            | FDRE    | -     |    -1.921 (r) | FAST    |     8.222 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw2             | FDRE    | -     |    -2.217 (r) | FAST    |     8.751 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw3             | FDRE    | -     |    -2.271 (r) | FAST    |     8.870 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw4             | FDRE    | -     |    -2.198 (r) | FAST    |     8.724 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw5             | FDRE    | -     |    -2.239 (r) | FAST    |     8.820 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw6             | FDRE    | -     |    -2.078 (r) | FAST    |     8.543 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw7             | FDRE    | -     |    -1.876 (r) | FAST    |     8.208 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw8             | FDRE    | -     |    -1.721 (r) | FAST    |     7.977 (r) | SLOW    | crg_clkout0 |
clk100    | user_sw9             | FDRE    | -     |    -2.094 (r) | FAST    |     8.544 (r) | SLOW    | crg_clkout0 |
----------+----------------------+---------+-------+---------------+---------+---------------+---------+-------------+


Output Ports Clock-to-out

----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+
Reference | Output               | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal    |
Clock     | Port                 | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock       |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+
clk100    | cellularram_addr[0]  | FDRE   | -     |     20.008 (r) | SLOW    |      6.735 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[1]  | FDRE   | -     |     19.544 (r) | SLOW    |      6.386 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[2]  | FDRE   | -     |     19.901 (r) | SLOW    |      6.625 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[3]  | FDRE   | -     |     19.764 (r) | SLOW    |      6.591 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[4]  | FDRE   | -     |     20.139 (r) | SLOW    |      6.637 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[5]  | FDRE   | -     |     20.114 (r) | SLOW    |      6.761 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[6]  | FDRE   | -     |     20.811 (r) | SLOW    |      7.103 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[7]  | FDRE   | -     |     19.733 (r) | SLOW    |      6.515 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[8]  | FDRE   | -     |     19.367 (r) | SLOW    |      6.367 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[9]  | FDRE   | -     |     19.026 (r) | SLOW    |      6.245 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[10] | FDRE   | -     |     18.992 (r) | SLOW    |      6.220 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[11] | FDRE   | -     |     19.176 (r) | SLOW    |      6.309 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[12] | FDRE   | -     |     19.745 (r) | SLOW    |      6.630 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[13] | FDRE   | -     |     19.158 (r) | SLOW    |      6.276 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[14] | FDRE   | -     |     19.292 (r) | SLOW    |      6.414 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[15] | FDRE   | -     |     19.626 (r) | SLOW    |      6.579 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[16] | FDRE   | -     |     19.341 (r) | SLOW    |      6.432 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[17] | FDRE   | -     |     19.581 (r) | SLOW    |      6.552 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[18] | FDRE   | -     |     19.180 (r) | SLOW    |      6.294 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[19] | FDRE   | -     |     18.987 (r) | SLOW    |      6.279 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[20] | FDRE   | -     |     18.811 (r) | SLOW    |      6.139 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[21] | FDRE   | -     |     19.405 (r) | SLOW    |      6.469 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_addr[22] | FDRE   | -     |     18.778 (r) | SLOW    |      6.119 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_adv      | FDRE   | -     |     18.629 (r) | SLOW    |      6.079 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_cen      | FDRE   | -     |     19.953 (r) | SLOW    |      6.643 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[0]  | FDSE   | -     |     21.353 (r) | SLOW    |      6.664 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[1]  | FDRE   | -     |     19.095 (r) | SLOW    |      6.159 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[2]  | FDRE   | -     |     19.232 (r) | SLOW    |      6.218 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[3]  | FDSE   | -     |     21.188 (r) | SLOW    |      6.583 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[4]  | FDRE   | -     |     19.192 (r) | SLOW    |      6.284 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[5]  | FDSE   | -     |     19.692 (r) | SLOW    |      6.462 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[6]  | FDSE   | -     |     20.735 (r) | SLOW    |      6.581 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[7]  | FDSE   | -     |     20.884 (r) | SLOW    |      6.657 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[8]  | FDSE   | -     |     22.035 (r) | SLOW    |      6.779 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[9]  | FDSE   | -     |     22.181 (r) | SLOW    |      6.879 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[10] | FDSE   | -     |     22.350 (r) | SLOW    |      6.925 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[11] | FDSE   | -     |     21.466 (r) | SLOW    |      6.596 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[12] | FDSE   | -     |     20.110 (r) | SLOW    |      6.317 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[13] | FDSE   | -     |     20.275 (r) | SLOW    |      6.516 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[14] | FDSE   | -     |     20.421 (r) | SLOW    |      6.563 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_data[15] | FDSE   | -     |     19.837 (r) | SLOW    |      6.449 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_lb       | FDRE   | -     |     19.957 (r) | SLOW    |      6.702 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_oen      | FDRE   | -     |     20.054 (r) | SLOW    |      6.692 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_ub       | FDRE   | -     |     20.568 (r) | SLOW    |      6.986 (r) | FAST    | crg_clkout0 |
clk100    | cellularram_wen      | FDRE   | -     |     19.784 (r) | SLOW    |      6.652 (r) | FAST    | crg_clkout0 |
clk100    | my_uart_pads_tx      | FDSE   | -     |     21.562 (r) | SLOW    |      7.110 (r) | FAST    | crg_clkout0 |
clk100    | segled_0             | FDSE   | -     |     26.263 (r) | SLOW    |      7.129 (r) | FAST    | crg_clkout0 |
clk100    | segled_1             | FDSE   | -     |     25.721 (r) | SLOW    |      6.894 (r) | FAST    | crg_clkout0 |
clk100    | segled_2             | FDSE   | -     |     25.868 (r) | SLOW    |      6.978 (r) | FAST    | crg_clkout0 |
clk100    | segled_3             | FDSE   | -     |     25.641 (r) | SLOW    |      6.900 (r) | FAST    | crg_clkout0 |
clk100    | segled_4             | FDSE   | -     |     25.939 (r) | SLOW    |      7.053 (r) | FAST    | crg_clkout0 |
clk100    | segled_5             | FDSE   | -     |     25.990 (r) | SLOW    |      7.054 (r) | FAST    | crg_clkout0 |
clk100    | segled_6             | FDSE   | -     |     25.732 (r) | SLOW    |      6.928 (r) | FAST    | crg_clkout0 |
clk100    | segled_an0           | FDRE   | -     |     18.559 (r) | SLOW    |      5.885 (r) | FAST    | crg_clkout0 |
clk100    | segled_an1           | FDSE   | -     |     18.454 (r) | SLOW    |      5.863 (r) | FAST    | crg_clkout0 |
clk100    | segled_an2           | FDSE   | -     |     19.346 (r) | SLOW    |      6.271 (r) | FAST    | crg_clkout0 |
clk100    | segled_an3           | FDSE   | -     |     18.861 (r) | SLOW    |      6.045 (r) | FAST    | crg_clkout0 |
clk100    | segled_an4           | FDSE   | -     |     19.453 (r) | SLOW    |      6.271 (r) | FAST    | crg_clkout0 |
clk100    | segled_an5           | FDSE   | -     |     18.558 (r) | SLOW    |      5.909 (r) | FAST    | crg_clkout0 |
clk100    | segled_an6           | FDSE   | -     |     19.625 (r) | SLOW    |      6.395 (r) | FAST    | crg_clkout0 |
clk100    | segled_an7           | FDSE   | -     |     19.738 (r) | SLOW    |      6.417 (r) | FAST    | crg_clkout0 |
clk100    | serial_tx            | FDSE   | -     |     21.404 (r) | SLOW    |      7.258 (r) | FAST    | crg_clkout0 |
clk100    | user_led0            | FDRE   | -     |     20.194 (r) | SLOW    |      6.206 (r) | FAST    | crg_clkout0 |
clk100    | user_led1            | FDRE   | -     |     20.127 (r) | SLOW    |      6.326 (r) | FAST    | crg_clkout0 |
clk100    | user_led10           | FDRE   | -     |     20.865 (r) | SLOW    |      6.717 (r) | FAST    | crg_clkout0 |
clk100    | user_led11           | FDRE   | -     |     19.890 (r) | SLOW    |      6.443 (r) | FAST    | crg_clkout0 |
clk100    | user_led12           | FDRE   | -     |     21.119 (r) | SLOW    |      6.690 (r) | FAST    | crg_clkout0 |
clk100    | user_led13           | FDRE   | -     |     20.979 (r) | SLOW    |      6.851 (r) | FAST    | crg_clkout0 |
clk100    | user_led14           | FDRE   | -     |     21.021 (r) | SLOW    |      6.672 (r) | FAST    | crg_clkout0 |
clk100    | user_led15           | FDRE   | -     |     20.559 (r) | SLOW    |      6.508 (r) | FAST    | crg_clkout0 |
clk100    | user_led2            | FDRE   | -     |     19.907 (r) | SLOW    |      6.374 (r) | FAST    | crg_clkout0 |
clk100    | user_led3            | FDRE   | -     |     19.681 (r) | SLOW    |      6.289 (r) | FAST    | crg_clkout0 |
clk100    | user_led4            | FDRE   | -     |     20.705 (r) | SLOW    |      6.700 (r) | FAST    | crg_clkout0 |
clk100    | user_led5            | FDRE   | -     |     20.791 (r) | SLOW    |      6.618 (r) | FAST    | crg_clkout0 |
clk100    | user_led6            | FDRE   | -     |     20.608 (r) | SLOW    |      6.426 (r) | FAST    | crg_clkout0 |
clk100    | user_led7            | FDRE   | -     |     20.074 (r) | SLOW    |      6.348 (r) | FAST    | crg_clkout0 |
clk100    | user_led8            | FDRE   | -     |     20.958 (r) | SLOW    |      6.811 (r) | FAST    | crg_clkout0 |
clk100    | user_led9            | FDRE   | -     |     21.144 (r) | SLOW    |      6.923 (r) | FAST    | crg_clkout0 |
----------+----------------------+--------+-------+----------------+---------+----------------+---------+-------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         9.198 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 7.080 ns
Ideal Clock Offset to Actual Clock: 4.574 ns
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                     |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source               |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
cellularram_data[0]  |  -1.320 (r) | FAST    |   7.307 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[1]  |  -1.819 (r) | FAST    |   8.114 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[2]  |  -1.785 (r) | FAST    |   8.057 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[3]  |  -1.308 (r) | FAST    |   7.368 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[4]  |  -1.695 (r) | FAST    |   7.992 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[5]  |  -1.504 (r) | FAST    |   7.666 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[6]  |  -1.382 (r) | FAST    |   7.380 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[7]  |  -1.401 (r) | FAST    |   7.526 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[8]  |  -1.082 (r) | FAST    |   6.863 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[9]  |  -1.118 (r) | FAST    |   6.965 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[10] |  -1.034 (r) | FAST    |   6.796 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[11] |  -1.413 (r) | FAST    |   7.469 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[12] |  -1.549 (r) | FAST    |   7.679 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[13] |  -1.618 (r) | FAST    |   7.783 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[14] |  -1.473 (r) | FAST    |   7.542 (r) | SLOW    |       inf |       inf |             - |
cellularram_data[15] |  -1.649 (r) | FAST    |   7.824 (r) | SLOW    |       inf |       inf |             - |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary   |  -1.034 (r) | FAST    |   8.114 (r) | SLOW    |       inf |       inf |             - |
---------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 2.032 ns
---------------------+--------------+---------+-------------+---------+----------+
                     |      Max     | Process |     Min     | Process | Edge     |
Pad                  |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
---------------------+--------------+---------+-------------+---------+----------+
cellularram_addr[0]  |   20.008 (r) | SLOW    |   6.735 (r) | FAST    |    1.229 |
cellularram_addr[1]  |   19.544 (r) | SLOW    |   6.386 (r) | FAST    |    0.765 |
cellularram_addr[2]  |   19.901 (r) | SLOW    |   6.625 (r) | FAST    |    1.122 |
cellularram_addr[3]  |   19.764 (r) | SLOW    |   6.591 (r) | FAST    |    0.986 |
cellularram_addr[4]  |   20.139 (r) | SLOW    |   6.637 (r) | FAST    |    1.360 |
cellularram_addr[5]  |   20.114 (r) | SLOW    |   6.761 (r) | FAST    |    1.336 |
cellularram_addr[6]  |   20.811 (r) | SLOW    |   7.103 (r) | FAST    |    2.032 |
cellularram_addr[7]  |   19.733 (r) | SLOW    |   6.515 (r) | FAST    |    0.955 |
cellularram_addr[8]  |   19.367 (r) | SLOW    |   6.367 (r) | FAST    |    0.588 |
cellularram_addr[9]  |   19.026 (r) | SLOW    |   6.245 (r) | FAST    |    0.247 |
cellularram_addr[10] |   18.992 (r) | SLOW    |   6.220 (r) | FAST    |    0.214 |
cellularram_addr[11] |   19.176 (r) | SLOW    |   6.309 (r) | FAST    |    0.397 |
cellularram_addr[12] |   19.745 (r) | SLOW    |   6.630 (r) | FAST    |    0.966 |
cellularram_addr[13] |   19.158 (r) | SLOW    |   6.276 (r) | FAST    |    0.380 |
cellularram_addr[14] |   19.292 (r) | SLOW    |   6.414 (r) | FAST    |    0.514 |
cellularram_addr[15] |   19.626 (r) | SLOW    |   6.579 (r) | FAST    |    0.847 |
cellularram_addr[16] |   19.341 (r) | SLOW    |   6.432 (r) | FAST    |    0.563 |
cellularram_addr[17] |   19.581 (r) | SLOW    |   6.552 (r) | FAST    |    0.803 |
cellularram_addr[18] |   19.180 (r) | SLOW    |   6.294 (r) | FAST    |    0.401 |
cellularram_addr[19] |   18.987 (r) | SLOW    |   6.279 (r) | FAST    |    0.209 |
cellularram_addr[20] |   18.811 (r) | SLOW    |   6.139 (r) | FAST    |    0.033 |
cellularram_addr[21] |   19.405 (r) | SLOW    |   6.469 (r) | FAST    |    0.627 |
cellularram_addr[22] |   18.778 (r) | SLOW    |   6.119 (r) | FAST    |    0.000 |
---------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary   |   20.811 (r) | SLOW    |   6.119 (r) | FAST    |    2.032 |
---------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 3.255 ns
---------------------+--------------+---------+-------------+---------+----------+
                     |      Max     | Process |     Min     | Process | Edge     |
Pad                  |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
---------------------+--------------+---------+-------------+---------+----------+
cellularram_data[0]  |   21.353 (r) | SLOW    |   6.664 (r) | FAST    |    2.258 |
cellularram_data[1]  |   19.095 (r) | SLOW    |   6.159 (r) | FAST    |    0.000 |
cellularram_data[2]  |   19.232 (r) | SLOW    |   6.218 (r) | FAST    |    0.137 |
cellularram_data[3]  |   21.188 (r) | SLOW    |   6.583 (r) | FAST    |    2.093 |
cellularram_data[4]  |   19.192 (r) | SLOW    |   6.284 (r) | FAST    |    0.125 |
cellularram_data[5]  |   19.692 (r) | SLOW    |   6.462 (r) | FAST    |    0.597 |
cellularram_data[6]  |   20.735 (r) | SLOW    |   6.581 (r) | FAST    |    1.640 |
cellularram_data[7]  |   20.884 (r) | SLOW    |   6.657 (r) | FAST    |    1.789 |
cellularram_data[8]  |   22.035 (r) | SLOW    |   6.779 (r) | FAST    |    2.940 |
cellularram_data[9]  |   22.181 (r) | SLOW    |   6.879 (r) | FAST    |    3.086 |
cellularram_data[10] |   22.350 (r) | SLOW    |   6.925 (r) | FAST    |    3.255 |
cellularram_data[11] |   21.466 (r) | SLOW    |   6.596 (r) | FAST    |    2.371 |
cellularram_data[12] |   20.110 (r) | SLOW    |   6.317 (r) | FAST    |    1.014 |
cellularram_data[13] |   20.275 (r) | SLOW    |   6.516 (r) | FAST    |    1.179 |
cellularram_data[14] |   20.421 (r) | SLOW    |   6.563 (r) | FAST    |    1.326 |
cellularram_data[15] |   19.837 (r) | SLOW    |   6.449 (r) | FAST    |    0.742 |
---------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary   |   22.350 (r) | SLOW    |   6.159 (r) | FAST    |    3.255 |
---------------------+--------------+---------+-------------+---------+----------+




