// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="qpsk_hls_top_qpsk_hls_top,hls_ip_2021_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=84051096,HLS_SYN_TPT=none,HLS_SYN_MEM=191,HLS_SYN_DSP=0,HLS_SYN_FF=29350,HLS_SYN_LUT=40236,HLS_VERSION=2021_2}" *)

module qpsk_hls_top (
        ap_local_block,
        ap_clk,
        ap_rst_n,
        m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY,
        m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY,
        m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID,
        m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA,
        m_axi_gmem_in_RLAST,
        m_axi_gmem_in_RID,
        m_axi_gmem_in_RUSER,
        m_axi_gmem_in_RRESP,
        m_axi_gmem_in_BVALID,
        m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP,
        m_axi_gmem_in_BID,
        m_axi_gmem_in_BUSER,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 144'd1;
parameter    ap_ST_fsm_state2 = 144'd2;
parameter    ap_ST_fsm_state3 = 144'd4;
parameter    ap_ST_fsm_state4 = 144'd8;
parameter    ap_ST_fsm_state5 = 144'd16;
parameter    ap_ST_fsm_state6 = 144'd32;
parameter    ap_ST_fsm_state7 = 144'd64;
parameter    ap_ST_fsm_state8 = 144'd128;
parameter    ap_ST_fsm_state9 = 144'd256;
parameter    ap_ST_fsm_state10 = 144'd512;
parameter    ap_ST_fsm_state11 = 144'd1024;
parameter    ap_ST_fsm_state12 = 144'd2048;
parameter    ap_ST_fsm_state13 = 144'd4096;
parameter    ap_ST_fsm_state14 = 144'd8192;
parameter    ap_ST_fsm_state15 = 144'd16384;
parameter    ap_ST_fsm_state16 = 144'd32768;
parameter    ap_ST_fsm_state17 = 144'd65536;
parameter    ap_ST_fsm_state18 = 144'd131072;
parameter    ap_ST_fsm_state19 = 144'd262144;
parameter    ap_ST_fsm_state20 = 144'd524288;
parameter    ap_ST_fsm_state21 = 144'd1048576;
parameter    ap_ST_fsm_state22 = 144'd2097152;
parameter    ap_ST_fsm_state23 = 144'd4194304;
parameter    ap_ST_fsm_state24 = 144'd8388608;
parameter    ap_ST_fsm_state25 = 144'd16777216;
parameter    ap_ST_fsm_state26 = 144'd33554432;
parameter    ap_ST_fsm_state27 = 144'd67108864;
parameter    ap_ST_fsm_state28 = 144'd134217728;
parameter    ap_ST_fsm_state29 = 144'd268435456;
parameter    ap_ST_fsm_state30 = 144'd536870912;
parameter    ap_ST_fsm_state31 = 144'd1073741824;
parameter    ap_ST_fsm_state32 = 144'd2147483648;
parameter    ap_ST_fsm_state33 = 144'd4294967296;
parameter    ap_ST_fsm_state34 = 144'd8589934592;
parameter    ap_ST_fsm_state35 = 144'd17179869184;
parameter    ap_ST_fsm_state36 = 144'd34359738368;
parameter    ap_ST_fsm_state37 = 144'd68719476736;
parameter    ap_ST_fsm_state38 = 144'd137438953472;
parameter    ap_ST_fsm_state39 = 144'd274877906944;
parameter    ap_ST_fsm_state40 = 144'd549755813888;
parameter    ap_ST_fsm_state41 = 144'd1099511627776;
parameter    ap_ST_fsm_state42 = 144'd2199023255552;
parameter    ap_ST_fsm_state43 = 144'd4398046511104;
parameter    ap_ST_fsm_state44 = 144'd8796093022208;
parameter    ap_ST_fsm_state45 = 144'd17592186044416;
parameter    ap_ST_fsm_state46 = 144'd35184372088832;
parameter    ap_ST_fsm_state47 = 144'd70368744177664;
parameter    ap_ST_fsm_state48 = 144'd140737488355328;
parameter    ap_ST_fsm_state49 = 144'd281474976710656;
parameter    ap_ST_fsm_state50 = 144'd562949953421312;
parameter    ap_ST_fsm_state51 = 144'd1125899906842624;
parameter    ap_ST_fsm_state52 = 144'd2251799813685248;
parameter    ap_ST_fsm_state53 = 144'd4503599627370496;
parameter    ap_ST_fsm_state54 = 144'd9007199254740992;
parameter    ap_ST_fsm_state55 = 144'd18014398509481984;
parameter    ap_ST_fsm_state56 = 144'd36028797018963968;
parameter    ap_ST_fsm_state57 = 144'd72057594037927936;
parameter    ap_ST_fsm_state58 = 144'd144115188075855872;
parameter    ap_ST_fsm_state59 = 144'd288230376151711744;
parameter    ap_ST_fsm_state60 = 144'd576460752303423488;
parameter    ap_ST_fsm_state61 = 144'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 144'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 144'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 144'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 144'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 144'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 144'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 144'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 144'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 144'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 144'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 144'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 144'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 144'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 144'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 144'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 144'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 144'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 144'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 144'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 144'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 144'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 144'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 144'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 144'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 144'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 144'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 144'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 144'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 144'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 144'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 144'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 144'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 144'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 144'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 144'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 144'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 144'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 144'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 144'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 144'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 144'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 144'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 144'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 144'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 144'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 144'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 144'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 144'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 144'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 144'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 144'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 144'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 144'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 144'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 144'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 144'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 144'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 144'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 144'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 144'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 144'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 144'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 144'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 144'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 144'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 144'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 144'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 144'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 144'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 144'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 144'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 144'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 144'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 144'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 144'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 144'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 144'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 144'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 144'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 144'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 144'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 144'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 144'd11150372599265311570767859136324180752990208;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_IN_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_IN_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_IN_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_IN_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_OUT_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_OUT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_OUT_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_OUT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_IN_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_OUT_WSTRB_WIDTH = (32 / 8);

output   ap_local_block;
input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_in_AWVALID;
input   m_axi_gmem_in_AWREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_AWADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_AWID;
output  [7:0] m_axi_gmem_in_AWLEN;
output  [2:0] m_axi_gmem_in_AWSIZE;
output  [1:0] m_axi_gmem_in_AWBURST;
output  [1:0] m_axi_gmem_in_AWLOCK;
output  [3:0] m_axi_gmem_in_AWCACHE;
output  [2:0] m_axi_gmem_in_AWPROT;
output  [3:0] m_axi_gmem_in_AWQOS;
output  [3:0] m_axi_gmem_in_AWREGION;
output  [C_M_AXI_GMEM_IN_AWUSER_WIDTH - 1:0] m_axi_gmem_in_AWUSER;
output   m_axi_gmem_in_WVALID;
input   m_axi_gmem_in_WREADY;
output  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_WDATA;
output  [C_M_AXI_GMEM_IN_WSTRB_WIDTH - 1:0] m_axi_gmem_in_WSTRB;
output   m_axi_gmem_in_WLAST;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_WID;
output  [C_M_AXI_GMEM_IN_WUSER_WIDTH - 1:0] m_axi_gmem_in_WUSER;
output   m_axi_gmem_in_ARVALID;
input   m_axi_gmem_in_ARREADY;
output  [C_M_AXI_GMEM_IN_ADDR_WIDTH - 1:0] m_axi_gmem_in_ARADDR;
output  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_ARID;
output  [7:0] m_axi_gmem_in_ARLEN;
output  [2:0] m_axi_gmem_in_ARSIZE;
output  [1:0] m_axi_gmem_in_ARBURST;
output  [1:0] m_axi_gmem_in_ARLOCK;
output  [3:0] m_axi_gmem_in_ARCACHE;
output  [2:0] m_axi_gmem_in_ARPROT;
output  [3:0] m_axi_gmem_in_ARQOS;
output  [3:0] m_axi_gmem_in_ARREGION;
output  [C_M_AXI_GMEM_IN_ARUSER_WIDTH - 1:0] m_axi_gmem_in_ARUSER;
input   m_axi_gmem_in_RVALID;
output   m_axi_gmem_in_RREADY;
input  [C_M_AXI_GMEM_IN_DATA_WIDTH - 1:0] m_axi_gmem_in_RDATA;
input   m_axi_gmem_in_RLAST;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_RID;
input  [C_M_AXI_GMEM_IN_RUSER_WIDTH - 1:0] m_axi_gmem_in_RUSER;
input  [1:0] m_axi_gmem_in_RRESP;
input   m_axi_gmem_in_BVALID;
output   m_axi_gmem_in_BREADY;
input  [1:0] m_axi_gmem_in_BRESP;
input  [C_M_AXI_GMEM_IN_ID_WIDTH - 1:0] m_axi_gmem_in_BID;
input  [C_M_AXI_GMEM_IN_BUSER_WIDTH - 1:0] m_axi_gmem_in_BUSER;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_AWADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_AWID;
output  [7:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [C_M_AXI_GMEM_OUT_AWUSER_WIDTH - 1:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_WDATA;
output  [C_M_AXI_GMEM_OUT_WSTRB_WIDTH - 1:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_WID;
output  [C_M_AXI_GMEM_OUT_WUSER_WIDTH - 1:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [C_M_AXI_GMEM_OUT_ADDR_WIDTH - 1:0] m_axi_gmem_out_ARADDR;
output  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_ARID;
output  [7:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [C_M_AXI_GMEM_OUT_ARUSER_WIDTH - 1:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [C_M_AXI_GMEM_OUT_DATA_WIDTH - 1:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_RID;
input  [C_M_AXI_GMEM_OUT_RUSER_WIDTH - 1:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [C_M_AXI_GMEM_OUT_ID_WIDTH - 1:0] m_axi_gmem_out_BID;
input  [C_M_AXI_GMEM_OUT_BUSER_WIDTH - 1:0] m_axi_gmem_out_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

wire   [0:0] ap_local_deadlock;
 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [143:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] ddr_in_buffer_packed;
wire   [63:0] ddr_out_buffer;
reg   [31:0] out_ser_preamble;
reg    out_ser_preamble_ap_vld;
reg   [5:0] g_preamble_syms_ideal_i_address0;
reg    g_preamble_syms_ideal_i_ce0;
reg    g_preamble_syms_ideal_i_we0;
wire   [31:0] g_preamble_syms_ideal_i_q0;
reg   [5:0] g_preamble_syms_ideal_q_address0;
reg    g_preamble_syms_ideal_q_ce0;
reg    g_preamble_syms_ideal_q_we0;
wire   [31:0] g_preamble_syms_ideal_q_q0;
reg   [11:0] g_matched_filter_template_i_address0;
reg    g_matched_filter_template_i_ce0;
reg    g_matched_filter_template_i_we0;
wire   [31:0] g_matched_filter_template_i_q0;
reg    g_matched_filter_template_i_ce1;
reg    g_matched_filter_template_i_we1;
reg   [11:0] g_matched_filter_template_q_address0;
reg    g_matched_filter_template_q_ce0;
reg    g_matched_filter_template_q_we0;
wire   [31:0] g_matched_filter_template_q_q0;
reg    g_matched_filter_template_q_ce1;
reg    g_matched_filter_template_q_we1;
reg   [13:0] g_rx_samples_i_address0;
reg    g_rx_samples_i_ce0;
reg    g_rx_samples_i_we0;
reg   [31:0] g_rx_samples_i_d0;
wire   [31:0] g_rx_samples_i_q0;
reg   [13:0] g_rx_samples_i_address1;
reg    g_rx_samples_i_ce1;
wire   [31:0] g_rx_samples_i_q1;
reg   [13:0] g_rx_samples_q_address0;
reg    g_rx_samples_q_ce0;
reg    g_rx_samples_q_we0;
reg   [31:0] g_rx_samples_q_d0;
wire   [31:0] g_rx_samples_q_q0;
reg   [13:0] g_rx_samples_q_address1;
reg    g_rx_samples_q_ce1;
wire   [31:0] g_rx_samples_q_q1;
reg   [13:0] g_baseband_data_i_address0;
reg    g_baseband_data_i_ce0;
reg    g_baseband_data_i_we0;
wire   [31:0] g_baseband_data_i_q0;
reg   [13:0] g_baseband_data_q_address0;
reg    g_baseband_data_q_ce0;
reg    g_baseband_data_q_we0;
wire   [31:0] g_baseband_data_q_q0;
reg    gmem_in_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem_out_blk_n_AW;
wire    ap_CS_fsm_state138;
reg    gmem_out_blk_n_W;
wire    ap_CS_fsm_state139;
reg    gmem_out_blk_n_B;
wire    ap_CS_fsm_state144;
reg   [0:0] icmp_ln146_reg_765;
reg   [63:0] ddr_out_buffer_read_reg_667;
reg   [61:0] trunc_ln_reg_721;
wire   [63:0] grp_fu_514_p2;
reg   [63:0] mean_i_reg_738;
wire    ap_CS_fsm_state41;
wire   [63:0] grp_fu_519_p2;
reg   [63:0] mean_q_reg_743;
wire   [31:0] grp_fu_501_p1;
reg   [31:0] conv1_reg_748;
wire    ap_CS_fsm_state43;
wire   [31:0] grp_fu_505_p1;
reg   [31:0] conv2_reg_753;
wire   [0:0] and_ln109_fu_591_p2;
reg   [0:0] and_ln109_reg_761;
wire    ap_CS_fsm_state46;
wire   [0:0] icmp_ln146_fu_600_p2;
wire    ap_CS_fsm_state53;
wire   [31:0] frame_start_sample_fu_610_p2;
reg   [31:0] frame_start_sample_reg_769;
wire   [13:0] add_ln147_1_fu_616_p2;
reg   [13:0] add_ln147_1_reg_774;
wire   [31:0] grp_atan2_cordic_float_s_fu_422_ap_return;
reg   [31:0] phase_offset_rad_reg_785;
wire    ap_CS_fsm_state111;
wire   [31:0] grp_sin_or_cos_float_s_fu_428_ap_return;
reg   [31:0] phase_correction_i_reg_790;
wire    ap_CS_fsm_state129;
wire   [31:0] grp_sin_or_cos_float_s_fu_443_ap_return;
reg   [31:0] phase_correction_q_reg_795;
reg   [63:0] gmem_out_addr_reg_800;
wire    ap_CS_fsm_state137;
reg   [2:0] lo_lut_i_address0;
reg    lo_lut_i_ce0;
reg    lo_lut_i_we0;
wire   [31:0] lo_lut_i_q0;
reg   [2:0] lo_lut_q_address0;
reg    lo_lut_q_ce0;
reg    lo_lut_q_we0;
wire   [31:0] lo_lut_q_q0;
reg   [11:0] frame_data_i_address0;
reg    frame_data_i_ce0;
reg    frame_data_i_we0;
wire   [31:0] frame_data_i_q0;
reg   [11:0] frame_data_q_address0;
reg    frame_data_q_ce0;
reg    frame_data_q_we0;
wire   [31:0] frame_data_q_q0;
reg   [5:0] rx_preamble_syms_i_address0;
reg    rx_preamble_syms_i_ce0;
reg    rx_preamble_syms_i_we0;
wire   [31:0] rx_preamble_syms_i_q0;
reg   [5:0] rx_preamble_syms_q_address0;
reg    rx_preamble_syms_q_ce0;
reg    rx_preamble_syms_q_we0;
wire   [31:0] rx_preamble_syms_q_q0;
reg   [11:0] corrected_frame_i_address0;
reg    corrected_frame_i_ce0;
reg    corrected_frame_i_we0;
wire   [31:0] corrected_frame_i_q0;
reg   [11:0] corrected_frame_q_address0;
reg    corrected_frame_q_ce0;
reg    corrected_frame_q_we0;
wire   [31:0] corrected_frame_q_q0;
reg   [8:0] rx_syms_i_address0;
reg    rx_syms_i_ce0;
reg    rx_syms_i_we0;
wire   [31:0] rx_syms_i_q0;
reg   [8:0] rx_syms_q_address0;
reg    rx_syms_q_ce0;
reg    rx_syms_q_we0;
wire   [31:0] rx_syms_q_q0;
reg   [8:0] decoded_bits_0_address0;
reg    decoded_bits_0_ce0;
reg    decoded_bits_0_we0;
wire   [4:0] decoded_bits_0_q0;
reg   [8:0] decoded_bits_1_address0;
reg    decoded_bits_1_ce0;
reg    decoded_bits_1_we0;
wire   [4:0] decoded_bits_1_q0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1;
wire  signed [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WVALID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WDATA;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WSTRB;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WLAST;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WID;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_BREADY;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out_ap_vld;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out_ap_vld;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out_ap_vld;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1;
wire  signed [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld;
wire   [11:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1;
wire   [4:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1;
wire    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0;
wire   [13:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out_ap_vld;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out_ap_vld;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0;
wire   [5:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce;
reg   [31:0] grp_atan2_cordic_float_s_fu_422_y_in;
reg   [31:0] grp_atan2_cordic_float_s_fu_422_x_in;
reg    grp_sin_or_cos_float_s_fu_428_ap_start;
wire    grp_sin_or_cos_float_s_fu_428_ap_done;
wire    grp_sin_or_cos_float_s_fu_428_ap_idle;
wire    grp_sin_or_cos_float_s_fu_428_ap_ready;
reg   [31:0] grp_sin_or_cos_float_s_fu_428_t_in;
reg   [0:0] grp_sin_or_cos_float_s_fu_428_do_cos;
reg    grp_sin_or_cos_float_s_fu_443_ap_start;
wire    grp_sin_or_cos_float_s_fu_443_ap_done;
wire    grp_sin_or_cos_float_s_fu_443_ap_idle;
wire    grp_sin_or_cos_float_s_fu_443_ap_ready;
reg   [31:0] grp_sin_or_cos_float_s_fu_443_t_in;
reg   [0:0] grp_sin_or_cos_float_s_fu_443_do_cos;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0;
wire   [11:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out_ap_vld;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1;
wire   [4:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_idle;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID;
wire   [7:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARVALID;
wire   [63:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARADDR;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARID;
wire   [31:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLEN;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARSIZE;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARBURST;
wire   [1:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLOCK;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARCACHE;
wire   [2:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARPROT;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARQOS;
wire   [3:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARREGION;
wire   [0:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARUSER;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_RREADY;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0;
wire   [8:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0;
wire   [6:0] grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out;
wire    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld;
wire    gmem_in_AWREADY;
wire    gmem_in_WREADY;
reg    gmem_in_ARVALID;
wire    gmem_in_ARREADY;
reg   [63:0] gmem_in_ARADDR;
reg   [0:0] gmem_in_ARID;
reg   [31:0] gmem_in_ARLEN;
reg   [2:0] gmem_in_ARSIZE;
reg   [1:0] gmem_in_ARBURST;
reg   [1:0] gmem_in_ARLOCK;
reg   [3:0] gmem_in_ARCACHE;
reg   [2:0] gmem_in_ARPROT;
reg   [3:0] gmem_in_ARQOS;
reg   [3:0] gmem_in_ARREGION;
reg   [0:0] gmem_in_ARUSER;
wire    gmem_in_RVALID;
reg    gmem_in_RREADY;
wire   [31:0] gmem_in_RDATA;
wire    gmem_in_RLAST;
wire   [0:0] gmem_in_RID;
wire   [8:0] gmem_in_RFIFONUM;
wire   [0:0] gmem_in_RUSER;
wire   [1:0] gmem_in_RRESP;
wire    gmem_in_BVALID;
wire   [1:0] gmem_in_BRESP;
wire   [0:0] gmem_in_BID;
wire   [0:0] gmem_in_BUSER;
reg    gmem_out_AWVALID;
wire    gmem_out_AWREADY;
reg   [63:0] gmem_out_AWADDR;
reg   [0:0] gmem_out_AWID;
reg   [31:0] gmem_out_AWLEN;
reg   [2:0] gmem_out_AWSIZE;
reg   [1:0] gmem_out_AWBURST;
reg   [1:0] gmem_out_AWLOCK;
reg   [3:0] gmem_out_AWCACHE;
reg   [2:0] gmem_out_AWPROT;
reg   [3:0] gmem_out_AWQOS;
reg   [3:0] gmem_out_AWREGION;
reg   [0:0] gmem_out_AWUSER;
reg    gmem_out_WVALID;
wire    gmem_out_WREADY;
reg   [7:0] gmem_out_WDATA;
reg   [0:0] gmem_out_WSTRB;
reg    gmem_out_WLAST;
reg   [0:0] gmem_out_WID;
reg   [0:0] gmem_out_WUSER;
wire    gmem_out_ARREADY;
wire    gmem_out_RVALID;
wire   [7:0] gmem_out_RDATA;
wire    gmem_out_RLAST;
wire   [0:0] gmem_out_RID;
wire   [10:0] gmem_out_RFIFONUM;
wire   [0:0] gmem_out_RUSER;
wire   [1:0] gmem_out_RRESP;
wire    gmem_out_BVALID;
reg    gmem_out_BREADY;
wire   [1:0] gmem_out_BRESP;
wire   [0:0] gmem_out_BID;
wire   [0:0] gmem_out_BUSER;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg;
wire    ap_CS_fsm_state44;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg;
wire    ap_CS_fsm_state47;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg;
reg    ap_block_state47_on_subcall_done;
wire    ap_CS_fsm_state48;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
reg    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg;
reg   [143:0] ap_NS_fsm;
wire    ap_NS_fsm_state51;
reg   [31:0] peak_idx_2_loc_fu_178;
wire    ap_CS_fsm_state52;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state60;
reg    grp_sin_or_cos_float_s_fu_428_ap_start_reg;
wire    ap_NS_fsm_state112;
wire   [31:0] bitcast_ln176_1_fu_639_p1;
wire    ap_CS_fsm_state112;
reg    grp_sin_or_cos_float_s_fu_443_ap_start_reg;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg;
wire    ap_CS_fsm_state130;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg;
wire    ap_CS_fsm_state131;
wire    ap_CS_fsm_state132;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg;
wire    ap_CS_fsm_state133;
wire    ap_CS_fsm_state134;
reg    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg;
wire    ap_CS_fsm_state135;
wire    ap_CS_fsm_state136;
reg   [6:0] ascii_idx_loc_fu_162;
wire  signed [63:0] sext_ln81_fu_534_p1;
wire   [63:0] add_ln244_fu_652_p2;
reg    ap_block_state144;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state42;
reg   [31:0] grp_fu_509_p0;
reg   [31:0] grp_fu_509_p1;
wire   [31:0] bitcast_ln109_fu_556_p1;
wire   [7:0] tmp_8_fu_559_p4;
wire   [22:0] trunc_ln109_fu_569_p1;
wire   [0:0] icmp_ln109_1_fu_579_p2;
wire   [0:0] icmp_ln109_fu_573_p2;
wire   [0:0] or_ln109_fu_585_p2;
wire   [0:0] grp_fu_509_p2;
wire   [13:0] trunc_ln147_fu_606_p1;
wire   [31:0] bitcast_ln176_fu_630_p1;
wire   [31:0] xor_ln176_fu_633_p2;
wire   [63:0] zext_ln244_fu_648_p1;
reg    grp_fu_509_ce;
reg   [4:0] grp_fu_509_opcode;
wire   [31:0] grp_fu_806_p2;
reg   [31:0] grp_fu_806_p0;
reg   [31:0] grp_fu_806_p1;
reg    grp_fu_806_ce;
wire   [31:0] grp_fu_810_p2;
reg   [31:0] grp_fu_810_p0;
reg   [31:0] grp_fu_810_p1;
reg    grp_fu_810_ce;
wire   [31:0] grp_fu_814_p2;
reg   [31:0] grp_fu_814_p0;
reg   [31:0] grp_fu_814_p1;
reg   [1:0] grp_fu_814_opcode;
reg    grp_fu_814_ce;
wire   [31:0] grp_fu_818_p2;
reg   [31:0] grp_fu_818_p0;
reg   [31:0] grp_fu_818_p1;
reg   [1:0] grp_fu_818_opcode;
reg    grp_fu_818_ce;
wire   [31:0] grp_fu_822_p2;
reg   [31:0] grp_fu_822_p0;
reg   [31:0] grp_fu_822_p1;
reg    grp_fu_822_ce;
wire   [31:0] grp_fu_826_p2;
reg   [31:0] grp_fu_826_p0;
reg   [31:0] grp_fu_826_p1;
reg    grp_fu_826_ce;
wire   [31:0] grp_fu_830_p2;
reg   [31:0] grp_fu_830_p0;
reg   [31:0] grp_fu_830_p1;
reg    grp_fu_830_ce;
wire   [31:0] grp_fu_834_p2;
reg   [31:0] grp_fu_834_p0;
reg   [31:0] grp_fu_834_p1;
reg    grp_fu_834_ce;
wire   [31:0] grp_fu_838_p2;
reg   [31:0] grp_fu_838_p0;
reg   [31:0] grp_fu_838_p1;
reg    grp_fu_838_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
reg    ap_block_state44_on_subcall_done;
reg    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
reg    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
reg    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
reg    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
reg    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
reg    ap_ST_fsm_state138_blk;
reg    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
wire    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
reg    ap_ST_fsm_state144_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 144'd1;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_428_ap_start_reg = 1'b0;
#0 grp_sin_or_cos_float_s_fu_443_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg = 1'b0;
#0 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg = 1'b0;
end

qpsk_hls_top_g_preamble_syms_ideal_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
g_preamble_syms_ideal_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_preamble_syms_ideal_i_address0),
    .ce0(g_preamble_syms_ideal_i_ce0),
    .we0(g_preamble_syms_ideal_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0),
    .q0(g_preamble_syms_ideal_i_q0)
);

qpsk_hls_top_g_preamble_syms_ideal_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
g_preamble_syms_ideal_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_preamble_syms_ideal_q_address0),
    .ce0(g_preamble_syms_ideal_q_ce0),
    .we0(g_preamble_syms_ideal_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0),
    .q0(g_preamble_syms_ideal_q_q0)
);

qpsk_hls_top_g_matched_filter_template_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
g_matched_filter_template_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_matched_filter_template_i_address0),
    .ce0(g_matched_filter_template_i_ce0),
    .we0(g_matched_filter_template_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0),
    .q0(g_matched_filter_template_i_q0),
    .address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1),
    .ce1(g_matched_filter_template_i_ce1),
    .we1(g_matched_filter_template_i_we1),
    .d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1)
);

qpsk_hls_top_g_matched_filter_template_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
g_matched_filter_template_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_matched_filter_template_q_address0),
    .ce0(g_matched_filter_template_q_ce0),
    .we0(g_matched_filter_template_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0),
    .q0(g_matched_filter_template_q_q0),
    .address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1),
    .ce1(g_matched_filter_template_q_ce1),
    .we1(g_matched_filter_template_q_we1),
    .d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1)
);

qpsk_hls_top_g_rx_samples_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_i_address0),
    .ce0(g_rx_samples_i_ce0),
    .we0(g_rx_samples_i_we0),
    .d0(g_rx_samples_i_d0),
    .q0(g_rx_samples_i_q0),
    .address1(g_rx_samples_i_address1),
    .ce1(g_rx_samples_i_ce1),
    .q1(g_rx_samples_i_q1)
);

qpsk_hls_top_g_rx_samples_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_rx_samples_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_rx_samples_q_address0),
    .ce0(g_rx_samples_q_ce0),
    .we0(g_rx_samples_q_we0),
    .d0(g_rx_samples_q_d0),
    .q0(g_rx_samples_q_q0),
    .address1(g_rx_samples_q_address1),
    .ce1(g_rx_samples_q_ce1),
    .q1(g_rx_samples_q_q1)
);

qpsk_hls_top_g_baseband_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_baseband_data_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_baseband_data_i_address0),
    .ce0(g_baseband_data_i_ce0),
    .we0(g_baseband_data_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0),
    .q0(g_baseband_data_i_q0)
);

qpsk_hls_top_g_baseband_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8196 ),
    .AddressWidth( 14 ))
g_baseband_data_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(g_baseband_data_q_address0),
    .ce0(g_baseband_data_q_ce0),
    .we0(g_baseband_data_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0),
    .q0(g_baseband_data_q_q0)
);

qpsk_hls_top_lo_lut_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lo_lut_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lo_lut_i_address0),
    .ce0(lo_lut_i_ce0),
    .we0(lo_lut_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0),
    .q0(lo_lut_i_q0)
);

qpsk_hls_top_lo_lut_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
lo_lut_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(lo_lut_q_address0),
    .ce0(lo_lut_q_ce0),
    .we0(lo_lut_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0),
    .q0(lo_lut_q_q0)
);

qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
frame_data_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_data_i_address0),
    .ce0(frame_data_i_ce0),
    .we0(frame_data_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0),
    .q0(frame_data_i_q0)
);

qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
frame_data_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(frame_data_q_address0),
    .ce0(frame_data_q_ce0),
    .we0(frame_data_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0),
    .q0(frame_data_q_q0)
);

qpsk_hls_top_rx_preamble_syms_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
rx_preamble_syms_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_preamble_syms_i_address0),
    .ce0(rx_preamble_syms_i_ce0),
    .we0(rx_preamble_syms_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0),
    .q0(rx_preamble_syms_i_q0)
);

qpsk_hls_top_rx_preamble_syms_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
rx_preamble_syms_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_preamble_syms_q_address0),
    .ce0(rx_preamble_syms_q_ce0),
    .we0(rx_preamble_syms_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0),
    .q0(rx_preamble_syms_q_q0)
);

qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
corrected_frame_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(corrected_frame_i_address0),
    .ce0(corrected_frame_i_ce0),
    .we0(corrected_frame_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0),
    .q0(corrected_frame_i_q0)
);

qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
corrected_frame_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(corrected_frame_q_address0),
    .ce0(corrected_frame_q_ce0),
    .we0(corrected_frame_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0),
    .q0(corrected_frame_q_q0)
);

qpsk_hls_top_rx_syms_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rx_syms_i_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_syms_i_address0),
    .ce0(rx_syms_i_ce0),
    .we0(rx_syms_i_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0),
    .q0(rx_syms_i_q0)
);

qpsk_hls_top_rx_syms_i_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rx_syms_q_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(rx_syms_q_address0),
    .ce0(rx_syms_q_ce0),
    .we0(rx_syms_q_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0),
    .q0(rx_syms_q_q0)
);

qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
decoded_bits_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(decoded_bits_0_address0),
    .ce0(decoded_bits_0_ce0),
    .we0(decoded_bits_0_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0),
    .q0(decoded_bits_0_q0)
);

qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
decoded_bits_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(decoded_bits_1_address0),
    .ce0(decoded_bits_1_ce0),
    .we0(decoded_bits_1_we0),
    .d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0),
    .q0(decoded_bits_1_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready),
    .g_preamble_syms_ideal_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0),
    .g_preamble_syms_ideal_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0),
    .g_preamble_syms_ideal_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0),
    .g_preamble_syms_ideal_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0),
    .g_preamble_syms_ideal_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0),
    .g_preamble_syms_ideal_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0),
    .g_preamble_syms_ideal_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0),
    .g_preamble_syms_ideal_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce),
    .grp_fu_810_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0),
    .grp_fu_810_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1),
    .grp_fu_810_p_dout0(grp_fu_810_p2),
    .grp_fu_810_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce),
    .grp_sin_or_cos_float_s_fu_428_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1),
    .grp_sin_or_cos_float_s_fu_428_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2),
    .grp_sin_or_cos_float_s_fu_428_p_dout0(grp_sin_or_cos_float_s_fu_428_ap_return),
    .grp_sin_or_cos_float_s_fu_428_p_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start),
    .grp_sin_or_cos_float_s_fu_428_p_ready(grp_sin_or_cos_float_s_fu_428_ap_ready),
    .grp_sin_or_cos_float_s_fu_428_p_done(grp_sin_or_cos_float_s_fu_428_ap_done),
    .grp_sin_or_cos_float_s_fu_428_p_idle(grp_sin_or_cos_float_s_fu_428_ap_idle),
    .grp_sin_or_cos_float_s_fu_443_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1),
    .grp_sin_or_cos_float_s_fu_443_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2),
    .grp_sin_or_cos_float_s_fu_443_p_dout0(grp_sin_or_cos_float_s_fu_443_ap_return),
    .grp_sin_or_cos_float_s_fu_443_p_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start),
    .grp_sin_or_cos_float_s_fu_443_p_ready(grp_sin_or_cos_float_s_fu_443_ap_ready),
    .grp_sin_or_cos_float_s_fu_443_p_done(grp_sin_or_cos_float_s_fu_443_ap_done),
    .grp_sin_or_cos_float_s_fu_443_p_idle(grp_sin_or_cos_float_s_fu_443_ap_idle)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready),
    .m_axi_gmem_in_AWVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWVALID),
    .m_axi_gmem_in_AWREADY(1'b0),
    .m_axi_gmem_in_AWADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWADDR),
    .m_axi_gmem_in_AWID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWID),
    .m_axi_gmem_in_AWLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLEN),
    .m_axi_gmem_in_AWSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWSIZE),
    .m_axi_gmem_in_AWBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWBURST),
    .m_axi_gmem_in_AWLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLOCK),
    .m_axi_gmem_in_AWCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWCACHE),
    .m_axi_gmem_in_AWPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWPROT),
    .m_axi_gmem_in_AWQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWQOS),
    .m_axi_gmem_in_AWREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWREGION),
    .m_axi_gmem_in_AWUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWUSER),
    .m_axi_gmem_in_WVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WVALID),
    .m_axi_gmem_in_WREADY(1'b0),
    .m_axi_gmem_in_WDATA(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WDATA),
    .m_axi_gmem_in_WSTRB(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WSTRB),
    .m_axi_gmem_in_WLAST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WLAST),
    .m_axi_gmem_in_WID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WID),
    .m_axi_gmem_in_WUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WUSER),
    .m_axi_gmem_in_ARVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID),
    .m_axi_gmem_in_ARREADY(gmem_in_ARREADY),
    .m_axi_gmem_in_ARADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR),
    .m_axi_gmem_in_ARID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID),
    .m_axi_gmem_in_ARLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN),
    .m_axi_gmem_in_ARSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE),
    .m_axi_gmem_in_ARBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST),
    .m_axi_gmem_in_ARLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK),
    .m_axi_gmem_in_ARCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE),
    .m_axi_gmem_in_ARPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT),
    .m_axi_gmem_in_ARQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS),
    .m_axi_gmem_in_ARREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION),
    .m_axi_gmem_in_ARUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER),
    .m_axi_gmem_in_RVALID(gmem_in_RVALID),
    .m_axi_gmem_in_RREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY),
    .m_axi_gmem_in_RDATA(gmem_in_RDATA),
    .m_axi_gmem_in_RLAST(gmem_in_RLAST),
    .m_axi_gmem_in_RID(gmem_in_RID),
    .m_axi_gmem_in_RFIFONUM(gmem_in_RFIFONUM),
    .m_axi_gmem_in_RUSER(gmem_in_RUSER),
    .m_axi_gmem_in_RRESP(gmem_in_RRESP),
    .m_axi_gmem_in_BVALID(1'b0),
    .m_axi_gmem_in_BREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_BREADY),
    .m_axi_gmem_in_BRESP(2'd0),
    .m_axi_gmem_in_BID(1'd0),
    .m_axi_gmem_in_BUSER(1'd0),
    .sext_ln81(trunc_ln_reg_721),
    .mean_i_1_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out),
    .mean_i_1_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out_ap_vld),
    .mean_q_1_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out),
    .mean_q_1_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out_ap_vld),
    .g_rx_samples_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0),
    .g_rx_samples_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0),
    .g_rx_samples_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0),
    .g_rx_samples_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0),
    .g_rx_samples_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0),
    .g_rx_samples_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0),
    .g_rx_samples_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0),
    .g_rx_samples_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready),
    .g_preamble_syms_ideal_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0),
    .g_preamble_syms_ideal_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0),
    .g_preamble_syms_ideal_i_q0(g_preamble_syms_ideal_i_q0),
    .g_preamble_syms_ideal_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0),
    .g_preamble_syms_ideal_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0),
    .g_preamble_syms_ideal_q_q0(g_preamble_syms_ideal_q_q0),
    .g_matched_filter_template_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0),
    .g_matched_filter_template_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0),
    .g_matched_filter_template_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0),
    .g_matched_filter_template_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0),
    .g_matched_filter_template_i_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1),
    .g_matched_filter_template_i_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1),
    .g_matched_filter_template_i_we1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1),
    .g_matched_filter_template_i_d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1),
    .g_matched_filter_template_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0),
    .g_matched_filter_template_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0),
    .g_matched_filter_template_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0),
    .g_matched_filter_template_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0),
    .g_matched_filter_template_q_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1),
    .g_matched_filter_template_q_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1),
    .g_matched_filter_template_q_we1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1),
    .g_matched_filter_template_q_d1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready),
    .conv1(conv1_reg_748),
    .conv2(conv2_reg_753),
    .max_abs_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out),
    .max_abs_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out_ap_vld),
    .g_rx_samples_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0),
    .g_rx_samples_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0),
    .g_rx_samples_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0),
    .g_rx_samples_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0),
    .g_rx_samples_i_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1),
    .g_rx_samples_i_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1),
    .g_rx_samples_i_q1(g_rx_samples_i_q1),
    .g_rx_samples_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0),
    .g_rx_samples_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0),
    .g_rx_samples_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0),
    .g_rx_samples_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0),
    .g_rx_samples_q_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1),
    .g_rx_samples_q_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1),
    .g_rx_samples_q_q1(g_rx_samples_q_q1),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce),
    .grp_fu_822_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce),
    .grp_fu_826_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce),
    .grp_fu_509_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0),
    .grp_fu_509_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1),
    .grp_fu_509_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode),
    .grp_fu_509_p_dout0(grp_fu_509_p2),
    .grp_fu_509_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce),
    .grp_fu_830_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0),
    .grp_fu_830_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1),
    .grp_fu_830_p_dout0(grp_fu_830_p2),
    .grp_fu_830_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready),
    .max_abs_reload(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out),
    .g_rx_samples_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0),
    .g_rx_samples_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0),
    .g_rx_samples_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0),
    .g_rx_samples_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0),
    .g_rx_samples_i_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1),
    .g_rx_samples_i_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1),
    .g_rx_samples_i_q1(g_rx_samples_i_q1),
    .g_rx_samples_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0),
    .g_rx_samples_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0),
    .g_rx_samples_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0),
    .g_rx_samples_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0),
    .g_rx_samples_q_address1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1),
    .g_rx_samples_q_ce1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1),
    .g_rx_samples_q_q1(g_rx_samples_q_q1),
    .grp_fu_810_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0),
    .grp_fu_810_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1),
    .grp_fu_810_p_dout0(grp_fu_810_p2),
    .grp_fu_810_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready),
    .lo_lut_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0),
    .lo_lut_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0),
    .lo_lut_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0),
    .lo_lut_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0),
    .lo_lut_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0),
    .lo_lut_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0),
    .lo_lut_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0),
    .lo_lut_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce),
    .grp_fu_826_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce),
    .grp_sin_or_cos_float_s_fu_428_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1),
    .grp_sin_or_cos_float_s_fu_428_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2),
    .grp_sin_or_cos_float_s_fu_428_p_dout0(grp_sin_or_cos_float_s_fu_428_ap_return),
    .grp_sin_or_cos_float_s_fu_428_p_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start),
    .grp_sin_or_cos_float_s_fu_428_p_ready(grp_sin_or_cos_float_s_fu_428_ap_ready),
    .grp_sin_or_cos_float_s_fu_428_p_done(grp_sin_or_cos_float_s_fu_428_ap_done),
    .grp_sin_or_cos_float_s_fu_428_p_idle(grp_sin_or_cos_float_s_fu_428_ap_idle),
    .grp_sin_or_cos_float_s_fu_443_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1),
    .grp_sin_or_cos_float_s_fu_443_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2),
    .grp_sin_or_cos_float_s_fu_443_p_dout0(grp_sin_or_cos_float_s_fu_443_ap_return),
    .grp_sin_or_cos_float_s_fu_443_p_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start),
    .grp_sin_or_cos_float_s_fu_443_p_ready(grp_sin_or_cos_float_s_fu_443_ap_ready),
    .grp_sin_or_cos_float_s_fu_443_p_done(grp_sin_or_cos_float_s_fu_443_ap_done),
    .grp_sin_or_cos_float_s_fu_443_p_idle(grp_sin_or_cos_float_s_fu_443_ap_idle)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready),
    .lo_lut_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0),
    .lo_lut_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0),
    .lo_lut_i_q0(lo_lut_i_q0),
    .lo_lut_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0),
    .lo_lut_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0),
    .lo_lut_q_q0(lo_lut_q_q0),
    .g_rx_samples_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0),
    .g_rx_samples_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0),
    .g_rx_samples_q_q0(g_rx_samples_q_q0),
    .g_rx_samples_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0),
    .g_rx_samples_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0),
    .g_rx_samples_i_q0(g_rx_samples_i_q0),
    .g_baseband_data_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0),
    .g_baseband_data_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0),
    .g_baseband_data_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0),
    .g_baseband_data_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0),
    .g_baseband_data_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0),
    .g_baseband_data_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0),
    .g_baseband_data_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0),
    .g_baseband_data_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce),
    .grp_fu_826_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce),
    .grp_fu_834_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0),
    .grp_fu_834_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1),
    .grp_fu_834_p_dout0(grp_fu_834_p2),
    .grp_fu_834_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce),
    .grp_fu_838_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0),
    .grp_fu_838_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1),
    .grp_fu_838_p_dout0(grp_fu_838_p2),
    .grp_fu_838_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready),
    .peak_idx_2_out(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out),
    .peak_idx_2_out_ap_vld(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld),
    .g_matched_filter_template_q_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0),
    .g_matched_filter_template_q_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0),
    .g_matched_filter_template_q_q0(g_matched_filter_template_q_q0),
    .g_matched_filter_template_i_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0),
    .g_matched_filter_template_i_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0),
    .g_matched_filter_template_i_q0(g_matched_filter_template_i_q0),
    .g_baseband_data_q_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0),
    .g_baseband_data_q_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0),
    .g_baseband_data_q_q0(g_baseband_data_q_q0),
    .g_baseband_data_i_address0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0),
    .g_baseband_data_i_ce0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0),
    .g_baseband_data_i_q0(g_baseband_data_i_q0),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce),
    .grp_fu_826_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce),
    .grp_fu_509_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0),
    .grp_fu_509_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1),
    .grp_fu_509_p_opcode(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode),
    .grp_fu_509_p_dout0(grp_fu_509_p2),
    .grp_fu_509_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce),
    .grp_fu_830_p_din0(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0),
    .grp_fu_830_p_din1(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1),
    .grp_fu_830_p_dout0(grp_fu_830_p2),
    .grp_fu_830_p_ce(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready),
    .sext_ln151(frame_start_sample_reg_769),
    .add_ln147_1(add_ln147_1_reg_774),
    .frame_data_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0),
    .frame_data_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0),
    .frame_data_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0),
    .frame_data_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0),
    .frame_data_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0),
    .frame_data_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0),
    .frame_data_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0),
    .frame_data_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0),
    .g_baseband_data_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0),
    .g_baseband_data_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0),
    .g_baseband_data_i_q0(g_baseband_data_i_q0),
    .g_baseband_data_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0),
    .g_baseband_data_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0),
    .g_baseband_data_q_q0(g_baseband_data_q_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready),
    .rx_preamble_syms_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0),
    .rx_preamble_syms_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0),
    .rx_preamble_syms_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0),
    .rx_preamble_syms_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0),
    .rx_preamble_syms_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0),
    .rx_preamble_syms_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0),
    .rx_preamble_syms_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0),
    .rx_preamble_syms_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0),
    .frame_data_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0),
    .frame_data_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0),
    .frame_data_i_q0(frame_data_i_q0),
    .frame_data_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0),
    .frame_data_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0),
    .frame_data_q_q0(frame_data_q_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready),
    .rx_preamble_syms_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0),
    .rx_preamble_syms_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0),
    .rx_preamble_syms_i_q0(rx_preamble_syms_i_q0),
    .rx_preamble_syms_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0),
    .rx_preamble_syms_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0),
    .rx_preamble_syms_q_q0(rx_preamble_syms_q_q0),
    .phase_sum_i_1_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out),
    .phase_sum_i_1_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out_ap_vld),
    .phase_sum_q_1_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out),
    .phase_sum_q_1_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out_ap_vld),
    .g_preamble_syms_ideal_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0),
    .g_preamble_syms_ideal_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0),
    .g_preamble_syms_ideal_q_q0(g_preamble_syms_ideal_q_q0),
    .g_preamble_syms_ideal_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0),
    .g_preamble_syms_ideal_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0),
    .g_preamble_syms_ideal_i_q0(g_preamble_syms_ideal_i_q0),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce)
);

qpsk_hls_top_atan2_cordic_float_s grp_atan2_cordic_float_s_fu_422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .y_in(grp_atan2_cordic_float_s_fu_422_y_in),
    .x_in(grp_atan2_cordic_float_s_fu_422_x_in),
    .ap_return(grp_atan2_cordic_float_s_fu_422_ap_return)
);

qpsk_hls_top_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_428(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_428_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_428_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_428_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_428_ap_ready),
    .t_in(grp_sin_or_cos_float_s_fu_428_t_in),
    .do_cos(grp_sin_or_cos_float_s_fu_428_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_428_ap_return)
);

qpsk_hls_top_sin_or_cos_float_s grp_sin_or_cos_float_s_fu_443(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sin_or_cos_float_s_fu_443_ap_start),
    .ap_done(grp_sin_or_cos_float_s_fu_443_ap_done),
    .ap_idle(grp_sin_or_cos_float_s_fu_443_ap_idle),
    .ap_ready(grp_sin_or_cos_float_s_fu_443_ap_ready),
    .t_in(grp_sin_or_cos_float_s_fu_443_t_in),
    .do_cos(grp_sin_or_cos_float_s_fu_443_do_cos),
    .ap_return(grp_sin_or_cos_float_s_fu_443_ap_return)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready),
    .corrected_frame_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0),
    .corrected_frame_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0),
    .corrected_frame_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0),
    .corrected_frame_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0),
    .corrected_frame_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0),
    .corrected_frame_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0),
    .corrected_frame_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0),
    .corrected_frame_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0),
    .frame_data_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0),
    .frame_data_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0),
    .frame_data_i_q0(frame_data_i_q0),
    .frame_data_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0),
    .frame_data_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0),
    .frame_data_q_q0(frame_data_q_q0),
    .phase_correction_i(phase_correction_i_reg_790),
    .phase_correction_q(phase_correction_q_reg_795),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce),
    .grp_fu_806_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0),
    .grp_fu_806_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1),
    .grp_fu_806_p_dout0(grp_fu_806_p2),
    .grp_fu_806_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce),
    .grp_fu_826_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce),
    .grp_fu_834_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0),
    .grp_fu_834_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1),
    .grp_fu_834_p_dout0(grp_fu_834_p2),
    .grp_fu_834_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce),
    .grp_fu_838_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0),
    .grp_fu_838_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1),
    .grp_fu_838_p_dout0(grp_fu_838_p2),
    .grp_fu_838_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready),
    .rx_syms_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0),
    .rx_syms_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0),
    .rx_syms_i_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0),
    .rx_syms_i_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0),
    .rx_syms_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0),
    .rx_syms_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0),
    .rx_syms_q_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0),
    .rx_syms_q_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0),
    .corrected_frame_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0),
    .corrected_frame_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0),
    .corrected_frame_i_q0(corrected_frame_i_q0),
    .corrected_frame_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0),
    .corrected_frame_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0),
    .corrected_frame_q_q0(corrected_frame_q_q0)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready),
    .rx_syms_i_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0),
    .rx_syms_i_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0),
    .rx_syms_i_q0(rx_syms_i_q0),
    .rx_syms_q_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0),
    .rx_syms_q_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0),
    .rx_syms_q_q0(rx_syms_q_q0),
    .decoded_bits_0_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0),
    .decoded_bits_0_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0),
    .decoded_bits_0_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0),
    .decoded_bits_0_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0),
    .decoded_bits_1_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0),
    .decoded_bits_1_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0),
    .decoded_bits_1_we0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0),
    .decoded_bits_1_d0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0),
    .preamble_errors_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out),
    .preamble_errors_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out_ap_vld),
    .grp_atan2_cordic_float_s_fu_422_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1),
    .grp_atan2_cordic_float_s_fu_422_p_din2(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2),
    .grp_atan2_cordic_float_s_fu_422_p_dout0(grp_atan2_cordic_float_s_fu_422_ap_return),
    .grp_fu_814_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0),
    .grp_fu_814_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1),
    .grp_fu_814_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode),
    .grp_fu_814_p_dout0(grp_fu_814_p2),
    .grp_fu_814_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce),
    .grp_fu_818_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0),
    .grp_fu_818_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1),
    .grp_fu_818_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode),
    .grp_fu_818_p_dout0(grp_fu_818_p2),
    .grp_fu_818_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce),
    .grp_fu_822_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce),
    .grp_fu_509_p_din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0),
    .grp_fu_509_p_din1(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1),
    .grp_fu_509_p_opcode(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode),
    .grp_fu_509_p_dout0(grp_fu_509_p2),
    .grp_fu_509_p_ce(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce)
);

qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16 grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start),
    .ap_done(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done),
    .ap_idle(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_idle),
    .ap_ready(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready),
    .m_axi_gmem_out_AWVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID),
    .m_axi_gmem_out_AWREADY(gmem_out_AWREADY),
    .m_axi_gmem_out_AWADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR),
    .m_axi_gmem_out_AWID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID),
    .m_axi_gmem_out_AWLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN),
    .m_axi_gmem_out_AWSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE),
    .m_axi_gmem_out_AWBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST),
    .m_axi_gmem_out_AWLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK),
    .m_axi_gmem_out_AWCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE),
    .m_axi_gmem_out_AWPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT),
    .m_axi_gmem_out_AWQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS),
    .m_axi_gmem_out_AWREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION),
    .m_axi_gmem_out_AWUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER),
    .m_axi_gmem_out_WVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID),
    .m_axi_gmem_out_WREADY(gmem_out_WREADY),
    .m_axi_gmem_out_WDATA(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA),
    .m_axi_gmem_out_WSTRB(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB),
    .m_axi_gmem_out_WLAST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST),
    .m_axi_gmem_out_WID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID),
    .m_axi_gmem_out_WUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER),
    .m_axi_gmem_out_ARVALID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARVALID),
    .m_axi_gmem_out_ARREADY(1'b0),
    .m_axi_gmem_out_ARADDR(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARADDR),
    .m_axi_gmem_out_ARID(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARID),
    .m_axi_gmem_out_ARLEN(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLEN),
    .m_axi_gmem_out_ARSIZE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARSIZE),
    .m_axi_gmem_out_ARBURST(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARBURST),
    .m_axi_gmem_out_ARLOCK(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLOCK),
    .m_axi_gmem_out_ARCACHE(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARCACHE),
    .m_axi_gmem_out_ARPROT(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARPROT),
    .m_axi_gmem_out_ARQOS(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARQOS),
    .m_axi_gmem_out_ARREGION(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARREGION),
    .m_axi_gmem_out_ARUSER(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARUSER),
    .m_axi_gmem_out_RVALID(1'b0),
    .m_axi_gmem_out_RREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_RREADY),
    .m_axi_gmem_out_RDATA(8'd0),
    .m_axi_gmem_out_RLAST(1'b0),
    .m_axi_gmem_out_RID(1'd0),
    .m_axi_gmem_out_RFIFONUM(11'd0),
    .m_axi_gmem_out_RUSER(1'd0),
    .m_axi_gmem_out_RRESP(2'd0),
    .m_axi_gmem_out_BVALID(gmem_out_BVALID),
    .m_axi_gmem_out_BREADY(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY),
    .m_axi_gmem_out_BRESP(gmem_out_BRESP),
    .m_axi_gmem_out_BID(gmem_out_BID),
    .m_axi_gmem_out_BUSER(gmem_out_BUSER),
    .ddr_out_buffer(ddr_out_buffer_read_reg_667),
    .decoded_bits_0_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0),
    .decoded_bits_0_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0),
    .decoded_bits_0_q0(decoded_bits_0_q0),
    .decoded_bits_1_address0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0),
    .decoded_bits_1_ce0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0),
    .decoded_bits_1_q0(decoded_bits_1_q0),
    .ascii_idx_out(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out),
    .ascii_idx_out_ap_vld(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld)
);

qpsk_hls_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ddr_in_buffer_packed(ddr_in_buffer_packed),
    .ddr_out_buffer(ddr_out_buffer),
    .out_ser_preamble(out_ser_preamble),
    .out_ser_preamble_ap_vld(out_ser_preamble_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_local_deadlock(ap_local_deadlock)
);

qpsk_hls_top_gmem_in_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_IN_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_IN_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_IN_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_IN_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_IN_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_IN_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_IN_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_IN_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_IN_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_IN_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_IN_CACHE_VALUE ))
gmem_in_m_axi_U(
    .AWVALID(m_axi_gmem_in_AWVALID),
    .AWREADY(m_axi_gmem_in_AWREADY),
    .AWADDR(m_axi_gmem_in_AWADDR),
    .AWID(m_axi_gmem_in_AWID),
    .AWLEN(m_axi_gmem_in_AWLEN),
    .AWSIZE(m_axi_gmem_in_AWSIZE),
    .AWBURST(m_axi_gmem_in_AWBURST),
    .AWLOCK(m_axi_gmem_in_AWLOCK),
    .AWCACHE(m_axi_gmem_in_AWCACHE),
    .AWPROT(m_axi_gmem_in_AWPROT),
    .AWQOS(m_axi_gmem_in_AWQOS),
    .AWREGION(m_axi_gmem_in_AWREGION),
    .AWUSER(m_axi_gmem_in_AWUSER),
    .WVALID(m_axi_gmem_in_WVALID),
    .WREADY(m_axi_gmem_in_WREADY),
    .WDATA(m_axi_gmem_in_WDATA),
    .WSTRB(m_axi_gmem_in_WSTRB),
    .WLAST(m_axi_gmem_in_WLAST),
    .WID(m_axi_gmem_in_WID),
    .WUSER(m_axi_gmem_in_WUSER),
    .ARVALID(m_axi_gmem_in_ARVALID),
    .ARREADY(m_axi_gmem_in_ARREADY),
    .ARADDR(m_axi_gmem_in_ARADDR),
    .ARID(m_axi_gmem_in_ARID),
    .ARLEN(m_axi_gmem_in_ARLEN),
    .ARSIZE(m_axi_gmem_in_ARSIZE),
    .ARBURST(m_axi_gmem_in_ARBURST),
    .ARLOCK(m_axi_gmem_in_ARLOCK),
    .ARCACHE(m_axi_gmem_in_ARCACHE),
    .ARPROT(m_axi_gmem_in_ARPROT),
    .ARQOS(m_axi_gmem_in_ARQOS),
    .ARREGION(m_axi_gmem_in_ARREGION),
    .ARUSER(m_axi_gmem_in_ARUSER),
    .RVALID(m_axi_gmem_in_RVALID),
    .RREADY(m_axi_gmem_in_RREADY),
    .RDATA(m_axi_gmem_in_RDATA),
    .RLAST(m_axi_gmem_in_RLAST),
    .RID(m_axi_gmem_in_RID),
    .RUSER(m_axi_gmem_in_RUSER),
    .RRESP(m_axi_gmem_in_RRESP),
    .BVALID(m_axi_gmem_in_BVALID),
    .BREADY(m_axi_gmem_in_BREADY),
    .BRESP(m_axi_gmem_in_BRESP),
    .BID(m_axi_gmem_in_BID),
    .BUSER(m_axi_gmem_in_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_in_ARVALID),
    .I_ARREADY(gmem_in_ARREADY),
    .I_ARADDR(gmem_in_ARADDR),
    .I_ARID(gmem_in_ARID),
    .I_ARLEN(gmem_in_ARLEN),
    .I_ARSIZE(gmem_in_ARSIZE),
    .I_ARLOCK(gmem_in_ARLOCK),
    .I_ARCACHE(gmem_in_ARCACHE),
    .I_ARQOS(gmem_in_ARQOS),
    .I_ARPROT(gmem_in_ARPROT),
    .I_ARUSER(gmem_in_ARUSER),
    .I_ARBURST(gmem_in_ARBURST),
    .I_ARREGION(gmem_in_ARREGION),
    .I_RVALID(gmem_in_RVALID),
    .I_RREADY(gmem_in_RREADY),
    .I_RDATA(gmem_in_RDATA),
    .I_RFIFONUM(gmem_in_RFIFONUM),
    .I_RID(gmem_in_RID),
    .I_RUSER(gmem_in_RUSER),
    .I_RRESP(gmem_in_RRESP),
    .I_RLAST(gmem_in_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_in_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_in_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem_in_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_in_BRESP),
    .I_BID(gmem_in_BID),
    .I_BUSER(gmem_in_BUSER)
);

qpsk_hls_top_gmem_out_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_OUT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_OUT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_OUT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_OUT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_OUT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_OUT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_OUT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_OUT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_OUT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_OUT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_OUT_CACHE_VALUE ))
gmem_out_m_axi_U(
    .AWVALID(m_axi_gmem_out_AWVALID),
    .AWREADY(m_axi_gmem_out_AWREADY),
    .AWADDR(m_axi_gmem_out_AWADDR),
    .AWID(m_axi_gmem_out_AWID),
    .AWLEN(m_axi_gmem_out_AWLEN),
    .AWSIZE(m_axi_gmem_out_AWSIZE),
    .AWBURST(m_axi_gmem_out_AWBURST),
    .AWLOCK(m_axi_gmem_out_AWLOCK),
    .AWCACHE(m_axi_gmem_out_AWCACHE),
    .AWPROT(m_axi_gmem_out_AWPROT),
    .AWQOS(m_axi_gmem_out_AWQOS),
    .AWREGION(m_axi_gmem_out_AWREGION),
    .AWUSER(m_axi_gmem_out_AWUSER),
    .WVALID(m_axi_gmem_out_WVALID),
    .WREADY(m_axi_gmem_out_WREADY),
    .WDATA(m_axi_gmem_out_WDATA),
    .WSTRB(m_axi_gmem_out_WSTRB),
    .WLAST(m_axi_gmem_out_WLAST),
    .WID(m_axi_gmem_out_WID),
    .WUSER(m_axi_gmem_out_WUSER),
    .ARVALID(m_axi_gmem_out_ARVALID),
    .ARREADY(m_axi_gmem_out_ARREADY),
    .ARADDR(m_axi_gmem_out_ARADDR),
    .ARID(m_axi_gmem_out_ARID),
    .ARLEN(m_axi_gmem_out_ARLEN),
    .ARSIZE(m_axi_gmem_out_ARSIZE),
    .ARBURST(m_axi_gmem_out_ARBURST),
    .ARLOCK(m_axi_gmem_out_ARLOCK),
    .ARCACHE(m_axi_gmem_out_ARCACHE),
    .ARPROT(m_axi_gmem_out_ARPROT),
    .ARQOS(m_axi_gmem_out_ARQOS),
    .ARREGION(m_axi_gmem_out_ARREGION),
    .ARUSER(m_axi_gmem_out_ARUSER),
    .RVALID(m_axi_gmem_out_RVALID),
    .RREADY(m_axi_gmem_out_RREADY),
    .RDATA(m_axi_gmem_out_RDATA),
    .RLAST(m_axi_gmem_out_RLAST),
    .RID(m_axi_gmem_out_RID),
    .RUSER(m_axi_gmem_out_RUSER),
    .RRESP(m_axi_gmem_out_RRESP),
    .BVALID(m_axi_gmem_out_BVALID),
    .BREADY(m_axi_gmem_out_BREADY),
    .BRESP(m_axi_gmem_out_BRESP),
    .BID(m_axi_gmem_out_BID),
    .BUSER(m_axi_gmem_out_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_out_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_out_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_out_RDATA),
    .I_RFIFONUM(gmem_out_RFIFONUM),
    .I_RID(gmem_out_RID),
    .I_RUSER(gmem_out_RUSER),
    .I_RRESP(gmem_out_RRESP),
    .I_RLAST(gmem_out_RLAST),
    .I_AWVALID(gmem_out_AWVALID),
    .I_AWREADY(gmem_out_AWREADY),
    .I_AWADDR(gmem_out_AWADDR),
    .I_AWID(gmem_out_AWID),
    .I_AWLEN(gmem_out_AWLEN),
    .I_AWSIZE(gmem_out_AWSIZE),
    .I_AWLOCK(gmem_out_AWLOCK),
    .I_AWCACHE(gmem_out_AWCACHE),
    .I_AWQOS(gmem_out_AWQOS),
    .I_AWPROT(gmem_out_AWPROT),
    .I_AWUSER(gmem_out_AWUSER),
    .I_AWBURST(gmem_out_AWBURST),
    .I_AWREGION(gmem_out_AWREGION),
    .I_WVALID(gmem_out_WVALID),
    .I_WREADY(gmem_out_WREADY),
    .I_WDATA(gmem_out_WDATA),
    .I_WID(gmem_out_WID),
    .I_WUSER(gmem_out_WUSER),
    .I_WLAST(gmem_out_WLAST),
    .I_WSTRB(gmem_out_WSTRB),
    .I_BVALID(gmem_out_BVALID),
    .I_BREADY(gmem_out_BREADY),
    .I_BRESP(gmem_out_BRESP),
    .I_BID(gmem_out_BID),
    .I_BUSER(gmem_out_BUSER)
);

qpsk_hls_top_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U170(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mean_i_reg_738),
    .ce(1'b1),
    .dout(grp_fu_501_p1)
);

qpsk_hls_top_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U171(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(mean_q_reg_743),
    .ce(1'b1),
    .dout(grp_fu_505_p1)
);

qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U172(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_509_p0),
    .din1(grp_fu_509_p1),
    .ce(grp_fu_509_ce),
    .opcode(grp_fu_509_opcode),
    .dout(grp_fu_509_p2)
);

qpsk_hls_top_ddiv_64ns_64ns_64_31_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_31_no_dsp_1_U173(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out),
    .din1(64'd4665731412979089408),
    .ce(1'b1),
    .dout(grp_fu_514_p2)
);

qpsk_hls_top_ddiv_64ns_64ns_64_31_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_31_no_dsp_1_U174(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out),
    .din1(64'd4665731412979089408),
    .ce(1'b1),
    .dout(grp_fu_519_p2)
);

qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U175(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_806_p0),
    .din1(grp_fu_806_p1),
    .ce(grp_fu_806_ce),
    .dout(grp_fu_806_p2)
);

qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U176(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_810_p0),
    .din1(grp_fu_810_p1),
    .ce(grp_fu_810_ce),
    .dout(grp_fu_810_p2)
);

qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U177(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_814_p0),
    .din1(grp_fu_814_p1),
    .opcode(grp_fu_814_opcode),
    .ce(grp_fu_814_ce),
    .dout(grp_fu_814_p2)
);

qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_5_full_dsp_1_U178(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_818_p0),
    .din1(grp_fu_818_p1),
    .opcode(grp_fu_818_opcode),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U179(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(grp_fu_822_ce),
    .dout(grp_fu_822_p2)
);

qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U180(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_826_p0),
    .din1(grp_fu_826_p1),
    .ce(grp_fu_826_ce),
    .dout(grp_fu_826_p2)
);

qpsk_hls_top_fsqrt_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_12_no_dsp_1_U181(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_830_p0),
    .din1(grp_fu_830_p1),
    .ce(grp_fu_830_ce),
    .dout(grp_fu_830_p2)
);

qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U182(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_834_p0),
    .din1(grp_fu_834_p1),
    .ce(grp_fu_834_ce),
    .dout(grp_fu_834_p2)
);

qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_838_p0),
    .din1(grp_fu_838_p1),
    .ce(grp_fu_838_ce),
    .dout(grp_fu_838_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) & (1'd1 == and_ln109_fu_591_p2))) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state47) & (1'b0 == ap_block_state47_on_subcall_done))) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state49)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state56)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state58)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state129)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state131)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state133)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state135)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state43)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state51) & (1'b1 == ap_CS_fsm_state50))) begin
            grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready == 1'b1)) begin
            grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_428_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state111) & (1'b1 == ap_NS_fsm_state112))) begin
            grp_sin_or_cos_float_s_fu_428_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_428_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_428_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sin_or_cos_float_s_fu_443_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state111) & (1'b1 == ap_NS_fsm_state112))) begin
            grp_sin_or_cos_float_s_fu_443_ap_start_reg <= 1'b1;
        end else if ((grp_sin_or_cos_float_s_fu_443_ap_ready == 1'b1)) begin
            grp_sin_or_cos_float_s_fu_443_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln146_fu_600_p2 == 1'd0))) begin
        add_ln147_1_reg_774 <= add_ln147_1_fu_616_p2;
        frame_start_sample_reg_769 <= frame_start_sample_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        and_ln109_reg_761 <= and_ln109_fu_591_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state136) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld == 1'b1))) begin
        ascii_idx_loc_fu_162 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        conv1_reg_748 <= grp_fu_501_p1;
        conv2_reg_753 <= grp_fu_505_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ddr_out_buffer_read_reg_667 <= ddr_out_buffer;
        trunc_ln_reg_721 <= {{ddr_in_buffer_packed[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state137)) begin
        gmem_out_addr_reg_800 <= add_ln244_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        icmp_ln146_reg_765 <= icmp_ln146_fu_600_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        mean_i_reg_738 <= grp_fu_514_p2;
        mean_q_reg_743 <= grp_fu_519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
        peak_idx_2_loc_fu_178 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state129)) begin
        phase_correction_i_reg_790 <= grp_sin_or_cos_float_s_fu_428_ap_return;
        phase_correction_q_reg_795 <= grp_sin_or_cos_float_s_fu_443_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        phase_offset_rad_reg_785 <= grp_atan2_cordic_float_s_fu_422_ap_return;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done == 1'b0)) begin
        ap_ST_fsm_state130_blk = 1'b1;
    end else begin
        ap_ST_fsm_state130_blk = 1'b0;
    end
end

assign ap_ST_fsm_state131_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done == 1'b0)) begin
        ap_ST_fsm_state132_blk = 1'b1;
    end else begin
        ap_ST_fsm_state132_blk = 1'b0;
    end
end

assign ap_ST_fsm_state133_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done == 1'b0)) begin
        ap_ST_fsm_state134_blk = 1'b1;
    end else begin
        ap_ST_fsm_state134_blk = 1'b0;
    end
end

assign ap_ST_fsm_state135_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done == 1'b0)) begin
        ap_ST_fsm_state136_blk = 1'b1;
    end else begin
        ap_ST_fsm_state136_blk = 1'b0;
    end
end

assign ap_ST_fsm_state137_blk = 1'b0;

always @ (*) begin
    if ((gmem_out_AWREADY == 1'b0)) begin
        ap_ST_fsm_state138_blk = 1'b1;
    end else begin
        ap_ST_fsm_state138_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_out_WREADY == 1'b0)) begin
        ap_ST_fsm_state139_blk = 1'b1;
    end else begin
        ap_ST_fsm_state139_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

assign ap_ST_fsm_state142_blk = 1'b0;

assign ap_ST_fsm_state143_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0))) begin
        ap_ST_fsm_state144_blk = 1'b1;
    end else begin
        ap_ST_fsm_state144_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_in_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state44_on_subcall_done)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state47_on_subcall_done)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done == 1'b0)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done == 1'b0)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state144))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state144))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        corrected_frame_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0;
    end else begin
        corrected_frame_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        corrected_frame_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0;
    end else begin
        corrected_frame_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0;
    end else begin
        corrected_frame_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        corrected_frame_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0;
    end else begin
        corrected_frame_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        corrected_frame_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0;
    end else begin
        corrected_frame_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        corrected_frame_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0;
    end else begin
        corrected_frame_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        decoded_bits_0_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_0_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0;
    end else begin
        decoded_bits_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        decoded_bits_0_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_0_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0;
    end else begin
        decoded_bits_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_0_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0;
    end else begin
        decoded_bits_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        decoded_bits_1_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_1_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0;
    end else begin
        decoded_bits_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state136)) begin
        decoded_bits_1_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_1_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0;
    end else begin
        decoded_bits_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        decoded_bits_1_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0;
    end else begin
        decoded_bits_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        frame_data_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_data_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0;
    end else begin
        frame_data_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        frame_data_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_data_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0;
    end else begin
        frame_data_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0;
    end else begin
        frame_data_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        frame_data_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_data_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0;
    end else begin
        frame_data_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        frame_data_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        frame_data_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0;
    end else begin
        frame_data_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        frame_data_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0;
    end else begin
        frame_data_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        g_baseband_data_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        g_baseband_data_i_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0;
    end else begin
        g_baseband_data_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        g_baseband_data_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        g_baseband_data_i_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0;
    end else begin
        g_baseband_data_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0;
    end else begin
        g_baseband_data_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        g_baseband_data_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        g_baseband_data_q_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0;
    end else begin
        g_baseband_data_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        g_baseband_data_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        g_baseband_data_q_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0;
    end else begin
        g_baseband_data_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_baseband_data_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0;
    end else begin
        g_baseband_data_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        g_matched_filter_template_i_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0;
    end else begin
        g_matched_filter_template_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        g_matched_filter_template_i_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0;
    end else begin
        g_matched_filter_template_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_i_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1;
    end else begin
        g_matched_filter_template_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0;
    end else begin
        g_matched_filter_template_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_i_we1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1;
    end else begin
        g_matched_filter_template_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        g_matched_filter_template_q_address0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0;
    end else begin
        g_matched_filter_template_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        g_matched_filter_template_q_ce0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0;
    end else begin
        g_matched_filter_template_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_q_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1;
    end else begin
        g_matched_filter_template_q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0;
    end else begin
        g_matched_filter_template_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        g_matched_filter_template_q_we1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1;
    end else begin
        g_matched_filter_template_q_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_preamble_syms_ideal_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_preamble_syms_ideal_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0;
    end else begin
        g_preamble_syms_ideal_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_preamble_syms_ideal_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_preamble_syms_ideal_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0;
    end else begin
        g_preamble_syms_ideal_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0;
    end else begin
        g_preamble_syms_ideal_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_preamble_syms_ideal_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_preamble_syms_ideal_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0;
    end else begin
        g_preamble_syms_ideal_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        g_preamble_syms_ideal_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_preamble_syms_ideal_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0;
    end else begin
        g_preamble_syms_ideal_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        g_preamble_syms_ideal_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0;
    end else begin
        g_preamble_syms_ideal_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_rx_samples_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0;
    end else begin
        g_rx_samples_i_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_address1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_address1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1;
    end else begin
        g_rx_samples_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_rx_samples_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0;
    end else begin
        g_rx_samples_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1;
    end else begin
        g_rx_samples_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_i_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0;
    end else begin
        g_rx_samples_i_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0;
    end else begin
        g_rx_samples_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_rx_samples_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0;
    end else begin
        g_rx_samples_q_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_address1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_address1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1;
    end else begin
        g_rx_samples_q_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        g_rx_samples_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0;
    end else if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0;
    end else begin
        g_rx_samples_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_ce1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1;
    end else begin
        g_rx_samples_q_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_q_d0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0;
    end else begin
        g_rx_samples_q_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) & (1'd1 == and_ln109_reg_761))) begin
        g_rx_samples_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        g_rx_samples_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_rx_samples_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0;
    end else begin
        g_rx_samples_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARADDR = sext_ln81_fu_534_p1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARADDR = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR;
    end else begin
        gmem_in_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARBURST = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST;
    end else begin
        gmem_in_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARCACHE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE;
    end else begin
        gmem_in_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID;
    end else begin
        gmem_in_ARID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARLEN = 32'd8196;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARLEN = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN;
    end else begin
        gmem_in_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARLOCK = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK;
    end else begin
        gmem_in_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARPROT = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT;
    end else begin
        gmem_in_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARQOS = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS;
    end else begin
        gmem_in_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARREGION = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION;
    end else begin
        gmem_in_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARSIZE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE;
    end else begin
        gmem_in_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARUSER = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER;
    end else begin
        gmem_in_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (gmem_in_ARREADY == 1'b1))) begin
        gmem_in_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_ARVALID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID;
    end else begin
        gmem_in_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_in_RREADY = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY;
    end else begin
        gmem_in_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem_in_blk_n_AR = m_axi_gmem_in_ARREADY;
    end else begin
        gmem_in_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state138) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWADDR = gmem_out_addr_reg_800;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWADDR = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR;
    end else begin
        gmem_out_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWBURST = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST;
    end else begin
        gmem_out_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWCACHE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE;
    end else begin
        gmem_out_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID;
    end else begin
        gmem_out_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state138) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWLEN = 32'd1;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWLEN = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN;
    end else begin
        gmem_out_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWLOCK = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK;
    end else begin
        gmem_out_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWPROT = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT;
    end else begin
        gmem_out_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWQOS = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS;
    end else begin
        gmem_out_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWREGION = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION;
    end else begin
        gmem_out_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWSIZE = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE;
    end else begin
        gmem_out_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWUSER = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER;
    end else begin
        gmem_out_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state138) & (gmem_out_AWREADY == 1'b1))) begin
        gmem_out_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_AWVALID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID;
    end else begin
        gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state144) & (icmp_ln146_reg_765 == 1'd0))) begin
        gmem_out_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_BREADY = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY;
    end else begin
        gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        gmem_out_WDATA = 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WDATA = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA;
    end else begin
        gmem_out_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID;
    end else begin
        gmem_out_WID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WLAST = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST;
    end else begin
        gmem_out_WLAST = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        gmem_out_WSTRB = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WSTRB = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB;
    end else begin
        gmem_out_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WUSER = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER;
    end else begin
        gmem_out_WUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state139) & (gmem_out_WREADY == 1'b1))) begin
        gmem_out_WVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state136) | (1'b1 == ap_CS_fsm_state135))) begin
        gmem_out_WVALID = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID;
    end else begin
        gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state138)) begin
        gmem_out_blk_n_AW = m_axi_gmem_out_AWREADY;
    end else begin
        gmem_out_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state144) & (icmp_ln146_reg_765 == 1'd0))) begin
        gmem_out_blk_n_B = m_axi_gmem_out_BVALID;
    end else begin
        gmem_out_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        gmem_out_blk_n_W = m_axi_gmem_out_WREADY;
    end else begin
        gmem_out_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_atan2_cordic_float_s_fu_422_x_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_atan2_cordic_float_s_fu_422_x_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out;
    end else begin
        grp_atan2_cordic_float_s_fu_422_x_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_atan2_cordic_float_s_fu_422_y_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_atan2_cordic_float_s_fu_422_y_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out;
    end else begin
        grp_atan2_cordic_float_s_fu_422_y_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_509_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_509_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce;
    end else begin
        grp_fu_509_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_509_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_opcode = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_509_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_509_opcode = 5'd2;
    end else begin
        grp_fu_509_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_509_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_509_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_509_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out;
    end else begin
        grp_fu_509_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_509_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_509_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_509_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_fu_509_p1 = 32'd0;
    end else begin
        grp_fu_509_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_806_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce;
    end else begin
        grp_fu_806_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_806_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0;
    end else begin
        grp_fu_806_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_806_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1;
    end else begin
        grp_fu_806_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_810_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_810_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce;
    end else begin
        grp_fu_810_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_810_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_810_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0;
    end else begin
        grp_fu_810_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_810_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_810_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1;
    end else begin
        grp_fu_810_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_814_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce;
    end else begin
        grp_fu_814_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_814_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode;
    end else begin
        grp_fu_814_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_814_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0;
    end else begin
        grp_fu_814_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_814_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1;
    end else begin
        grp_fu_814_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_818_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_818_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_818_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_818_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_818_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce;
    end else begin
        grp_fu_818_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_818_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_818_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_818_opcode = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_818_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_818_opcode = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode;
    end else begin
        grp_fu_818_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_818_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_818_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_818_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_818_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_818_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0;
    end else begin
        grp_fu_818_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_818_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_818_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_818_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_818_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_818_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1;
    end else begin
        grp_fu_818_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_822_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_822_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce;
    end else begin
        grp_fu_822_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_822_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_822_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0;
    end else begin
        grp_fu_822_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        grp_fu_822_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_822_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1;
    end else begin
        grp_fu_822_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_826_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_826_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_826_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_826_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_826_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce;
    end else begin
        grp_fu_826_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_826_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_826_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_826_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_826_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_826_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0;
    end else begin
        grp_fu_826_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_826_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_826_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_826_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_826_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_826_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1;
    end else begin
        grp_fu_826_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_830_ce = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_830_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce;
    end else begin
        grp_fu_830_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_830_p0 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_830_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0;
    end else begin
        grp_fu_830_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_fu_830_p1 = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_fu_830_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1;
    end else begin
        grp_fu_830_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_834_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_834_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce;
    end else begin
        grp_fu_834_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_834_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_834_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0;
    end else begin
        grp_fu_834_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_834_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_834_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1;
    end else begin
        grp_fu_834_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_838_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_838_ce = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce;
    end else begin
        grp_fu_838_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_838_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_838_p0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0;
    end else begin
        grp_fu_838_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state130)) begin
        grp_fu_838_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_838_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1;
    end else begin
        grp_fu_838_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_428_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_428_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start;
    end else begin
        grp_sin_or_cos_float_s_fu_428_ap_start = grp_sin_or_cos_float_s_fu_428_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_428_do_cos = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_428_do_cos = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_sin_or_cos_float_s_fu_428_do_cos = 1'd1;
    end else begin
        grp_sin_or_cos_float_s_fu_428_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_428_t_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_428_t_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_sin_or_cos_float_s_fu_428_t_in = bitcast_ln176_1_fu_639_p1;
    end else begin
        grp_sin_or_cos_float_s_fu_428_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_443_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_443_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start;
    end else begin
        grp_sin_or_cos_float_s_fu_443_ap_start = grp_sin_or_cos_float_s_fu_443_ap_start_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_443_do_cos = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_443_do_cos = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_sin_or_cos_float_s_fu_443_do_cos = 1'd0;
    end else begin
        grp_sin_or_cos_float_s_fu_443_do_cos = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_sin_or_cos_float_s_fu_443_t_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_sin_or_cos_float_s_fu_443_t_in = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state112)) begin
        grp_sin_or_cos_float_s_fu_443_t_in = bitcast_ln176_1_fu_639_p1;
    end else begin
        grp_sin_or_cos_float_s_fu_443_t_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        lo_lut_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0;
    end else begin
        lo_lut_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        lo_lut_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0;
    end else begin
        lo_lut_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0;
    end else begin
        lo_lut_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        lo_lut_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0;
    end else begin
        lo_lut_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        lo_lut_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0;
    end else begin
        lo_lut_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        lo_lut_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0;
    end else begin
        lo_lut_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        out_ser_preamble = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out;
    end else if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln146_fu_600_p2 == 1'd1))) begin
        out_ser_preamble = 32'd4294967295;
    end else begin
        out_ser_preamble = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state53) & (icmp_ln146_fu_600_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state139) & (gmem_out_WREADY == 1'b1)))) begin
        out_ser_preamble_ap_vld = 1'b1;
    end else begin
        out_ser_preamble_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        rx_preamble_syms_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0;
    end else begin
        rx_preamble_syms_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        rx_preamble_syms_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0;
    end else begin
        rx_preamble_syms_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0;
    end else begin
        rx_preamble_syms_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        rx_preamble_syms_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0;
    end else begin
        rx_preamble_syms_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        rx_preamble_syms_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0;
    end else begin
        rx_preamble_syms_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        rx_preamble_syms_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0;
    end else begin
        rx_preamble_syms_q_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        rx_syms_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_i_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0;
    end else begin
        rx_syms_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        rx_syms_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_i_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0;
    end else begin
        rx_syms_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_i_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0;
    end else begin
        rx_syms_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        rx_syms_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_q_address0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0;
    end else begin
        rx_syms_q_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state134)) begin
        rx_syms_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0;
    end else if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_q_ce0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0;
    end else begin
        rx_syms_q_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state132)) begin
        rx_syms_q_we0 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0;
    end else begin
        rx_syms_q_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (gmem_in_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (1'b0 == ap_block_state47_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (icmp_ln146_fu_600_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            if (((1'b1 == ap_CS_fsm_state130) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state131;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state130;
            end
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            if (((1'b1 == ap_CS_fsm_state132) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state132;
            end
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            if (((1'b1 == ap_CS_fsm_state134) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            if (((1'b1 == ap_CS_fsm_state136) & (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state137;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            if (((1'b1 == ap_CS_fsm_state138) & (gmem_out_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state138;
            end
        end
        ap_ST_fsm_state139 : begin
            if (((1'b1 == ap_CS_fsm_state139) & (gmem_out_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            ap_NS_fsm = ap_ST_fsm_state143;
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if ((~((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln147_1_fu_616_p2 = (trunc_ln147_fu_606_p1 + 14'd1);

assign add_ln244_fu_652_p2 = (zext_ln244_fu_648_p1 + ddr_out_buffer_read_reg_667);

assign and_ln109_fu_591_p2 = (or_ln109_fu_585_p2 & grp_fu_509_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state129 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state130 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state131 = ap_CS_fsm[32'd130];

assign ap_CS_fsm_state132 = ap_CS_fsm[32'd131];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd132];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd133];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state136 = ap_CS_fsm[32'd135];

assign ap_CS_fsm_state137 = ap_CS_fsm[32'd136];

assign ap_CS_fsm_state138 = ap_CS_fsm[32'd137];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state112 = ap_NS_fsm[32'd111];

assign ap_NS_fsm_state51 = ap_NS_fsm[32'd50];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done == 1'b0) | (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state144 = ((icmp_ln146_reg_765 == 1'd0) & (gmem_out_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state44_on_subcall_done = ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done == 1'b0) | (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state47_on_subcall_done = ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done == 1'b0) & (1'd1 == and_ln109_reg_761));
end

assign ap_local_block = 1'b0;

assign ap_local_deadlock = 1'd0;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln109_fu_556_p1 = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out;

assign bitcast_ln176_1_fu_639_p1 = xor_ln176_fu_633_p2;

assign bitcast_ln176_fu_630_p1 = phase_offset_rad_reg_785;

assign frame_start_sample_fu_610_p2 = (peak_idx_2_loc_fu_178 + 32'd1);

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start = grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg;

assign grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start = grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg;

assign icmp_ln109_1_fu_579_p2 = ((trunc_ln109_fu_569_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_573_p2 = ((tmp_8_fu_559_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln146_fu_600_p2 = ((peak_idx_2_loc_fu_178 == 32'd4294967295) ? 1'b1 : 1'b0);

assign or_ln109_fu_585_p2 = (icmp_ln109_fu_573_p2 | icmp_ln109_1_fu_579_p2);

assign sext_ln81_fu_534_p1 = $signed(trunc_ln_reg_721);

assign tmp_8_fu_559_p4 = {{bitcast_ln109_fu_556_p1[30:23]}};

assign trunc_ln109_fu_569_p1 = bitcast_ln109_fu_556_p1[22:0];

assign trunc_ln147_fu_606_p1 = peak_idx_2_loc_fu_178[13:0];

assign xor_ln176_fu_633_p2 = (bitcast_ln176_fu_630_p1 ^ 32'd2147483648);

assign zext_ln244_fu_648_p1 = ascii_idx_loc_fu_162;

endmodule //qpsk_hls_top
