
*** Running vivado
    with args -log tetris_shell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tetris_shell.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source tetris_shell.tcl -notrace
Command: synth_design -top tetris_shell -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.059 ; gain = 101.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tetris_shell' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:45]
INFO: [Synth 8-3491] module 'pixel_clock_generator' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:17' bound to instance 'clocking' of component 'pixel_clock_generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:272]
INFO: [Synth 8-638] synthesizing module 'pixel_clock_generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-113] binding component instance 'pixel_clock_buffer' to cell 'BUFG' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pixel_clock_generator' (1#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/clock_generator.vhd:26]
INFO: [Synth 8-3491] module 'tetris_game_controller' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:34' bound to instance 'game_controller' of component 'tetris_game_controller' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:279]
INFO: [Synth 8-638] synthesizing module 'tetris_game_controller' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:57]
WARNING: [Synth 8-614] signal 'write_new_piece_tc' is read in the process but is not in the sensitivity list [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:83]
WARNING: [Synth 8-614] signal 'valid_move_tc' is read in the process but is not in the sensitivity list [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:83]
WARNING: [Synth 8-614] signal 'make_move_tc' is read in the process but is not in the sensitivity list [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'tetris_game_controller' (2#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:57]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_up' of component 'button_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:305]
INFO: [Synth 8-638] synthesizing module 'button_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'button_interface' (3#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:24]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_down' of component 'button_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:314]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_left' of component 'button_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:323]
INFO: [Synth 8-3491] module 'button_interface' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/input_conditioning.vhd:14' bound to instance 'input_conditioning_right' of component 'button_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:332]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:32' bound to instance 'vga_controller_block' of component 'vga_controller' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:342]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (4#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/vga_controller.vhd:43]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-15968-mecha-7/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'memory' of component 'blk_mem_gen_0' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:355]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-15968-mecha-7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (5#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/.Xil/Vivado-15968-mecha-7/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'Piece_Generator' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:34' bound to instance 'piece_generation' of component 'Piece_Generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:364]
INFO: [Synth 8-638] synthesizing module 'Piece_Generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Piece_Generator' (6#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Piece_Generator.vhd:42]
INFO: [Synth 8-3491] module 'Color_Decoder' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:34' bound to instance 'color' of component 'Color_Decoder' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:376]
INFO: [Synth 8-638] synthesizing module 'Color_Decoder' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Color_Decoder' (7#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/Color_Decoder.vhd:39]
INFO: [Synth 8-3491] module 'address_generator' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:34' bound to instance 'address_generator_block' of component 'address_generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:381]
INFO: [Synth 8-638] synthesizing module 'address_generator' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'address_generator' (8#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:45]
INFO: [Synth 8-3491] module 'collision_detection' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:34' bound to instance 'collision_detector' of component 'collision_detection' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:400]
INFO: [Synth 8-638] synthesizing module 'collision_detection' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element next_read_address_reg was removed.  [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element current_read_address_reg was removed.  [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'collision_detection' (9#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/collision_detection.vhd:45]
INFO: [Synth 8-3491] module 'down_counter' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:34' bound to instance 'down_counter_block' of component 'Down_Counter' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:412]
INFO: [Synth 8-638] synthesizing module 'down_counter' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (10#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/down_counter.vhd:42]
INFO: [Synth 8-3491] module 'make_move' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:34' bound to instance 'make_move_block' of component 'make_move' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:420]
INFO: [Synth 8-638] synthesizing module 'make_move' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'make_move' (11#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/make_move.vhd:46]
INFO: [Synth 8-3491] module 'memory_interface' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:34' bound to instance 'memory_interface_block' of component 'memory_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:436]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (12#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/memory_interface.vhd:44]
INFO: [Synth 8-3491] module 'piece_memory' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:34' bound to instance 'piece_memory_block' of component 'piece_memory' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:451]
INFO: [Synth 8-638] synthesizing module 'piece_memory' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'piece_memory' (13#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/piece_memory.vhd:52]
INFO: [Synth 8-3491] module 'write_new_piece' declared at 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:34' bound to instance 'write_new_piece_block' of component 'write_new_piece' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:476]
INFO: [Synth 8-638] synthesizing module 'write_new_piece' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'write_new_piece' (14#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/write_new_piece.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'tetris_shell' (15#1) [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_shell.vhd:45]
WARNING: [Synth 8-3331] design write_new_piece has unconnected port write_new_piece_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 487.750 ; gain = 168.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 487.750 ; gain = 168.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 487.750 ; gain = 168.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Finished Parsing XDC File [o:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'memory'
Parsing XDC File [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
Finished Parsing XDC File [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/constrs_1/new/tetris_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tetris_shell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tetris_shell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.523 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 820.570 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 820.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for memory. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'tetris_game_controller'
INFO: [Synth 8-5544] ROM "write_new_piece_tc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "make_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "GEN_PIECE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REQ_MOVE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOAD_NEXT_MOVE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LOAD_GEN_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITE_NEW_PIECE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WRITE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEXT_ACTION" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "READ_COLLISION" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MAKE_MOVE_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'button_interface'
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "debounced" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_block_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "piece_count_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_2_col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_1_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_1_col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_1_col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_1_col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_3_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_2_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_2_col" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "open_square" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             gennewpiece |                             0000 |                             0000
            loadnewpiece |                             0001 |                             0001
           writenewpiece |                             0010 |                             0010
                mainwait |                             0011 |                             0011
               storedown |                             0100 |                             0111
                 storeup |                             0101 |                             0100
               storeleft |                             0110 |                             0101
              storeright |                             0111 |                             0110
          checkvalidmove |                             1000 |                             1000
           waitvalidmove |                             1001 |                             1001
                makemove |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'tetris_game_controller'
WARNING: [Synth 8-327] inferring latch for variable 'count_write_new_piece_en_reg' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:189]
WARNING: [Synth 8-327] inferring latch for variable 'count_valid_move_en_reg' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:213]
WARNING: [Synth 8-327] inferring latch for variable 'count_make_move_en_reg' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/tetris_game_controller.vhd:217]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     low |                               00 |                               00
             low_to_high |                               01 |                               01
                    high |                               10 |                               10
             high_to_low |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'button_interface'
WARNING: [Synth 8-327] inferring latch for variable 'top_left_addr_col_reg' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:139]
WARNING: [Synth 8-327] inferring latch for variable 'top_left_addr_row_reg' [O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.srcs/sources_1/new/address_generator.vhd:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 37    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 45    
	   4 Input      5 Bit        Muxes := 67    
	   3 Input      5 Bit        Muxes := 11    
	   7 Input      5 Bit        Muxes := 6     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 62    
	   4 Input      3 Bit        Muxes := 24    
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 51    
	  11 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 18    
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  11 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pixel_clock_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module tetris_game_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 9     
Module button_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Piece_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   7 Input      7 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Color_Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module address_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 33    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 43    
	   4 Input      5 Bit        Muxes := 67    
	   3 Input      5 Bit        Muxes := 11    
	   7 Input      5 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 24    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 59    
	   5 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 42    
	   7 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 14    
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module collision_detection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module make_move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module memory_interface 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module piece_memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module write_new_piece 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "check_3_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "check_2_row" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_controller/write_new_piece_tc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_controller/valid_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "game_controller/make_move_tc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "color/Color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "input_conditioning_up/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_down/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_left/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "input_conditioning_right/timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_controller_block/h_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vga_controller_block/v_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_generation/new_color_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_memory_block/curr_action_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_memory_block/curr_action_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\piece_memory_block/curr_piece_number_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 820.570 ; gain = 501.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (address_generator_block/top_left_addr_row_reg[4]) is unused and will be removed from module tetris_shell.
WARNING: [Synth 8-3332] Sequential element (address_generator_block/top_left_addr_row_reg[3]) is unused and will be removed from module tetris_shell.
WARNING: [Synth 8-3332] Sequential element (address_generator_block/top_left_addr_row_reg[2]) is unused and will be removed from module tetris_shell.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |LUT1          |    16|
|4     |LUT2          |    29|
|5     |LUT3          |    31|
|6     |LUT4          |    66|
|7     |LUT5          |    58|
|8     |LUT6          |    94|
|9     |FDRE          |   153|
|10    |LD            |    10|
|11    |IBUF          |     5|
|12    |OBUF          |    14|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |   482|
|2     |  address_generator_block  |address_generator      |    12|
|3     |  clocking                 |pixel_clock_generator  |     5|
|4     |  collision_detector       |collision_detection    |     8|
|5     |  down_counter_block       |down_counter           |    14|
|6     |  game_controller          |tetris_game_controller |    61|
|7     |  input_conditioning_down  |button_interface       |    27|
|8     |  input_conditioning_left  |button_interface_0     |    28|
|9     |  input_conditioning_right |button_interface_1     |    28|
|10    |  input_conditioning_up    |button_interface_2     |    31|
|11    |  make_move_block          |make_move              |     6|
|12    |  piece_generation         |Piece_Generator        |    36|
|13    |  piece_memory_block       |piece_memory           |    78|
|14    |  vga_controller_block     |vga_controller         |   112|
|15    |  write_new_piece_block    |write_new_piece        |     4|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 827.934 ; gain = 508.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 827.934 ; gain = 175.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 827.934 ; gain = 508.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 827.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 827.934 ; gain = 520.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 827.934 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/ENGS31/Final_Project/Tetris/tetris_project/tetris_project.runs/synth_1/tetris_shell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tetris_shell_utilization_synth.rpt -pb tetris_shell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 26 21:39:24 2022...
