// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="conv1_lif_top_conv1_lif_top,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.170000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3849,HLS_SYN_LUT=8149,HLS_VERSION=2023_1}" *)

module conv1_lif_top (
        in_r_dout,
        in_r_empty_n,
        in_r_read,
        out_r_din,
        out_r_full_n,
        out_r_write,
        numReps,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [2:0] in_r_dout;
input   in_r_empty_n;
output   in_r_read;
output  [31:0] out_r_din;
input   out_r_full_n;
output   out_r_write;
input  [31:0] numReps;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_done;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read;
wire   [2:0] ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din;
wire    ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write;
wire    Block_entry13_proc_U0_ap_start;
wire    Block_entry13_proc_U0_ap_done;
wire    Block_entry13_proc_U0_ap_continue;
wire    Block_entry13_proc_U0_ap_idle;
wire    Block_entry13_proc_U0_ap_ready;
wire   [31:0] Block_entry13_proc_U0_ap_return;
wire    mul_ln125_loc_channel_full_n;
wire    Matrix_Vector_Activate_Batch_U0_ap_start;
wire    Matrix_Vector_Activate_Batch_U0_ap_done;
wire    Matrix_Vector_Activate_Batch_U0_ap_continue;
wire    Matrix_Vector_Activate_Batch_U0_ap_idle;
wire    Matrix_Vector_Activate_Batch_U0_ap_ready;
wire    Matrix_Vector_Activate_Batch_U0_convInp_read;
wire   [31:0] Matrix_Vector_Activate_Batch_U0_out_r_din;
wire    Matrix_Vector_Activate_Batch_U0_out_r_write;
wire    convInp_full_n;
wire   [2:0] convInp_dout;
wire   [1:0] convInp_num_data_valid;
wire   [1:0] convInp_fifo_cap;
wire    convInp_empty_n;
wire   [31:0] mul_ln125_loc_channel_dout;
wire   [1:0] mul_ln125_loc_channel_num_data_valid;
wire   [1:0] mul_ln125_loc_channel_fifo_cap;
wire    mul_ln125_loc_channel_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready;
wire    ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready;
reg    ap_sync_reg_Block_entry13_proc_U0_ap_ready;
wire    ap_sync_Block_entry13_proc_U0_ap_ready;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready = 1'b0;
#0 ap_sync_reg_Block_entry13_proc_U0_ap_ready = 1'b0;
end

conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start),
    .ap_done(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_done),
    .ap_continue(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue),
    .ap_idle(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle),
    .ap_ready(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready),
    .in_r_dout(in_r_dout),
    .in_r_empty_n(in_r_empty_n),
    .in_r_read(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read),
    .convInp_i_din(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din),
    .convInp_i_num_data_valid(convInp_num_data_valid),
    .convInp_i_fifo_cap(convInp_fifo_cap),
    .convInp_i_full_n(convInp_full_n),
    .convInp_i_write(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write),
    .numReps(numReps)
);

conv1_lif_top_Block_entry13_proc Block_entry13_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_entry13_proc_U0_ap_start),
    .ap_done(Block_entry13_proc_U0_ap_done),
    .ap_continue(Block_entry13_proc_U0_ap_continue),
    .ap_idle(Block_entry13_proc_U0_ap_idle),
    .ap_ready(Block_entry13_proc_U0_ap_ready),
    .numReps(numReps),
    .ap_return(Block_entry13_proc_U0_ap_return)
);

conv1_lif_top_Matrix_Vector_Activate_Batch Matrix_Vector_Activate_Batch_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Matrix_Vector_Activate_Batch_U0_ap_start),
    .ap_done(Matrix_Vector_Activate_Batch_U0_ap_done),
    .ap_continue(Matrix_Vector_Activate_Batch_U0_ap_continue),
    .ap_idle(Matrix_Vector_Activate_Batch_U0_ap_idle),
    .ap_ready(Matrix_Vector_Activate_Batch_U0_ap_ready),
    .convInp_dout(convInp_dout),
    .convInp_num_data_valid(convInp_num_data_valid),
    .convInp_fifo_cap(convInp_fifo_cap),
    .convInp_empty_n(convInp_empty_n),
    .convInp_read(Matrix_Vector_Activate_Batch_U0_convInp_read),
    .out_r_din(Matrix_Vector_Activate_Batch_U0_out_r_din),
    .out_r_full_n(out_r_full_n),
    .out_r_write(Matrix_Vector_Activate_Batch_U0_out_r_write),
    .p_read(mul_ln125_loc_channel_dout)
);

conv1_lif_top_fifo_w3_d2_S convInp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_din),
    .if_full_n(convInp_full_n),
    .if_write(ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_convInp_i_write),
    .if_dout(convInp_dout),
    .if_num_data_valid(convInp_num_data_valid),
    .if_fifo_cap(convInp_fifo_cap),
    .if_empty_n(convInp_empty_n),
    .if_read(Matrix_Vector_Activate_Batch_U0_convInp_read)
);

conv1_lif_top_fifo_w32_d2_S mul_ln125_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry13_proc_U0_ap_return),
    .if_full_n(mul_ln125_loc_channel_full_n),
    .if_write(Block_entry13_proc_U0_ap_done),
    .if_dout(mul_ln125_loc_channel_dout),
    .if_num_data_valid(mul_ln125_loc_channel_num_data_valid),
    .if_fifo_cap(mul_ln125_loc_channel_fifo_cap),
    .if_empty_n(mul_ln125_loc_channel_empty_n),
    .if_read(Matrix_Vector_Activate_Batch_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_entry13_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry13_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry13_proc_U0_ap_ready <= ap_sync_Block_entry13_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready <= ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready;
        end
    end
end

assign Block_entry13_proc_U0_ap_continue = mul_ln125_loc_channel_full_n;

assign Block_entry13_proc_U0_ap_start = ((ap_sync_reg_Block_entry13_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_continue = 1'b1;

assign ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_start = ((ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready ^ 1'b1) & ap_start);

assign Matrix_Vector_Activate_Batch_U0_ap_continue = 1'b1;

assign Matrix_Vector_Activate_Batch_U0_ap_start = mul_ln125_loc_channel_empty_n;

assign ap_done = Matrix_Vector_Activate_Batch_U0_ap_done;

assign ap_idle = ((mul_ln125_loc_channel_empty_n ^ 1'b1) & Matrix_Vector_Activate_Batch_U0_ap_idle & ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_idle & Block_entry13_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_entry13_proc_U0_ap_ready = (ap_sync_reg_Block_entry13_proc_U0_ap_ready | Block_entry13_proc_U0_ap_ready);

assign ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready = (ap_sync_reg_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready | ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready);

assign ap_sync_ready = (ap_sync_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_ap_ready & ap_sync_Block_entry13_proc_U0_ap_ready);

assign in_r_read = ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0_in_r_read;

assign out_r_din = Matrix_Vector_Activate_Batch_U0_out_r_din;

assign out_r_write = Matrix_Vector_Activate_Batch_U0_out_r_write;


reg find_df_deadlock = 0;
// synthesis translate_off
`include "conv1_lif_top_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //conv1_lif_top

