$date
	Sat Sep 09 19:20:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_four $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 4 ' A [3:0] $end
$var wire 4 ( B [3:0] $end
$var wire 1 % Cin $end
$var reg 1 " Cout $end
$var reg 4 ) Sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
0"
b0 !
$end
#5
1&
#10
b1100 !
b1100 )
0&
b110 $
b110 (
b110 #
b110 '
#15
1&
#20
b1110 !
b1110 )
0&
b111 $
b111 (
b111 #
b111 '
#25
1&
#30
1"
b110 !
b110 )
0&
b1011 $
b1011 (
b1011 #
b1011 '
#35
1&
#40
b1000 !
b1000 )
0&
b1100 $
b1100 (
b1100 #
b1100 '
#45
1&
#50
b1111 !
b1111 )
0&
1%
b1111 $
b1111 (
b1111 #
b1111 '
#55
1&
#60
0&
