{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664825509761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664825509761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  3 16:31:49 2022 " "Processing started: Mon Oct  3 16:31:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664825509761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825509761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825509762 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664825512217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664825512217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.v 1 1 " "Found 1 design units, including 1 entities, in source file Ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extensor.v 1 1 " "Found 1 design units, including 1 entities, in source file Extensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "Extensor.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Extensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file flipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/flipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador2 " "Found entity 1: multiplexador2" {  } { { "multiplexador2.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/multiplexador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoRegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderPC.v 1 1 " "Found 1 design units, including 1 entities, in source file adderPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderPC " "Found entity 1: adderPC" {  } { { "adderPC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/adderPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memDados.v 1 1 " "Found 1 design units, including 1 entities, in source file memDados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memDados " "Found entity 1: memDados" {  } { { "memDados.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/memDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/deslocador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/seletor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadeControle.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadeControle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador2 " "Found entity 1: deslocador2" {  } { { "deslocador2.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/deslocador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematico " "Found entity 1: esquematico" {  } { { "esquematico.bdf" "" { Schematic "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/esquematico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_.v 1 1 " "Found 1 design units, including 1 entities, in source file input_.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_ " "Found entity 1: input_" {  } { { "input_.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/input_.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divClk.v 1 1 " "Found 1 design units, including 1 entities, in source file divClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divClk " "Found entity 1: divClk" {  } { { "divClk.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/divClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extInput.v 1 1 " "Found 1 design units, including 1 entities, in source file extInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 extInput " "Found entity 1: extInput" {  } { { "extInput.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/extInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825519521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825519521 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(67) " "Verilog HDL Instantiation warning at CPU.v(67): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(70) " "Verilog HDL Instantiation warning at CPU.v(70): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 70 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(80) " "Verilog HDL Instantiation warning at CPU.v(80): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 80 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(84) " "Verilog HDL Instantiation warning at CPU.v(84): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(94) " "Verilog HDL Instantiation warning at CPU.v(94): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(100) " "Verilog HDL Instantiation warning at CPU.v(100): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(108) " "Verilog HDL Instantiation warning at CPU.v(108): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU.v(110) " "Verilog HDL Instantiation warning at CPU.v(110): instance has no name" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1664825519525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664825519789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divClk divClk:comb_3 " "Elaborating entity \"divClk\" for hierarchy \"divClk:comb_3\"" {  } { { "CPU.v" "comb_3" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825520036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_4 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_4\"" {  } { { "CPU.v" "comb_4" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825520272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somaPC " "Elaborating entity \"somador\" for hierarchy \"somador:somaPC\"" {  } { { "CPU.v" "somaPC" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825520503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador deslocador:deslocaJump " "Elaborating entity \"deslocador\" for hierarchy \"deslocador:deslocaJump\"" {  } { { "CPU.v" "deslocaJump" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825520736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:mult " "Elaborating entity \"seletor\" for hierarchy \"seletor:mult\"" {  } { { "CPU.v" "mult" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825520967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:comb_5 " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:comb_5\"" {  } { { "CPU.v" "comb_5" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825521212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j instructionMemory.v(12) " "Verilog HDL or VHDL warning at instructionMemory.v(12): object \"j\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1664825521217 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[269..33\] 0 instructionMemory.v(8) " "Net \"mem\[269..33\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[31..29\] 0 instructionMemory.v(8) " "Net \"mem\[31..29\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[27..25\] 0 instructionMemory.v(8) " "Net \"mem\[27..25\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[23..21\] 0 instructionMemory.v(8) " "Net \"mem\[23..21\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[19..17\] 0 instructionMemory.v(8) " "Net \"mem\[19..17\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[15..13\] 0 instructionMemory.v(8) " "Net \"mem\[15..13\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[11..9\] 0 instructionMemory.v(8) " "Net \"mem\[11..9\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[7..5\] 0 instructionMemory.v(8) " "Net \"mem\[7..5\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[3..1\] 0 instructionMemory.v(8) " "Net \"mem\[3..1\]\" at instructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/instructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1664825521242 "|CPU|instructionMemory:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ input_:inpt " "Elaborating entity \"input_\" for hierarchy \"input_:inpt\"" {  } { { "CPU.v" "inpt" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825521545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:comb_6 " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:comb_6\"" {  } { { "CPU.v" "comb_6" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825521783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador2 deslocador2:deslocaBranch " "Elaborating entity \"deslocador2\" for hierarchy \"deslocador2:deslocaBranch\"" {  } { { "CPU.v" "deslocaBranch" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825522024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador2 multiplexador2:multpReg " "Elaborating entity \"multiplexador2\" for hierarchy \"multiplexador2:multpReg\"" {  } { { "CPU.v" "multpReg" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825522259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:banco " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:banco\"" {  } { { "CPU.v" "banco" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825522500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:comb_7 " "Elaborating entity \"Ula\" for hierarchy \"Ula:comb_7\"" {  } { { "CPU.v" "comb_7" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825526287 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resultado Ula.v(20) " "Verilog HDL Always Construct warning at Ula.v(20): variable \"resultado\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526291 "|CPU|Ula:comb_7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Ula.v(11) " "Verilog HDL Always Construct warning at Ula.v(11): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526295 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Ula.v(11) " "Inferred latch for \"resultado\[0\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526302 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Ula.v(11) " "Inferred latch for \"resultado\[1\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526303 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Ula.v(11) " "Inferred latch for \"resultado\[2\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526303 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Ula.v(11) " "Inferred latch for \"resultado\[3\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526304 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Ula.v(11) " "Inferred latch for \"resultado\[4\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526304 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Ula.v(11) " "Inferred latch for \"resultado\[5\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526304 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Ula.v(11) " "Inferred latch for \"resultado\[6\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526305 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Ula.v(11) " "Inferred latch for \"resultado\[7\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526305 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Ula.v(11) " "Inferred latch for \"resultado\[8\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526305 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Ula.v(11) " "Inferred latch for \"resultado\[9\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526306 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Ula.v(11) " "Inferred latch for \"resultado\[10\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526306 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Ula.v(11) " "Inferred latch for \"resultado\[11\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526306 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Ula.v(11) " "Inferred latch for \"resultado\[12\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526307 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Ula.v(11) " "Inferred latch for \"resultado\[13\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526307 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Ula.v(11) " "Inferred latch for \"resultado\[14\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526307 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Ula.v(11) " "Inferred latch for \"resultado\[15\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526307 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] Ula.v(11) " "Inferred latch for \"resultado\[16\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526308 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] Ula.v(11) " "Inferred latch for \"resultado\[17\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526308 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] Ula.v(11) " "Inferred latch for \"resultado\[18\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526308 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] Ula.v(11) " "Inferred latch for \"resultado\[19\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526309 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[20\] Ula.v(11) " "Inferred latch for \"resultado\[20\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526309 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[21\] Ula.v(11) " "Inferred latch for \"resultado\[21\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526310 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[22\] Ula.v(11) " "Inferred latch for \"resultado\[22\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526310 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[23\] Ula.v(11) " "Inferred latch for \"resultado\[23\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526311 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[24\] Ula.v(11) " "Inferred latch for \"resultado\[24\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526311 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[25\] Ula.v(11) " "Inferred latch for \"resultado\[25\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526311 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[26\] Ula.v(11) " "Inferred latch for \"resultado\[26\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526312 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[27\] Ula.v(11) " "Inferred latch for \"resultado\[27\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526312 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[28\] Ula.v(11) " "Inferred latch for \"resultado\[28\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526312 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[29\] Ula.v(11) " "Inferred latch for \"resultado\[29\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526313 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[30\] Ula.v(11) " "Inferred latch for \"resultado\[30\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526313 "|CPU|Ula:comb_7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[31\] Ula.v(11) " "Inferred latch for \"resultado\[31\]\" at Ula.v(11)" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526313 "|CPU|Ula:comb_7"}
{ "Warning" "WSGN_SEARCH_FILE" "outp.v 1 1 " "Using design file outp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 outp " "Found entity 1: outp" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825526598 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664825526598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outp outp:comb_8 " "Elaborating entity \"outp\" for hierarchy \"outp:comb_8\"" {  } { { "CPU.v" "comb_8" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825526600 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out outp.v(20) " "Verilog HDL Always Construct warning at outp.v(20): variable \"out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526601 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mil outp.v(30) " "Verilog HDL Always Construct warning at outp.v(30): variable \"mil\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526601 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cent outp.v(31) " "Verilog HDL Always Construct warning at outp.v(31): variable \"cent\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526602 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dez outp.v(32) " "Verilog HDL Always Construct warning at outp.v(32): variable \"dez\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526603 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uni outp.v(33) " "Verilog HDL Always Construct warning at outp.v(33): variable \"uni\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1664825526603 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526631 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mil outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"mil\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526631 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cent outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"cent\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526631 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dez outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"dez\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526632 "|CPU|outp:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uni outp.v(19) " "Verilog HDL Always Construct warning at outp.v(19): inferring latch(es) for variable \"uni\", which holds its previous value in one or more paths through the always construct" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1664825526632 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[0\] outp.v(20) " "Inferred latch for \"uni\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526640 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[1\] outp.v(20) " "Inferred latch for \"uni\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526641 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[2\] outp.v(20) " "Inferred latch for \"uni\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526641 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uni\[3\] outp.v(20) " "Inferred latch for \"uni\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526641 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[0\] outp.v(20) " "Inferred latch for \"dez\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526641 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[1\] outp.v(20) " "Inferred latch for \"dez\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[2\] outp.v(20) " "Inferred latch for \"dez\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dez\[3\] outp.v(20) " "Inferred latch for \"dez\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[0\] outp.v(20) " "Inferred latch for \"cent\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[1\] outp.v(20) " "Inferred latch for \"cent\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[2\] outp.v(20) " "Inferred latch for \"cent\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526642 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cent\[3\] outp.v(20) " "Inferred latch for \"cent\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526643 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[0\] outp.v(20) " "Inferred latch for \"mil\[0\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526643 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[1\] outp.v(20) " "Inferred latch for \"mil\[1\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526643 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[2\] outp.v(20) " "Inferred latch for \"mil\[2\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526643 "|CPU|outp:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mil\[3\] outp.v(20) " "Inferred latch for \"mil\[3\]\" at outp.v(20)" {  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825526643 "|CPU|outp:comb_8"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd.v 1 1 " "Using design file bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825526906 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1664825526906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:novoBCD " "Elaborating entity \"bcd\" for hierarchy \"bcd:novoBCD\"" {  } { { "CPU.v" "novoBCD" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825526908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memDados memDados:comb_9 " "Elaborating entity \"memDados\" for hierarchy \"memDados:comb_9\"" {  } { { "CPU.v" "comb_9" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825527154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:comb_10 " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:comb_10\"" {  } { { "CPU.v" "comb_10" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825527392 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memDados:comb_9\|memoria " "RAM logic \"memDados:comb_9\|memoria\" is uninferred due to asynchronous read logic" {  } { { "memDados.v" "memoria" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/memDados.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1664825533802 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1664825533802 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Ula:comb_7\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Ula:comb_7\|Mult0\"" {  } { { "Ula.v" "Mult0" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825534939 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1664825534939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ula:comb_7\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Ula:comb_7\|lpm_mult:Mult0\"" {  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825537006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ula:comb_7\|lpm_mult:Mult0 " "Instantiated megafunction \"Ula:comb_7\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1664825537007 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1664825537007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664825537054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825537054 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/gabriel/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } } { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825537399 "|CPU|Ula:comb_7|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"Ula:comb_7\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/gabriel/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 18 -1 0 } } { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825537399 "|CPU|Ula:comb_7|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1664825537399 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1664825537399 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1664825541220 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1664825541402 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1664825541402 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[0\] " "Latch Ula:comb_7\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541412 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[1\] " "Latch Ula:comb_7\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541412 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[2\] " "Latch Ula:comb_7\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541412 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[3\] " "Latch Ula:comb_7\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[4\] " "Latch Ula:comb_7\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[5\] " "Latch Ula:comb_7\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[6\] " "Latch Ula:comb_7\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[7\] " "Latch Ula:comb_7\|resultado\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[8\] " "Latch Ula:comb_7\|resultado\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[9\] " "Latch Ula:comb_7\|resultado\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[10\] " "Latch Ula:comb_7\|resultado\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[11\] " "Latch Ula:comb_7\|resultado\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[12\] " "Latch Ula:comb_7\|resultado\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[13\] " "Latch Ula:comb_7\|resultado\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[14\] " "Latch Ula:comb_7\|resultado\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541413 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[15\] " "Latch Ula:comb_7\|resultado\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[16\] " "Latch Ula:comb_7\|resultado\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[17\] " "Latch Ula:comb_7\|resultado\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[18\] " "Latch Ula:comb_7\|resultado\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[19\] " "Latch Ula:comb_7\|resultado\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[20\] " "Latch Ula:comb_7\|resultado\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[21\] " "Latch Ula:comb_7\|resultado\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[22\] " "Latch Ula:comb_7\|resultado\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[23\] " "Latch Ula:comb_7\|resultado\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[24\] " "Latch Ula:comb_7\|resultado\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[25\] " "Latch Ula:comb_7\|resultado\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[26\] " "Latch Ula:comb_7\|resultado\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[27\] " "Latch Ula:comb_7\|resultado\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541414 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[28\] " "Latch Ula:comb_7\|resultado\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[29\] " "Latch Ula:comb_7\|resultado\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[30\] " "Latch Ula:comb_7\|resultado\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Ula:comb_7\|resultado\[31\] " "Latch Ula:comb_7\|resultado\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "Ula.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Ula.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[0\] " "Latch outp:comb_8\|uni\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[1\] " "Latch outp:comb_8\|uni\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[2\] " "Latch outp:comb_8\|uni\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|uni\[3\] " "Latch outp:comb_8\|uni\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outp:comb_8\|dez\[0\] " "Latch outp:comb_8\|dez\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:comb_4\|pcout\[6\] " "Ports D and ENA on the latch are fed by the same signal PC:comb_4\|pcout\[6\]" {  } { { "PC.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/PC.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1664825541415 ""}  } { { "outp.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/outp.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1664825541415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[0\] GND " "Pin \"instAtual\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[2\] GND " "Pin \"instAtual\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[3\] GND " "Pin \"instAtual\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[4\] GND " "Pin \"instAtual\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[5\] GND " "Pin \"instAtual\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[6\] GND " "Pin \"instAtual\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[7\] GND " "Pin \"instAtual\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[8\] GND " "Pin \"instAtual\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[9\] GND " "Pin \"instAtual\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[10\] GND " "Pin \"instAtual\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[11\] GND " "Pin \"instAtual\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[12\] GND " "Pin \"instAtual\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[13\] GND " "Pin \"instAtual\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[14\] GND " "Pin \"instAtual\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[15\] GND " "Pin \"instAtual\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[16\] GND " "Pin \"instAtual\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[19\] GND " "Pin \"instAtual\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[20\] GND " "Pin \"instAtual\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[21\] GND " "Pin \"instAtual\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[23\] GND " "Pin \"instAtual\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[24\] GND " "Pin \"instAtual\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[25\] GND " "Pin \"instAtual\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instAtual\[26\] GND " "Pin \"instAtual\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|instAtual[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicaoMem\[0\] GND " "Pin \"posicaoMem\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|posicaoMem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "posicaoMem\[1\] GND " "Pin \"posicaoMem\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|posicaoMem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1664825543101 "|CPU|HEX7[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1664825543101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664825543458 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1664825549071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664825550944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664825550944 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825559499 "|CPU|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825559499 "|CPU|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "CPU.v" "" { Text "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/CPU.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1664825559499 "|CPU|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1664825559499 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4973 " "Implemented 4973 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664825559499 ""} { "Info" "ICUT_CUT_TM_OPINS" "283 " "Implemented 283 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664825559499 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4661 " "Implemented 4661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664825559499 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1664825559499 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664825559499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 170 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 170 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664825560170 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  3 16:32:40 2022 " "Processing ended: Mon Oct  3 16:32:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664825560170 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664825560170 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664825560170 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664825560170 ""}
