verilog-signals-edit-wire-reg is a compiled Lisp function in `verilog-mode.el'.<br/><br/>(verilog-signals-edit-wire-reg IN-LIST)<br/><br/>Return all signals in IN-LIST with wire/reg data types made blank.