// Seed: 515337788
`define pp_1 0
`timescale 1 ps / 1 ps `timescale 1ps / 1 ps
module module_0 (
    input id_2,
    inout id_3,
    output logic id_4,
    input id_5,
    input logic id_6
);
  reg id_7, id_8, id_9, id_10;
  string id_11 = "";
  always @(posedge 1'b0 or id_2) begin
    id_7 <= 1;
  end
endmodule
