
---------- Begin Simulation Statistics ----------
final_tick                               2542229161500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228334                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.38                       # Real time elapsed on the host
host_tick_rate                              664987834                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4195685                       # Number of instructions simulated
sim_ops                                       4195685                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012219                       # Number of seconds simulated
sim_ticks                                 12219316500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.701644                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  380086                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               813860                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2697                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            893960                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40070                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279446                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           239376                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1106660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72411                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        32288                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4195685                       # Number of instructions committed
system.cpu.committedOps                       4195685                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.821461                       # CPI: cycles per instruction
system.cpu.discardedOps                        315920                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   622230                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1481350                       # DTB hits
system.cpu.dtb.data_misses                       8894                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   420168                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877017                       # DTB read hits
system.cpu.dtb.read_misses                       7902                       # DTB read misses
system.cpu.dtb.write_accesses                  202062                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604333                       # DTB write hits
system.cpu.dtb.write_misses                       992                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18192                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3708303                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1176363                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           693281                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17126255                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171778                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1012016                       # ITB accesses
system.cpu.itb.fetch_acv                          550                       # ITB acv
system.cpu.itb.fetch_hits                     1004596                       # ITB hits
system.cpu.itb.fetch_misses                      7420                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.30%     47.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.35%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4860                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11267416000     92.18%     92.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9783500      0.08%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19613500      0.16%     92.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               926470000      7.58%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12223283000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.898664                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944423                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593474                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744881                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8196671000     67.06%     67.06% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4026612000     32.94%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24425016                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85391      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541237     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839249     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592541     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4195685                       # Class of committed instruction
system.cpu.quiesceCycles                        13617                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7298761                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318807                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22764456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22764456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22764456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22764456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116740.800000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116740.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116740.800000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116740.800000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13000491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13000491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13000491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13000491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66669.184615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66669.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66669.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66669.184615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22414959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22414959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116744.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116744.578125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12800994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12800994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66671.843750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66671.843750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280167                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539722996000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280167                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205010                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205010                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131165                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34891                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89125                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34564                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28961                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28961                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41344                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11441664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11441664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721401                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18174329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160435                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002699                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051881                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160002     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     433      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160435                       # Request fanout histogram
system.membus.reqLayer0.occupancy              356000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837920038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378221250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475840250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5737664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10236864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5737664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5737664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469556869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368203901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837760770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469556869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469556869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182745410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182745410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182745410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469556869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368203901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1020506180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000225080750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114316                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159951                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123802                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159951                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123802                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10426                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2091                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5837                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2058972500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4862566250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13770.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32520.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105822                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82174                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159951                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123802                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.584360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.450559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.523144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35096     42.18%     42.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24846     29.86%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10227     12.29%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4704      5.65%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2513      3.02%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1467      1.76%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.14%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.70%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2826      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83209                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.967815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.359166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.816837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1317     17.59%     17.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5676     75.80%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           315      4.21%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            74      0.99%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.60%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251068                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6656     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.18%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              512      6.84%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.24%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9569600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7788032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10236864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7923328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12219311500                       # Total gap between requests
system.mem_ctrls.avgGap                      43063.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5102912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7788032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417610264.862195849419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365543195.480696439743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637354143.335267543793                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123802                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2596330750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2266235500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300311335000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28960.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32236.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2425738.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319957680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170042565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570321780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315512460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5346817170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189635040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7876656855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.606992                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438701750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11372674750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274211700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145735590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497286720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319698900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964370160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5269453920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254783040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7725540030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.239948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607588750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11203787750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12212116500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1725795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1725795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1725795                       # number of overall hits
system.cpu.icache.overall_hits::total         1725795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89716                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89716                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89716                       # number of overall misses
system.cpu.icache.overall_misses::total         89716                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5531613000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5531613000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5531613000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5531613000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1815511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1815511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1815511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1815511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049416                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049416                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049416                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049416                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61656.928530                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61656.928530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61656.928530                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61656.928530                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89125                       # number of writebacks
system.cpu.icache.writebacks::total             89125                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89716                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89716                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89716                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89716                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5441898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5441898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5441898000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5441898000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049416                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049416                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049416                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049416                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60656.939676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60656.939676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60656.939676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60656.939676                       # average overall mshr miss latency
system.cpu.icache.replacements                  89125                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1725795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1725795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89716                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89716                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5531613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5531613000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1815511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1815511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61656.928530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61656.928530                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89716                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5441898000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5441898000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049416                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60656.939676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60656.939676                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.853285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1775916                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89203                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.908703                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.853285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3720737                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3720737                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337924                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337924                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337924                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105988                       # number of overall misses
system.cpu.dcache.overall_misses::total        105988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6800402000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6800402000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6800402000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6800402000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443912                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073403                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073403                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073403                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073403                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64161.999472                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64161.999472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64161.999472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64161.999472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34715                       # number of writebacks
system.cpu.dcache.writebacks::total             34715                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4428594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4428594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4428594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4428594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048091                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048091                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63776.753697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63776.753697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63776.753697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63776.753697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       807038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          807038                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325562000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325562000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057871                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67084.138543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67084.138543                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40465                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2707279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2707279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66904.213518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66904.213518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474840000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474840000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61594.256847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61594.256847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28974                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721315000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721315000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59408.952854                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59408.952854                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10311                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          878                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62735500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62735500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078470                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71452.733485                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71452.733485                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          878                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078470                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70452.733485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70452.733485                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542229161500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.399212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399558                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.202639                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.399212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978905                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002748                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2741397701500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315121                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   315121                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.72                       # Real time elapsed on the host
host_tick_rate                              693869111                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89406246                       # Number of instructions simulated
sim_ops                                      89406246                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.196865                       # Number of seconds simulated
sim_ticks                                196865080000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.931484                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6168016                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9215418                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3894                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            347374                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9060675                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             374395                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2167409                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1793014                       # Number of indirect misses.
system.cpu.branchPred.lookups                10202813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  466167                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       108147                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84471447                       # Number of instructions committed
system.cpu.committedOps                      84471447                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.654681                       # CPI: cycles per instruction
system.cpu.discardedOps                       1000605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17050693                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32138914                       # DTB hits
system.cpu.dtb.data_misses                      35351                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3633902                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8716605                       # DTB read hits
system.cpu.dtb.read_misses                       9145                       # DTB read misses
system.cpu.dtb.write_accesses                13416791                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23422309                       # DTB write hits
system.cpu.dtb.write_misses                     26206                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                3963                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48754688                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           9489807                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23983436                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       288140531                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.214837                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12146194                       # ITB accesses
system.cpu.itb.fetch_acv                           71                       # ITB acv
system.cpu.itb.fetch_hits                    12144287                       # ITB hits
system.cpu.itb.fetch_misses                      1907                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54478     85.36%     85.57% # number of callpals executed
system.cpu.kern.callpal::rdps                    1046      1.64%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8043     12.60%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63823                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88778                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29525     46.98%     46.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     202      0.32%     47.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32996     52.50%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62848                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28232     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      202      0.36%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28232     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56791                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             180586469500     91.73%     91.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               238178500      0.12%     91.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               226029000      0.11%     91.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15817407000      8.03%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         196868084000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956207                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.855619                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.903625                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6505                      
system.cpu.kern.mode_good::user                  6505                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8172                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6505                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796011                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886421                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       118066175000     59.97%     59.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78801909000     40.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        393187646                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026415      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44677194     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61197      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8709068     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428773     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               564148      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84471447                       # Class of committed instruction
system.cpu.quiesceCycles                       542514                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       105047115                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          813                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2888777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5776911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20985373195                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20985373195                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20985373195                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20985373195                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118041.248706                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118041.248706                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118041.248706                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118041.248706                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1964                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   40                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    49.100000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12086430054                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12086430054                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12086430054                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12086430054                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67985.319237                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67985.319237                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67985.319237                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67985.319237                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     43798381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     43798381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117737.583333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117737.583333                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25198381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25198381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67737.583333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67737.583333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20941574814                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20941574814                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118041.885450                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118041.885450                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12061231673                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12061231673                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67985.838705                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67985.838705                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1029627                       # Transaction distribution
system.membus.trans_dist::WriteReq               2378                       # Transaction distribution
system.membus.trans_dist::WriteResp              2378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893910                       # Transaction distribution
system.membus.trans_dist::WritebackClean       423849                       # Transaction distribution
system.membus.trans_dist::CleanEvict           570371                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682611                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682611                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         423850                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        604263                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1271549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1271549                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6859517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6867305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8494422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     54252736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     54252736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8681                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256191168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256199849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               321807209                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              380                       # Total snoops (count)
system.membus.snoopTraffic                      24320                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2892055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016723                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2891246     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     809      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2892055                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7349500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15562826974                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981381                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12084382750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2233123500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       27126400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146335040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          173461952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     27126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      27126400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121210240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121210240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          423850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2286485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2710343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         137791832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         743326546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             881120979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    137791832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        137791832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      615702084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            615702084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      615702084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        137791832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        743326546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1496823063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2314664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    335801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2279496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184770500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       143295                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       143295                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7270942                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2178205                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2710343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2317584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2710343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2317584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95038                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2920                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            181247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            147710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            168884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            204540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           181383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           180106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            155158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            121867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            155343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            131235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            191756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            125868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            129184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           130646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           144941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           189910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           151144                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25704801500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13076525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74741770250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9828.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28578.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       619                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2280279                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2008672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2710343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2317584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2563602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 132435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 133109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 133227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 138490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 142130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 140555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 141299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 142310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       641011                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    492.217650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   296.643219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.430142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       156855     24.47%     24.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       117300     18.30%     42.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        58193      9.08%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37976      5.92%     57.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22865      3.57%     61.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18237      2.85%     64.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15438      2.41%     66.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12640      1.97%     68.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201507     31.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       641011                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       143295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.251216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.095106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129726     90.53%     90.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         11113      7.76%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1212      0.85%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          668      0.47%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          491      0.34%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           44      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        143295                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       143295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136613     95.34%     95.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5698      3.98%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           884      0.62%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            48      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            22      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             9      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        143295                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167379520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6082432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               148138624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               173461952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            148325376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       850.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       752.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    881.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    753.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  196865080000                       # Total gap between requests
system.mem_ctrls.avgGap                      39154.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     21491264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145887744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    148138624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 109167476.527579188347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 741054452.115123748779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2600.765966214018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 752488069.494092106819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       423850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2286485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2317584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11478244500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63262621250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       904500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4889572084750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27080.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27668.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    113062.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2109771.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2303963760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1224555420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9301213740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5934811140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15539943120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      77389419840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10426593600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       122120500620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.325863                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  25927811000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6573580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164364835500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2273011860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1208107890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9372171060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6147828900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15539943120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77953174920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9951665280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       122445903030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        621.978784                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24618805250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6573580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 165673354250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179786                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179786                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7786                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8681                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365769                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1145000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926525195                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5507500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              543000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    198882940000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24845826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24845826                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24845826                       # number of overall hits
system.cpu.icache.overall_hits::total        24845826                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       423850                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         423850                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       423850                       # number of overall misses
system.cpu.icache.overall_misses::total        423850                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24969495500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24969495500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24969495500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24969495500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25269676                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25269676                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25269676                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25269676                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016773                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016773                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016773                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016773                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58911.160788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58911.160788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58911.160788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58911.160788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       423849                       # number of writebacks
system.cpu.icache.writebacks::total            423849                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       423850                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       423850                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       423850                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       423850                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24545645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24545645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24545645500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24545645500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016773                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016773                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016773                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016773                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57911.160788                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57911.160788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57911.160788                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57911.160788                       # average overall mshr miss latency
system.cpu.icache.replacements                 423849                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24845826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24845826                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       423850                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        423850                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24969495500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24969495500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25269676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25269676                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016773                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016773                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58911.160788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58911.160788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       423850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       423850                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24545645500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24545645500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016773                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016773                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57911.160788                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57911.160788                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999940                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25117875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            423849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.261376                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50963202                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50963202                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27658764                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27658764                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27658764                       # number of overall hits
system.cpu.dcache.overall_hits::total        27658764                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4147164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4147164                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4147164                       # number of overall misses
system.cpu.dcache.overall_misses::total       4147164                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254895219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254895219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254895219500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254895219500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31805928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31805928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31805928                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31805928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130390                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130390                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130390                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130390                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61462.536688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61462.536688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61462.536688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61462.536688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716502                       # number of writebacks
system.cpu.dcache.writebacks::total           1716502                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865825                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865825                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865825                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2281339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2281339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2281339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2281339                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3893                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134888918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134888918500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134888918500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134888918500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254739000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254739000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071727                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071727                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071727                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071727                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59127.082165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59127.082165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59127.082165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59127.082165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65435.139995                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65435.139995                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2286501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7723952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7723952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       800478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        800478                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48757455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48757455000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8524430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8524430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.093904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.093904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60910.424771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60910.424771                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201777                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       598701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       598701                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35749697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35749697000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254739000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254739000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070234                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59712.105041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59712.105041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168144.554455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168144.554455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934812                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206137764500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206137764500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23281498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23281498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61594.593726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61594.593726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1664048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1664048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2378                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99139221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99139221500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072274                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58918.924629                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58918.924629                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5204                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5204                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    393954000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    393954000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.047961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.047961                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75702.152191                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75702.152191                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5193                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388076500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.047860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.047860                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74730.695167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74730.695167                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108409                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108409                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108409                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108409                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199168540000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29765754                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2286501                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.018037                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66332185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66332185                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3136259160500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 568220                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   568220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1492.53                       # Real time elapsed on the host
host_tick_rate                              264558123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   848085857                       # Number of instructions simulated
sim_ops                                     848085857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394861                       # Number of seconds simulated
sim_ticks                                394861459000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.110472                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24166165                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             28731458                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              25014                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5234644                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          42241198                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             221493                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1439300                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1217807                       # Number of indirect misses.
system.cpu.branchPred.lookups                45629967                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  528529                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        98919                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   758679611                       # Number of instructions committed
system.cpu.committedOps                     758679611                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.040918                       # CPI: cycles per instruction
system.cpu.discardedOps                      12290122                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                131132242                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    134439817                       # DTB hits
system.cpu.dtb.data_misses                      46637                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                104363849                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    105399965                       # DTB read hits
system.cpu.dtb.read_misses                      38657                       # DTB read misses
system.cpu.dtb.write_accesses                26768393                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    29039852                       # DTB write hits
system.cpu.dtb.write_misses                      7980                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              247280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          630194619                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         113565349                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         32614589                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       205141160                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.960691                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               119224329                       # ITB accesses
system.cpu.itb.fetch_acv                         4098                       # ITB acv
system.cpu.itb.fetch_hits                   119202940                       # ITB hits
system.cpu.itb.fetch_misses                     21389                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   772      1.45%      1.45% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.46% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19327     36.22%     37.68% # number of callpals executed
system.cpu.kern.callpal::rdps                    1353      2.54%     40.22% # number of callpals executed
system.cpu.kern.callpal::rti                     2938      5.51%     45.72% # number of callpals executed
system.cpu.kern.callpal::callsys                  913      1.71%     47.43% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     47.44% # number of callpals executed
system.cpu.kern.callpal::rdunique               28042     52.56%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  53355                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      94582                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     9158     40.40%     40.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     404      1.78%     42.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13107     57.82%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22669                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      9158     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      404      2.16%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     9158     48.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18720                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             385233054500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               626781000      0.16%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8501413500      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         394361249000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.698711                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.825797                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2909                      
system.cpu.kern.mode_good::user                  2909                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3710                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2909                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.784097                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.878985                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34566601500      8.77%      8.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359794595500     91.23%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      772                       # number of times the context was actually changed
system.cpu.numCycles                        789722918                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25917941      3.42%      3.42% # Class of committed instruction
system.cpu.op_class_0::IntAlu               599619554     79.03%     82.45% # Class of committed instruction
system.cpu.op_class_0::IntMult                  87397      0.01%     82.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 86551      0.01%     82.47% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.47% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 24789      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  8263      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.48% # Class of committed instruction
system.cpu.op_class_0::MemRead              103447066     13.64%     96.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite              28894502      3.81%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             32346      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            32141      0.00%     99.93% # Class of committed instruction
system.cpu.op_class_0::IprAccess               529061      0.07%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                758679611                       # Class of committed instruction
system.cpu.tickCycles                       584581758                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1891493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3782988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1399512                       # Transaction distribution
system.membus.trans_dist::WriteReq                404                       # Transaction distribution
system.membus.trans_dist::WriteResp               404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       759870                       # Transaction distribution
system.membus.trans_dist::WritebackClean       637609                       # Transaction distribution
system.membus.trans_dist::CleanEvict           494014                       # Transaction distribution
system.membus.trans_dist::ReadExReq            491981                       # Transaction distribution
system.membus.trans_dist::ReadExResp           491981                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         637609                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        761905                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1912827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1912827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3761652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3762464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5675291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     81613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     81613952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    128880256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    128883488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               210497440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1891899                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1891855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      44      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1891899                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1010000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9765334000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6685276250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3374775250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       40806976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       80248576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121055552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     40806976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      40806976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     48631680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        48631680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          637609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1253884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1891493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       759870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             759870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         103345047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         203232233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             306577280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    103345047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103345047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123161374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123161374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123161374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        103345047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        203232233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            429738654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1383007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    560183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1227808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000487898500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        83206                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        83206                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4977166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1301123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1891493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1397462                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1891493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1397462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 103502                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14455                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            101504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            124886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            114318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            118495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            121283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             89242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            104147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            118721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           107825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           116252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           128988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           177700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            95961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             79012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            113978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             94420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            101957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             69322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             78885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             94760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            98867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            98001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           140731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            72584                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21207068250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8939955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54731899500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11860.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30610.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1335433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1047099                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1891493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1397462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1685863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   98839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  83404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  84193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  84230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  84825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  83982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  84043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  84001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  84270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  83717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  83692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  83490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  83242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  83216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  83208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       788479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.389044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.043294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.258208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       293238     37.19%     37.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       220577     27.97%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98494     12.49%     77.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        48386      6.14%     83.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29644      3.76%     87.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20244      2.57%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        21936      2.78%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14089      1.79%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41871      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       788479                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        83206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.488703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.710674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.392442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             180      0.22%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          10612     12.75%     12.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         56730     68.18%     81.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          7629      9.17%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          3180      3.82%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1639      1.97%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           934      1.12%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           695      0.84%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           474      0.57%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           322      0.39%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           230      0.28%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           156      0.19%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          110      0.13%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           92      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           69      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           38      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           47      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           28      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           15      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           11      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         83206                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        83206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.621506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.593500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            58248     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1210      1.45%     71.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21507     25.85%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1602      1.93%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              529      0.64%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               97      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         83206                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114431424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6624128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                88512576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121055552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             89437568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       289.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    306.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394860993000                       # Total gap between requests
system.mem_ctrls.avgGap                     120056.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     35851712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     78579712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     88512576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 90795673.223706543446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 199005778.378588199615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224161092.409882396460                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       637609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1253884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1397462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  17950332750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  36781566750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9451874836250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28152.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29334.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6763600.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3099623940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1647515760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6730878000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3648659940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31170238320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     135607202610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37431261120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       219335379690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.474267                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96039514750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13185380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 285636564250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2530037580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1344762045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6035377740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3570647040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31170238320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     130512254760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      41721743520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       216885061005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.268753                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 107256770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13185380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 274419309000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 404                       # Transaction distribution
system.iobus.trans_dist::WriteResp                404                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     808                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1010000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              404000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    394861459000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    120750140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        120750140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    120750140                       # number of overall hits
system.cpu.icache.overall_hits::total       120750140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       637608                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         637608                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       637608                       # number of overall misses
system.cpu.icache.overall_misses::total        637608                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  38766580500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38766580500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  38766580500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38766580500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    121387748                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    121387748                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    121387748                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    121387748                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005253                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60800.022114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60800.022114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60800.022114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60800.022114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       637609                       # number of writebacks
system.cpu.icache.writebacks::total            637609                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       637608                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       637608                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       637608                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       637608                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  38128971500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  38128971500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  38128971500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  38128971500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005253                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005253                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005253                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005253                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59800.020546                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59800.020546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59800.020546                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59800.020546                       # average overall mshr miss latency
system.cpu.icache.replacements                 637609                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    120750140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       120750140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       637608                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        637608                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  38766580500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38766580500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    121387748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    121387748                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60800.022114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60800.022114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       637608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       637608                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  38128971500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  38128971500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005253                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59800.020546                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59800.020546                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           121596791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            638121                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            190.554442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         243413105                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        243413105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131331218                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131331218                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131331218                       # number of overall hits
system.cpu.dcache.overall_hits::total       131331218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1845878                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1845878                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1845878                       # number of overall misses
system.cpu.dcache.overall_misses::total       1845878                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 113815697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113815697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 113815697000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113815697000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    133177096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    133177096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    133177096                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    133177096                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61659.382148                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61659.382148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61659.382148                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61659.382148                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       759870                       # number of writebacks
system.cpu.dcache.writebacks::total            759870                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       597604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       597604                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       597604                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       597604                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1248274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1248274                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1248274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1248274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          404                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  75821588500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75821588500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  75821588500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  75821588500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009373                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009373                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009373                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009373                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60741.142169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60741.142169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60741.142169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60741.142169                       # average overall mshr miss latency
system.cpu.dcache.replacements                1253884                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    103474768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       103474768                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       879503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        879503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  55632059000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55632059000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    104354271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    104354271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63253.972982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63253.972982                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       123207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       123207                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       756296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       756296                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  47213813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47213813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62427.691671                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62427.691671                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27856450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27856450                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       966375                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       966375                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  58183638000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  58183638000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     28822825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28822825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.033528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60208.136593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60208.136593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       474397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       474397                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       491978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       491978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          404                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          404                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28607775000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28607775000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58148.484282                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58148.484282                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85639                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85639                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5612                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5612                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    400951500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    400951500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        91251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        91251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.061501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.061501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71445.384890                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71445.384890                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5612                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5612                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    395339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    395339500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.061501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.061501                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70445.384890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70445.384890                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        91188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        91188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        91188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        91188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394861459000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           133184856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1254908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.131171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          303                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         267972954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        267972954                       # Number of data accesses

---------- End Simulation Statistics   ----------
