<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVTargetMachine.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVTargetMachine.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVTargetMachine_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVTargetMachine.cpp - Define TargetMachine for RISCV -----------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Implements the info about RISCV target spec.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">MCTargetDesc/RISCVBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVMacroFusion_8h.html">RISCVMacroFusion.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetInfo_8h.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetTransformInfo_8h.html">llvm/Analysis/TargetTransformInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRTranslator_8h.html">llvm/CodeGen/GlobalISel/IRTranslator.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelect_8h.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Legalizer_8h.html">llvm/CodeGen/GlobalISel/Legalizer.h</a>&quot;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegBankSelect_8h.html">llvm/CodeGen/GlobalISel/RegBankSelect.h</a>&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIParser_8h.html">llvm/CodeGen/MIRParser/MIParser.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIRYamlMapping_8h.html">llvm/CodeGen/MIRYamlMapping.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLoweringObjectFileImpl_8h.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/MC/TargetRegistry.h</a>&quot;</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FormattedStream_8h.html">llvm/Support/FormattedStream.h</a>&quot;</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Transforms_2IPO_8h.html">llvm/Transforms/IPO.h</a>&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> <a class="code" href="RISCVTargetMachine_8cpp.html#ab5e47e05f47730d66e1341d2aeb039cc">EnableRedundantCopyElimination</a>(</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="stringliteral">&quot;riscv-enable-copyelim&quot;</span>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the redundant copy elimination pass&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>),</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// FIXME: Unify control over GlobalMerge.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;cl::boolOrDefault&gt;</a></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="RISCVTargetMachine_8cpp.html#af5235e37e9574f41be029efdd8c90432">EnableGlobalMerge</a>(<span class="stringliteral">&quot;riscv-enable-global-merge&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                      <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the global merge pass&quot;</span>));</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="RISCVTargetMachine_8cpp.html#a1d52bc01558053f03b6d316cda1423c5">EnableMachineCombiner</a>(<span class="stringliteral">&quot;riscv-enable-machine-combiner&quot;</span>,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                          <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable the machine combiner pass&quot;</span>),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                          <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;unsigned&gt;</a> <a class="code" href="RISCVTargetMachine_8cpp.html#a1749c506d682ae512a752b824d65eb6f">RVVVectorBitsMaxOpt</a>(</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="stringliteral">&quot;riscv-v-vector-bits-max&quot;</span>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Assume V extension vector registers are at most this big, &quot;</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;             <span class="stringliteral">&quot;with zero meaning no maximum size is assumed.&quot;</span>),</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a> <a class="code" href="RISCVTargetMachine_8cpp.html#a7e3f5c0f2614033ef5b1be538bf1a5bf">RVVVectorBitsMinOpt</a>(</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="stringliteral">&quot;riscv-v-vector-bits-min&quot;</span>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Assume V extension vector registers are at least this big, &quot;</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;             <span class="stringliteral">&quot;with zero meaning no minimum size is assumed. A value of -1 &quot;</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;             <span class="stringliteral">&quot;means use Zvl*b extension. This is primarily used to enable &quot;</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;             <span class="stringliteral">&quot;autovectorization with fixed width vectors.&quot;</span>),</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(-1), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">   69</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a>() {</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <a class="code" href="structllvm_1_1RegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>(<a class="code" href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>());</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="structllvm_1_1RegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>(<a class="code" href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>());</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">auto</span> *PR = <a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>();</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">initializeGlobalISel</a>(*PR);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="namespacellvm.html#aa3fabbd5de1ca536f3c869a0fcc332d2">initializeRISCVMakeCompressibleOptPass</a>(*PR);</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="namespacellvm.html#ad1dd9bb76ae1a4c3808be0af5ee13ef9">initializeRISCVGatherScatterLoweringPass</a>(*PR);</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <a class="code" href="namespacellvm.html#ab67a4bd596402e9147627ac0b82c7473">initializeRISCVCodeGenPreparePass</a>(*PR);</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="namespacellvm.html#ac1383339ebf782d1a94898de582101ad">initializeRISCVMergeBaseOffsetOptPass</a>(*PR);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="namespacellvm.html#a137a5f112e7db6840e7858f3553f6928">initializeRISCVSExtWRemovalPass</a>(*PR);</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="namespacellvm.html#a6e7d24440e76e47083ab9403e4f47a65">initializeRISCVStripWSuffixPass</a>(*PR);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="namespacellvm.html#aefb9792f73244f499d9abcc4173af42a">initializeRISCVPreRAExpandPseudoPass</a>(*PR);</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <a class="code" href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">initializeRISCVExpandPseudoPass</a>(*PR);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <a class="code" href="namespacellvm.html#a372d99cc1a229ad0e8ef80f12a0cd7cf">initializeRISCVInsertVSETVLIPass</a>(*PR);</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="namespacellvm.html#a5f85f6c482cc481eff028be5835bebd4">initializeRISCVDAGToDAGISelPass</a>(*PR);</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;}</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">   86</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">if</span> (TT.isArch64Bit())</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:64:64-i64:64-i128:128-n32:64-S128&quot;</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TT.isArch32Bit() &amp;&amp; <span class="stringliteral">&quot;only RV32 and RV64 are currently supported&quot;</span>);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:32:32-i64:64-n32-S128&quot;</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#adbd00168ff221265f6b419664beff054">   93</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> <a class="code" href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">getEffectiveRelocModel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                           std::optional&lt;Reloc::Model&gt; <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>.value_or(<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">Reloc::Static</a>);</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a90645f7553931043d7327e2abca892ea">   98</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a90645f7553931043d7327e2abca892ea">RISCVTargetMachine::RISCVTargetMachine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TT,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                       <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                       std::optional&lt;Reloc::Model&gt; <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                       std::optional&lt;CodeModel::Model&gt; CM,</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                       <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OL, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">JIT</a>)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    : <a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a>(<a class="code" href="classT.html">T</a>, <a class="code" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(TT), TT, CPU, <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>, <a class="code" href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                        <a class="code" href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">getEffectiveRelocModel</a>(TT, <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a>),</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                        <a class="code" href="namespacellvm.html#a6849e9de7afb5b350a241595d9ed1911">getEffectiveCodeModel</a>(CM, <a class="code" href="namespacellvm_1_1MSP430Attrs.html#a27a424631b2c2ec3a3a551dd05c8cc93">CodeModel</a>::<a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">Small</a>), OL),</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      TLOF(<a class="code" href="namespacestd.html">std</a>::make_unique&lt;<a class="code" href="classllvm_1_1RISCVELFTargetObjectFile.html">RISCVELFTargetObjectFile</a>&gt;()) {</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">initAsmInfo</a>();</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// RISC-V supports the MachineOutliner.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">setMachineOutliner</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1TargetMachine.html#a6fadf68fc47b2f0e3a8dd55de3ec93c4">setSupportsDefaultOutlining</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> *</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a3303f4528ff6f8538d036d62e3d25751">  116</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a63cd41e51b2ee3277b12b1b14dcc5d7c">RISCVTargetMachine::getSubtargetImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> CPUAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;target-cpu&quot;</span>);</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> TuneAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;tune-cpu&quot;</span>);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> FSAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;target-features&quot;</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  std::string CPU =</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      CPUAttr.<a class="code" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? CPUAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : <a class="code" href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">TargetCPU</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  std::string TuneCPU =</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      TuneAttr.<a class="code" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? TuneAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : CPU;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  std::string <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a> =</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      FSAttr.<a class="code" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>() ? FSAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">str</a>() : <a class="code" href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">TargetFS</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">unsigned</span> RVVBitsMin = <a class="code" href="RISCVTargetMachine_8cpp.html#a7e3f5c0f2614033ef5b1be538bf1a5bf">RVVVectorBitsMinOpt</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">unsigned</span> RVVBitsMax = <a class="code" href="RISCVTargetMachine_8cpp.html#a1749c506d682ae512a752b824d65eb6f">RVVVectorBitsMaxOpt</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> VScaleRangeAttr = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(Attribute::VScaleRange);</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (VScaleRangeAttr.<a class="code" href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">isValid</a>()) {</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="RISCVTargetMachine_8cpp.html#a7e3f5c0f2614033ef5b1be538bf1a5bf">RVVVectorBitsMinOpt</a>.getNumOccurrences())</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      RVVBitsMin = VScaleRangeAttr.<a class="code" href="classllvm_1_1Attribute.html#a2340c9d2c47ffa7fc07568ba059b62a2">getVScaleRangeMin</a>() * <a class="code" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    std::optional&lt;unsigned&gt; VScaleMax = VScaleRangeAttr.<a class="code" href="classllvm_1_1Attribute.html#a190a29f5df3964b269383c0d6fba0ea9">getVScaleRangeMax</a>();</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">if</span> (VScaleMax.has_value() &amp;&amp; !<a class="code" href="RISCVTargetMachine_8cpp.html#a1749c506d682ae512a752b824d65eb6f">RVVVectorBitsMaxOpt</a>.getNumOccurrences())</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      RVVBitsMax = *VScaleMax * <a class="code" href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">RISCV::RVVBitsPerBlock</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  }</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordflow">if</span> (RVVBitsMin != -1U) {</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// FIXME: Change to &gt;= 32 when VLEN = 32 is supported.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMin == 0 || (RVVBitsMin &gt;= 64 &amp;&amp; RVVBitsMin &lt;= 65536 &amp;&amp;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                <a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RVVBitsMin))) &amp;&amp;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;           <span class="stringliteral">&quot;V or Zve* extension requires vector length to be in the range of &quot;</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;           <span class="stringliteral">&quot;64 to 65536 and a power 2!&quot;</span>);</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMax &gt;= RVVBitsMin || RVVBitsMax == 0) &amp;&amp;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;           <span class="stringliteral">&quot;Minimum V extension vector length should not be larger than its &quot;</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;           <span class="stringliteral">&quot;maximum!&quot;</span>);</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  }</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RVVBitsMax == 0 || (RVVBitsMax &gt;= 64 &amp;&amp; RVVBitsMax &lt;= 65536 &amp;&amp;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                              <a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(RVVBitsMax))) &amp;&amp;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;         <span class="stringliteral">&quot;V or Zve* extension requires vector length to be in the range of &quot;</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;         <span class="stringliteral">&quot;64 to 65536 and a power 2!&quot;</span>);</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (RVVBitsMin != -1U) {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">if</span> (RVVBitsMax != 0) {</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      RVVBitsMin = <a class="code" href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">std::min</a>(RVVBitsMin, RVVBitsMax);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      RVVBitsMax = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(RVVBitsMin, RVVBitsMax);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    }</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    RVVBitsMin = <a class="code" href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a>(</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        (RVVBitsMin &lt; 64 || RVVBitsMin &gt; 65536) ? 0 : RVVBitsMin);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  RVVBitsMax =</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <a class="code" href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a>((RVVBitsMax &lt; 64 || RVVBitsMax &gt; 65536) ? 0 : RVVBitsMax);</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;512&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += <span class="stringliteral">&quot;RVVMin&quot;</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += <a class="code" href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">std::to_string</a>(RVVBitsMin);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += <span class="stringliteral">&quot;RVVMax&quot;</span>;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += <a class="code" href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">std::to_string</a>(RVVBitsMax);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += CPU;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += TuneCPU;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> += <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SubtargetMap[<a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>];</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// This needs to be done before we create a new subtarget since any</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="comment">// creation will depend on the TM and the code generation flags on the</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="comment">// function that reside in TargetOptions.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">resetTargetOptions</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <span class="keyword">auto</span> ABIName = <a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">MCOptions</a>.<a class="code" href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">getABIName</a>();</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MDString.html">MDString</a> *ModuleTargetABI = dyn_cast_or_null&lt;MDString&gt;(</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getParent()-&gt;getModuleFlag(<span class="stringliteral">&quot;target-abi&quot;</span>))) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keyword">auto</span> TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">RISCVABI::getTargetABI</a>(ABIName);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;      <span class="keywordflow">if</span> (TargetABI != <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">RISCVABI::ABI_Unknown</a> &amp;&amp;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;          ModuleTargetABI-&gt;getString() != ABIName) {</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;-target-abi option != target-abi module flag&quot;</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;      }</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      ABIName = ModuleTargetABI-&gt;getString();</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    }</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::make_unique&lt;RISCVSubtarget&gt;(</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">TargetTriple</a>, CPU, TuneCPU, <a class="code" href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">FS</a>, ABIName, RVVBitsMin, RVVBitsMax, *<span class="keyword">this</span>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.get();</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">  197</a></span>&#160;<a class="code" href="structllvm_1_1MachineFunctionInfo.html">MachineFunctionInfo</a> *<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">RISCVTargetMachine::createMachineFunctionInfo</a>(</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="classllvm_1_1BumpPtrAllocatorImpl.html">BumpPtrAllocator</a> &amp;<a class="code" href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> RISCVMachineFunctionInfo::create&lt;RISCVMachineFunctionInfo&gt;(<a class="code" href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                                                    <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1TargetMachine.html#aaebd1c0e5f028848cc0e548bf015aaf1">STI</a>);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">  205</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">RISCVTargetMachine::getTargetTransformInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a>(<a class="code" href="classllvm_1_1RISCVTTIImpl.html">RISCVTTIImpl</a>(<span class="keyword">this</span>, <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>));</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// A RISC-V hart has a single byte-addressable address space of 2^XLEN bytes</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// for all memory accesses, so it is reasonable to assume that an</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// implementation has no-op address space casts. If an implementation makes a</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">// change to this, they can override it here.</span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">  213</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">RISCVTargetMachine::isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS,</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                             <span class="keywordtype">unsigned</span> DstAS)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">namespace </span>{</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="keyword">class </span>RISCVPassConfig : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> {</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  RISCVPassConfig(<a class="code" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      : <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>(<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, PM) {}</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;getRISCVTargetMachine()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordflow">return</span> getTM&lt;RISCVTargetMachine&gt;();</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  }</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  createMachineScheduler(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;MF-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMacroFusion()) {</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a> *DAG = <a class="code" href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">createGenericSchedLive</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a456599678a5e6194f5b4eb66b8ad5f5d">createRISCVMacroFusionDAGMutation</a>());</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="keywordflow">return</span> DAG;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    }</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  }</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> *</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  createPostMachineScheduler(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>-&gt;MF-&gt;getSubtarget&lt;<a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a>&gt;();</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMacroFusion()) {</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG = <a class="code" href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">createGenericSchedPostRA</a>(<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>);</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a>(<a class="code" href="namespacellvm.html#a456599678a5e6194f5b4eb66b8ad5f5d">createRISCVMacroFusionDAGMutation</a>());</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="keywordflow">return</span> DAG;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160; </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">void</span> addIRPasses() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordtype">bool</span> addPreISel() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordtype">bool</span> addIRTranslator() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordtype">bool</span> addLegalizeMachineIR() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">bool</span> addRegBankSelect() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordtype">bool</span> addGlobalInstructionSelect() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass2() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">void</span> addPreSched2() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordtype">void</span> addMachineSSAOptimization() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordtype">void</span> addPreRegAlloc() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordtype">void</span> addPostRegAlloc() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;};</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;} <span class="comment">// namespace</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160; </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">  266</a></span>&#160;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">RISCVTargetMachine::createPassConfig</a>(<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM) {</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVPassConfig(*<span class="keyword">this</span>, PM);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;}</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addIRPasses() {</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">createAtomicExpandPass</a>());</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">if</span> (getOptLevel() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    addPass(<a class="code" href="namespacellvm.html#af323fc411105a93e0384aac71e52d652">createRISCVGatherScatterLoweringPass</a>());</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (getOptLevel() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    addPass(<a class="code" href="namespacellvm.html#aa5a7a65c5eafc9441e7bf3d55b127afb">createRISCVCodeGenPreparePass</a>());</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">TargetPassConfig::addIRPasses</a>();</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addPreISel() {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>) {</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="comment">// Add a barrier before instruction selection so that we will not get</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// deleted block address after enabling default outlining. See D99707 for</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// more details.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    addPass(<a class="code" href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">createBarrierNoopPass</a>());</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160; </div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVTargetMachine_8cpp.html#af5235e37e9574f41be029efdd8c90432">EnableGlobalMerge</a> == <a class="code" href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736">cl::BOU_TRUE</a>) {</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a7a63cc8501e482b872896fef0f2efa43">createGlobalMergePass</a>(<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>, <span class="comment">/* MaxOffset */</span> 2047,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                  <span class="comment">/* OnlyOptimizeForSize */</span> <span class="keyword">false</span>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                  <span class="comment">/* MergeExternalByDefault */</span> <span class="keyword">true</span>));</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addInstSelector() {</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a8ddab22e15c5fd147de94fbde3549d1b">createRISCVISelDag</a>(getRISCVTargetMachine(), getOptLevel()));</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;}</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addIRTranslator() {</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1IRTranslator.html">IRTranslator</a>(getOptLevel()));</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;}</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addLegalizeMachineIR() {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>());</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;}</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addRegBankSelect() {</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1RegBankSelect.html">RegBankSelect</a>());</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addGlobalInstructionSelect() {</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1InstructionSelect.html">InstructionSelect</a>(getOptLevel()));</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreSched2() {}</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass() {</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  addPass(&amp;<a class="code" href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">BranchRelaxationPassID</a>);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a74cb2ba499a28130da348235c347a571">createRISCVMakeCompressibleOptPass</a>());</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;}</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass2() {</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ad41cab08dc876253930a3cac6afde84a">createRISCVExpandPseudoPass</a>());</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="comment">// Schedule the expansion of AMOs at the last possible moment, avoiding the</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">// possibility for other passes to break the requirements for forward</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">// progress in the LR/SC block.</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  addPass(<a class="code" href="namespacellvm.html#acc9a22024a9a1830232ad4f08c63cd18">createRISCVExpandAtomicPseudoPass</a>());</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addMachineSSAOptimization() {</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">TargetPassConfig::addMachineSSAOptimization</a>();</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="RISCVTargetMachine_8cpp.html#a1d52bc01558053f03b6d316cda1423c5">EnableMachineCombiner</a>)</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    addPass(&amp;<a class="code" href="namespacellvm.html#a62834da6fd24fb8766861fafa8c4049e">MachineCombinerID</a>);</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getTargetTriple().getArch() == <a class="code" href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154ae4763cb7c05a2a59ce27d51040bf4b08">Triple::riscv64</a>) {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a5c4609b90d4432ed5d6658f2538fd65c">createRISCVSExtWRemovalPass</a>());</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    addPass(<a class="code" href="namespacellvm.html#acc4ba77ccb66457f98fa0c187d9c3abf">createRISCVStripWSuffixPass</a>());</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreRegAlloc() {</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  addPass(<a class="code" href="namespacellvm.html#adaa029f7ed7de899e47b6ae7a6120f56">createRISCVPreRAExpandPseudoPass</a>());</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a>)</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a5a549303bf280815782bf81577d58776">createRISCVMergeBaseOffsetOptPass</a>());</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a8db2e8ba2cd1e93d428ad49f96a1e18e">createRISCVInsertVSETVLIPass</a>());</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPostRegAlloc() {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>-&gt;getOptLevel() != <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">CodeGenOpt::None</a> &amp;&amp; <a class="code" href="RISCVTargetMachine_8cpp.html#ab5e47e05f47730d66e1341d2aeb039cc">EnableRedundantCopyElimination</a>)</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    addPass(<a class="code" href="namespacellvm.html#a76150f5c071558a6335ef1a6d698fc15">createRISCVRedundantCopyEliminationPass</a>());</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160; </div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">  364</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">RISCVTargetMachine::createDefaultFuncInfoYAML</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a>();</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> *</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">  369</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">RISCVTargetMachine::convertFuncInfoToYAML</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a>(*MFI);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">  374</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">RISCVTargetMachine::parseMachineFunctionInfo</a>(</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">yaml::MachineFunctionInfo</a> &amp;MFI, <a class="code" href="structllvm_1_1PerFunctionMIParsingState.html">PerFunctionMIParsingState</a> &amp;PFS,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <a class="code" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a> &amp;<a class="code" href="classllvm_1_1Error.html">Error</a>, <a class="code" href="classllvm_1_1SMRange.html">SMRange</a> &amp;SourceRange)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> &amp;YamlMFI =</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">yaml::RISCVMachineFunctionInfo</a> &amp;<span class="keyword">&gt;</span>(MFI);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1RISCVMachineFunctionInfo.html">RISCVMachineFunctionInfo</a>&gt;()-&gt;initializeBaseYamlFields(YamlMFI);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1Triple_html_a547abd13f7a3c063aa72c8192a868154ae4763cb7c05a2a59ce27d51040bf4b08"><div class="ttname"><a href="classllvm_1_1Triple.html#a547abd13f7a3c063aa72c8192a868154ae4763cb7c05a2a59ce27d51040bf4b08">llvm::Triple::riscv64</a></div><div class="ttdeci">@ riscv64</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00076">Triple.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab67a4bd596402e9147627ac0b82c7473"><div class="ttname"><a href="namespacellvm.html#ab67a4bd596402e9147627ac0b82c7473">llvm::initializeRISCVCodeGenPreparePass</a></div><div class="ttdeci">void initializeRISCVCodeGenPreparePass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aRISCVMacroFusion_8h_html"><div class="ttname"><a href="RISCVMacroFusion_8h.html">RISCVMacroFusion.h</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_adf4d22686e85732b2fef71e3c45531c6"><div class="ttname"><a href="classllvm_1_1Attribute.html#adf4d22686e85732b2fef71e3c45531c6">llvm::Attribute::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Return true if the attribute is any kind of attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00185">Attributes.h:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_ac44c40ffe6213c3edb995e9ccc5fe9cd"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#ac44c40ffe6213c3edb995e9ccc5fe9cd">llvm::RISCVTargetMachine::parseMachineFunctionInfo</a></div><div class="ttdeci">bool parseMachineFunctionInfo(const yaml::MachineFunctionInfo &amp;, PerFunctionMIParsingState &amp;PFS, SMDiagnostic &amp;Error, SMRange &amp;SourceRange) const override</div><div class="ttdoc">Parse out the target's MachineFunctionInfo from the YAML reprsentation.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00374">RISCVTargetMachine.cpp:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_aaebd1c0e5f028848cc0e548bf015aaf1"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#aaebd1c0e5f028848cc0e548bf015aaf1">llvm::TargetMachine::STI</a></div><div class="ttdeci">std::unique_ptr&lt; const MCSubtargetInfo &gt; STI</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00109">TargetMachine.h:109</a></div></div>
<div class="ttc" id="anamespacellvm_html_adaa029f7ed7de899e47b6ae7a6120f56"><div class="ttname"><a href="namespacellvm.html#adaa029f7ed7de899e47b6ae7a6120f56">llvm::createRISCVPreRAExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVPreRAExpandPseudoPass()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVExpandPseudoInsts_8cpp_source.html#l00438">RISCVExpandPseudoInsts.cpp:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_aa68ac83c10db70b622600472e9b38596"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#aa68ac83c10db70b622600472e9b38596">llvm::RISCVTargetMachine::convertFuncInfoToYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * convertFuncInfoToYAML(const MachineFunction &amp;MF) const override</div><div class="ttdoc">Allocate and initialize an instance of the YAML representation of the MachineFunctionInfo.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00369">RISCVTargetMachine.cpp:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTTIImpl_html"><div class="ttname"><a href="classllvm_1_1RISCVTTIImpl.html">llvm::RISCVTTIImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetTransformInfo_8h_source.html#l00029">RISCVTargetTransformInfo.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab86cdf9a38a9729ea849bcb012fc075d"><div class="ttname"><a href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">llvm::getTheRISCV64Target</a></div><div class="ttdeci">Target &amp; getTheRISCV64Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00018">RISCVTargetInfo.cpp:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a16d139f36eb6a2d61dd1c79a4503ecb0"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">llvm::RISCVABI::getTargetABI</a></div><div class="ttdeci">ABI getTargetABI(StringRef ABIName)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00074">RISCVBaseInfo.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00124">TargetOptions.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a29d52f5216630967e27a763c1cdf2504"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">llvm::RISCVTargetMachine::createPassConfig</a></div><div class="ttdeci">TargetPassConfig * createPassConfig(PassManagerBase &amp;PM) override</div><div class="ttdoc">Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00266">RISCVTargetMachine.cpp:266</a></div></div>
<div class="ttc" id="aclassT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00067">Attributes.h:67</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_ab5e47e05f47730d66e1341d2aeb039cc"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#ab5e47e05f47730d66e1341d2aeb039cc">EnableRedundantCopyElimination</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableRedundantCopyElimination(&quot;riscv-enable-copyelim&quot;, cl::desc(&quot;Enable the redundant copy elimination pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MachineFunctionInfo.html">llvm::yaml::MachineFunctionInfo</a></div><div class="ttdoc">Targets should override this in a way that mirrors the implementation of llvm::MachineFunctionInfo.</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00677">MIRYamlMapping.h:677</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCTargetOptions_html_abe45569eb1fc361fe06c7eaa6eb560d2"><div class="ttname"><a href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">llvm::MCTargetOptions::getABIName</a></div><div class="ttdeci">StringRef getABIName() const</div><div class="ttdoc">getABIName - If this returns a non-empty string this represents the textual name of the ABI that we w...</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetOptions_8cpp_source.html#l00023">MCTargetOptions.cpp:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8db2e8ba2cd1e93d428ad49f96a1e18e"><div class="ttname"><a href="namespacellvm.html#a8db2e8ba2cd1e93d428ad49f96a1e18e">llvm::createRISCVInsertVSETVLIPass</a></div><div class="ttdeci">FunctionPass * createRISCVInsertVSETVLIPass()</div><div class="ttdoc">Returns an instance of the Insert VSETVLI pass.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l01453">RISCVInsertVSETVLI.cpp:1453</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetTransformInfo_html"><div class="ttname"><a href="classllvm_1_1TargetTransformInfo.html">llvm::TargetTransformInfo</a></div><div class="ttdoc">This pass provides access to the codegen interfaces that are needed for IR-level transformations.</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00196">TargetTransformInfo.h:196</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5a549303bf280815782bf81577d58776"><div class="ttname"><a href="namespacellvm.html#a5a549303bf280815782bf81577d58776">llvm::createRISCVMergeBaseOffsetOptPass</a></div><div class="ttdeci">FunctionPass * createRISCVMergeBaseOffsetOptPass()</div><div class="ttdoc">Returns an instance of the Merge Base Offset Optimization pass.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMergeBaseOffset_8cpp_source.html#l00453">RISCVMergeBaseOffset.cpp:453</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html">llvm::RISCVTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8h_source.html#l00024">RISCVTargetMachine.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names.</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa5a7a65c5eafc9441e7bf3d55b127afb"><div class="ttname"><a href="namespacellvm.html#aa5a7a65c5eafc9441e7bf3d55b127afb">llvm::createRISCVCodeGenPreparePass</a></div><div class="ttdeci">FunctionPass * createRISCVCodeGenPreparePass()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVCodeGenPrepare_8cpp_source.html#l00176">RISCVCodeGenPrepare.cpp:176</a></div></div>
<div class="ttc" id="anamespacellvm_html_acc9a22024a9a1830232ad4f08c63cd18"><div class="ttname"><a href="namespacellvm.html#acc9a22024a9a1830232ad4f08c63cd18">llvm::createRISCVExpandAtomicPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVExpandAtomicPseudoPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a5f85f6c482cc481eff028be5835bebd4"><div class="ttname"><a href="namespacellvm.html#a5f85f6c482cc481eff028be5835bebd4">llvm::initializeRISCVDAGToDAGISelPass</a></div><div class="ttdeci">void initializeRISCVDAGToDAGISelPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a7e3f5c0f2614033ef5b1be538bf1a5bf"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a7e3f5c0f2614033ef5b1be538bf1a5bf">RVVVectorBitsMinOpt</a></div><div class="ttdeci">static cl::opt&lt; int &gt; RVVVectorBitsMinOpt(&quot;riscv-v-vector-bits-min&quot;, cl::desc(&quot;Assume V extension vector registers are at least this big, &quot; &quot;with zero meaning no minimum size is assumed. A value of -1 &quot; &quot;means use Zvl*b extension. This is primarily used to enable &quot; &quot;autovectorization with fixed width vectors.&quot;), cl::init(-1), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a6fadf68fc47b2f0e3a8dd55de3ec93c4"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a6fadf68fc47b2f0e3a8dd55de3ec93c4">llvm::TargetMachine::setSupportsDefaultOutlining</a></div><div class="ttdeci">void setSupportsDefaultOutlining(bool Enable)</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00264">TargetMachine.h:264</a></div></div>
<div class="ttc" id="aInstructionSelect_8h_html"><div class="ttname"><a href="InstructionSelect_8h.html">InstructionSelect.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_aaa0546121ccb6a6f3638d0d692dbb5f8"><div class="ttname"><a href="namespacellvm.html#aaa0546121ccb6a6f3638d0d692dbb5f8">llvm::createBarrierNoopPass</a></div><div class="ttdeci">ModulePass * createBarrierNoopPass()</div><div class="ttdoc">createBarrierNoopPass - This pass is purely a module pass barrier in a pass manager.</div><div class="ttdef"><b>Definition:</b> <a href="BarrierNoopPass_8cpp_source.html#l00043">BarrierNoopPass.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa096f48562c0dd3a59ef81dd9126239a"><div class="ttname"><a href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">llvm::initializeGlobalISel</a></div><div class="ttdeci">void initializeGlobalISel(PassRegistry &amp;)</div><div class="ttdoc">Initialize all passes linked into the GlobalISel library.</div><div class="ttdef"><b>Definition:</b> <a href="GlobalISel_8cpp_source.html#l00017">GlobalISel.cpp:17</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a63cd41e51b2ee3277b12b1b14dcc5d7c"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a63cd41e51b2ee3277b12b1b14dcc5d7c">llvm::RISCVTargetMachine::getSubtargetImpl</a></div><div class="ttdeci">const RISCVSubtarget * getSubtargetImpl() const =delete</div></div>
<div class="ttc" id="anamespacellvm_html_ac1383339ebf782d1a94898de582101ad"><div class="ttname"><a href="namespacellvm.html#ac1383339ebf782d1a94898de582101ad">llvm::initializeRISCVMergeBaseOffsetOptPass</a></div><div class="ttdeci">void initializeRISCVMergeBaseOffsetOptPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aSTLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1023ae1d1768b0409808f9189af41e59"><div class="ttname"><a href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">llvm::initializeRISCVExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0.</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00292">MathExtras.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVELFTargetObjectFile_html"><div class="ttname"><a href="classllvm_1_1RISCVELFTargetObjectFile.html">llvm::RISCVELFTargetObjectFile</a></div><div class="ttdoc">This implementation is used for RISCV ELF targets.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetObjectFile_8h_source.html#l00017">RISCVTargetObjectFile.h:17</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_ae3c418cd5fe0840dee5cedc2cd25d4cc"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a></div><div class="ttdeci">static StringRef computeDataLayout(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00086">RISCVTargetMachine.cpp:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a1d9524fd6d9f3f6315600e814ecbb8b6"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a1d9524fd6d9f3f6315600e814ecbb8b6">llvm::RISCVTargetMachine::createDefaultFuncInfoYAML</a></div><div class="ttdeci">yaml::MachineFunctionInfo * createDefaultFuncInfoYAML() const override</div><div class="ttdoc">Allocate and return a default initialized instance of the YAML representation for the MachineFunction...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00364">RISCVTargetMachine.cpp:364</a></div></div>
<div class="ttc" id="aFormattedStream_8h_html"><div class="ttname"><a href="FormattedStream_8h.html">FormattedStream.h</a></div></div>
<div class="ttc" id="aMIRYamlMapping_8h_html"><div class="ttname"><a href="MIRYamlMapping_8h.html">MIRYamlMapping.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MSP430Attrs_html_a27a424631b2c2ec3a3a551dd05c8cc93"><div class="ttname"><a href="namespacellvm_1_1MSP430Attrs.html#a27a424631b2c2ec3a3a551dd05c8cc93">llvm::MSP430Attrs::CodeModel</a></div><div class="ttdeci">CodeModel</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Attributes_8h_source.html#l00037">MSP430Attributes.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00024">PassRegistry.cpp:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a35061955fa2e0fbba033286ae5ac1e56"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">llvm::TargetMachine::setMachineOutliner</a></div><div class="ttdeci">void setMachineOutliner(bool Enable)</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00261">TargetMachine.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00770">MachineFunction.h:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00036">Legalizer.h:36</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aRISCVTargetObjectFile_8h_html"><div class="ttname"><a href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_acc4ba77ccb66457f98fa0c187d9c3abf"><div class="ttname"><a href="namespacellvm.html#acc4ba77ccb66457f98fa0c187d9c3abf">llvm::createRISCVStripWSuffixPass</a></div><div class="ttdeci">FunctionPass * createRISCVStripWSuffixPass()</div></div>
<div class="ttc" id="aclassllvm_1_1SMDiagnostic_html"><div class="ttname"><a href="classllvm_1_1SMDiagnostic.html">llvm::SMDiagnostic</a></div><div class="ttdoc">Instances of this class encapsulate one diagnostic report, allowing printing to a raw_ostream as a ca...</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00281">SourceMgr.h:281</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00486">AMDGPUMetadata.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetOptions_html_a3cdbd949eef9cd8a1d5267d627cd9fb1"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">llvm::TargetOptions::MCOptions</a></div><div class="ttdeci">MCTargetOptions MCOptions</div><div class="ttdoc">Machine level options.</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00442">TargetOptions.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a190a29f5df3964b269383c0d6fba0ea9"><div class="ttname"><a href="classllvm_1_1Attribute.html#a190a29f5df3964b269383c0d6fba0ea9">llvm::Attribute::getVScaleRangeMax</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getVScaleRangeMax() const</div><div class="ttdoc">Returns the maximum value for the vscale_range attribute or std::nullopt when unknown.</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00375">Attributes.cpp:375</a></div></div>
<div class="ttc" id="anamespacellvm_html_a137a5f112e7db6840e7858f3553f6928"><div class="ttname"><a href="namespacellvm.html#a137a5f112e7db6840e7858f3553f6928">llvm::initializeRISCVSExtWRemovalPass</a></div><div class="ttdeci">void initializeRISCVSExtWRemovalPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_html_aa2f0c2f2a077d67dc0bcb24bc31e3b05"><div class="ttname"><a href="namespacellvm.html#aa2f0c2f2a077d67dc0bcb24bc31e3b05">llvm::createGenericSchedPostRA</a></div><div class="ttdeci">ScheduleDAGMI * createGenericSchedPostRA(MachineSchedContext *C)</div><div class="ttdoc">Create a generic scheduler with no vreg liveness or DAG mutation passes.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03835">MachineScheduler.cpp:3835</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdeci">@ Small</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00031">CodeGen.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_html_aac70ae2b103201c54db337ea53995270"><div class="ttname"><a href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">llvm::createAtomicExpandPass</a></div><div class="ttdeci">FunctionPass * createAtomicExpandPass()</div><div class="ttdoc">AtomicExpandPass - At IR level this pass replace atomic instructions with __atomic_* library calls,...</div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a2340c9d2c47ffa7fc07568ba059b62a2"><div class="ttname"><a href="classllvm_1_1Attribute.html#a2340c9d2c47ffa7fc07568ba059b62a2">llvm::Attribute::getVScaleRangeMin</a></div><div class="ttdeci">unsigned getVScaleRangeMin() const</div><div class="ttdoc">Returns the minimum value for the vscale_range attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00369">Attributes.cpp:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionSelect_html"><div class="ttname"><a href="classllvm_1_1InstructionSelect.html">llvm::InstructionSelect</a></div><div class="ttdoc">This pass is responsible for selecting generic machine instructions to target-specific instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelect_8h_source.html#l00033">InstructionSelect.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1RegisterTargetMachine_html"><div class="ttname"><a href="structllvm_1_1RegisterTargetMachine.html">llvm::RegisterTargetMachine</a></div><div class="ttdoc">RegisterTargetMachine - Helper template for registering a target machine implementation,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01354">TargetRegistry.h:1354</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a2002164aea6fabe20598e0526746b1fa"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">llvm::ScheduleDAGMI::addMutation</a></div><div class="ttdeci">void addMutation(std::unique_ptr&lt; ScheduleDAGMutation &gt; Mutation)</div><div class="ttdoc">Add a postprocessing step to the DAG builder.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00325">MachineScheduler.h:325</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a8b9a09dbbf4b2bacd980a00284a2c143"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVTarget()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00069">RISCVTargetMachine.cpp:69</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler.</div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00145">Error.cpp:145</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_a47c521bf7ba0bb2147b96d068af30d04"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#a47c521bf7ba0bb2147b96d068af30d04">Options</a></div><div class="ttdeci">const char LLVMTargetMachineRef LLVMPassBuilderOptionsRef Options</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00048">PassBuilderBindings.cpp:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a795cc09ce82b6ef057e5400a5cee7d68"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">llvm::TargetMachine::TargetFS</a></div><div class="ttdeci">std::string TargetFS</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00099">TargetMachine.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute's value as a string.</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00312">Attributes.cpp:312</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_af0a50afebb9bed07d36be2bac4c6f729"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">llvm::TargetMachine::resetTargetOptions</a></div><div class="ttdeci">void resetTargetOptions(const Function &amp;F) const</div><div class="ttdoc">Reset the target options based on the function's attributes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00053">TargetMachine.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString</a></div><div class="ttdoc">SmallString - A SmallString is just a SmallVector with methods and accessors that make it work better...</div><div class="ttdef"><b>Definition:</b> <a href="SmallString_8h_source.html#l00026">SmallString.h:26</a></div></div>
<div class="ttc" id="aCodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options.</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00084">TargetPassConfig.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCV_html_ad53ed145f88b1e1c966ff68df9029e7f"><div class="ttname"><a href="namespacellvm_1_1RISCV.html#ad53ed145f88b1e1c966ff68df9029e7f">llvm::RISCV::RVVBitsPerBlock</a></div><div class="ttdeci">static constexpr unsigned RVVBitsPerBlock</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetParser_8h_source.html#l00027">RISCVTargetParser.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8ddab22e15c5fd147de94fbde3549d1b"><div class="ttname"><a href="namespacellvm.html#a8ddab22e15c5fd147de94fbde3549d1b">llvm::createRISCVISelDag</a></div><div class="ttdeci">FunctionPass * createRISCVISelDag(RISCVTargetMachine &amp;TM, CodeGenOpt::Level OptLevel)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelDAGToDAG_8cpp_source.html#l03014">RISCVISelDAGToDAG.cpp:3014</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a05856d96e88224279af8b29edfd1c9ad"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">llvm::TargetMachine::TargetTriple</a></div><div class="ttdeci">Triple TargetTriple</div><div class="ttdoc">Triple string, CPU name, and target feature strings the TargetMachine instance is created with.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00097">TargetMachine.h:97</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6849e9de7afb5b350a241595d9ed1911"><div class="ttname"><a href="namespacellvm.html#a6849e9de7afb5b350a241595d9ed1911">llvm::getEffectiveCodeModel</a></div><div class="ttdeci">CodeModel::Model getEffectiveCodeModel(std::optional&lt; CodeModel::Model &gt; CM, CodeModel::Model Default)</div><div class="ttdoc">Helper method for getting the code model, returning Default if CM does not have a value.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00510">TargetMachine.h:510</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5365898dd1deb10d065e288a2babd511"><div class="ttname"><a href="namespacellvm.html#a5365898dd1deb10d065e288a2babd511">llvm::createGenericSchedLive</a></div><div class="ttdeci">ScheduleDAGMILive * createGenericSchedLive(MachineSchedContext *C)</div><div class="ttdoc">Create the standard converging machine scheduler.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03678">MachineScheduler.cpp:3678</a></div></div>
<div class="ttc" id="anamespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">llvm::EngineKind::JIT</a></div><div class="ttdeci">@ JIT</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00524">ExecutionEngine.h:524</a></div></div>
<div class="ttc" id="aCompiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00127">Compiler.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad1dd9bb76ae1a4c3808be0af5ee13ef9"><div class="ttname"><a href="namespacellvm.html#ad1dd9bb76ae1a4c3808be0af5ee13ef9">llvm::initializeRISCVGatherScatterLoweringPass</a></div><div class="ttdeci">void initializeRISCVGatherScatterLoweringPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aTransforms_2IPO_8h_html"><div class="ttname"><a href="Transforms_2IPO_8h.html">IPO.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1BumpPtrAllocatorImpl_html"><div class="ttname"><a href="classllvm_1_1BumpPtrAllocatorImpl.html">llvm::BumpPtrAllocatorImpl</a></div><div class="ttdoc">Allocate memory in an ever growing pool, as if by bump-pointer.</div><div class="ttdef"><b>Definition:</b> <a href="Allocator_8h_source.html#l00063">Allocator.h:63</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_af5235e37e9574f41be029efdd8c90432"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#af5235e37e9574f41be029efdd8c90432">EnableGlobalMerge</a></div><div class="ttdeci">static cl::opt&lt; cl::boolOrDefault &gt; EnableGlobalMerge(&quot;riscv-enable-global-merge&quot;, cl::Hidden, cl::desc(&quot;Enable the global merge pass&quot;))</div></div>
<div class="ttc" id="anamespacellvm_html_ad41cab08dc876253930a3cac6afde84a"><div class="ttname"><a href="namespacellvm.html#ad41cab08dc876253930a3cac6afde84a">llvm::createRISCVExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVExpandPseudoPass()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVExpandPseudoInsts_8cpp_source.html#l00437">RISCVExpandPseudoInsts.cpp:437</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00127">MachineScheduler.h:127</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6e7d24440e76e47083ab9403e4f47a65"><div class="ttname"><a href="namespacellvm.html#a6e7d24440e76e47083ab9403e4f47a65">llvm::initializeRISCVStripWSuffixPass</a></div><div class="ttdeci">void initializeRISCVStripWSuffixPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a835d2863dbd2cfd8c184a6a94923b61f"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">llvm::TargetPassConfig::addIRPasses</a></div><div class="ttdeci">virtual void addIRPasses()</div><div class="ttdoc">Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l00840">TargetPassConfig.cpp:840</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa3fabbd5de1ca536f3c869a0fcc332d2"><div class="ttname"><a href="namespacellvm.html#aa3fabbd5de1ca536f3c869a0fcc332d2">llvm::initializeRISCVMakeCompressibleOptPass</a></div><div class="ttdeci">void initializeRISCVMakeCompressibleOptPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1RISCVMachineFunctionInfo.html">llvm::RISCVMachineFunctionInfo</a></div><div class="ttdoc">RISCVMachineFunctionInfo - This class is derived from MachineFunctionInfo and contains private RISCV-...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00047">RISCVMachineFunctionInfo.h:47</a></div></div>
<div class="ttc" id="aTargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_html_a74cb2ba499a28130da348235c347a571"><div class="ttname"><a href="namespacellvm.html#a74cb2ba499a28130da348235c347a571">llvm::createRISCVMakeCompressibleOptPass</a></div><div class="ttdeci">FunctionPass * createRISCVMakeCompressibleOptPass()</div><div class="ttdoc">Returns an instance of the Make Compressible Optimization pass.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMakeCompressible_8cpp_source.html#l00389">RISCVMakeCompressible.cpp:389</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">TargetMachine.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a90645f7553931043d7327e2abca892ea"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a90645f7553931043d7327e2abca892ea">llvm::RISCVTargetMachine::RISCVTargetMachine</a></div><div class="ttdeci">RISCVTargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, const TargetOptions &amp;Options, std::optional&lt; Reloc::Model &gt; RM, std::optional&lt; CodeModel::Model &gt; CM, CodeGenOpt::Level OL, bool JIT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00098">RISCVTargetMachine.cpp:98</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="anamespacellvm_1_1X86AS_html_aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aea2591d7d017866934bcf72ee3dc8a31a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdeci">@ FS</div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00201">X86.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00273">MachineScheduler.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36a451bbac85aff02d070be3c17a6bef928">llvm::CodeGenOpt::None</a></div><div class="ttdeci">@ None</div><div class="ttdoc">-O0</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00058">CodeGen.h:58</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a1d52bc01558053f03b6d316cda1423c5"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a1d52bc01558053f03b6d316cda1423c5">EnableMachineCombiner</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableMachineCombiner(&quot;riscv-enable-machine-combiner&quot;, cl::desc(&quot;Enable the machine combiner pass&quot;), cl::init(true), cl::Hidden)</div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_html_a63737748f52c9cdcd469b63a01cc454a"><div class="ttname"><a href="namespacellvm.html#a63737748f52c9cdcd469b63a01cc454a">llvm::getEffectiveRelocModel</a></div><div class="ttdeci">static Reloc::Model getEffectiveRelocModel(std::optional&lt; Reloc::Model &gt; RM)</div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8cpp_source.html#l00042">AVRTargetMachine.cpp:42</a></div></div>
<div class="ttc" id="aTargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="anamespacellvm_html_af323fc411105a93e0384aac71e52d652"><div class="ttname"><a href="namespacellvm.html#af323fc411105a93e0384aac71e52d652">llvm::createRISCVGatherScatterLoweringPass</a></div><div class="ttdeci">FunctionPass * createRISCVGatherScatterLoweringPass()</div></div>
<div class="ttc" id="anamespacellvm_html_a456599678a5e6194f5b4eb66b8ad5f5d"><div class="ttname"><a href="namespacellvm.html#a456599678a5e6194f5b4eb66b8ad5f5d">llvm::createRISCVMacroFusionDAGMutation</a></div><div class="ttdeci">std::unique_ptr&lt; ScheduleDAGMutation &gt; createRISCVMacroFusionDAGMutation()</div><div class="ttdoc">Note that you have to add: DAG.addMutation(createRISCVMacroFusionDAGMutation()); to RISCVPassConfig::...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMacroFusion_8cpp_source.html#l00071">RISCVMacroFusion.cpp:71</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f2ca0e57f4f7b13f56f9aa16af3e0d"><div class="ttname"><a href="namespacellvm.html#a57f2ca0e57f4f7b13f56f9aa16af3e0d">llvm::min</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; min(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00357">FileCheck.cpp:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">llvm::Reloc::Static</a></div><div class="ttdeci">@ Static</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="aIRTranslator_8h_html"><div class="ttname"><a href="IRTranslator_8h.html">IRTranslator.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_aefb9792f73244f499d9abcc4173af42a"><div class="ttname"><a href="namespacellvm.html#aefb9792f73244f499d9abcc4173af42a">llvm::initializeRISCVPreRAExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVPreRAExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMTargetMachine_html_a4f84fe02fb9aea1073bb509fd6e10b5a"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">llvm::LLVMTargetMachine::initAsmInfo</a></div><div class="ttdeci">void initAsmInfo()</div><div class="ttdef"><b>Definition:</b> <a href="LLVMTargetMachine_8cpp_source.html#l00040">LLVMTargetMachine.cpp:40</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html">llvm::PerFunctionMIParsingState</a></div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00162">MIParser.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_html_a5c4609b90d4432ed5d6658f2538fd65c"><div class="ttname"><a href="namespacellvm.html#a5c4609b90d4432ed5d6658f2538fd65c">llvm::createRISCVSExtWRemovalPass</a></div><div class="ttdeci">FunctionPass * createRISCVSExtWRemovalPass()</div></div>
<div class="ttc" id="anamespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00851">BitVector.h:851</a></div></div>
<div class="ttc" id="anamespacellvm_html_a76150f5c071558a6335ef1a6d698fc15"><div class="ttname"><a href="namespacellvm.html#a76150f5c071558a6335ef1a6d698fc15">llvm::createRISCVRedundantCopyEliminationPass</a></div><div class="ttdeci">FunctionPass * createRISCVRedundantCopyEliminationPass()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00179">RISCVRedundantCopyElimination.cpp:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetPassConfig_html_a8e1dc65c445136e2e59dbee92ccd5f7d"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a8e1dc65c445136e2e59dbee92ccd5f7d">llvm::TargetPassConfig::addMachineSSAOptimization</a></div><div class="ttdeci">virtual void addMachineSSAOptimization()</div><div class="ttdoc">addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l01283">TargetPassConfig.cpp:1283</a></div></div>
<div class="ttc" id="aclassllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00156">Error.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae22967d11b695d268992470debfae4b2"><div class="ttname"><a href="namespacellvm.html#ae22967d11b695d268992470debfae4b2">llvm::bit_floor</a></div><div class="ttdeci">T bit_floor(T Value)</div><div class="ttdoc">Returns the largest integral power of two no greater than Value if Value is nonzero.</div><div class="ttdef"><b>Definition:</b> <a href="bit_8h_source.html#l00291">bit.h:291</a></div></div>
<div class="ttc" id="aRegBankSelect_8h_html"><div class="ttname"><a href="RegBankSelect_8h.html">RegBankSelect.h</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1RISCVMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1RISCVMachineFunctionInfo.html">llvm::yaml::RISCVMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVMachineFunctionInfo_8h_source.html#l00026">RISCVMachineFunctionInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMTargetMachine_html"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html">llvm::LLVMTargetMachine</a></div><div class="ttdoc">This class describes a target machine that is implemented with the LLVM target-independent code gener...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00417">TargetMachine.h:417</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html_ae7f8c6f160583712d2adaafb4cca24fe"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html#ae7f8c6f160583712d2adaafb4cca24fe">llvm::PerFunctionMIParsingState::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00164">MIParser.h:164</a></div></div>
<div class="ttc" id="aRISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8cpp_html_a1749c506d682ae512a752b824d65eb6f"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a1749c506d682ae512a752b824d65eb6f">RVVVectorBitsMaxOpt</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; RVVVectorBitsMaxOpt(&quot;riscv-v-vector-bits-max&quot;, cl::desc(&quot;Assume V extension vector registers are at most this big, &quot; &quot;with zero meaning no maximum size is assumed.&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="anamespacellvm_html_a7a63cc8501e482b872896fef0f2efa43"><div class="ttname"><a href="namespacellvm.html#a7a63cc8501e482b872896fef0f2efa43">llvm::createGlobalMergePass</a></div><div class="ttdeci">Pass * createGlobalMergePass(const TargetMachine *TM, unsigned MaximalOffset, bool OnlyOptimizeForSize=false, bool MergeExternalByDefault=false)</div><div class="ttdoc">GlobalMerge - This pass merges internal (by default) globals into structs to enable reuse of a base p...</div><div class="ttdef"><b>Definition:</b> <a href="GlobalMerge_8cpp_source.html#l00700">GlobalMerge.cpp:700</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6efaf90f46371b2a436e3d95530491fe"><div class="ttname"><a href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">llvm::BranchRelaxationPassID</a></div><div class="ttdeci">char &amp; BranchRelaxationPassID</div><div class="ttdoc">BranchRelaxation - This pass replaces branches that need to jump further than is supported by a branc...</div><div class="ttdef"><b>Definition:</b> <a href="BranchRelaxation_8cpp_source.html#l00121">BranchRelaxation.cpp:121</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736"><div class="ttname"><a href="namespacellvm_1_1cl.html#a9241f2e42b7587b123c885d7a659ad44ad7c4bd83c337c86d34f6c2d8eba1e736">llvm::cl::BOU_TRUE</a></div><div class="ttdeci">@ BOU_TRUE</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00629">CommandLine.h:629</a></div></div>
<div class="ttc" id="aLegalizer_8h_html"><div class="ttname"><a href="Legalizer_8h.html">Legalizer.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a372d99cc1a229ad0e8ef80f12a0cd7cf"><div class="ttname"><a href="namespacellvm.html#a372d99cc1a229ad0e8ef80f12a0cd7cf">llvm::initializeRISCVInsertVSETVLIPass</a></div><div class="ttdeci">void initializeRISCVInsertVSETVLIPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a444697b4838267370f22740c1af730aa"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a444697b4838267370f22740c1af730aa">llvm::RISCVTargetMachine::getTargetTransformInfo</a></div><div class="ttdeci">TargetTransformInfo getTargetTransformInfo(const Function &amp;F) const override</div><div class="ttdoc">Get a TargetTransformInfo implementation for the target.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00205">RISCVTargetMachine.cpp:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a></div><div class="ttdeci">@ ABI_Unknown</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00393">RISCVBaseInfo.h:393</a></div></div>
<div class="ttc" id="aRegAllocBasic_8cpp_html_ad5d00e1d77644d95847b9bf8da12b759"><div class="ttname"><a href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a></div><div class="ttdeci">Basic Register Allocator</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBasic_8cpp_source.html#l00143">RegAllocBasic.cpp:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMRange_html"><div class="ttname"><a href="classllvm_1_1SMRange.html">llvm::SMRange</a></div><div class="ttdoc">Represents a range in source code.</div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00048">SMLoc.h:48</a></div></div>
<div class="ttc" id="aRISCVMachineFunctionInfo_8h_html"><div class="ttname"><a href="RISCVMachineFunctionInfo_8h.html">RISCVMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a13c1b5a253da5da49ce33d03dc1efc07"><div class="ttname"><a href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">llvm::to_string</a></div><div class="ttdeci">std::string to_string(const T &amp;Value)</div><div class="ttdef"><b>Definition:</b> <a href="ScopedPrinter_8h_source.html#l00085">ScopedPrinter.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_html_a62834da6fd24fb8766861fafa8c4049e"><div class="ttname"><a href="namespacellvm.html#a62834da6fd24fb8766861fafa8c4049e">llvm::MachineCombinerID</a></div><div class="ttdeci">char &amp; MachineCombinerID</div><div class="ttdoc">This pass performs instruction combining using trace metrics to estimate critical-path and resource d...</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombiner_8cpp_source.html#l00130">MachineCombiner.cpp:130</a></div></div>
<div class="ttc" id="aTargetTransformInfo_8h_html"><div class="ttname"><a href="TargetTransformInfo_8h.html">TargetTransformInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a34fb8a9e9b7d77d47c733f788357f612"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a34fb8a9e9b7d77d47c733f788357f612">llvm::RISCVTargetMachine::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DstAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00213">RISCVTargetMachine.cpp:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1legacy_1_1PassManagerBase_html"><div class="ttname"><a href="classllvm_1_1legacy_1_1PassManagerBase.html">llvm::legacy::PassManagerBase</a></div><div class="ttdoc">PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...</div><div class="ttdef"><b>Definition:</b> <a href="LegacyPassManager_8h_source.html#l00039">LegacyPassManager.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRTranslator_html"><div class="ttname"><a href="classllvm_1_1IRTranslator.html">llvm::IRTranslator</a></div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8h_source.html#l00064">IRTranslator.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html_a223dd14e7d12bc5cea01889b972a98b2"><div class="ttname"><a href="classllvm_1_1StringRef.html#a223dd14e7d12bc5cea01889b972a98b2">llvm::StringRef::str</a></div><div class="ttdeci">std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00222">StringRef.h:222</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aRISCVTargetInfo_8h_html"><div class="ttname"><a href="RISCVTargetInfo_8h.html">RISCVTargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegBankSelect_html"><div class="ttname"><a href="classllvm_1_1RegBankSelect.html">llvm::RegBankSelect</a></div><div class="ttdoc">This pass implements the reg bank selector pass used in the GlobalISel pipeline.</div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8h_source.html#l00091">RegBankSelect.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_ad7e52174abb1cfb84238ad1ac475ee36"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00057">CodeGen.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00395">MachineScheduler.h:395</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdoc">A ScheduleDAG for scheduling lists of MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00120">ScheduleDAGInstrs.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1MDString_html"><div class="ttname"><a href="classllvm_1_1MDString.html">llvm::MDString</a></div><div class="ttdoc">A single uniqued string.</div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00611">Metadata.h:611</a></div></div>
<div class="ttc" id="aRISCVTargetTransformInfo_8h_html"><div class="ttname"><a href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a></div></div>
<div class="ttc" id="aTargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1MachineFunctionInfo.html">llvm::MachineFunctionInfo</a></div><div class="ttdoc">MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00095">MachineFunction.h:95</a></div></div>
<div class="ttc" id="aInitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_a3568b368ff108cf4afed7b8ae32ded70"><div class="ttname"><a href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">llvm::getTheRISCV32Target</a></div><div class="ttdeci">Target &amp; getTheRISCV32Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00013">RISCVTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html_a9ca45577ddb8efe4904398939fae28d1"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">llvm::TargetMachine::TargetCPU</a></div><div class="ttdeci">std::string TargetCPU</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00098">TargetMachine.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetMachine_html_a98eb1677d127d88cfee4aa4c2cef9292"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a98eb1677d127d88cfee4aa4c2cef9292">llvm::RISCVTargetMachine::createMachineFunctionInfo</a></div><div class="ttdeci">MachineFunctionInfo * createMachineFunctionInfo(BumpPtrAllocator &amp;Allocator, const Function &amp;F, const TargetSubtargetInfo *STI) const override</div><div class="ttdoc">Create the target's instance of MachineFunctionInfo.</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00197">RISCVTargetMachine.cpp:197</a></div></div>
<div class="ttc" id="aMIParser_8h_html"><div class="ttname"><a href="MIParser_8h.html">MIParser.h</a></div></div>
<div class="ttc" id="aTargetLoweringObjectFileImpl_8h_html"><div class="ttname"><a href="TargetLoweringObjectFileImpl_8h.html">TargetLoweringObjectFileImpl.h</a></div></div>
<div class="ttc" id="aRISCVTargetMachine_8h_html"><div class="ttname"><a href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:49 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
