{"vcs1":{"timestamp_begin":1682458471.557060263, "rt":0.44, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1682458472.027838040, "rt":0.36, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682458472.407426967, "rt":0.19, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682458471.212203392}
{"VCS_COMP_START_TIME": 1682458471.212203392}
{"VCS_COMP_END_TIME": 1682458472.639516326}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 339800}}
{"stitch_vcselab": {"peak_mem": 238980}}
