
ubuntu-preinstalled/column:     file format elf32-littlearm


Disassembly of section .init:

0000087c <.init>:
 87c:	push	{r3, lr}
 880:	bl	10c8 <abort@plt+0x690>
 884:	pop	{r3, pc}

Disassembly of section .plt:

00000888 <calloc@plt-0x14>:
 888:	push	{lr}		; (str lr, [sp, #-4]!)
 88c:	ldr	lr, [pc, #4]	; 898 <calloc@plt-0x4>
 890:	add	lr, pc, lr
 894:	ldr	pc, [lr, #8]!
 898:	andeq	r1, r1, r0, lsr #13

0000089c <calloc@plt>:
 89c:	add	ip, pc, #0, 12
 8a0:	add	ip, ip, #69632	; 0x11000
 8a4:	ldr	pc, [ip, #1696]!	; 0x6a0

000008a8 <raise@plt>:
 8a8:	add	ip, pc, #0, 12
 8ac:	add	ip, ip, #69632	; 0x11000
 8b0:	ldr	pc, [ip, #1688]!	; 0x698

000008b4 <mbsrtowcs@plt>:
 8b4:	add	ip, pc, #0, 12
 8b8:	add	ip, ip, #69632	; 0x11000
 8bc:	ldr	pc, [ip, #1680]!	; 0x690

000008c0 <__cxa_finalize@plt>:
 8c0:	add	ip, pc, #0, 12
 8c4:	add	ip, ip, #69632	; 0x11000
 8c8:	ldr	pc, [ip, #1672]!	; 0x688

000008cc <__fgetws_chk@plt>:
 8cc:	add	ip, pc, #0, 12
 8d0:	add	ip, ip, #69632	; 0x11000
 8d4:	ldr	pc, [ip, #1664]!	; 0x680

000008d8 <fopen@plt>:
 8d8:	add	ip, pc, #0, 12
 8dc:	add	ip, ip, #69632	; 0x11000
 8e0:	ldr	pc, [ip, #1656]!	; 0x678

000008e4 <wcspbrk@plt>:
 8e4:	add	ip, pc, #0, 12
 8e8:	add	ip, ip, #69632	; 0x11000
 8ec:	ldr	pc, [ip, #1648]!	; 0x670

000008f0 <wcwidth@plt>:
 8f0:	add	ip, pc, #0, 12
 8f4:	add	ip, ip, #69632	; 0x11000
 8f8:	ldr	pc, [ip, #1640]!	; 0x668

000008fc <free@plt>:
 8fc:			; <UNDEFINED> instruction: 0xe7fd4778
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1628]!	; 0x65c

0000090c <realloc@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #69632	; 0x11000
 914:	ldr	pc, [ip, #1620]!	; 0x654

00000918 <err@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #69632	; 0x11000
 920:	ldr	pc, [ip, #1612]!	; 0x64c

00000924 <perror@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1604]!	; 0x644

00000930 <putwchar@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1596]!	; 0x63c

0000093c <fwrite@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1588]!	; 0x634

00000948 <wcscpy@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1580]!	; 0x62c

00000954 <ioctl@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1572]!	; 0x624

00000960 <getenv@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1564]!	; 0x61c

0000096c <malloc@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1556]!	; 0x614

00000978 <__libc_start_main@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1548]!	; 0x60c

00000984 <__gmon_start__@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1540]!	; 0x604

00000990 <exit@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1532]!	; 0x5fc

0000099c <iswspace@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1524]!	; 0x5f4

000009a8 <warnx@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1516]!	; 0x5ec

000009b4 <getopt@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #69632	; 0x11000
 9bc:	ldr	pc, [ip, #1508]!	; 0x5e4

000009c0 <__errno_location@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #69632	; 0x11000
 9c8:	ldr	pc, [ip, #1500]!	; 0x5dc

000009cc <memset@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #69632	; 0x11000
 9d4:	ldr	pc, [ip, #1492]!	; 0x5d4

000009d8 <fclose@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #69632	; 0x11000
 9e0:	ldr	pc, [ip, #1484]!	; 0x5cc

000009e4 <wcstok@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #69632	; 0x11000
 9ec:	ldr	pc, [ip, #1476]!	; 0x5c4

000009f0 <setlocale@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #69632	; 0x11000
 9f8:	ldr	pc, [ip, #1468]!	; 0x5bc

000009fc <wcschr@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #69632	; 0x11000
 a04:	ldr	pc, [ip, #1460]!	; 0x5b4

00000a08 <wcslen@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #69632	; 0x11000
 a10:	ldr	pc, [ip, #1452]!	; 0x5ac

00000a14 <warn@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #69632	; 0x11000
 a1c:	ldr	pc, [ip, #1444]!	; 0x5a4

00000a20 <__wprintf_chk@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #69632	; 0x11000
 a28:	ldr	pc, [ip, #1436]!	; 0x59c

00000a2c <atoi@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #69632	; 0x11000
 a34:	ldr	pc, [ip, #1428]!	; 0x594

00000a38 <abort@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #69632	; 0x11000
 a40:	ldr	pc, [ip, #1420]!	; 0x58c

Disassembly of section .text:

00000a48 <.text>:
     a48:	svcmi	0x00f0e92d
     a4c:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
     a50:	strmi	r8, [r5], -r2, lsl #22
     a54:	strcs	pc, [ip, #2271]	; 0x8df
     a58:			; <UNDEFINED> instruction: 0xf8df2006
     a5c:	ldrbtmi	r3, [sl], #-1420	; 0xfffffa74
     a60:	strne	pc, [r8, #2271]	; 0x8df
     a64:			; <UNDEFINED> instruction: 0xf8dfb08f
     a68:	ldmpl	r3, {r3, r7, r8, sl, ip, pc}^
     a6c:	ldrbtmi	r4, [r9], #1145	; 0x479
     a70:	movwls	r6, #55323	; 0xd81b
     a74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     a78:	svc	0x00baf7ff
     a7c:	vpmax.s8	d26, d5, d11
     a80:	andcs	r4, r1, r3, lsl r1
     a84:	svc	0x0066f7ff
     a88:	andle	r3, r4, r1
     a8c:	strhtcc	pc, [lr], -sp	; <UNPREDICTABLE>
     a90:			; <UNDEFINED> instruction: 0xf0402b00
     a94:			; <UNDEFINED> instruction: 0xf8df8085
     a98:	ldrbtmi	r0, [r8], #-1372	; 0xfffffaa4
     a9c:	svc	0x0060f7ff
     aa0:			; <UNDEFINED> instruction: 0xf7ffb128
     aa4:			; <UNDEFINED> instruction: 0xf8dfefc4
     aa8:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
     aac:			; <UNDEFINED> instruction: 0xf8df6018
     ab0:	andcs	r3, r0, #76, 10	; 0x13000000
     ab4:	strbhi	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     ab8:	bpl	43c2e0 <abort@plt+0x43b8a8>
     abc:			; <UNDEFINED> instruction: 0xf8df447b
     ac0:	ldrbtmi	fp, [r8], #1348	; 0x544
     ac4:	cmpvs	sl, r6, lsl r6
     ac8:			; <UNDEFINED> instruction: 0xf8df44fb
     acc:			; <UNDEFINED> instruction: 0x4617353c
     ad0:	movwls	r4, #9339	; 0x247b
     ad4:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
     ad8:			; <UNDEFINED> instruction: 0x46210a10
     adc:	svc	0x006af7ff
     ae0:	rsble	r1, r2, r2, asr #24
     ae4:	ldmdacs	r5, {r0, r1, r5, r6, fp, ip, sp}
     ae8:	ldm	pc, {r0, r1, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     aec:	bmi	fbcaf4 <abort@plt+0xfbc0bc>
     af0:	bmi	12933e0 <abort@plt+0x12929a8>
     af4:	bmi	1293424 <abort@plt+0x12929ec>
     af8:	bmi	128dc28 <abort@plt+0x128d1f0>
     afc:	vstreq	s8, [pc, #-296]	; 9dc <fclose@plt+0x4>
     b00:	bleq	1293430 <abort@plt+0x12929f8>
     b04:	strb	r2, [r5, r1, lsl #12]!
     b08:	strb	r2, [r3, r1, lsl #14]!
     b0c:	ldrbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     b10:	tstls	r3, r9, lsl #18
     b14:	ldrmi	r2, [sl], -r0, lsl #6
     b18:	andgt	pc, r0, r9, asr r8	; <UNPREDICTABLE>
     b1c:			; <UNDEFINED> instruction: 0xf8dc4618
     b20:	strls	r5, [r9, #-0]
     b24:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     b28:	stmdbls	r3, {r0, r6, sl, fp, ip}
     b2c:	subshi	pc, r0, #0
     b30:	beq	7cf38 <abort@plt+0x7c500>
     b34:	b	13e4f48 <abort@plt+0x13e4510>
     b38:			; <UNDEFINED> instruction: 0xf7ff008a
     b3c:	stmdbls	r3, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
     b40:	stmdacs	r0, {r0, r2, r9, sl, lr}
     b44:	subhi	pc, r9, #0
     b48:	ldrbmi	r2, [r2], -r0, lsl #6
     b4c:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
     b50:	andsvs	r9, sp, r2, lsl #22
     b54:			; <UNDEFINED> instruction: 0xf8dfe7be
     b58:	andcs	r3, r1, #184, 8	; 0xb8000000
     b5c:	orrsvs	r4, sl, fp, ror r4
     b60:	movwcs	lr, #6072	; 0x17b8
     b64:	andscc	pc, r4, fp, asr #17
     b68:			; <UNDEFINED> instruction: 0xf8dfe7b4
     b6c:			; <UNDEFINED> instruction: 0xf85934a0
     b70:	ldmdavs	r8, {r0, r1, ip, sp}
     b74:	svc	0x005af7ff
     b78:	ldrcc	pc, [r8], #2271	; 0x8df
     b7c:	andsvs	r4, r8, fp, ror r4
     b80:			; <UNDEFINED> instruction: 0xf8dfe7a8
     b84:	eorscs	r3, r7, #148, 8	; 0x94000000
     b88:	ldreq	pc, [r0], #2271	; 0x8df
     b8c:			; <UNDEFINED> instruction: 0xf8592101
     b90:	ldrbtmi	r3, [r8], #-3
     b94:			; <UNDEFINED> instruction: 0xf7ff681b
     b98:	ldrdcs	lr, [r1], -r2
     b9c:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
     ba0:	ldrbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     ba4:	andsvs	r4, r3, sl, ror r4
     ba8:			; <UNDEFINED> instruction: 0xf8dfe781
     bac:			; <UNDEFINED> instruction: 0xf8593478
     bb0:	ldmdavs	fp, {r0, r1, ip, sp}
     bb4:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
     bb8:	streq	lr, [r3], #2820	; 0xb04
     bbc:			; <UNDEFINED> instruction: 0xf8dfb1f8
     bc0:			; <UNDEFINED> instruction: 0xf8df8468
     bc4:			; <UNDEFINED> instruction: 0xf8dfa468
     bc8:	ldrbtmi	r9, [r8], #1128	; 0x468
     bcc:	ldrbtmi	r4, [r9], #1274	; 0x4fa
     bd0:			; <UNDEFINED> instruction: 0xf000e007
     bd4:	strtmi	pc, [r8], -r9, lsl #22
     bd8:	mrc	7, 7, APSR_nzcv, cr14, cr15, {7}
     bdc:	svceq	0x0004f854
     be0:	strbmi	fp, [r1], -r0, lsr #3
     be4:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
     be8:	stmdacs	r0, {r0, r2, r9, sl, lr}
     bec:	stmdavs	r1!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
     bf0:			; <UNDEFINED> instruction: 0xf7ff4650
     bf4:	movwcs	lr, #7952	; 0x1f10
     bf8:	andcc	pc, r8, r9, asr #17
     bfc:			; <UNDEFINED> instruction: 0xf8dfe7ee
     c00:			; <UNDEFINED> instruction: 0xf8593434
     c04:	ldmdavs	r8, {r0, r1, ip, sp}
     c08:	blx	ffbbcc10 <abort@plt+0xffbbc1d8>
     c0c:	strtcs	pc, [r8], #-2271	; 0xfffff721
     c10:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
     c14:	blcs	25834 <abort@plt+0x24dfc>
     c18:	ldmvs	r4, {r0, r2, r3, r6, ip, lr, pc}^
     c1c:			; <UNDEFINED> instruction: 0xf0243408
     c20:	sbcsvs	r0, r4, r7, lsl #8
     c24:	cmnle	r3, r0, lsl #30
     c28:	ldrcc	pc, [r0], #-2271	; 0xfffff721
     c2c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
     c30:	ble	10d1648 <abort@plt+0x10d0c10>
     c34:	andls	r4, r3, #34603008	; 0x2100000
     c38:	blx	fe4bcc42 <abort@plt+0xfe4bc20a>
     c3c:	cdpcs	0, 0, cr9, cr0, cr2, {0}
     c40:	msrhi	SPSR_sx, r0
     c44:	ldrtmi	r9, [fp], r3, lsl #20
     c48:	mvnsge	pc, #14614528	; 0xdf0000
     c4c:	ldmdavs	r1, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}
     c50:			; <UNDEFINED> instruction: 0x461544fa
     c54:			; <UNDEFINED> instruction: 0xf1a1447b
     c58:	ldrbmi	r0, [r1], r4, lsl #16
     c5c:			; <UNDEFINED> instruction: 0xf8589303
     c60:	strbmi	r2, [r9], -r4, lsl #30
     c64:			; <UNDEFINED> instruction: 0xf7ff2001
     c68:			; <UNDEFINED> instruction: 0xf8d8eedc
     c6c:			; <UNDEFINED> instruction: 0xf0000000
     c70:	stmdbvs	fp!, {r0, r1, r2, r3, r7, r9, fp, ip, sp, lr, pc}
     c74:			; <UNDEFINED> instruction: 0x612b3b01
     c78:	blcs	11e8c <abort@plt+0x11454>
     c7c:	movhi	pc, r0
     c80:	strcc	r9, [r1, -r2, lsl #22]
     c84:	mlale	ip, pc, r2, r4	; <UNPREDICTABLE>
     c88:	movweq	pc, #33035	; 0x810b	; <UNPREDICTABLE>
     c8c:	beq	1fcd20 <abort@plt+0x1fc2e8>
     c90:	svclt	0x00d845a2
     c94:	stcle	6, cr4, [sl], {86}	; 0x56
     c98:	andcs	r3, r9, r8, lsl #12
     c9c:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ca0:	lfmle	f4, 2, [r9, #664]!	; 0x298
     ca4:	bleq	2bbb3c <abort@plt+0x2bb104>
     ca8:	bleq	1fcd5c <abort@plt+0x1fc324>
     cac:	blls	d2000 <abort@plt+0xd15c8>
     cb0:	ldrmi	r6, [ip], #-2267	; 0xfffff725
     cb4:	ldmvs	r0, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
     cb8:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     cbc:	vfmami.f64	d25, d2, d6
     cc0:	mrcne	8, 2, r6, cr12, cr5, {0}
     cc4:			; <UNDEFINED> instruction: 0xf855447e
     cc8:			; <UNDEFINED> instruction: 0x3c012b04
     ccc:	andcs	r4, r1, r1, lsr r6
     cd0:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     cd4:	mvnsle	r1, r3, ror #24
     cd8:	ldrbtmi	r4, [fp], #-3036	; 0xfffff424
     cdc:			; <UNDEFINED> instruction: 0xf7ff6898
     ce0:	andcs	lr, sl, r8, asr lr
     ce4:	stmiavs	ip!, {r8, r9, sl, sp}^
     ce8:			; <UNDEFINED> instruction: 0xf7ff46bb
     cec:	ldr	lr, [r6, r2, lsr #28]!
     cf0:	tstcs	ip, r6, lsl #30
     cf4:	ldrtmi	r9, [r8], -r2, lsl #4
     cf8:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
     cfc:	stmdacs	r0, {r1, r2, r9, sl, lr}
     d00:	msrhi	SPSR_fxc, r0
     d04:	andscs	r2, r9, r4, lsl #2
     d08:	stcl	7, cr15, [r8, #1020]	; 0x3fc
     d0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
     d10:	msrhi	SPSR_xc, r0
     d14:	andscs	r2, r9, r4, lsl #2
     d18:	stcl	7, cr15, [r0, #1020]	; 0x3fc
     d1c:	stmdacs	r0, {r2, r9, sl, lr}
     d20:	cmphi	fp, r0	; <UNPREDICTABLE>
     d24:	svccs	0x00009a02
     d28:	ldclle	8, cr6, [r5, #68]	; 0x44
     d2c:			; <UNDEFINED> instruction: 0xf04f6992
     d30:	blmi	ff1c319c <abort@plt+0xff1c2764>
     d34:	andeq	pc, ip, r6, lsl #2
     d38:	ldrbtmi	r9, [fp], #-7
     d3c:	svcne	0x000a9202
     d40:	andcs	r9, r0, #4, 4	; 0x40000000
     d44:	bge	2a5560 <abort@plt+0x2a4b28>
     d48:	ldrdge	pc, [r0], -r3
     d4c:	cdp	0, 0, cr9, cr8, cr3, {0}
     d50:	blls	10b598 <abort@plt+0x10ab60>
     d54:			; <UNDEFINED> instruction: 0xf8532600
     d58:	ldrbmi	fp, [r8], r4, lsl #30
     d5c:	ands	r9, r0, r4, lsl #6
     d60:			; <UNDEFINED> instruction: 0x46404651
     d64:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
     d68:	movwcs	fp, #272	; 0x110
     d6c:	blcc	13ee74 <abort@plt+0x13e43c>
     d70:			; <UNDEFINED> instruction: 0xf8c7900a
     d74:	strcc	r8, [r1], -r0
     d78:			; <UNDEFINED> instruction: 0xf000454e
     d7c:			; <UNDEFINED> instruction: 0xf04f809e
     d80:	blls	82d88 <abort@plt+0x82350>
     d84:	bleq	fe1bb6c8 <abort@plt+0xfe1bac90>
     d88:	streq	lr, [fp, -r5, lsl #22]
     d8c:			; <UNDEFINED> instruction: 0xf0002b00
     d90:			; <UNDEFINED> instruction: 0xf1b880af
     d94:	mvnle	r0, r0, lsl #30
     d98:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
     d9c:	svceq	0x0000f1b8
     da0:			; <UNDEFINED> instruction: 0x4643d1de
     da4:	ldrsbtvs	r4, [fp], -r8
     da8:	ldrtmi	r2, [r0], -r4, lsl #2
     dac:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     db0:	strmi	r9, [r3], r3, lsl #20
     db4:	stceq	8, cr15, [ip], {66}	; 0x42
     db8:			; <UNDEFINED> instruction: 0xf0002800
     dbc:	tstcs	r4, lr, lsl #2
     dc0:			; <UNDEFINED> instruction: 0xf7ff4630
     dc4:	blls	fc37c <abort@plt+0xfb944>
     dc8:	stceq	8, cr15, [r4], {67}	; 0x43
     dcc:			; <UNDEFINED> instruction: 0xf0002800
     dd0:			; <UNDEFINED> instruction: 0xf8438104
     dd4:	orrslt	r6, lr, r8, lsl #24
     dd8:	bl	120ec <abort@plt+0x116b4>
     ddc:	strtmi	r0, [r0], #1544	; 0x608
     de0:	stceq	8, cr15, [r4, #-348]	; 0xfffffea4
     de4:	stceq	8, cr15, [r4, #-300]	; 0xfffffed4
     de8:			; <UNDEFINED> instruction: 0xf9d2f000
     dec:	stccc	8, cr15, [r4, #-352]	; 0xfffffea0
     df0:	svclt	0x00c84298
     df4:	andeq	pc, r0, r8, asr #17
     df8:			; <UNDEFINED> instruction: 0xf84642af
     dfc:	mvnle	r0, r4, lsl #26
     e00:	blls	167614 <abort@plt+0x166bdc>
     e04:	andls	r3, r3, #12, 4	; 0xc0000000
     e08:	movwcc	r9, #6662	; 0x1a06
     e0c:	addsmi	r9, sl, #335544320	; 0x14000000
     e10:			; <UNDEFINED> instruction: 0xf8dfd19f
     e14:	movwcs	fp, #576	; 0x240
     e18:			; <UNDEFINED> instruction: 0xa01cf8dd
     e1c:	ldrbtmi	r9, [fp], #770	; 0x302
     e20:	strls	r4, [r6], #-2957	; 0xfffff473
     e24:	movwls	r4, #21627	; 0x547b
     e28:	bls	a7a44 <abort@plt+0xa700c>
     e2c:	addsmi	r6, sl, #442368	; 0x6c000
     e30:	svcge	0x0052f6bf
     e34:	stccc	8, cr15, [r8], {90}	; 0x5a
     e38:	stccs	8, cr15, [ip], {90}	; 0x5a
     e3c:	movwls	r2, #19201	; 0x4b01
     e40:			; <UNDEFINED> instruction: 0xf04fbfd8
     e44:	andls	r0, r3, #0, 18
     e48:	blls	f82f0 <abort@plt+0xf78b8>
     e4c:			; <UNDEFINED> instruction: 0xf1a39a04
     e50:			; <UNDEFINED> instruction: 0xf85a0708
     e54:			; <UNDEFINED> instruction: 0xf8df5c04
     e58:	svcne	0x001c9204
     e5c:	andhi	pc, r0, #14614528	; 0xdf0000
     e60:	streq	lr, [r2, r7, lsl #22]
     e64:	ldrbtmi	r9, [r9], #2822	; 0xb06
     e68:	cfstrscc	mvf4, [r4, #-992]	; 0xfffffc20
     e6c:			; <UNDEFINED> instruction: 0xf8541f1e
     e70:	strbmi	r2, [r9], -r4, lsl #30
     e74:	svccc	0x0004f856
     e78:			; <UNDEFINED> instruction: 0xf8552001
     e7c:	bcs	34a94 <abort@plt+0x3405c>
     e80:	andhi	pc, r0, sp, asr #17
     e84:	movweq	lr, #52131	; 0xcba3
     e88:	ldrbmi	fp, [sl], -r8, lsl #30
     e8c:			; <UNDEFINED> instruction: 0xf7ff3302
     e90:	adcsmi	lr, ip, #200, 26	; 0x3200
     e94:	blls	135648 <abort@plt+0x134c10>
     e98:	ldmibcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     e9c:			; <UNDEFINED> instruction: 0xf8539b03
     ea0:	orrslt	r2, r2, #41	; 0x29
     ea4:	andcs	r4, r1, pc, ror #18
     ea8:			; <UNDEFINED> instruction: 0xf10a9b02
     eac:	ldrbtmi	r0, [r9], #-2572	; 0xfffff5f4
     eb0:	movwls	r4, #9219	; 0x2403
     eb4:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
     eb8:			; <UNDEFINED> instruction: 0xf106e7b6
     ebc:			; <UNDEFINED> instruction: 0x46280919
     ec0:	streq	lr, [r9, pc, asr #20]
     ec4:			; <UNDEFINED> instruction: 0xf7ff4639
     ec8:	strmi	lr, [r5], -r2, lsr #26
     ecc:			; <UNDEFINED> instruction: 0xf0002800
     ed0:	strtmi	r8, [r0], -r4, lsl #1
     ed4:			; <UNDEFINED> instruction: 0xf7ff4639
     ed8:			; <UNDEFINED> instruction: 0x4604ed1a
     edc:	rsbsle	r2, ip, r0, lsl #16
     ee0:	rsbeq	pc, r4, r7, lsr #3
     ee4:	strtmi	r2, [r0], #-612	; 0xfffffd9c
     ee8:			; <UNDEFINED> instruction: 0xf7ff2100
     eec:	smlsldx	lr, r6, r0, sp
     ef0:	bcs	43c758 <abort@plt+0x43bd20>
     ef4:	ldrbmi	r4, [r1], -r0, asr #12
     ef8:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     efc:	eoreq	pc, r6, r5, asr #16
     f00:			; <UNDEFINED> instruction: 0xf47f2800
     f04:			; <UNDEFINED> instruction: 0x46d8af38
     f08:	bmi	15fac48 <abort@plt+0x15fa210>
     f0c:			; <UNDEFINED> instruction: 0xe7c9447a
     f10:	stmdbls	r2, {r1, r2, fp, ip, pc}
     f14:	blx	1bbcf1e <abort@plt+0x1bbc4e6>
     f18:	tstlt	r1, r3
     f1c:	movwcc	r4, #5635	; 0x1603
     f20:			; <UNDEFINED> instruction: 0xf8df9303
     f24:	movwcs	fp, #328	; 0x148
     f28:	ldrbtmi	r9, [fp], #772	; 0x304
     f2c:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
     f30:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
     f34:	addsmi	r3, r3, #805306368	; 0x30000000
     f38:	mcrge	7, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
     f3c:	ldmvs	ip, {r0, r2, r8, r9, fp, ip, pc}^
     f40:	blcs	27b50 <abort@plt+0x27118>
     f44:	svcmi	0x004bdd35
     f48:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     f4c:	ldrdge	pc, [r8, -pc]!	; <UNPREDICTABLE>
     f50:	cfmadd32ls	mvax6, mvfx4, mvfx4, mvfx1
     f54:	ldrbtmi	r4, [sl], #1151	; 0x47f
     f58:			; <UNDEFINED> instruction: 0x4651683a
     f5c:			; <UNDEFINED> instruction: 0xf8522001
     f60:			; <UNDEFINED> instruction: 0xf7ff2026
     f64:	ldmdavs	sl!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
     f68:			; <UNDEFINED> instruction: 0xf8529b03
     f6c:	ldrmi	r0, [lr], #-38	; 0xffffffda
     f70:			; <UNDEFINED> instruction: 0xf90ef000
     f74:	addsmi	r6, r6, #950272	; 0xe8000
     f78:	ble	692184 <abort@plt+0x69174c>
     f7c:	streq	pc, [r8, #-265]	; 0xfffffef7
     f80:	streq	pc, [r7, #-37]	; 0xffffffdb
     f84:	blle	311a3c <abort@plt+0x311004>
     f88:			; <UNDEFINED> instruction: 0xf10946a9
     f8c:	andcs	r0, r9, r8, lsl #18
     f90:	stcl	7, cr15, [lr], {255}	; 0xff
     f94:	cfldr64le	mvdx4, [r8, #644]!	; 0x284
     f98:			; <UNDEFINED> instruction: 0xf0231b63
     f9c:	bl	c1bc0 <abort@plt+0xc1188>
     fa0:	blls	833bc <abort@plt+0x82984>
     fa4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
     fa8:	ldrdcs	pc, [ip], -fp
     fac:	ldrmi	r4, [r4], #-1347	; 0xfffffabd
     fb0:	blls	135700 <abort@plt+0x134cc8>
     fb4:	movwcc	r2, #4106	; 0x100a
     fb8:			; <UNDEFINED> instruction: 0xf7ff9304
     fbc:			; <UNDEFINED> instruction: 0xe7b8ecba
     fc0:	svceq	0x0000f1bb
     fc4:	mcrge	4, 4, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
     fc8:			; <UNDEFINED> instruction: 0xf7ff200a
     fcc:			; <UNDEFINED> instruction: 0xe683ecb2
     fd0:	andcs	r4, r1, sl, lsr #18
     fd4:			; <UNDEFINED> instruction: 0xf7ff4479
     fd8:	smlatbcs	r0, r0, ip, lr
     fdc:			; <UNDEFINED> instruction: 0xf7ff2001
     fe0:	svclt	0x0000ec9c
     fe4:	ldrdeq	r1, [r1], -r6
     fe8:	andeq	r0, r0, r4, lsr #1
     fec:	andeq	r0, r0, ip, ror #24
     ff0:	andeq	r1, r1, r6, asr #9
     ff4:	andeq	r0, r0, r6, ror #23
     ff8:	andeq	r1, r1, sl, asr r5
     ffc:	andeq	r1, r1, r4, asr r5
    1000:	andeq	r0, r0, lr, lsl #24
    1004:	andeq	r1, r1, r8, asr #10
    1008:	andeq	r1, r1, r8, lsr r5
    100c:	andeq	r0, r0, r4, asr #1
    1010:			; <UNDEFINED> instruction: 0x000114b4
    1014:	andeq	r1, r1, r8, lsl #9
    1018:	andeq	r0, r0, ip, lsr #1
    101c:	andeq	r0, r0, r6, lsl #22
    1020:	andeq	r1, r1, r0, ror #8
    1024:	andeq	r0, r0, r8, lsr #1
    1028:	andeq	r0, r0, sl, asr #21
    102c:	andeq	r0, r0, r0, lsl fp
    1030:	andeq	r1, r1, r2, asr #8
    1034:	strheq	r0, [r0], -r4
    1038:	andeq	r1, r1, r0, lsl #8
    103c:	ldrdeq	r1, [r1], -r8
    1040:	andeq	r0, r0, r4, asr #21
    1044:			; <UNDEFINED> instruction: 0x000113bc
    1048:	andeq	r0, r0, ip, lsr sl
    104c:	andeq	r1, r1, r6, lsr r3
    1050:	andeq	r1, r1, lr, asr #5
    1054:	strdeq	r0, [r0], -r2
    1058:	andeq	r1, r1, ip, ror #3
    105c:	andeq	r0, r0, sl, ror r8
    1060:	andeq	r0, r0, r0, asr #17
    1064:	andeq	r0, r0, r2, asr r8
    1068:	andeq	r0, r0, r4, lsl #16
    106c:	andeq	r1, r1, r6, ror #1
    1070:	andeq	r1, r1, r2, ror #1
    1074:	strheq	r1, [r1], -ip
    1078:			; <UNDEFINED> instruction: 0x000007be
    107c:			; <UNDEFINED> instruction: 0x000006b4
    1080:	bleq	3d1c4 <abort@plt+0x3c78c>
    1084:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1088:	strbtmi	fp, [sl], -r2, lsl #24
    108c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1090:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1094:	ldrmi	sl, [sl], #776	; 0x308
    1098:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    109c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    10a0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    10a4:			; <UNDEFINED> instruction: 0xf85a4b06
    10a8:	stmdami	r6, {r0, r1, ip, sp}
    10ac:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    10b0:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    10b4:	stcl	7, cr15, [r0], {255}	; 0xff
    10b8:	andeq	r0, r1, r0, lsl #29
    10bc:	muleq	r0, r8, r0
    10c0:	strheq	r0, [r0], -r8
    10c4:	strheq	r0, [r0], -ip
    10c8:	ldr	r3, [pc, #20]	; 10e4 <abort@plt+0x6ac>
    10cc:	ldr	r2, [pc, #20]	; 10e8 <abort@plt+0x6b0>
    10d0:	add	r3, pc, r3
    10d4:	ldr	r2, [r3, r2]
    10d8:	cmp	r2, #0
    10dc:	bxeq	lr
    10e0:	b	984 <__gmon_start__@plt>
    10e4:	andeq	r0, r1, r0, ror #28
    10e8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    10ec:	blmi	1d310c <abort@plt+0x1d26d4>
    10f0:	bmi	1d22d8 <abort@plt+0x1d18a0>
    10f4:	addmi	r4, r3, #2063597568	; 0x7b000000
    10f8:	andle	r4, r3, sl, ror r4
    10fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1100:	ldrmi	fp, [r8, -r3, lsl #2]
    1104:	svclt	0x00004770
    1108:	andeq	r0, r1, ip, lsl pc
    110c:	andeq	r0, r1, r8, lsl pc
    1110:	andeq	r0, r1, ip, lsr lr
    1114:	andeq	r0, r0, r0, lsr #1
    1118:	stmdbmi	r9, {r3, fp, lr}
    111c:	bmi	252304 <abort@plt+0x2518cc>
    1120:	bne	25230c <abort@plt+0x2518d4>
    1124:	svceq	0x00cb447a
    1128:			; <UNDEFINED> instruction: 0x01a1eb03
    112c:	andle	r1, r3, r9, asr #32
    1130:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1134:	ldrmi	fp, [r8, -r3, lsl #2]
    1138:	svclt	0x00004770
    113c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1140:	andeq	r0, r1, ip, ror #29
    1144:	andeq	r0, r1, r0, lsl lr
    1148:	andeq	r0, r0, r0, asr #1
    114c:	blmi	2ae574 <abort@plt+0x2adb3c>
    1150:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1154:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1158:	blmi	26f70c <abort@plt+0x26ecd4>
    115c:	ldrdlt	r5, [r3, -r3]!
    1160:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1164:			; <UNDEFINED> instruction: 0xf7ff6818
    1168:			; <UNDEFINED> instruction: 0xf7ffebac
    116c:	blmi	1c1070 <abort@plt+0x1c0638>
    1170:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1174:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1178:			; <UNDEFINED> instruction: 0x00010eba
    117c:	andeq	r0, r1, r0, ror #27
    1180:	muleq	r0, ip, r0
    1184:	muleq	r1, lr, lr
    1188:	muleq	r1, sl, lr
    118c:	svclt	0x0000e7c4
    1190:			; <UNDEFINED> instruction: 0x4604b538
    1194:	noplt	{0}	; <UNPREDICTABLE>
    1198:	stmdacs	r9, {r8, sl, sp}
    119c:			; <UNDEFINED> instruction: 0xf045bf02
    11a0:	strcc	r0, [r1, #-1287]	; 0xfffffaf9
    11a4:	andle	r4, sl, r3, lsr #12
    11a8:	tstle	r2, fp, lsl r8
    11ac:	blcs	16db340 <abort@plt+0x16da908>
    11b0:			; <UNDEFINED> instruction: 0xf7ffd00b
    11b4:			; <UNDEFINED> instruction: 0x4623eb9e
    11b8:	svclt	0x00c82800
    11bc:	ldmdavs	r8, {r0, r2, r3, r5, fp, ip}^
    11c0:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, ip}
    11c4:	strtmi	sp, [r8], -r9, ror #3
    11c8:	stmiavs	r2!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    11cc:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    11d0:	bcs	f8fad8 <abort@plt+0xf8f0a0>
    11d4:			; <UNDEFINED> instruction: 0xf853d9f3
    11d8:	bcc	100cdf0 <abort@plt+0x100c3b8>
    11dc:	ldmle	sl!, {r1, r2, r3, r4, r5, r9, fp, sp}^
    11e0:	strmi	lr, [r5], -sp, ror #15
    11e4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    11e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    11ec:	andcs	r4, r2, r6, lsl #12
    11f0:	eoreq	pc, r0, r0, asr #5
    11f4:	bl	feebf1f8 <abort@plt+0xfeebe7c0>
    11f8:			; <UNDEFINED> instruction: 0xf0002800
    11fc:	mcrrmi	0, 8, r8, pc, cr7
    1200:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    1204:	blcs	1b298 <abort@plt+0x1a860>
    1208:	addhi	pc, sp, r0
    120c:	teqhi	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    1210:	vabdl.s8	q9, d0, d1
    1214:	ldrbtmi	r0, [r8], #1808	; 0x710
    1218:			; <UNDEFINED> instruction: 0x463a4633
    121c:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    1220:			; <UNDEFINED> instruction: 0xf7ff4628
    1224:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1228:	stmdavs	r8!, {r3, r6, ip, lr, pc}
    122c:			; <UNDEFINED> instruction: 0xf8d8462c
    1230:	ldmdblt	r8, {r2, r4, ip, pc}
    1234:			; <UNDEFINED> instruction: 0xf854e7f0
    1238:	tstlt	r8, r4, lsl #30
    123c:	bl	febbf240 <abort@plt+0xfebbe808>
    1240:	mvnsle	r2, r0, lsl #16
    1244:	svceq	0x0000f1b9
    1248:	stmdavs	r3!, {r1, r6, r8, ip, lr, pc}
    124c:	rscle	r2, r3, r0, lsl #22
    1250:	tstcs	sl, r0, lsr #12
    1254:	bl	ff4bf258 <abort@plt+0xff4be820>
    1258:	stmdacs	r0, {r0, r1, r9, sl, lr}
    125c:	andcs	sp, r0, #64	; 0x40
    1260:	andsvs	r4, sl, r8, lsr #12
    1264:			; <UNDEFINED> instruction: 0xff94f7ff
    1268:			; <UNDEFINED> instruction: 0xf8df4b36
    126c:	ldrbtmi	r9, [fp], #-220	; 0xffffff24
    1270:	ldmvs	sl, {r0, r3, r4, r5, r6, r7, sl, lr}^
    1274:			; <UNDEFINED> instruction: 0x4010f8d9
    1278:	svclt	0x00b84282
    127c:	ldmib	r9, {r3, r4, r6, r7, sp, lr}^
    1280:	addsmi	sl, ip, #0, 6
    1284:			; <UNDEFINED> instruction: 0x4628d035
    1288:	bl	fefbf28c <abort@plt+0xfefbe854>
    128c:	addeq	r3, r0, r1
    1290:	bl	1b3f294 <abort@plt+0x1b3e85c>
    1294:	eoreq	pc, r4, sl, asr #16
    1298:	eorsle	r2, r7, r0, lsl #16
    129c:	strcc	r4, [r1], #-1577	; 0xfffff9d7
    12a0:	bl	14bf2a4 <abort@plt+0x14be86c>
    12a4:	ldrtmi	r4, [sl], -r9, lsr #22
    12a8:	tstcs	r0, pc, asr #8	; <UNPREDICTABLE>
    12ac:			; <UNDEFINED> instruction: 0x4628447b
    12b0:			; <UNDEFINED> instruction: 0x4633611c
    12b4:	bl	2bf2b8 <abort@plt+0x2be880>
    12b8:			; <UNDEFINED> instruction: 0xd1b62800
    12bc:	bl	fe03f2c0 <abort@plt+0xfe03e888>
    12c0:	blcs	151b2d4 <abort@plt+0x151a89c>
    12c4:	strtmi	sp, [r8], -r6, lsr #32
    12c8:			; <UNDEFINED> instruction: 0x47f0e8bd
    12cc:	bllt	5bf2d0 <abort@plt+0x5be898>
    12d0:	tstcs	sl, ip, lsr #12
    12d4:			; <UNDEFINED> instruction: 0xf7ff4620
    12d8:			; <UNDEFINED> instruction: 0x4603eb92
    12dc:			; <UNDEFINED> instruction: 0xd1be2800
    12e0:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    12e4:	bl	183f2e8 <abort@plt+0x183e8b0>
    12e8:	andcs	r4, r1, #26624	; 0x6800
    12ec:	addsvs	r4, sl, fp, ror r4
    12f0:			; <UNDEFINED> instruction: 0xf504e792
    12f4:			; <UNDEFINED> instruction: 0x4650717a
    12f8:	andne	pc, r4, r9, asr #17
    12fc:			; <UNDEFINED> instruction: 0xf7ff0089
    1300:	strmi	lr, [r2], r6, lsl #22
    1304:	andeq	pc, r0, r9, asr #17
    1308:			; <UNDEFINED> instruction: 0xd1bc2800
    130c:	andcs	r2, r1, r0, lsl #2
    1310:	bl	bf314 <abort@plt+0xbe8dc>
    1314:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    1318:	bl	13f31c <abort@plt+0x13e8e4>
    131c:	pop	{r3, r5, r9, sl, lr}
    1320:			; <UNDEFINED> instruction: 0xf7ff47f0
    1324:	vst1.64	{d27-d28}, [pc :128], fp
    1328:	tstcs	r4, sl, ror r0
    132c:			; <UNDEFINED> instruction: 0xf7ff6060
    1330:	strhtvs	lr, [r0], -r6
    1334:			; <UNDEFINED> instruction: 0xf47f2800
    1338:	strb	sl, [r7, r9, ror #30]!
    133c:	andeq	r0, r1, lr, lsl #28
    1340:	strdeq	r0, [r1], -sl
    1344:	andeq	r0, r1, r2, lsr #27
    1348:	andeq	r0, r1, r0, lsr #27
    134c:	andeq	r0, r1, r4, ror #26
    1350:	andeq	r0, r0, r6, lsl #7
    1354:	andeq	r0, r1, r4, lsr #26
    1358:	andeq	r0, r0, r2, ror #6
    135c:	andeq	r0, r0, r0
    1360:			; <UNDEFINED> instruction: 0xf0002900
    1364:	b	fe021864 <abort@plt+0xfe020e2c>
    1368:	svclt	0x00480c01
    136c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    1370:	tsthi	pc, r0	; <UNPREDICTABLE>
    1374:	svclt	0x00480003
    1378:	addmi	r4, fp, #805306372	; 0x30000004
    137c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    1380:			; <UNDEFINED> instruction: 0xf0004211
    1384:	blx	fece1818 <abort@plt+0xfece0de0>
    1388:	blx	fec7dd9c <abort@plt+0xfec7d364>
    138c:	bl	fe83d598 <abort@plt+0xfe83cb60>
    1390:			; <UNDEFINED> instruction: 0xf1c20202
    1394:	andge	r0, r4, pc, lsl r2
    1398:	andne	lr, r2, #0, 22
    139c:	andeq	pc, r0, pc, asr #32
    13a0:	svclt	0x00004697
    13a4:	andhi	pc, r0, pc, lsr #7
    13a8:	svcvc	0x00c1ebb3
    13ac:	bl	1030fb4 <abort@plt+0x103057c>
    13b0:	svclt	0x00280000
    13b4:	bicvc	lr, r1, #166912	; 0x28c00
    13b8:	svcvc	0x0081ebb3
    13bc:	bl	1030fc4 <abort@plt+0x103058c>
    13c0:	svclt	0x00280000
    13c4:	orrvc	lr, r1, #166912	; 0x28c00
    13c8:	svcvc	0x0041ebb3
    13cc:	bl	1030fd4 <abort@plt+0x103059c>
    13d0:	svclt	0x00280000
    13d4:	movtvc	lr, #7075	; 0x1ba3
    13d8:	svcvc	0x0001ebb3
    13dc:	bl	1030fe4 <abort@plt+0x10305ac>
    13e0:	svclt	0x00280000
    13e4:	movwvc	lr, #7075	; 0x1ba3
    13e8:	svcvs	0x00c1ebb3
    13ec:	bl	1030ff4 <abort@plt+0x10305bc>
    13f0:	svclt	0x00280000
    13f4:	bicvs	lr, r1, #166912	; 0x28c00
    13f8:	svcvs	0x0081ebb3
    13fc:	bl	1031004 <abort@plt+0x10305cc>
    1400:	svclt	0x00280000
    1404:	orrvs	lr, r1, #166912	; 0x28c00
    1408:	svcvs	0x0041ebb3
    140c:	bl	1031014 <abort@plt+0x10305dc>
    1410:	svclt	0x00280000
    1414:	movtvs	lr, #7075	; 0x1ba3
    1418:	svcvs	0x0001ebb3
    141c:	bl	1031024 <abort@plt+0x10305ec>
    1420:	svclt	0x00280000
    1424:	movwvs	lr, #7075	; 0x1ba3
    1428:	svcpl	0x00c1ebb3
    142c:	bl	1031034 <abort@plt+0x10305fc>
    1430:	svclt	0x00280000
    1434:	bicpl	lr, r1, #166912	; 0x28c00
    1438:	svcpl	0x0081ebb3
    143c:	bl	1031044 <abort@plt+0x103060c>
    1440:	svclt	0x00280000
    1444:	orrpl	lr, r1, #166912	; 0x28c00
    1448:	svcpl	0x0041ebb3
    144c:	bl	1031054 <abort@plt+0x103061c>
    1450:	svclt	0x00280000
    1454:	movtpl	lr, #7075	; 0x1ba3
    1458:	svcpl	0x0001ebb3
    145c:	bl	1031064 <abort@plt+0x103062c>
    1460:	svclt	0x00280000
    1464:	movwpl	lr, #7075	; 0x1ba3
    1468:	svcmi	0x00c1ebb3
    146c:	bl	1031074 <abort@plt+0x103063c>
    1470:	svclt	0x00280000
    1474:	bicmi	lr, r1, #166912	; 0x28c00
    1478:	svcmi	0x0081ebb3
    147c:	bl	1031084 <abort@plt+0x103064c>
    1480:	svclt	0x00280000
    1484:	orrmi	lr, r1, #166912	; 0x28c00
    1488:	svcmi	0x0041ebb3
    148c:	bl	1031094 <abort@plt+0x103065c>
    1490:	svclt	0x00280000
    1494:	movtmi	lr, #7075	; 0x1ba3
    1498:	svcmi	0x0001ebb3
    149c:	bl	10310a4 <abort@plt+0x103066c>
    14a0:	svclt	0x00280000
    14a4:	movwmi	lr, #7075	; 0x1ba3
    14a8:	svccc	0x00c1ebb3
    14ac:	bl	10310b4 <abort@plt+0x103067c>
    14b0:	svclt	0x00280000
    14b4:	biccc	lr, r1, #166912	; 0x28c00
    14b8:	svccc	0x0081ebb3
    14bc:	bl	10310c4 <abort@plt+0x103068c>
    14c0:	svclt	0x00280000
    14c4:	orrcc	lr, r1, #166912	; 0x28c00
    14c8:	svccc	0x0041ebb3
    14cc:	bl	10310d4 <abort@plt+0x103069c>
    14d0:	svclt	0x00280000
    14d4:	movtcc	lr, #7075	; 0x1ba3
    14d8:	svccc	0x0001ebb3
    14dc:	bl	10310e4 <abort@plt+0x10306ac>
    14e0:	svclt	0x00280000
    14e4:	movwcc	lr, #7075	; 0x1ba3
    14e8:	svccs	0x00c1ebb3
    14ec:	bl	10310f4 <abort@plt+0x10306bc>
    14f0:	svclt	0x00280000
    14f4:	biccs	lr, r1, #166912	; 0x28c00
    14f8:	svccs	0x0081ebb3
    14fc:	bl	1031104 <abort@plt+0x10306cc>
    1500:	svclt	0x00280000
    1504:	orrcs	lr, r1, #166912	; 0x28c00
    1508:	svccs	0x0041ebb3
    150c:	bl	1031114 <abort@plt+0x10306dc>
    1510:	svclt	0x00280000
    1514:	movtcs	lr, #7075	; 0x1ba3
    1518:	svccs	0x0001ebb3
    151c:	bl	1031124 <abort@plt+0x10306ec>
    1520:	svclt	0x00280000
    1524:	movwcs	lr, #7075	; 0x1ba3
    1528:	svcne	0x00c1ebb3
    152c:	bl	1031134 <abort@plt+0x10306fc>
    1530:	svclt	0x00280000
    1534:	bicne	lr, r1, #166912	; 0x28c00
    1538:	svcne	0x0081ebb3
    153c:	bl	1031144 <abort@plt+0x103070c>
    1540:	svclt	0x00280000
    1544:	orrne	lr, r1, #166912	; 0x28c00
    1548:	svcne	0x0041ebb3
    154c:	bl	1031154 <abort@plt+0x103071c>
    1550:	svclt	0x00280000
    1554:	movtne	lr, #7075	; 0x1ba3
    1558:	svcne	0x0001ebb3
    155c:	bl	1031164 <abort@plt+0x103072c>
    1560:	svclt	0x00280000
    1564:	movwne	lr, #7075	; 0x1ba3
    1568:	svceq	0x00c1ebb3
    156c:	bl	1031174 <abort@plt+0x103073c>
    1570:	svclt	0x00280000
    1574:	biceq	lr, r1, #166912	; 0x28c00
    1578:	svceq	0x0081ebb3
    157c:	bl	1031184 <abort@plt+0x103074c>
    1580:	svclt	0x00280000
    1584:	orreq	lr, r1, #166912	; 0x28c00
    1588:	svceq	0x0041ebb3
    158c:	bl	1031194 <abort@plt+0x103075c>
    1590:	svclt	0x00280000
    1594:	movteq	lr, #7075	; 0x1ba3
    1598:	svceq	0x0001ebb3
    159c:	bl	10311a4 <abort@plt+0x103076c>
    15a0:	svclt	0x00280000
    15a4:	movweq	lr, #7075	; 0x1ba3
    15a8:	svceq	0x0000f1bc
    15ac:	submi	fp, r0, #72, 30	; 0x120
    15b0:	b	fe713378 <abort@plt+0xfe712940>
    15b4:	svclt	0x00480f00
    15b8:	ldrbmi	r4, [r0, -r0, asr #4]!
    15bc:	andcs	fp, r0, r8, lsr pc
    15c0:	b	13f11d8 <abort@plt+0x13f07a0>
    15c4:			; <UNDEFINED> instruction: 0xf04070ec
    15c8:	ldrbmi	r0, [r0, -r1]!
    15cc:			; <UNDEFINED> instruction: 0xf281fab1
    15d0:	andseq	pc, pc, #-2147483600	; 0x80000030
    15d4:	svceq	0x0000f1bc
    15d8:			; <UNDEFINED> instruction: 0xf002fa23
    15dc:	submi	fp, r0, #72, 30	; 0x120
    15e0:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    15e4:			; <UNDEFINED> instruction: 0xf06fbfc8
    15e8:	svclt	0x00b84000
    15ec:	andmi	pc, r0, pc, asr #32
    15f0:	stmdalt	lr, {ip, sp, lr, pc}
    15f4:	rscsle	r2, r4, r0, lsl #18
    15f8:	andmi	lr, r3, sp, lsr #18
    15fc:	mrc2	7, 5, pc, cr3, cr15, {7}
    1600:			; <UNDEFINED> instruction: 0x4006e8bd
    1604:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1608:	smlatbeq	r3, r1, fp, lr
    160c:	svclt	0x00004770
    1610:			; <UNDEFINED> instruction: 0xf04fb502
    1614:			; <UNDEFINED> instruction: 0xf7ff0008
    1618:	vstrlt.16	s28, [r2, #-144]	; 0xffffff70	; <UNPREDICTABLE>
    161c:	mvnsmi	lr, #737280	; 0xb4000
    1620:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1624:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1628:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    162c:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1630:	blne	1d9282c <abort@plt+0x1d91df4>
    1634:	strhle	r1, [sl], -r6
    1638:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    163c:	svccc	0x0004f855
    1640:	strbmi	r3, [sl], -r1, lsl #8
    1644:	ldrtmi	r4, [r8], -r1, asr #12
    1648:	adcmi	r4, r6, #152, 14	; 0x2600000
    164c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1650:	svclt	0x000083f8
    1654:	andeq	r0, r1, r6, lsl #16
    1658:	strdeq	r0, [r1], -ip
    165c:	svclt	0x00004770

Disassembly of section .fini:

00001660 <.fini>:
    1660:	push	{r3, lr}
    1664:	pop	{r3, pc}
