{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669304833252 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669304833252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 00:47:13 2022 " "Processing started: Fri Nov 25 00:47:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669304833252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304833252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RL_binary -c RL_binary " "Command: quartus_map --read_settings_files=on --write_settings_files=off RL_binary -c RL_binary" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304833252 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669304833529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669304833529 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RL_binary.v(48) " "Verilog HDL warning at RL_binary.v(48): extended using \"x\" or \"z\"" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669304839402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rl_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file rl_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 RL_binary " "Found entity 1: RL_binary" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_length.v 1 1 " "Found 1 design units, including 1 entities, in source file get_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_length " "Found entity 1: get_length" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_exp " "Found entity 1: mod_exp" {  } { { "mod_exp.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_mult " "Found entity 1: mont_mult" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "long_div.v 1 1 " "Found 1 design units, including 1 entities, in source file long_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 long_div " "Found entity 1: long_div" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rl_binary_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rl_binary_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RL_binary_tb " "Found entity 1: RL_binary_tb" {  } { { "RL_binary_tb.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304839408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304839408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RL_binary " "Elaborating entity \"RL_binary\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669304839430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RL_binary.v(109) " "Verilog HDL assignment warning at RL_binary.v(109): truncated value with size 32 to match size of target (8)" {  } { { "RL_binary.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839432 "|RL_binary"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_length get_length:gl_RL " "Elaborating entity \"get_length\" for hierarchy \"get_length:gl_RL\"" {  } { { "RL_binary.v" "gl_RL" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304839433 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(37) " "Verilog HDL assignment warning at get_length.v(37): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839434 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(52) " "Verilog HDL assignment warning at get_length.v(52): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839434 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(59) " "Verilog HDL assignment warning at get_length.v(59): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839434 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(63) " "Verilog HDL assignment warning at get_length.v(63): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839434 "|RL_binary|get_length:gl_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 get_length.v(68) " "Verilog HDL assignment warning at get_length.v(68): truncated value with size 32 to match size of target (8)" {  } { { "get_length.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/get_length.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839434 "|RL_binary|get_length:gl_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_exp mod_exp:me_1 " "Elaborating entity \"mod_exp\" for hierarchy \"mod_exp:me_1\"" {  } { { "RL_binary.v" "me_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/RL_binary.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304839435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "long_div mod_exp:me_1\|long_div:ld_1 " "Elaborating entity \"long_div\" for hierarchy \"mod_exp:me_1\|long_div:ld_1\"" {  } { { "mod_exp.v" "ld_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304839436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(59) " "Verilog HDL assignment warning at long_div.v(59): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839437 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(90) " "Verilog HDL assignment warning at long_div.v(90): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839438 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 long_div.v(96) " "Verilog HDL assignment warning at long_div.v(96): truncated value with size 32 to match size of target (8)" {  } { { "long_div.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/long_div.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839438 "|RL_binary|mod_exp:me_1|long_div:ld_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_mult mod_exp:me_1\|mont_mult:mm_1 " "Elaborating entity \"mont_mult\" for hierarchy \"mod_exp:me_1\|mont_mult:mm_1\"" {  } { { "mod_exp.v" "mm_1" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mod_exp.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304839439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(65) " "Verilog HDL assignment warning at mont_mult.v(65): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839440 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(68) " "Verilog HDL assignment warning at mont_mult.v(68): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839440 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(76) " "Verilog HDL assignment warning at mont_mult.v(76): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839440 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mont_mult.v(82) " "Verilog HDL assignment warning at mont_mult.v(82): truncated value with size 32 to match size of target (8)" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669304839440 "|RL_binary|mod_exp:me_1|mont_mult:mm_1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_1\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_1\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669304840230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_1\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_1\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669304840230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_2\|mont_mult:mm_2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_2\|mont_mult:mm_2\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669304840230 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mod_exp:me_2\|mont_mult:mm_1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mod_exp:me_2\|mont_mult:mm_1\|Mod0\"" {  } { { "mont_mult.v" "Mod0" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1669304840230 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1669304840230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\"" {  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304840262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0 " "Instantiated megafunction \"mod_exp:me_1\|mont_mult:mm_2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669304840262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669304840262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669304840262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1669304840262 ""}  } { { "mont_mult.v" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/mont_mult.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1669304840262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/lpm_divide_62m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304840296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304840296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304840303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304840303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/db/alt_u_div_ose.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669304840312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304840312 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669304841259 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "46 " "46 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669304842371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.map.smsg " "Generated suppressed messages file C:/Users/bpssw/Desktop/QuartusPrime/RL_binary/output_files/RL_binary.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304842433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669304842651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669304842651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2809 " "Implemented 2809 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "99 " "Implemented 99 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669304842840 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669304842840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2650 " "Implemented 2650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669304842840 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1669304842840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669304842840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4952 " "Peak virtual memory: 4952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669304842866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 00:47:22 2022 " "Processing ended: Fri Nov 25 00:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669304842866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669304842866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669304842866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669304842866 ""}
