# KGP_RISC
This is a 32-bit Single Cycle CPU (RISC Architecture) designed using Verilog in Xilinx ISE Design Suite 14.7 and burnt on FPGA for hardware implementation.
