head	1.4;
access;
symbols
	OPENBSD_6_0:1.4.0.4
	OPENBSD_6_0_BASE:1.4
	OPENBSD_5_9:1.4.0.2
	OPENBSD_5_9_BASE:1.4
	OPENBSD_5_8:1.3.0.6
	OPENBSD_5_8_BASE:1.3
	OPENBSD_5_7:1.3.0.2
	OPENBSD_5_7_BASE:1.3
	OPENBSD_5_6:1.2.0.4
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.2
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.1.1.1.0.8
	OPENBSD_5_4_BASE:1.1.1.1
	OPENBSD_5_3:1.1.1.1.0.6
	OPENBSD_5_3_BASE:1.1.1.1
	OPENBSD_5_2:1.1.1.1.0.4
	OPENBSD_5_2_BASE:1.1.1.1
	OPENBSD_5_1_BASE:1.1.1.1
	OPENBSD_5_1:1.1.1.1.0.2
	jasper_20111609:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.4
date	2015.12.20.09.34.16;	author jasper;	state Exp;
branches;
next	1.3;
commitid	PC4NwE6KlR5CuPeY;

1.3
date	2014.09.27.17.41.20;	author jasper;	state Exp;
branches;
next	1.2;
commitid	NrXnpEyWqUHZ31wO;

1.2
date	2013.08.06.18.11.40;	author jasper;	state Exp;
branches;
next	1.1;

1.1
date	2011.09.16.13.46.13;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.09.16.13.46.13;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.4
log
@- update to myhdl-0.9.0
- switch to pypi
@
text
@SHA256 (myhdl-0.9.0.tar.gz) = UtEqX+LNoiVYgGJyrzwrUZtvcJUpK45sitJV+2BFB6U=
SIZE (myhdl-0.9.0.tar.gz) = 679483
@


1.3
log
@update to myhdl-0.8.1
@
text
@d1 2
a2 2
SHA256 (myhdl-0.8.1.tar.gz) = JQhYtmZDSFEfS7XVyXJXAkL4Z28HfCrkTbRXHkZwyZM=
SIZE (myhdl-0.8.1.tar.gz) = 579332
@


1.2
log
@update to myhdl-0.8
@
text
@d1 2
a2 2
SHA256 (myhdl-0.8.tar.gz) = K3b86dnHXC2vC/3tV9n/F+5lffNYfdpWy39gCBQDo5s=
SIZE (myhdl-0.8.tar.gz) = 561297
@


1.1
log
@Initial revision
@
text
@d1 2
a2 5
MD5 (myhdl-0.7.tar.gz) = Da1pD+Fl5OjUtCFVtoL7Yw==
RMD160 (myhdl-0.7.tar.gz) = xSWyGobJIE7Hz2WXCbwOj7LHRQs=
SHA1 (myhdl-0.7.tar.gz) = Q4JEQjApdZPwoIuoF4xUK0zh8Zs=
SHA256 (myhdl-0.7.tar.gz) = fT4ONjpX5c6G9z9RUhXDA45n4AgqzhIM4Ah4+ljyc2g=
SIZE (myhdl-0.7.tar.gz) = 241770
@


1.1.1.1
log
@import myhdl 0.7

MyHDL is an open source Python package that lets you go from Python to
silicon. With MyHDL, you can use Python as a hardware description and
verification language. Furthermore, you can convert MyHDL code, that was
developed towards implementation, to Verilog and VHDL automatically, and
take it to a silicon implementation from there.

ok landry@@
@
text
@@
