{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:48:26 2016 " "Info: Processing started: Tue Jul 26 10:48:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full -c full " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Info: Found entity 1: tx_module" {  } { { "tx_module/tx_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Info: Found entity 1: tx_control_module" {  } { { "tx_module/tx_control_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module/tx_bps_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tx_module/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Info: Found entity 1: tx_bps_module" {  } { { "tx_module/tx_bps_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_bps_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data data uartsent.v(28) " "Info (10281): Verilog HDL Declaration information at uartsent.v(28): object \"Data\" differs only in case from object \"data\" in the same scope" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartsent.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uartsent.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartsent " "Info: Found entity 1: uartsent" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.v" "" { Text "G:/CPLD_FPGA/fullview/top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mesurefreq.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mesurefreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mesureFreq " "Info: Found entity 1: mesureFreq" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mesureFreq mesureFreq:U1 " "Info: Elaborating entity \"mesureFreq\" for hierarchy \"mesureFreq:U1\"" {  } { { "top.v" "U1" { Text "G:/CPLD_FPGA/fullview/top.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done mesureFreq.v(18) " "Warning (10036): Verilog HDL or VHDL warning at mesureFreq.v(18): object \"done\" assigned a value but never read" {  } { { "mesureFreq.v" "" { Text "G:/CPLD_FPGA/fullview/mesureFreq.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartsent uartsent:U2 " "Info: Elaborating entity \"uartsent\" for hierarchy \"uartsent:U2\"" {  } { { "top.v" "U2" { Text "G:/CPLD_FPGA/fullview/top.v" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[0\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[0\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[1\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[1\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[2\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[2\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[3\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[3\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[4\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[4\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[5\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[5\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[6\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[6\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[7\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[7\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[8\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[8\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[9\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[9\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[10\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[10\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[11\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[11\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[12\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[12\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[13\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[13\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[14\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[14\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[0\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[0\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[1\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[1\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[2\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[2\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[3\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[3\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[4\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[4\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[5\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[5\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[6\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[6\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data\[15\]\[7\] uartsent.v(34) " "Info (10041): Inferred latch for \"Data\[15\]\[7\]\" at uartsent.v(34)" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module uartsent:U2\|tx_module:U0 " "Info: Elaborating entity \"tx_module\" for hierarchy \"uartsent:U2\|tx_module:U0\"" {  } { { "uartsent.v" "U0" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module uartsent:U2\|tx_module:U0\|tx_bps_module:U1 " "Info: Elaborating entity \"tx_bps_module\" for hierarchy \"uartsent:U2\|tx_module:U0\|tx_bps_module:U1\"" {  } { { "tx_module/tx_module.v" "U1" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module uartsent:U2\|tx_module:U0\|tx_control_module:U2 " "Info: Elaborating entity \"tx_control_module\" for hierarchy \"uartsent:U2\|tx_module:U0\|tx_control_module:U2\"" {  } { { "tx_module/tx_module.v" "U2" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_module.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:U3 " "Info: Elaborating entity \"PLL\" for hierarchy \"PLL:U3\"" {  } { { "top.v" "U3" { Text "G:/CPLD_FPGA/fullview/top.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:U3\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL:U3\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:U3\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL:U3\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:U3\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL:U3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.v" "" { Text "G:/CPLD_FPGA/fullview/PLL.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "tx_module/tx_control_module.v" "" { Text "G:/CPLD_FPGA/fullview/tx_module/tx_control_module.v" 32 -1 0 } } { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uartsent:U2\|i\[0\] High " "Critical Warning (18010): Register uartsent:U2\|i\[0\] will power up to High" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 59 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/CPLD_FPGA/fullview/output_files/full.map.smsg " "Info: Generated suppressed messages file G:/CPLD_FPGA/fullview/output_files/full.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL:U3\|altpll:altpll_component\|pll " "Info: Adding node \"PLL:U3\|altpll:altpll_component\|pll\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "630 " "Info: Implemented 630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "621 " "Info: Implemented 621 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:48:28 2016 " "Info: Processing ended: Tue Jul 26 10:48:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
