Info: Starting: Create simulation model
Info: qsys-generate "D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC\simulation" --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ADCTest/ADCTestADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 17.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ADCTestADC.modular_adc_0.adc_monitor_internal.core: Unknown clock rate; 10.0 ms startup delay will be computed assuming a clock rate of 50MHz.
Info: ADCTestADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out1/adc_monitor_internal.adc_data: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC: Generating ADCTestADC "ADCTestADC" for SIM_VERILOG
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_1
Info: modular_adc_0: "ADCTestADC" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: adc_monitor_internal: "modular_adc_0" instantiated altera_trace_adc_monitor "adc_monitor_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: st_splitter_internal: "modular_adc_0" instantiated altera_avalon_st_splitter "st_splitter_internal"
Info: avalon_st_adapter: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: altera_trace_adc_monitor_wa_inst: "Generating: altera_trace_adc_monitor_wa_inst"
Info: core: "adc_monitor_internal" instantiated altera_trace_adc_monitor_core "core"
Info: trace_endpoint: "adc_monitor_internal" instantiated altera_trace_monitor_endpoint "trace_endpoint"
Info: rst_controller: "adc_monitor_internal" instantiated altera_reset_controller "rst_controller"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_1"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_1"
Info: altera_trace_adc_monitor_wa_inst: "core" instantiated altera_trace_adc_monitor_core "altera_trace_adc_monitor_wa_inst"
Info: altera_trace_adc_monitor_wa_inst: "altera_trace_adc_monitor_wa_inst" instantiated altera_trace_adc_monitor_wa "altera_trace_adc_monitor_wa_inst"
Info: ADCTestADC: Done "ADCTestADC" with 20 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC\ADCTestADC.spd" --output-directory="D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC\ADCTestADC.spd --output-directory=D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	15 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/BT/Documents/Formula Student/git/gearshift/ADCTest/ADCTestADC/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC.qsys" --block-symbol-file --output-directory="D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC" --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ADCTest/ADCTestADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 17.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ADCTestADC.modular_adc_0.adc_monitor_internal.core: Unknown clock rate; 10.0 ms startup delay will be computed assuming a clock rate of 50MHz.
Info: ADCTestADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out1/adc_monitor_internal.adc_data: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC.qsys" --synthesis=VERILOG --output-directory="D:\BT\Documents\Formula Student\git\gearshift\ADCTest\ADCTestADC\synthesis" --family="MAX 10" --part=10M08SAE144C8GES
Progress: Loading ADCTest/ADCTestADC.qsys
Progress: Reading input file
Progress: Adding modular_adc_0 [altera_modular_adc 17.0]
Progress: Parameterizing module modular_adc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: ADCTestADC.modular_adc_0.adc_monitor_internal.core: Unknown clock rate; 10.0 ms startup delay will be computed assuming a clock rate of 50MHz.
Info: ADCTestADC.modular_adc_0.control_internal.response/st_splitter_internal.in: The sink has a empty signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out0/sample_store_internal.response: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC.modular_adc_0.st_splitter_internal.out1/adc_monitor_internal.adc_data: The source has a empty signal of 1 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: ADCTestADC: Generating ADCTestADC "ADCTestADC" for QUARTUS_SYNTH
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting timing_adapter: timing_adapter_1
Info: avalon_st_adapter_002: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_002: Inserting timing_adapter: timing_adapter_1
Info: modular_adc_0: "ADCTestADC" instantiated altera_modular_adc "modular_adc_0"
Info: control_internal: "modular_adc_0" instantiated altera_modular_adc_control "control_internal"
Info: adc_monitor_internal: "modular_adc_0" instantiated altera_trace_adc_monitor "adc_monitor_internal"
Info: sequencer_internal: "modular_adc_0" instantiated altera_modular_adc_sequencer "sequencer_internal"
Info: sample_store_internal: "modular_adc_0" instantiated altera_modular_adc_sample_store "sample_store_internal"
Info: st_splitter_internal: "modular_adc_0" instantiated altera_avalon_st_splitter "st_splitter_internal"
Info: avalon_st_adapter: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "modular_adc_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: altera_trace_adc_monitor_wa_inst: "Generating: altera_trace_adc_monitor_wa_inst"
Info: core: "adc_monitor_internal" instantiated altera_trace_adc_monitor_core "core"
Info: trace_endpoint: "adc_monitor_internal" instantiated altera_trace_monitor_endpoint "trace_endpoint"
Info: rst_controller: "adc_monitor_internal" instantiated altera_reset_controller "rst_controller"
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_1"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_0"
Info: timing_adapter_1: "avalon_st_adapter_001" instantiated timing_adapter "timing_adapter_1"
Info: altera_trace_adc_monitor_wa_inst: "core" instantiated altera_trace_adc_monitor_core "altera_trace_adc_monitor_wa_inst"
Info: altera_trace_adc_monitor_wa_inst: "altera_trace_adc_monitor_wa_inst" instantiated altera_trace_adc_monitor_wa "altera_trace_adc_monitor_wa_inst"
Info: ADCTestADC: Done "ADCTestADC" with 20 modules, 31 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
