// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udpAppMux_appMuxTxPath (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txDataInDhcp_V_data_V_dout,
        txDataInDhcp_V_data_V_empty_n,
        txDataInDhcp_V_data_V_read,
        txDataInDhcp_V_keep_V_dout,
        txDataInDhcp_V_keep_V_empty_n,
        txDataInDhcp_V_keep_V_read,
        txDataInDhcp_V_last_V_dout,
        txDataInDhcp_V_last_V_empty_n,
        txDataInDhcp_V_last_V_read,
        txMetadataInDhcp_V_dout,
        txMetadataInDhcp_V_empty_n,
        txMetadataInDhcp_V_read,
        txLengthInDhcp_V_V_dout,
        txLengthInDhcp_V_V_empty_n,
        txLengthInDhcp_V_V_read,
        txDataInApp_V_data_V_dout,
        txDataInApp_V_data_V_empty_n,
        txDataInApp_V_data_V_read,
        txDataInApp_V_keep_V_dout,
        txDataInApp_V_keep_V_empty_n,
        txDataInApp_V_keep_V_read,
        txDataInApp_V_last_V_dout,
        txDataInApp_V_last_V_empty_n,
        txDataInApp_V_last_V_read,
        txMetadataInApp_V_dout,
        txMetadataInApp_V_empty_n,
        txMetadataInApp_V_read,
        txLengthInApp_V_V_dout,
        txLengthInApp_V_V_empty_n,
        txLengthInApp_V_V_read,
        txDataOut_V_data_V_din,
        txDataOut_V_data_V_full_n,
        txDataOut_V_data_V_write,
        txDataOut_V_keep_V_din,
        txDataOut_V_keep_V_full_n,
        txDataOut_V_keep_V_write,
        txDataOut_V_last_V_din,
        txDataOut_V_last_V_full_n,
        txDataOut_V_last_V_write,
        txMetadataOut_V_din,
        txMetadataOut_V_full_n,
        txMetadataOut_V_write,
        txLengthOut_V_V_din,
        txLengthOut_V_V_full_n,
        txLengthOut_V_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] txDataInDhcp_V_data_V_dout;
input   txDataInDhcp_V_data_V_empty_n;
output   txDataInDhcp_V_data_V_read;
input  [7:0] txDataInDhcp_V_keep_V_dout;
input   txDataInDhcp_V_keep_V_empty_n;
output   txDataInDhcp_V_keep_V_read;
input  [0:0] txDataInDhcp_V_last_V_dout;
input   txDataInDhcp_V_last_V_empty_n;
output   txDataInDhcp_V_last_V_read;
input  [95:0] txMetadataInDhcp_V_dout;
input   txMetadataInDhcp_V_empty_n;
output   txMetadataInDhcp_V_read;
input  [15:0] txLengthInDhcp_V_V_dout;
input   txLengthInDhcp_V_V_empty_n;
output   txLengthInDhcp_V_V_read;
input  [63:0] txDataInApp_V_data_V_dout;
input   txDataInApp_V_data_V_empty_n;
output   txDataInApp_V_data_V_read;
input  [7:0] txDataInApp_V_keep_V_dout;
input   txDataInApp_V_keep_V_empty_n;
output   txDataInApp_V_keep_V_read;
input  [0:0] txDataInApp_V_last_V_dout;
input   txDataInApp_V_last_V_empty_n;
output   txDataInApp_V_last_V_read;
input  [95:0] txMetadataInApp_V_dout;
input   txMetadataInApp_V_empty_n;
output   txMetadataInApp_V_read;
input  [15:0] txLengthInApp_V_V_dout;
input   txLengthInApp_V_V_empty_n;
output   txLengthInApp_V_V_read;
output  [63:0] txDataOut_V_data_V_din;
input   txDataOut_V_data_V_full_n;
output   txDataOut_V_data_V_write;
output  [7:0] txDataOut_V_keep_V_din;
input   txDataOut_V_keep_V_full_n;
output   txDataOut_V_keep_V_write;
output  [0:0] txDataOut_V_last_V_din;
input   txDataOut_V_last_V_full_n;
output   txDataOut_V_last_V_write;
output  [95:0] txMetadataOut_V_din;
input   txMetadataOut_V_full_n;
output   txMetadataOut_V_write;
output  [15:0] txLengthOut_V_V_din;
input   txLengthOut_V_V_full_n;
output   txLengthOut_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txMetadataInDhcp_V_read;
reg txLengthInDhcp_V_V_read;
reg txMetadataInApp_V_read;
reg txLengthInApp_V_V_read;
reg[63:0] txDataOut_V_data_V_din;
reg[7:0] txDataOut_V_keep_V_din;
reg[0:0] txDataOut_V_last_V_din;
reg[95:0] txMetadataOut_V_din;
reg txMetadataOut_V_write;
reg[15:0] txLengthOut_V_V_din;
reg txLengthOut_V_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_20;
reg   [0:0] shimState_tx = 1'b0;
reg   [0:0] streamSource_V = 1'b0;
wire   [0:0] tmp_nbwritereq_fu_192_p5;
wire   [0:0] tmp_11_nbwritereq_fu_204_p3;
wire   [0:0] tmp_14_nbwritereq_fu_212_p3;
wire   [0:0] grp_nbreadreq_fu_220_p5;
wire   [0:0] tmp_16_nbreadreq_fu_232_p3;
wire   [0:0] tmp_17_nbreadreq_fu_240_p3;
wire   [0:0] grp_nbreadreq_fu_248_p5;
wire   [0:0] tmp_19_nbreadreq_fu_260_p3;
wire   [0:0] tmp_20_nbreadreq_fu_268_p3;
reg    txDataInApp_V_data_V0_update;
wire    txDataInApp_V_data_V0_status;
wire    txDataOut_V_data_V1_status;
wire    txDataInDhcp_V_data_V0_status;
reg    ap_sig_bdd_199;
reg    txDataOut_V_data_V1_update;
wire   [0:0] grp_fu_362_p1;
wire   [0:0] grp_fu_383_p1;
reg    txDataInDhcp_V_data_V0_update;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_bdd_139;
reg    ap_sig_bdd_159;
reg    ap_sig_bdd_202;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_199)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// shimState_tx assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_shimState_tx
    if (ap_rst == 1'b1) begin
        shimState_tx <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199 & ~(ap_const_lv1_0 == grp_fu_383_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199 & ~(ap_const_lv1_0 == grp_fu_362_p1)))) begin
            shimState_tx <= ap_const_lv1_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_199 & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == grp_fu_362_p1)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & (ap_const_lv1_0 == grp_fu_362_p1)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & (ap_const_lv1_0 == grp_fu_362_p1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199 & (ap_const_lv1_0 == grp_fu_383_p1)))) begin
            shimState_tx <= ap_const_lv1_1;
        end
    end
end

/// streamSource_V assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_streamSource_V
    if (ap_rst == 1'b1) begin
        streamSource_V <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_202) begin
            if (ap_sig_bdd_159) begin
                streamSource_V <= ap_const_lv1_0;
            end else if (ap_sig_bdd_139) begin
                streamSource_V <= ap_const_lv1_1;
            end
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_199))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_199)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// txDataInApp_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataInApp_V_data_V0_update = ap_const_logic_1;
    end else begin
        txDataInApp_V_data_V0_update = ap_const_logic_0;
    end
end

/// txDataInDhcp_V_data_V0_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataInDhcp_V_data_V0_update = ap_const_logic_1;
    end else begin
        txDataInDhcp_V_data_V0_update = ap_const_logic_0;
    end
end

/// txDataOut_V_data_V1_update assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_data_V1_update = ap_const_logic_1;
    end else begin
        txDataOut_V_data_V1_update = ap_const_logic_0;
    end
end

/// txDataOut_V_data_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txDataInDhcp_V_data_V_dout or txDataInApp_V_data_V_dout or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_data_V_din = txDataInDhcp_V_data_V_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_data_V_din = txDataInApp_V_data_V_dout;
    end else begin
        txDataOut_V_data_V_din = 'bx;
    end
end

/// txDataOut_V_keep_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txDataInDhcp_V_keep_V_dout or txDataInApp_V_keep_V_dout or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_keep_V_din = txDataInDhcp_V_keep_V_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_keep_V_din = txDataInApp_V_keep_V_dout;
    end else begin
        txDataOut_V_keep_V_din = 'bx;
    end
end

/// txDataOut_V_last_V_din assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or txDataInDhcp_V_last_V_dout or txDataInApp_V_last_V_dout or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_last_V_din = txDataInDhcp_V_last_V_dout;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V) & ~ap_sig_bdd_199))) begin
        txDataOut_V_last_V_din = txDataInApp_V_last_V_dout;
    end else begin
        txDataOut_V_last_V_din = 'bx;
    end
end

/// txLengthInApp_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199)) begin
        txLengthInApp_V_V_read = ap_const_logic_1;
    end else begin
        txLengthInApp_V_V_read = ap_const_logic_0;
    end
end

/// txLengthInDhcp_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199)) begin
        txLengthInDhcp_V_V_read = ap_const_logic_1;
    end else begin
        txLengthInDhcp_V_V_read = ap_const_logic_0;
    end
end

/// txLengthOut_V_V_din assign process. ///
always @ (txLengthInDhcp_V_V_dout or txLengthInApp_V_V_dout or ap_sig_bdd_139 or ap_sig_bdd_159 or ap_sig_bdd_202)
begin
    if (ap_sig_bdd_202) begin
        if (ap_sig_bdd_159) begin
            txLengthOut_V_V_din = txLengthInDhcp_V_V_dout;
        end else if (ap_sig_bdd_139) begin
            txLengthOut_V_V_din = txLengthInApp_V_V_dout;
        end else begin
            txLengthOut_V_V_din = 'bx;
        end
    end else begin
        txLengthOut_V_V_din = 'bx;
    end
end

/// txLengthOut_V_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199))) begin
        txLengthOut_V_V_write = ap_const_logic_1;
    end else begin
        txLengthOut_V_V_write = ap_const_logic_0;
    end
end

/// txMetadataInApp_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199)) begin
        txMetadataInApp_V_read = ap_const_logic_1;
    end else begin
        txMetadataInApp_V_read = ap_const_logic_0;
    end
end

/// txMetadataInDhcp_V_read assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or ap_sig_bdd_199)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199)) begin
        txMetadataInDhcp_V_read = ap_const_logic_1;
    end else begin
        txMetadataInDhcp_V_read = ap_const_logic_0;
    end
end

/// txMetadataOut_V_din assign process. ///
always @ (txMetadataInDhcp_V_dout or txMetadataInApp_V_dout or ap_sig_bdd_139 or ap_sig_bdd_159 or ap_sig_bdd_202)
begin
    if (ap_sig_bdd_202) begin
        if (ap_sig_bdd_159) begin
            txMetadataOut_V_din = txMetadataInDhcp_V_dout;
        end else if (ap_sig_bdd_139) begin
            txMetadataOut_V_din = txMetadataInApp_V_dout;
        end else begin
            txMetadataOut_V_din = 'bx;
        end
    end else begin
        txMetadataOut_V_din = 'bx;
    end
end

/// txMetadataOut_V_write assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or ap_sig_bdd_199)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & ~ap_sig_bdd_199) | ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & (ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & ~ap_sig_bdd_199))) begin
        txMetadataOut_V_write = ap_const_logic_1;
    end else begin
        txMetadataOut_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_sig_bdd_199)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_139 assign process. ///
always @ (shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3)
begin
    ap_sig_bdd_139 = (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)));
end

/// ap_sig_bdd_159 assign process. ///
always @ (shimState_tx or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3)
begin
    ap_sig_bdd_159 = ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3));
end

/// ap_sig_bdd_199 assign process. ///
always @ (ap_start or ap_done_reg or txMetadataInDhcp_V_empty_n or txLengthInDhcp_V_V_empty_n or txMetadataInApp_V_empty_n or txLengthInApp_V_V_empty_n or txMetadataOut_V_full_n or txLengthOut_V_V_full_n or shimState_tx or streamSource_V or tmp_nbwritereq_fu_192_p5 or tmp_11_nbwritereq_fu_204_p3 or tmp_14_nbwritereq_fu_212_p3 or grp_nbreadreq_fu_220_p5 or tmp_16_nbreadreq_fu_232_p3 or tmp_17_nbreadreq_fu_240_p3 or grp_nbreadreq_fu_248_p5 or tmp_19_nbreadreq_fu_260_p3 or tmp_20_nbreadreq_fu_268_p3 or txDataInApp_V_data_V0_status or txDataOut_V_data_V1_status or txDataInDhcp_V_data_V0_status)
begin
    ap_sig_bdd_199 = (((txDataInApp_V_data_V0_status == ap_const_logic_0) & (((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)))) | ((((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & (txDataOut_V_data_V1_status == ap_const_logic_0)) | ((((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & (txMetadataInApp_V_empty_n == ap_const_logic_0)) | ((((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & (txMetadataOut_V_full_n == ap_const_logic_0)) | ((((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & (txLengthInApp_V_V_empty_n == ap_const_logic_0)) | ((((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == tmp_19_nbreadreq_fu_260_p3) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_268_p3) & (ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3))) & (txLengthOut_V_V_full_n == ap_const_logic_0)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (txDataInDhcp_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (txDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & (txMetadataInDhcp_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (txMetadataOut_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3) & (txLengthInDhcp_V_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == tmp_11_nbwritereq_fu_204_p3) & ~(ap_const_lv1_0 == tmp_14_nbwritereq_fu_212_p3) & (txLengthOut_V_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == tmp_16_nbreadreq_fu_232_p3) & ~(ap_const_lv1_0 == tmp_17_nbreadreq_fu_240_p3)) | (~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & (txDataInDhcp_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V)) | (~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & (txDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_220_p5) & ~(ap_const_lv1_0 == shimState_tx) & (ap_const_lv1_0 == streamSource_V)) | ((txDataInApp_V_data_V0_status == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V)) | (~(ap_const_lv1_0 == tmp_nbwritereq_fu_192_p5) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_248_p5) & (txDataOut_V_data_V1_status == ap_const_logic_0) & ~(ap_const_lv1_0 == shimState_tx) & ~(ap_const_lv1_0 == streamSource_V)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_202 assign process. ///
always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_199)
begin
    ap_sig_bdd_202 = ((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_199);
end
assign grp_fu_362_p1 = txDataInApp_V_last_V_dout;
assign grp_fu_383_p1 = txDataInDhcp_V_last_V_dout;
assign grp_nbreadreq_fu_220_p5 = (txDataInDhcp_V_data_V_empty_n & txDataInDhcp_V_keep_V_empty_n & txDataInDhcp_V_last_V_empty_n);
assign grp_nbreadreq_fu_248_p5 = (txDataInApp_V_data_V_empty_n & txDataInApp_V_keep_V_empty_n & txDataInApp_V_last_V_empty_n);
assign tmp_11_nbwritereq_fu_204_p3 = txMetadataOut_V_full_n;
assign tmp_14_nbwritereq_fu_212_p3 = txLengthOut_V_V_full_n;
assign tmp_16_nbreadreq_fu_232_p3 = txMetadataInDhcp_V_empty_n;
assign tmp_17_nbreadreq_fu_240_p3 = txLengthInDhcp_V_V_empty_n;
assign tmp_19_nbreadreq_fu_260_p3 = txMetadataInApp_V_empty_n;
assign tmp_20_nbreadreq_fu_268_p3 = txLengthInApp_V_V_empty_n;
assign tmp_nbwritereq_fu_192_p5 = (txDataOut_V_data_V_full_n & txDataOut_V_keep_V_full_n & txDataOut_V_last_V_full_n);
assign txDataInApp_V_data_V0_status = (txDataInApp_V_data_V_empty_n & txDataInApp_V_keep_V_empty_n & txDataInApp_V_last_V_empty_n);
assign txDataInApp_V_data_V_read = txDataInApp_V_data_V0_update;
assign txDataInApp_V_keep_V_read = txDataInApp_V_data_V0_update;
assign txDataInApp_V_last_V_read = txDataInApp_V_data_V0_update;
assign txDataInDhcp_V_data_V0_status = (txDataInDhcp_V_data_V_empty_n & txDataInDhcp_V_keep_V_empty_n & txDataInDhcp_V_last_V_empty_n);
assign txDataInDhcp_V_data_V_read = txDataInDhcp_V_data_V0_update;
assign txDataInDhcp_V_keep_V_read = txDataInDhcp_V_data_V0_update;
assign txDataInDhcp_V_last_V_read = txDataInDhcp_V_data_V0_update;
assign txDataOut_V_data_V1_status = (txDataOut_V_data_V_full_n & txDataOut_V_keep_V_full_n & txDataOut_V_last_V_full_n);
assign txDataOut_V_data_V_write = txDataOut_V_data_V1_update;
assign txDataOut_V_keep_V_write = txDataOut_V_data_V1_update;
assign txDataOut_V_last_V_write = txDataOut_V_data_V1_update;


endmodule //udpAppMux_appMuxTxPath

