Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_reg is a gated clock net sourced by a combinational pin design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O, cell design_1_i/reconos_osif_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_0 has an input control pin design_1_i/slot_0/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_0/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/ADDRBWRADDR[9] (net: design_1_i/slot_0/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_0/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[0] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEA[1] (net: design_1_i/slot_0/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_0/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[0] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_0/U0/local_ram_reg_1 has an input control pin design_1_i/slot_0/U0/local_ram_reg_1/WEBWE[1] (net: design_1_i/slot_0/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_0/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[5]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[0] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEA[1] (net: design_1_i/slot_1/U0/o_ram_reg[ram_we]__0) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_we]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[0] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_0 has an input control pin design_1_i/slot_1/U0/local_ram_reg_0/WEBWE[1] (net: design_1_i/slot_1/U0/o_RAMWE_sorter) which is driven by a register (design_1_i/slot_1/U0/sorter_i/o_RAMWE_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[10] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][6]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[11] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][7]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[12] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][8]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[13] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][9]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[14] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][10]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[4] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][0]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[5] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][1]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[6] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][2]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[7] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][3]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[8] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][4]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRARDADDR[9] (net: design_1_i/slot_1/U0/o_ram_reg[ram_addr_n_0_][5]) which is driven by a register (design_1_i/slot_1/U0/o_ram_reg[ram_addr][5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[10] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[4]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[11] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[3]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[12] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[2]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[13] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[1]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[14] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[0]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[4] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[10]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[5] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[9]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[6] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[8]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[7] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[7]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/slot_1/U0/local_ram_reg_1 has an input control pin design_1_i/slot_1/U0/local_ram_reg_1/ADDRBWRADDR[8] (net: design_1_i/slot_1/U0/o_RAMAddr_sorter[6]) which is driven by a register (design_1_i/slot_1/U0/sorter_i/ptr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 105 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "pblock_slot_0" Reconfigurable Module "design_1_i/slot_0"
Partition "pblock_slot_1" Reconfigurable Module "design_1_i/slot_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Bitstreams/config_sortdemo.bit...
Process Partition "pblock_slot_0"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_0" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_sortdemo_pblock_slot_0_partial.bit...
Process Partition "pblock_slot_1"
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_slot_1" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Partial bitstream contains 6861920 bits.
Writing bitstream ./Bitstreams/config_sortdemo_pblock_slot_1_partial.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2387.195 ; gain = 106.777 ; free physical = 2062 ; free virtual = 8112
