<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ar5416reg.h source code [netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar5416reg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>sys</a>/<a href='../../../..'>external</a>/<a href='../../..'>isc</a>/<a href='../..'>atheros_hal</a>/<a href='..'>dist</a>/<a href='./'>ar5416</a>/<a href='ar5416reg.h.html'>ar5416reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2002-2008 Atheros Communications, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Permission to use, copy, modify, and/or distribute this software for any</i></td></tr>
<tr><th id="6">6</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="7">7</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="10">10</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="11">11</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="12">12</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="13">13</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="14">14</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="15">15</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * $Id: ar5416reg.h,v 1.5 2011/08/01 10:21:32 jmcneill Exp $</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATH_AR5416REG_H">_DEV_ATH_AR5416REG_H</span></u></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/_DEV_ATH_AR5416REG_H" data-ref="_M/_DEV_ATH_AR5416REG_H">_DEV_ATH_AR5416REG_H</dfn></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../ar5212/ar5212reg.h.html">"ar5212/ar5212reg.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * Register added starting with the AR5416</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/AR_MIRT" data-ref="_M/AR_MIRT">AR_MIRT</dfn>			0x0020	/* interrupt rate threshold */</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMT" data-ref="_M/AR_TIMT">AR_TIMT</dfn>			0x0028	/* Tx Interrupt mitigation threshold */</u></td></tr>
<tr><th id="29">29</th><td><u>#define	<dfn class="macro" id="_M/AR_RIMT" data-ref="_M/AR_RIMT">AR_RIMT</dfn>			0x002C	/* Rx Interrupt mitigation threshold */</u></td></tr>
<tr><th id="30">30</th><td><u>#define	<dfn class="macro" id="_M/AR_GTXTO" data-ref="_M/AR_GTXTO">AR_GTXTO</dfn>		0x0064	/* global transmit timeout */</u></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/AR_GTTM" data-ref="_M/AR_GTTM">AR_GTTM</dfn>			0x0068	/* global transmit timeout mode */</u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/AR_CST" data-ref="_M/AR_CST">AR_CST</dfn>			0x006C	/* carrier sense timeout */</u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED" data-ref="_M/AR_MAC_LED">AR_MAC_LED</dfn>		0x1f04	/* LED control */</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/AR_WA" data-ref="_M/AR_WA">AR_WA</dfn>                   0x4004  /* PCIE work-arounds */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/AR_PCIE_PM_CTRL" data-ref="_M/AR_PCIE_PM_CTRL">AR_PCIE_PM_CTRL</dfn>         0x4014</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_MODE" data-ref="_M/AR_AHB_MODE">AR_AHB_MODE</dfn>		0x4024	/* AHB mode for dma */</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_CAUSE_CLR" data-ref="_M/AR_INTR_SYNC_CAUSE_CLR">AR_INTR_SYNC_CAUSE_CLR</dfn>	0x4028	/* clear interrupt */</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_CAUSE" data-ref="_M/AR_INTR_SYNC_CAUSE">AR_INTR_SYNC_CAUSE</dfn>	0x4028	/* check pending interrupts */</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_ENABLE" data-ref="_M/AR_INTR_SYNC_ENABLE">AR_INTR_SYNC_ENABLE</dfn>	0x402c	/* enable interrupts */</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_MASK" data-ref="_M/AR_INTR_ASYNC_MASK">AR_INTR_ASYNC_MASK</dfn>	0x4030	/* asynchronous interrupt mask */</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MASK" data-ref="_M/AR_INTR_SYNC_MASK">AR_INTR_SYNC_MASK</dfn>	0x4034	/* synchronous interrupt mask */</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_CAUSE" data-ref="_M/AR_INTR_ASYNC_CAUSE">AR_INTR_ASYNC_CAUSE</dfn>	0x4038	/* check pending interrupts */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_ENABLE" data-ref="_M/AR_INTR_ASYNC_ENABLE">AR_INTR_ASYNC_ENABLE</dfn>	0x403c	/* enable interrupts */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/AR5416_PCIE_SERDES" data-ref="_M/AR5416_PCIE_SERDES">AR5416_PCIE_SERDES</dfn>	0x4040</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/AR5416_PCIE_SERDES2" data-ref="_M/AR5416_PCIE_SERDES2">AR5416_PCIE_SERDES2</dfn>	0x4044</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_IN_OUT" data-ref="_M/AR_GPIO_IN_OUT">AR_GPIO_IN_OUT</dfn>		0x4048	/* GPIO input/output register */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT" data-ref="_M/AR_GPIO_OE_OUT">AR_GPIO_OE_OUT</dfn>		0x404c	/* GPIO output enable register */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INTR_POL" data-ref="_M/AR_GPIO_INTR_POL">AR_GPIO_INTR_POL</dfn>	0x4050	/* GPIO interrupt polarity */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INPUT_EN_VAL" data-ref="_M/AR_GPIO_INPUT_EN_VAL">AR_GPIO_INPUT_EN_VAL</dfn>	0x4054	/* GPIO input enable and value */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INPUT_MUX1" data-ref="_M/AR_GPIO_INPUT_MUX1">AR_GPIO_INPUT_MUX1</dfn>	0x4058</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INPUT_MUX2" data-ref="_M/AR_GPIO_INPUT_MUX2">AR_GPIO_INPUT_MUX2</dfn>	0x405c</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX1" data-ref="_M/AR_GPIO_OUTPUT_MUX1">AR_GPIO_OUTPUT_MUX1</dfn>	0x4060</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX2" data-ref="_M/AR_GPIO_OUTPUT_MUX2">AR_GPIO_OUTPUT_MUX2</dfn>	0x4064</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUTPUT_MUX3" data-ref="_M/AR_GPIO_OUTPUT_MUX3">AR_GPIO_OUTPUT_MUX3</dfn>	0x4068</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA" data-ref="_M/AR_EEPROM_STATUS_DATA">AR_EEPROM_STATUS_DATA</dfn>	0x407c</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/AR_OBS" data-ref="_M/AR_OBS">AR_OBS</dfn>			0x4080</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RC" data-ref="_M/AR_RTC_RC">AR_RTC_RC</dfn>		0x7000	/* reset control */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_CONTROL" data-ref="_M/AR_RTC_PLL_CONTROL">AR_RTC_PLL_CONTROL</dfn>	0x7014</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RESET" data-ref="_M/AR_RTC_RESET">AR_RTC_RESET</dfn>		0x7040	/* RTC reset register */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS" data-ref="_M/AR_RTC_STATUS">AR_RTC_STATUS</dfn>		0x7044	/* system sleep status */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SLEEP_CLK" data-ref="_M/AR_RTC_SLEEP_CLK">AR_RTC_SLEEP_CLK</dfn>	0x7048</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_FORCE_WAKE" data-ref="_M/AR_RTC_FORCE_WAKE">AR_RTC_FORCE_WAKE</dfn>	0x704c	/* control MAC force wake */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_INTR_CAUSE" data-ref="_M/AR_RTC_INTR_CAUSE">AR_RTC_INTR_CAUSE</dfn>	0x7050	/* RTC interrupt cause/clear */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_INTR_ENABLE" data-ref="_M/AR_RTC_INTR_ENABLE">AR_RTC_INTR_ENABLE</dfn>	0x7054	/* RTC interrupt enable */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_INTR_MASK" data-ref="_M/AR_RTC_INTR_MASK">AR_RTC_INTR_MASK</dfn>	0x7058	/* RTC interrupt mask */</u></td></tr>
<tr><th id="66">66</th><td><i>/* AR9280: rf long shift registers */</i></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH0" data-ref="_M/AR_AN_RF2G1_CH0">AR_AN_RF2G1_CH0</dfn>         0x7810</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH0" data-ref="_M/AR_AN_RF5G1_CH0">AR_AN_RF5G1_CH0</dfn>         0x7818</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH1" data-ref="_M/AR_AN_RF2G1_CH1">AR_AN_RF2G1_CH1</dfn>         0x7834</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH1" data-ref="_M/AR_AN_RF5G1_CH1">AR_AN_RF5G1_CH1</dfn>         0x783C</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2" data-ref="_M/AR_AN_TOP2">AR_AN_TOP2</dfn>		0x7894</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_SYNTH9" data-ref="_M/AR_AN_SYNTH9">AR_AN_SYNTH9</dfn>            0x7868</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1" data-ref="_M/AR9285_AN_RF2G1">AR9285_AN_RF2G1</dfn>		0x7820</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G2" data-ref="_M/AR9285_AN_RF2G2">AR9285_AN_RF2G2</dfn>		0x7824</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3" data-ref="_M/AR9285_AN_RF2G3">AR9285_AN_RF2G3</dfn>		0x7828</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4" data-ref="_M/AR9285_AN_RF2G4">AR9285_AN_RF2G4</dfn>		0x782C</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G6" data-ref="_M/AR9285_AN_RF2G6">AR9285_AN_RF2G6</dfn>		0x7834</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G7" data-ref="_M/AR9285_AN_RF2G7">AR9285_AN_RF2G7</dfn>		0x7838</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G8" data-ref="_M/AR9285_AN_RF2G8">AR9285_AN_RF2G8</dfn>		0x783C</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G9" data-ref="_M/AR9285_AN_RF2G9">AR9285_AN_RF2G9</dfn>		0x7840</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1" data-ref="_M/AR9285_AN_RXTXBB1">AR9285_AN_RXTXBB1</dfn>	0x7854</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP2" data-ref="_M/AR9285_AN_TOP2">AR9285_AN_TOP2</dfn>		0x7868</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP3" data-ref="_M/AR9285_AN_TOP3">AR9285_AN_TOP3</dfn>		0x786c</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP4" data-ref="_M/AR9285_AN_TOP4">AR9285_AN_TOP4</dfn>		0x7870</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP4_DEFAULT" data-ref="_M/AR9285_AN_TOP4_DEFAULT">AR9285_AN_TOP4_DEFAULT</dfn>	0x10142c00</u></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/AR_RESET_TSF" data-ref="_M/AR_RESET_TSF">AR_RESET_TSF</dfn>		0x8020</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/AR_RXFIFO_CFG" data-ref="_M/AR_RXFIFO_CFG">AR_RXFIFO_CFG</dfn>		0x8114</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_1" data-ref="_M/AR_PHY_ERR_1">AR_PHY_ERR_1</dfn>		0x812c</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_MASK_1" data-ref="_M/AR_PHY_ERR_MASK_1">AR_PHY_ERR_MASK_1</dfn>	0x8130	/* mask for AR_PHY_ERR_1 */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_2" data-ref="_M/AR_PHY_ERR_2">AR_PHY_ERR_2</dfn>		0x8134</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_MASK_2" data-ref="_M/AR_PHY_ERR_MASK_2">AR_PHY_ERR_MASK_2</dfn>	0x8138	/* mask for AR_PHY_ERR_2 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/AR_TSFOOR_THRESHOLD" data-ref="_M/AR_TSFOOR_THRESHOLD">AR_TSFOOR_THRESHOLD</dfn>	0x813c</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_3" data-ref="_M/AR_PHY_ERR_3">AR_PHY_ERR_3</dfn>		0x8168</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/AR_PHY_ERR_MASK_3" data-ref="_M/AR_PHY_ERR_MASK_3">AR_PHY_ERR_MASK_3</dfn>	0x816c	/* mask for AR_PHY_ERR_3 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_X" data-ref="_M/AR_TXOP_X">AR_TXOP_X</dfn>		0x81ec	/* txop for legacy non-qos */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_0_3" data-ref="_M/AR_TXOP_0_3">AR_TXOP_0_3</dfn>		0x81f0	/* txop for various tid's */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_4_7" data-ref="_M/AR_TXOP_4_7">AR_TXOP_4_7</dfn>		0x81f4</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_8_11" data-ref="_M/AR_TXOP_8_11">AR_TXOP_8_11</dfn>		0x81f8</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_12_15" data-ref="_M/AR_TXOP_12_15">AR_TXOP_12_15</dfn>		0x81fc</u></td></tr>
<tr><th id="101">101</th><td><i>/* generic timers based on tsf - all uS */</i></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_TBTT" data-ref="_M/AR_NEXT_TBTT">AR_NEXT_TBTT</dfn>		0x8200</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_DBA" data-ref="_M/AR_NEXT_DBA">AR_NEXT_DBA</dfn>		0x8204</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_SWBA" data-ref="_M/AR_NEXT_SWBA">AR_NEXT_SWBA</dfn>		0x8208</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_CFP" data-ref="_M/AR_NEXT_CFP">AR_NEXT_CFP</dfn>		0x8208</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_HCF" data-ref="_M/AR_NEXT_HCF">AR_NEXT_HCF</dfn>		0x820C</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_TIM" data-ref="_M/AR_NEXT_TIM">AR_NEXT_TIM</dfn>		0x8210</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_DTIM" data-ref="_M/AR_NEXT_DTIM">AR_NEXT_DTIM</dfn>		0x8214</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_QUIET" data-ref="_M/AR_NEXT_QUIET">AR_NEXT_QUIET</dfn>		0x8218</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/AR_NEXT_NDP" data-ref="_M/AR_NEXT_NDP">AR_NEXT_NDP</dfn>		0x821C</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/AR5416_BEACON_PERIOD" data-ref="_M/AR5416_BEACON_PERIOD">AR5416_BEACON_PERIOD</dfn>	0x8220</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/AR_DBA_PERIOD" data-ref="_M/AR_DBA_PERIOD">AR_DBA_PERIOD</dfn>		0x8224</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/AR_SWBA_PERIOD" data-ref="_M/AR_SWBA_PERIOD">AR_SWBA_PERIOD</dfn>		0x8228</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/AR_HCF_PERIOD" data-ref="_M/AR_HCF_PERIOD">AR_HCF_PERIOD</dfn>		0x822C</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/AR_TIM_PERIOD" data-ref="_M/AR_TIM_PERIOD">AR_TIM_PERIOD</dfn>		0x8230</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/AR_DTIM_PERIOD" data-ref="_M/AR_DTIM_PERIOD">AR_DTIM_PERIOD</dfn>		0x8234</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/AR_QUIET_PERIOD" data-ref="_M/AR_QUIET_PERIOD">AR_QUIET_PERIOD</dfn>		0x8238</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/AR_NDP_PERIOD" data-ref="_M/AR_NDP_PERIOD">AR_NDP_PERIOD</dfn>		0x823C</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE" data-ref="_M/AR_TIMER_MODE">AR_TIMER_MODE</dfn>		0x8240</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_MODE" data-ref="_M/AR_SLP32_MODE">AR_SLP32_MODE</dfn>		0x8244</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_WAKE" data-ref="_M/AR_SLP32_WAKE">AR_SLP32_WAKE</dfn>		0x8248</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_INC" data-ref="_M/AR_SLP32_INC">AR_SLP32_INC</dfn>		0x824c</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP_CNT" data-ref="_M/AR_SLP_CNT">AR_SLP_CNT</dfn>		0x8250	/* 32kHz cycles with mac asleep */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP_CYCLE_CNT" data-ref="_M/AR_SLP_CYCLE_CNT">AR_SLP_CYCLE_CNT</dfn>	0x8254	/* absolute number of 32kHz cycles */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP_MIB_CTRL" data-ref="_M/AR_SLP_MIB_CTRL">AR_SLP_MIB_CTRL</dfn>		0x8258</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/AR_2040_MODE" data-ref="_M/AR_2040_MODE">AR_2040_MODE</dfn>		0x8318</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/AR_EXTRCCNT" data-ref="_M/AR_EXTRCCNT">AR_EXTRCCNT</dfn>		0x8328	/* extension channel rx clear count */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/AR_SELFGEN_MASK" data-ref="_M/AR_SELFGEN_MASK">AR_SELFGEN_MASK</dfn>		0x832c	/* rx and cal chain masks */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL" data-ref="_M/AR_PCU_TXBUF_CTRL">AR_PCU_TXBUF_CTRL</dfn>	0x8340</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_MISC_MODE2" data-ref="_M/AR_PCU_MISC_MODE2">AR_PCU_MISC_MODE2</dfn>	0x8344</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* DMA &amp; PCI Registers in PCI space (usable during sleep)*/</i></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_AHB" data-ref="_M/AR_RC_AHB">AR_RC_AHB</dfn>		0x00000001	/* AHB reset */</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_APB" data-ref="_M/AR_RC_APB">AR_RC_APB</dfn>		0x00000002	/* APB reset */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/AR_RC_HOSTIF" data-ref="_M/AR_RC_HOSTIF">AR_RC_HOSTIF</dfn>		0x00000100	/* host interface reset */</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/AR_MIRT_VAL" data-ref="_M/AR_MIRT_VAL">AR_MIRT_VAL</dfn>		0x0000ffff	/* in uS */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/AR_MIRT_VAL_S" data-ref="_M/AR_MIRT_VAL_S">AR_MIRT_VAL_S</dfn>		16</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMT_LAST" data-ref="_M/AR_TIMT_LAST">AR_TIMT_LAST</dfn>		0x0000ffff	/* Last packet threshold */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMT_LAST_S" data-ref="_M/AR_TIMT_LAST_S">AR_TIMT_LAST_S</dfn>		0</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMT_FIRST" data-ref="_M/AR_TIMT_FIRST">AR_TIMT_FIRST</dfn>		0xffff0000	/* First packet threshold */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMT_FIRST_S" data-ref="_M/AR_TIMT_FIRST_S">AR_TIMT_FIRST_S</dfn>		16</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/AR_RIMT_LAST" data-ref="_M/AR_RIMT_LAST">AR_RIMT_LAST</dfn>		0x0000ffff	/* Last packet threshold */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/AR_RIMT_LAST_S" data-ref="_M/AR_RIMT_LAST_S">AR_RIMT_LAST_S</dfn>		0</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/AR_RIMT_FIRST" data-ref="_M/AR_RIMT_FIRST">AR_RIMT_FIRST</dfn>		0xffff0000	/* First packet threshold */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/AR_RIMT_FIRST_S" data-ref="_M/AR_RIMT_FIRST_S">AR_RIMT_FIRST_S</dfn>		16</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_COUNTER" data-ref="_M/AR_GTXTO_TIMEOUT_COUNTER">AR_GTXTO_TIMEOUT_COUNTER</dfn>    0x0000FFFF  // Mask for timeout counter (in TUs)</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_LIMIT" data-ref="_M/AR_GTXTO_TIMEOUT_LIMIT">AR_GTXTO_TIMEOUT_LIMIT</dfn>      0xFFFF0000  // Mask for timeout limit (in  TUs)</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/AR_GTXTO_TIMEOUT_LIMIT_S" data-ref="_M/AR_GTXTO_TIMEOUT_LIMIT_S">AR_GTXTO_TIMEOUT_LIMIT_S</dfn>    16      // Shift for timeout limit</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/AR_GTTM_USEC" data-ref="_M/AR_GTTM_USEC">AR_GTTM_USEC</dfn>          0x00000001 // usec strobe</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/AR_GTTM_IGNORE_IDLE" data-ref="_M/AR_GTTM_IGNORE_IDLE">AR_GTTM_IGNORE_IDLE</dfn>   0x00000002 // ignore channel idle</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/AR_GTTM_RESET_IDLE" data-ref="_M/AR_GTTM_RESET_IDLE">AR_GTTM_RESET_IDLE</dfn>    0x00000004 // reset counter on channel idle low</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/AR_GTTM_CST_USEC" data-ref="_M/AR_GTTM_CST_USEC">AR_GTTM_CST_USEC</dfn>      0x00000008 // CST usec strobe</u></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/AR_CST_TIMEOUT_COUNTER" data-ref="_M/AR_CST_TIMEOUT_COUNTER">AR_CST_TIMEOUT_COUNTER</dfn>    0x0000FFFF  // Mask for timeout counter (in TUs)</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/AR_CST_TIMEOUT_LIMIT" data-ref="_M/AR_CST_TIMEOUT_LIMIT">AR_CST_TIMEOUT_LIMIT</dfn>      0xFFFF0000  // Mask for timeout limit (in  TUs)</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/AR_CST_TIMEOUT_LIMIT_S" data-ref="_M/AR_CST_TIMEOUT_LIMIT_S">AR_CST_TIMEOUT_LIMIT_S</dfn>    16      // Shift for timeout limit</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* MAC tx DMA size config  */</i></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_MASK" data-ref="_M/AR_TXCFG_DMASZ_MASK">AR_TXCFG_DMASZ_MASK</dfn>	0x00000003</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_4B" data-ref="_M/AR_TXCFG_DMASZ_4B">AR_TXCFG_DMASZ_4B</dfn>	0</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_8B" data-ref="_M/AR_TXCFG_DMASZ_8B">AR_TXCFG_DMASZ_8B</dfn>	1</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_16B" data-ref="_M/AR_TXCFG_DMASZ_16B">AR_TXCFG_DMASZ_16B</dfn>	2</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_32B" data-ref="_M/AR_TXCFG_DMASZ_32B">AR_TXCFG_DMASZ_32B</dfn>	3</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_64B" data-ref="_M/AR_TXCFG_DMASZ_64B">AR_TXCFG_DMASZ_64B</dfn>	4</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_128B" data-ref="_M/AR_TXCFG_DMASZ_128B">AR_TXCFG_DMASZ_128B</dfn>	5</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_256B" data-ref="_M/AR_TXCFG_DMASZ_256B">AR_TXCFG_DMASZ_256B</dfn>	6</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_DMASZ_512B" data-ref="_M/AR_TXCFG_DMASZ_512B">AR_TXCFG_DMASZ_512B</dfn>	7</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/AR_TXCFG_ATIM_TXPOLICY" data-ref="_M/AR_TXCFG_ATIM_TXPOLICY">AR_TXCFG_ATIM_TXPOLICY</dfn>	0x00000800</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i>/* MAC rx DMA size config  */</i></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_MASK" data-ref="_M/AR_RXCFG_DMASZ_MASK">AR_RXCFG_DMASZ_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_4B" data-ref="_M/AR_RXCFG_DMASZ_4B">AR_RXCFG_DMASZ_4B</dfn>	0</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_8B" data-ref="_M/AR_RXCFG_DMASZ_8B">AR_RXCFG_DMASZ_8B</dfn>	1</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_16B" data-ref="_M/AR_RXCFG_DMASZ_16B">AR_RXCFG_DMASZ_16B</dfn>	2</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_32B" data-ref="_M/AR_RXCFG_DMASZ_32B">AR_RXCFG_DMASZ_32B</dfn>	3</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_64B" data-ref="_M/AR_RXCFG_DMASZ_64B">AR_RXCFG_DMASZ_64B</dfn>	4</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_128B" data-ref="_M/AR_RXCFG_DMASZ_128B">AR_RXCFG_DMASZ_128B</dfn>	5</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_256B" data-ref="_M/AR_RXCFG_DMASZ_256B">AR_RXCFG_DMASZ_256B</dfn>	6</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/AR_RXCFG_DMASZ_512B" data-ref="_M/AR_RXCFG_DMASZ_512B">AR_RXCFG_DMASZ_512B</dfn>	7</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* MAC Led registers */</i></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_BLINK_SLOW" data-ref="_M/AR_MAC_LED_BLINK_SLOW">AR_MAC_LED_BLINK_SLOW</dfn>	0x00000008	/* LED slowest blink rate mode */</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_BLINK_THRESH_SEL" data-ref="_M/AR_MAC_LED_BLINK_THRESH_SEL">AR_MAC_LED_BLINK_THRESH_SEL</dfn> 0x00000070	/* LED blink threshold select */</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE" data-ref="_M/AR_MAC_LED_MODE">AR_MAC_LED_MODE</dfn>		0x00000380	/* LED mode select */</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_S" data-ref="_M/AR_MAC_LED_MODE_S">AR_MAC_LED_MODE_S</dfn>	7</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_PROP" data-ref="_M/AR_MAC_LED_MODE_PROP">AR_MAC_LED_MODE_PROP</dfn>	0	/* Blink prop to filtered tx/rx */</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_RPROP" data-ref="_M/AR_MAC_LED_MODE_RPROP">AR_MAC_LED_MODE_RPROP</dfn>	1	/* Blink prop to unfiltered tx/rx */</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_SPLIT" data-ref="_M/AR_MAC_LED_MODE_SPLIT">AR_MAC_LED_MODE_SPLIT</dfn>	2	/* Blink power for tx/net for rx */</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_RAND" data-ref="_M/AR_MAC_LED_MODE_RAND">AR_MAC_LED_MODE_RAND</dfn>	3	/* Blink randomly */</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_POWON" data-ref="_M/AR_MAC_LED_MODE_POWON">AR_MAC_LED_MODE_POWON</dfn>	5	/* Power LED on (s/w control) */</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_MODE_NETON" data-ref="_M/AR_MAC_LED_MODE_NETON">AR_MAC_LED_MODE_NETON</dfn>	6	/* Network LED on (s/w control) */</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_ASSOC" data-ref="_M/AR_MAC_LED_ASSOC">AR_MAC_LED_ASSOC</dfn>	0x00000c00</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_ASSOC_NONE" data-ref="_M/AR_MAC_LED_ASSOC_NONE">AR_MAC_LED_ASSOC_NONE</dfn>	0x00000000 /* STA is not associated or trying */</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_ASSOC_ACTIVE" data-ref="_M/AR_MAC_LED_ASSOC_ACTIVE">AR_MAC_LED_ASSOC_ACTIVE</dfn>	0x00000400 /* STA is associated */</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_ASSOC_PEND" data-ref="_M/AR_MAC_LED_ASSOC_PEND">AR_MAC_LED_ASSOC_PEND</dfn>	0x00000800 /* STA is trying to associate */</u></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/AR_MAC_LED_ASSOC_S" data-ref="_M/AR_MAC_LED_ASSOC_S">AR_MAC_LED_ASSOC_S</dfn>	10</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/AR_WA_UNTIE_RESET_EN" data-ref="_M/AR_WA_UNTIE_RESET_EN">AR_WA_UNTIE_RESET_EN</dfn>	0x00008000	/* ena PCI reset to POR */</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/AR_WA_RESET_EN" data-ref="_M/AR_WA_RESET_EN">AR_WA_RESET_EN</dfn>		0x00040000	/* ena AR_WA_UNTIE_RESET_EN */</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/AR_WA_ANALOG_SHIFT" data-ref="_M/AR_WA_ANALOG_SHIFT">AR_WA_ANALOG_SHIFT</dfn>	0x00100000</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/AR_WA_POR_SHORT" data-ref="_M/AR_WA_POR_SHORT">AR_WA_POR_SHORT</dfn>		0x00200000	/* PCIE phy reset control */</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/AR_WA_DEFAULT" data-ref="_M/AR_WA_DEFAULT">AR_WA_DEFAULT</dfn>		0x0000073f</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/AR9280_WA_DEFAULT" data-ref="_M/AR9280_WA_DEFAULT">AR9280_WA_DEFAULT</dfn>	0x0040073f</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/AR9285_WA_DEFAULT" data-ref="_M/AR9285_WA_DEFAULT">AR9285_WA_DEFAULT</dfn>	0x004a05cb</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/AR_PCIE_PM_CTRL_ENA" data-ref="_M/AR_PCIE_PM_CTRL_ENA">AR_PCIE_PM_CTRL_ENA</dfn>	0x00080000</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_EXACT_WR_EN" data-ref="_M/AR_AHB_EXACT_WR_EN">AR_AHB_EXACT_WR_EN</dfn>	0x00000000	/* write exact bytes */</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_BUF_WR_EN" data-ref="_M/AR_AHB_BUF_WR_EN">AR_AHB_BUF_WR_EN</dfn>	0x00000001	/* buffer write upto cacheline*/</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_EXACT_RD_EN" data-ref="_M/AR_AHB_EXACT_RD_EN">AR_AHB_EXACT_RD_EN</dfn>	0x00000000	/* read exact bytes */</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_CACHELINE_RD_EN" data-ref="_M/AR_AHB_CACHELINE_RD_EN">AR_AHB_CACHELINE_RD_EN</dfn>	0x00000002	/* read upto end of cacheline */</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_PREFETCH_RD_EN" data-ref="_M/AR_AHB_PREFETCH_RD_EN">AR_AHB_PREFETCH_RD_EN</dfn>	0x00000004	/* prefetch upto page boundary*/</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_1K" data-ref="_M/AR_AHB_PAGE_SIZE_1K">AR_AHB_PAGE_SIZE_1K</dfn>	0x00000000	/* set page-size as 1k */</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_2K" data-ref="_M/AR_AHB_PAGE_SIZE_2K">AR_AHB_PAGE_SIZE_2K</dfn>	0x00000008	/* set page-size as 2k */</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/AR_AHB_PAGE_SIZE_4K" data-ref="_M/AR_AHB_PAGE_SIZE_4K">AR_AHB_PAGE_SIZE_4K</dfn>	0x00000010	/* set page-size as 4k */</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><i>/* MAC PCU Registers */</i></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/AR_STA_ID1_PRESERVE_SEQNUM" data-ref="_M/AR_STA_ID1_PRESERVE_SEQNUM">AR_STA_ID1_PRESERVE_SEQNUM</dfn>	0x20000000 /* Don't replace seq num */</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i>/* Extended PCU DIAG_SW control fields */</i></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_DUAL_CHAIN_INFO" data-ref="_M/AR_DIAG_DUAL_CHAIN_INFO">AR_DIAG_DUAL_CHAIN_INFO</dfn>	0x01000000	/* dual chain channel info */</u></td></tr>
<tr><th id="228">228</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_RX_ABORT" data-ref="_M/AR_DIAG_RX_ABORT">AR_DIAG_RX_ABORT</dfn>	0x02000000	/* abort rx */</u></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_SATURATE_CCNT" data-ref="_M/AR_DIAG_SATURATE_CCNT">AR_DIAG_SATURATE_CCNT</dfn>	0x04000000	/* sat. cycle cnts (no shift) */</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_OBS_PT_SEL2" data-ref="_M/AR_DIAG_OBS_PT_SEL2">AR_DIAG_OBS_PT_SEL2</dfn>	0x08000000	/* observation point sel */</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_RXCLEAR_CTL_LOW" data-ref="_M/AR_DIAG_RXCLEAR_CTL_LOW">AR_DIAG_RXCLEAR_CTL_LOW</dfn>	0x10000000	/* force rx_clear(ctl) low/busy */</u></td></tr>
<tr><th id="232">232</th><td><u>#define	<dfn class="macro" id="_M/AR_DIAG_RXCLEAR_EXT_LOW" data-ref="_M/AR_DIAG_RXCLEAR_EXT_LOW">AR_DIAG_RXCLEAR_EXT_LOW</dfn>	0x20000000	/* force rx_clear(ext) low/busy */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/AR_TXOP_X_VAL" data-ref="_M/AR_TXOP_X_VAL">AR_TXOP_X_VAL</dfn>	0x000000FF</u></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/AR_RESET_TSF_ONCE" data-ref="_M/AR_RESET_TSF_ONCE">AR_RESET_TSF_ONCE</dfn>	0x01000000	/* reset tsf once; self-clears*/</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><i>/* Interrupts */</i></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXMINTR" data-ref="_M/AR_ISR_TXMINTR">AR_ISR_TXMINTR</dfn>		0x00080000	/* Maximum interrupt tx rate */</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXMINTR" data-ref="_M/AR_ISR_RXMINTR">AR_ISR_RXMINTR</dfn>		0x01000000	/* Maximum interrupt rx rate */</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_TXINTM" data-ref="_M/AR_ISR_TXINTM">AR_ISR_TXINTM</dfn>		0x40000000	/* Tx int after mitigation */</u></td></tr>
<tr><th id="242">242</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_RXINTM" data-ref="_M/AR_ISR_RXINTM">AR_ISR_RXINTM</dfn>		0x80000000	/* Rx int after mitigation */</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_CST" data-ref="_M/AR_ISR_S2_CST">AR_ISR_S2_CST</dfn>		0x00400000	/* Carrier sense timeout */</u></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_GTT" data-ref="_M/AR_ISR_S2_GTT">AR_ISR_S2_GTT</dfn>		0x00800000	/* Global transmit timeout */</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S2_TSFOOR" data-ref="_M/AR_ISR_S2_TSFOOR">AR_ISR_S2_TSFOOR</dfn>	0x40000000	/* RX TSF out of range */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S5" data-ref="_M/AR_ISR_S5">AR_ISR_S5</dfn>		0x0098</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S5_S" data-ref="_M/AR_ISR_S5_S">AR_ISR_S5_S</dfn>		0x00d8</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/AR_ISR_S5_TIM_TIMER" data-ref="_M/AR_ISR_S5_TIM_TIMER">AR_ISR_S5_TIM_TIMER</dfn>	0x00000010</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SPURIOUS" data-ref="_M/AR_INTR_SPURIOUS">AR_INTR_SPURIOUS</dfn>	0xffffffff</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_RTC_IRQ" data-ref="_M/AR_INTR_RTC_IRQ">AR_INTR_RTC_IRQ</dfn>		0x00000001	/* rtc in shutdown state */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_MAC_IRQ" data-ref="_M/AR_INTR_MAC_IRQ">AR_INTR_MAC_IRQ</dfn>		0x00000002	/* pending mac interrupt */</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_EEP_PROT_ACCESS" data-ref="_M/AR_INTR_EEP_PROT_ACCESS">AR_INTR_EEP_PROT_ACCESS</dfn>	0x00000004	/* eeprom protected access */</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_MAC_AWAKE" data-ref="_M/AR_INTR_MAC_AWAKE">AR_INTR_MAC_AWAKE</dfn>	0x00020000	/* mac is awake */</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_MAC_ASLEEP" data-ref="_M/AR_INTR_MAC_ASLEEP">AR_INTR_MAC_ASLEEP</dfn>	0x00040000	/* mac is asleep */</u></td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i>/* Interrupt Mask Registers */</i></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXMINTR" data-ref="_M/AR_IMR_TXMINTR">AR_IMR_TXMINTR</dfn>		0x00080000	/* Maximum interrupt tx rate */</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXMINTR" data-ref="_M/AR_IMR_RXMINTR">AR_IMR_RXMINTR</dfn>		0x01000000	/* Maximum interrupt rx rate */</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_TXINTM" data-ref="_M/AR_IMR_TXINTM">AR_IMR_TXINTM</dfn>		0x40000000	/* Tx int after mitigation */</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_RXINTM" data-ref="_M/AR_IMR_RXINTM">AR_IMR_RXINTM</dfn>		0x80000000	/* Rx int after mitigation */</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_CST" data-ref="_M/AR_IMR_S2_CST">AR_IMR_S2_CST</dfn>		0x00400000	/* Carrier sense timeout */</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/AR_IMR_S2_GTT" data-ref="_M/AR_IMR_S2_GTT">AR_IMR_S2_GTT</dfn>		0x00800000	/* Global transmit timeout */</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>/* synchronous interrupt signals */</i></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RTC_IRQ" data-ref="_M/AR_INTR_SYNC_RTC_IRQ">AR_INTR_SYNC_RTC_IRQ</dfn>		0x00000001</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MAC_IRQ" data-ref="_M/AR_INTR_SYNC_MAC_IRQ">AR_INTR_SYNC_MAC_IRQ</dfn>		0x00000002</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS" data-ref="_M/AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS">AR_INTR_SYNC_EEPROM_ILLEGAL_ACCESS</dfn>	0x00000004</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_APB_TIMEOUT" data-ref="_M/AR_INTR_SYNC_APB_TIMEOUT">AR_INTR_SYNC_APB_TIMEOUT</dfn>	0x00000008</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_PCI_MODE_CONFLICT" data-ref="_M/AR_INTR_SYNC_PCI_MODE_CONFLICT">AR_INTR_SYNC_PCI_MODE_CONFLICT</dfn>	0x00000010</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_HOST1_FATAL" data-ref="_M/AR_INTR_SYNC_HOST1_FATAL">AR_INTR_SYNC_HOST1_FATAL</dfn>	0x00000020</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_HOST1_PERR" data-ref="_M/AR_INTR_SYNC_HOST1_PERR">AR_INTR_SYNC_HOST1_PERR</dfn>		0x00000040</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_TRCV_FIFO_PERR" data-ref="_M/AR_INTR_SYNC_TRCV_FIFO_PERR">AR_INTR_SYNC_TRCV_FIFO_PERR</dfn>	0x00000080</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_EP" data-ref="_M/AR_INTR_SYNC_RADM_CPL_EP">AR_INTR_SYNC_RADM_CPL_EP</dfn>	0x00000100</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_DLLP_ABORT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_DLLP_ABORT">AR_INTR_SYNC_RADM_CPL_DLLP_ABORT</dfn>	0x00000200</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_TLP_ABORT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_TLP_ABORT">AR_INTR_SYNC_RADM_CPL_TLP_ABORT</dfn>	0x00000400</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_ECRC_ERR" data-ref="_M/AR_INTR_SYNC_RADM_CPL_ECRC_ERR">AR_INTR_SYNC_RADM_CPL_ECRC_ERR</dfn>	0x00000800</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_RADM_CPL_TIMEOUT" data-ref="_M/AR_INTR_SYNC_RADM_CPL_TIMEOUT">AR_INTR_SYNC_RADM_CPL_TIMEOUT</dfn>	0x00001000</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_LOCAL_TIMEOUT" data-ref="_M/AR_INTR_SYNC_LOCAL_TIMEOUT">AR_INTR_SYNC_LOCAL_TIMEOUT</dfn>	0x00002000</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_PM_ACCESS" data-ref="_M/AR_INTR_SYNC_PM_ACCESS">AR_INTR_SYNC_PM_ACCESS</dfn>		0x00004000</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MAC_AWAKE" data-ref="_M/AR_INTR_SYNC_MAC_AWAKE">AR_INTR_SYNC_MAC_AWAKE</dfn>		0x00008000</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MAC_ASLEEP" data-ref="_M/AR_INTR_SYNC_MAC_ASLEEP">AR_INTR_SYNC_MAC_ASLEEP</dfn>		0x00010000</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MAC_SLEEP_ACCESS" data-ref="_M/AR_INTR_SYNC_MAC_SLEEP_ACCESS">AR_INTR_SYNC_MAC_SLEEP_ACCESS</dfn>	0x00020000</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_ALL" data-ref="_M/AR_INTR_SYNC_ALL">AR_INTR_SYNC_ALL</dfn>		0x0003FFFF</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* default synchronous interrupt signals enabled */</i></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_DEFAULT" data-ref="_M/AR_INTR_SYNC_DEFAULT">AR_INTR_SYNC_DEFAULT</dfn> \</u></td></tr>
<tr><th id="291">291</th><td><u>	(AR_INTR_SYNC_HOST1_FATAL | AR_INTR_SYNC_HOST1_PERR | \</u></td></tr>
<tr><th id="292">292</th><td><u>	 AR_INTR_SYNC_RADM_CPL_EP | AR_INTR_SYNC_RADM_CPL_DLLP_ABORT | \</u></td></tr>
<tr><th id="293">293</th><td><u>	 AR_INTR_SYNC_RADM_CPL_TLP_ABORT | AR_INTR_SYNC_RADM_CPL_ECRC_ERR | \</u></td></tr>
<tr><th id="294">294</th><td><u>	 AR_INTR_SYNC_RADM_CPL_TIMEOUT | AR_INTR_SYNC_LOCAL_TIMEOUT | \</u></td></tr>
<tr><th id="295">295</th><td><u>	 AR_INTR_SYNC_MAC_SLEEP_ACCESS)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MASK_GPIO" data-ref="_M/AR_INTR_SYNC_MASK_GPIO">AR_INTR_SYNC_MASK_GPIO</dfn>		0xFFFC0000</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_MASK_GPIO_S" data-ref="_M/AR_INTR_SYNC_MASK_GPIO_S">AR_INTR_SYNC_MASK_GPIO_S</dfn>	18</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_ENABLE_GPIO" data-ref="_M/AR_INTR_SYNC_ENABLE_GPIO">AR_INTR_SYNC_ENABLE_GPIO</dfn>	0xFFFC0000</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_SYNC_ENABLE_GPIO_S" data-ref="_M/AR_INTR_SYNC_ENABLE_GPIO_S">AR_INTR_SYNC_ENABLE_GPIO_S</dfn>	18</u></td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_MASK_GPIO" data-ref="_M/AR_INTR_ASYNC_MASK_GPIO">AR_INTR_ASYNC_MASK_GPIO</dfn>		0xFFFC0000	/* async int mask */</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_MASK_GPIO_S" data-ref="_M/AR_INTR_ASYNC_MASK_GPIO_S">AR_INTR_ASYNC_MASK_GPIO_S</dfn>	18</u></td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_CAUSE_GPIO" data-ref="_M/AR_INTR_ASYNC_CAUSE_GPIO">AR_INTR_ASYNC_CAUSE_GPIO</dfn>	0xFFFC0000	/* GPIO interrupts */</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_USED" data-ref="_M/AR_INTR_ASYNC_USED">AR_INTR_ASYNC_USED</dfn>	(AR_INTR_MAC_IRQ | AR_INTR_ASYNC_CAUSE_GPIO)</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_ENABLE_GPIO" data-ref="_M/AR_INTR_ASYNC_ENABLE_GPIO">AR_INTR_ASYNC_ENABLE_GPIO</dfn>	0xFFFC0000	/* enable interrupts */</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_ASYNC_ENABLE_GPIO_S" data-ref="_M/AR_INTR_ASYNC_ENABLE_GPIO_S">AR_INTR_ASYNC_ENABLE_GPIO_S</dfn>	18</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* RTC registers */</i></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RC_M" data-ref="_M/AR_RTC_RC_M">AR_RTC_RC_M</dfn>		0x00000003</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RC_MAC_WARM" data-ref="_M/AR_RTC_RC_MAC_WARM">AR_RTC_RC_MAC_WARM</dfn>	0x00000001</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RC_MAC_COLD" data-ref="_M/AR_RTC_RC_MAC_COLD">AR_RTC_RC_MAC_COLD</dfn>	0x00000002</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_DIV" data-ref="_M/AR_RTC_PLL_DIV">AR_RTC_PLL_DIV</dfn>		0x0000001f</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_DIV_S" data-ref="_M/AR_RTC_PLL_DIV_S">AR_RTC_PLL_DIV_S</dfn>	0</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_DIV2" data-ref="_M/AR_RTC_PLL_DIV2">AR_RTC_PLL_DIV2</dfn>		0x00000020</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_REFDIV_5" data-ref="_M/AR_RTC_PLL_REFDIV_5">AR_RTC_PLL_REFDIV_5</dfn>	0x000000c0</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_DIV" data-ref="_M/AR_RTC_SOWL_PLL_DIV">AR_RTC_SOWL_PLL_DIV</dfn>		0x000003ff</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_DIV_S" data-ref="_M/AR_RTC_SOWL_PLL_DIV_S">AR_RTC_SOWL_PLL_DIV_S</dfn>		0</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_REFDIV" data-ref="_M/AR_RTC_SOWL_PLL_REFDIV">AR_RTC_SOWL_PLL_REFDIV</dfn>		0x00003C00</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_REFDIV_S" data-ref="_M/AR_RTC_SOWL_PLL_REFDIV_S">AR_RTC_SOWL_PLL_REFDIV_S</dfn>	10</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_CLKSEL" data-ref="_M/AR_RTC_SOWL_PLL_CLKSEL">AR_RTC_SOWL_PLL_CLKSEL</dfn>		0x0000C000</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SOWL_PLL_CLKSEL_S" data-ref="_M/AR_RTC_SOWL_PLL_CLKSEL_S">AR_RTC_SOWL_PLL_CLKSEL_S</dfn>	14</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_RESET_EN" data-ref="_M/AR_RTC_RESET_EN">AR_RTC_RESET_EN</dfn>		0x00000001	/* Reset RTC bit */</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PM_STATUS_M" data-ref="_M/AR_RTC_PM_STATUS_M">AR_RTC_PM_STATUS_M</dfn>	0x0000000f	/* Pwr Mgmt Status */</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_M" data-ref="_M/AR_RTC_STATUS_M">AR_RTC_STATUS_M</dfn>		0x0000003f	/* RTC Status */</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_SHUTDOWN" data-ref="_M/AR_RTC_STATUS_SHUTDOWN">AR_RTC_STATUS_SHUTDOWN</dfn>	0x00000001</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_ON" data-ref="_M/AR_RTC_STATUS_ON">AR_RTC_STATUS_ON</dfn>	0x00000002</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_SLEEP" data-ref="_M/AR_RTC_STATUS_SLEEP">AR_RTC_STATUS_SLEEP</dfn>	0x00000004</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_WAKEUP" data-ref="_M/AR_RTC_STATUS_WAKEUP">AR_RTC_STATUS_WAKEUP</dfn>	0x00000008</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_COLDRESET" data-ref="_M/AR_RTC_STATUS_COLDRESET">AR_RTC_STATUS_COLDRESET</dfn>	0x00000010	/* Not currently used */</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_STATUS_PLLCHANGE" data-ref="_M/AR_RTC_STATUS_PLLCHANGE">AR_RTC_STATUS_PLLCHANGE</dfn>	0x00000020	/* Not currently used */</u></td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_SLEEP_DERIVED_CLK" data-ref="_M/AR_RTC_SLEEP_DERIVED_CLK">AR_RTC_SLEEP_DERIVED_CLK</dfn>	0x2</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_FORCE_WAKE_EN" data-ref="_M/AR_RTC_FORCE_WAKE_EN">AR_RTC_FORCE_WAKE_EN</dfn>	0x00000001	/* enable force wake */</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_FORCE_WAKE_ON_INT" data-ref="_M/AR_RTC_FORCE_WAKE_ON_INT">AR_RTC_FORCE_WAKE_ON_INT</dfn> 0x00000002	/* auto-wake on MAC interrupt */</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_CLKSEL" data-ref="_M/AR_RTC_PLL_CLKSEL">AR_RTC_PLL_CLKSEL</dfn>	0x00000300</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/AR_RTC_PLL_CLKSEL_S" data-ref="_M/AR_RTC_PLL_CLKSEL_S">AR_RTC_PLL_CLKSEL_S</dfn>	8</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><i>/* AR9280: rf long shift registers */</i></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH0_OB" data-ref="_M/AR_AN_RF2G1_CH0_OB">AR_AN_RF2G1_CH0_OB</dfn>      0x03800000</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH0_OB_S" data-ref="_M/AR_AN_RF2G1_CH0_OB_S">AR_AN_RF2G1_CH0_OB_S</dfn>    23</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH0_DB" data-ref="_M/AR_AN_RF2G1_CH0_DB">AR_AN_RF2G1_CH0_DB</dfn>      0x1C000000</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH0_DB_S" data-ref="_M/AR_AN_RF2G1_CH0_DB_S">AR_AN_RF2G1_CH0_DB_S</dfn>    26</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH0_OB5" data-ref="_M/AR_AN_RF5G1_CH0_OB5">AR_AN_RF5G1_CH0_OB5</dfn>     0x00070000</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH0_OB5_S" data-ref="_M/AR_AN_RF5G1_CH0_OB5_S">AR_AN_RF5G1_CH0_OB5_S</dfn>   16</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH0_DB5" data-ref="_M/AR_AN_RF5G1_CH0_DB5">AR_AN_RF5G1_CH0_DB5</dfn>     0x00380000</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH0_DB5_S" data-ref="_M/AR_AN_RF5G1_CH0_DB5_S">AR_AN_RF5G1_CH0_DB5_S</dfn>   19</u></td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH1_OB" data-ref="_M/AR_AN_RF2G1_CH1_OB">AR_AN_RF2G1_CH1_OB</dfn>      0x03800000</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH1_OB_S" data-ref="_M/AR_AN_RF2G1_CH1_OB_S">AR_AN_RF2G1_CH1_OB_S</dfn>    23</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH1_DB" data-ref="_M/AR_AN_RF2G1_CH1_DB">AR_AN_RF2G1_CH1_DB</dfn>      0x1C000000</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF2G1_CH1_DB_S" data-ref="_M/AR_AN_RF2G1_CH1_DB_S">AR_AN_RF2G1_CH1_DB_S</dfn>    26</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH1_OB5" data-ref="_M/AR_AN_RF5G1_CH1_OB5">AR_AN_RF5G1_CH1_OB5</dfn>     0x00070000</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH1_OB5_S" data-ref="_M/AR_AN_RF5G1_CH1_OB5_S">AR_AN_RF5G1_CH1_OB5_S</dfn>   16</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH1_DB5" data-ref="_M/AR_AN_RF5G1_CH1_DB5">AR_AN_RF5G1_CH1_DB5</dfn>     0x00380000</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_RF5G1_CH1_DB5_S" data-ref="_M/AR_AN_RF5G1_CH1_DB5_S">AR_AN_RF5G1_CH1_DB5_S</dfn>   19</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_XPABIAS_LVL" data-ref="_M/AR_AN_TOP2_XPABIAS_LVL">AR_AN_TOP2_XPABIAS_LVL</dfn>      0xC0000000</u></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_XPABIAS_LVL_S" data-ref="_M/AR_AN_TOP2_XPABIAS_LVL_S">AR_AN_TOP2_XPABIAS_LVL_S</dfn>    30</u></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_LOCALBIAS" data-ref="_M/AR_AN_TOP2_LOCALBIAS">AR_AN_TOP2_LOCALBIAS</dfn>        0x00200000</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_LOCALBIAS_S" data-ref="_M/AR_AN_TOP2_LOCALBIAS_S">AR_AN_TOP2_LOCALBIAS_S</dfn>      21</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_PWDCLKIND" data-ref="_M/AR_AN_TOP2_PWDCLKIND">AR_AN_TOP2_PWDCLKIND</dfn>        0x00400000</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_TOP2_PWDCLKIND_S" data-ref="_M/AR_AN_TOP2_PWDCLKIND_S">AR_AN_TOP2_PWDCLKIND_S</dfn>      22</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_SYNTH9_REFDIVA" data-ref="_M/AR_AN_SYNTH9_REFDIVA">AR_AN_SYNTH9_REFDIVA</dfn>    0xf8000000</u></td></tr>
<tr><th id="376">376</th><td><u>#define	<dfn class="macro" id="_M/AR_AN_SYNTH9_REFDIVA_S" data-ref="_M/AR_AN_SYNTH9_REFDIVA_S">AR_AN_SYNTH9_REFDIVA_S</dfn>  27</u></td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><i>/* AR9285 Analog registers */</i></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_ENPACAL" data-ref="_M/AR9285_AN_RF2G1_ENPACAL">AR9285_AN_RF2G1_ENPACAL</dfn>      0x00000800</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_ENPACAL_S" data-ref="_M/AR9285_AN_RF2G1_ENPACAL_S">AR9285_AN_RF2G1_ENPACAL_S</dfn>    11</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPADRV1" data-ref="_M/AR9285_AN_RF2G1_PDPADRV1">AR9285_AN_RF2G1_PDPADRV1</dfn>     0x02000000</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPADRV1_S" data-ref="_M/AR9285_AN_RF2G1_PDPADRV1_S">AR9285_AN_RF2G1_PDPADRV1_S</dfn>   25</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPADRV2" data-ref="_M/AR9285_AN_RF2G1_PDPADRV2">AR9285_AN_RF2G1_PDPADRV2</dfn>     0x01000000</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPADRV2_S" data-ref="_M/AR9285_AN_RF2G1_PDPADRV2_S">AR9285_AN_RF2G1_PDPADRV2_S</dfn>   24</u></td></tr>
<tr><th id="385">385</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPAOUT" data-ref="_M/AR9285_AN_RF2G1_PDPAOUT">AR9285_AN_RF2G1_PDPAOUT</dfn>      0x00800000</u></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G1_PDPAOUT_S" data-ref="_M/AR9285_AN_RF2G1_PDPAOUT_S">AR9285_AN_RF2G1_PDPAOUT_S</dfn>    23</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G2_OFFCAL" data-ref="_M/AR9285_AN_RF2G2_OFFCAL">AR9285_AN_RF2G2_OFFCAL</dfn>       0x00001000</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G2_OFFCAL_S" data-ref="_M/AR9285_AN_RF2G2_OFFCAL_S">AR9285_AN_RF2G2_OFFCAL_S</dfn>     12</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_PDVCCOMP" data-ref="_M/AR9285_AN_RF2G3_PDVCCOMP">AR9285_AN_RF2G3_PDVCCOMP</dfn>	0x02000000</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_PDVCCOMP_S" data-ref="_M/AR9285_AN_RF2G3_PDVCCOMP_S">AR9285_AN_RF2G3_PDVCCOMP_S</dfn>	25</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_0" data-ref="_M/AR9285_AN_RF2G3_OB_0">AR9285_AN_RF2G3_OB_0</dfn>	0x00E00000</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_0_S" data-ref="_M/AR9285_AN_RF2G3_OB_0_S">AR9285_AN_RF2G3_OB_0_S</dfn>	21</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_1" data-ref="_M/AR9285_AN_RF2G3_OB_1">AR9285_AN_RF2G3_OB_1</dfn>	0x001C0000</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_1_S" data-ref="_M/AR9285_AN_RF2G3_OB_1_S">AR9285_AN_RF2G3_OB_1_S</dfn>	18</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_2" data-ref="_M/AR9285_AN_RF2G3_OB_2">AR9285_AN_RF2G3_OB_2</dfn>	0x00038000</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_2_S" data-ref="_M/AR9285_AN_RF2G3_OB_2_S">AR9285_AN_RF2G3_OB_2_S</dfn>	15</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_3" data-ref="_M/AR9285_AN_RF2G3_OB_3">AR9285_AN_RF2G3_OB_3</dfn>	0x00007000</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_3_S" data-ref="_M/AR9285_AN_RF2G3_OB_3_S">AR9285_AN_RF2G3_OB_3_S</dfn>	12</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_4" data-ref="_M/AR9285_AN_RF2G3_OB_4">AR9285_AN_RF2G3_OB_4</dfn>	0x00000E00</u></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_OB_4_S" data-ref="_M/AR9285_AN_RF2G3_OB_4_S">AR9285_AN_RF2G3_OB_4_S</dfn>	9</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_0" data-ref="_M/AR9285_AN_RF2G3_DB1_0">AR9285_AN_RF2G3_DB1_0</dfn>	0x000001C0</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_0_S" data-ref="_M/AR9285_AN_RF2G3_DB1_0_S">AR9285_AN_RF2G3_DB1_0_S</dfn>	6</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_1" data-ref="_M/AR9285_AN_RF2G3_DB1_1">AR9285_AN_RF2G3_DB1_1</dfn>	0x00000038</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_1_S" data-ref="_M/AR9285_AN_RF2G3_DB1_1_S">AR9285_AN_RF2G3_DB1_1_S</dfn>	3</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_2" data-ref="_M/AR9285_AN_RF2G3_DB1_2">AR9285_AN_RF2G3_DB1_2</dfn>	0x00000007</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G3_DB1_2_S" data-ref="_M/AR9285_AN_RF2G3_DB1_2_S">AR9285_AN_RF2G3_DB1_2_S</dfn>	0</u></td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB1_3" data-ref="_M/AR9285_AN_RF2G4_DB1_3">AR9285_AN_RF2G4_DB1_3</dfn>	0xE0000000</u></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB1_3_S" data-ref="_M/AR9285_AN_RF2G4_DB1_3_S">AR9285_AN_RF2G4_DB1_3_S</dfn>	29</u></td></tr>
<tr><th id="413">413</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB1_4" data-ref="_M/AR9285_AN_RF2G4_DB1_4">AR9285_AN_RF2G4_DB1_4</dfn>	0x1C000000</u></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB1_4_S" data-ref="_M/AR9285_AN_RF2G4_DB1_4_S">AR9285_AN_RF2G4_DB1_4_S</dfn>	26</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_0" data-ref="_M/AR9285_AN_RF2G4_DB2_0">AR9285_AN_RF2G4_DB2_0</dfn>	0x03800000</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_0_S" data-ref="_M/AR9285_AN_RF2G4_DB2_0_S">AR9285_AN_RF2G4_DB2_0_S</dfn>	23</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_1" data-ref="_M/AR9285_AN_RF2G4_DB2_1">AR9285_AN_RF2G4_DB2_1</dfn>	0x00700000</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_1_S" data-ref="_M/AR9285_AN_RF2G4_DB2_1_S">AR9285_AN_RF2G4_DB2_1_S</dfn>	20</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_2" data-ref="_M/AR9285_AN_RF2G4_DB2_2">AR9285_AN_RF2G4_DB2_2</dfn>	0x000E0000</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_2_S" data-ref="_M/AR9285_AN_RF2G4_DB2_2_S">AR9285_AN_RF2G4_DB2_2_S</dfn>	17</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_3" data-ref="_M/AR9285_AN_RF2G4_DB2_3">AR9285_AN_RF2G4_DB2_3</dfn>	0x0001C000</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_3_S" data-ref="_M/AR9285_AN_RF2G4_DB2_3_S">AR9285_AN_RF2G4_DB2_3_S</dfn>	14</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_4" data-ref="_M/AR9285_AN_RF2G4_DB2_4">AR9285_AN_RF2G4_DB2_4</dfn>	0x00003800</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G4_DB2_4_S" data-ref="_M/AR9285_AN_RF2G4_DB2_4_S">AR9285_AN_RF2G4_DB2_4_S</dfn>	11</u></td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G6_CCOMP" data-ref="_M/AR9285_AN_RF2G6_CCOMP">AR9285_AN_RF2G6_CCOMP</dfn>	0x00007800</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G6_CCOMP_S" data-ref="_M/AR9285_AN_RF2G6_CCOMP_S">AR9285_AN_RF2G6_CCOMP_S</dfn>	11</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G6_OFFS" data-ref="_M/AR9285_AN_RF2G6_OFFS">AR9285_AN_RF2G6_OFFS</dfn>	0x03f00000</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G6_OFFS_S" data-ref="_M/AR9285_AN_RF2G6_OFFS_S">AR9285_AN_RF2G6_OFFS_S</dfn>	20</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/AR9271_AN_RF2G6_OFFS" data-ref="_M/AR9271_AN_RF2G6_OFFS">AR9271_AN_RF2G6_OFFS</dfn>	0x07f00000</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/AR9271_AN_RF2G6_OFFS_S" data-ref="_M/AR9271_AN_RF2G6_OFFS_S">AR9271_AN_RF2G6_OFFS_S</dfn>	20</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G7_PWDDB" data-ref="_M/AR9285_AN_RF2G7_PWDDB">AR9285_AN_RF2G7_PWDDB</dfn>	0x00000002</u></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G7_PWDDB_S" data-ref="_M/AR9285_AN_RF2G7_PWDDB_S">AR9285_AN_RF2G7_PWDDB_S</dfn>	1</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G7_PADRVGN2TAB0" data-ref="_M/AR9285_AN_RF2G7_PADRVGN2TAB0">AR9285_AN_RF2G7_PADRVGN2TAB0</dfn>	0xE0000000</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G7_PADRVGN2TAB0_S" data-ref="_M/AR9285_AN_RF2G7_PADRVGN2TAB0_S">AR9285_AN_RF2G7_PADRVGN2TAB0_S</dfn>	29</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G8_PADRVGN2TAB0" data-ref="_M/AR9285_AN_RF2G8_PADRVGN2TAB0">AR9285_AN_RF2G8_PADRVGN2TAB0</dfn>	0x0001C000</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RF2G8_PADRVGN2TAB0_S" data-ref="_M/AR9285_AN_RF2G8_PADRVGN2TAB0_S">AR9285_AN_RF2G8_PADRVGN2TAB0_S</dfn>	14</u></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDRXTXBB1" data-ref="_M/AR9285_AN_RXTXBB1_PDRXTXBB1">AR9285_AN_RXTXBB1_PDRXTXBB1</dfn>    0x00000020</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDRXTXBB1_S" data-ref="_M/AR9285_AN_RXTXBB1_PDRXTXBB1_S">AR9285_AN_RXTXBB1_PDRXTXBB1_S</dfn>  5</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDV2I" data-ref="_M/AR9285_AN_RXTXBB1_PDV2I">AR9285_AN_RXTXBB1_PDV2I</dfn>        0x00000080</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDV2I_S" data-ref="_M/AR9285_AN_RXTXBB1_PDV2I_S">AR9285_AN_RXTXBB1_PDV2I_S</dfn>      7</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDDACIF" data-ref="_M/AR9285_AN_RXTXBB1_PDDACIF">AR9285_AN_RXTXBB1_PDDACIF</dfn>      0x00000100</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_PDDACIF_S" data-ref="_M/AR9285_AN_RXTXBB1_PDDACIF_S">AR9285_AN_RXTXBB1_PDDACIF_S</dfn>    8</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_SPARE9" data-ref="_M/AR9285_AN_RXTXBB1_SPARE9">AR9285_AN_RXTXBB1_SPARE9</dfn>       0x00000001</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_RXTXBB1_SPARE9_S" data-ref="_M/AR9285_AN_RXTXBB1_SPARE9_S">AR9285_AN_RXTXBB1_SPARE9_S</dfn>     0</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP3_XPABIAS_LVL" data-ref="_M/AR9285_AN_TOP3_XPABIAS_LVL">AR9285_AN_TOP3_XPABIAS_LVL</dfn>      0x0000000C</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP3_XPABIAS_LVL_S" data-ref="_M/AR9285_AN_TOP3_XPABIAS_LVL_S">AR9285_AN_TOP3_XPABIAS_LVL_S</dfn>    2</u></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP3_PWDDAC" data-ref="_M/AR9285_AN_TOP3_PWDDAC">AR9285_AN_TOP3_PWDDAC</dfn>		0x00800000</u></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/AR9285_AN_TOP3_PWDDAC_S" data-ref="_M/AR9285_AN_TOP3_PWDDAC_S">AR9285_AN_TOP3_PWDDAC_S</dfn>		23</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><i>/* Sleep control */</i></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/AR5416_SLEEP1_CAB_TIMEOUT" data-ref="_M/AR5416_SLEEP1_CAB_TIMEOUT">AR5416_SLEEP1_CAB_TIMEOUT</dfn>	0xFFE00000	/* Cab timeout (TU) */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/AR5416_SLEEP1_CAB_TIMEOUT_S" data-ref="_M/AR5416_SLEEP1_CAB_TIMEOUT_S">AR5416_SLEEP1_CAB_TIMEOUT_S</dfn>	22</u></td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/AR5416_SLEEP2_BEACON_TIMEOUT" data-ref="_M/AR5416_SLEEP2_BEACON_TIMEOUT">AR5416_SLEEP2_BEACON_TIMEOUT</dfn>	0xFFE00000	/* Beacon timeout (TU)*/</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/AR5416_SLEEP2_BEACON_TIMEOUT_S" data-ref="_M/AR5416_SLEEP2_BEACON_TIMEOUT_S">AR5416_SLEEP2_BEACON_TIMEOUT_S</dfn>	22</u></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><i>/* Sleep Registers */</i></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_HALFCLK_LATENCY" data-ref="_M/AR_SLP32_HALFCLK_LATENCY">AR_SLP32_HALFCLK_LATENCY</dfn>      0x000FFFFF	/* rising &lt;-&gt; falling edge */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_ENA" data-ref="_M/AR_SLP32_ENA">AR_SLP32_ENA</dfn>		0x00100000</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_TSF_WRITE_STATUS" data-ref="_M/AR_SLP32_TSF_WRITE_STATUS">AR_SLP32_TSF_WRITE_STATUS</dfn>      0x00200000	/* tsf update in progress */</u></td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_WAKE_XTL_TIME" data-ref="_M/AR_SLP32_WAKE_XTL_TIME">AR_SLP32_WAKE_XTL_TIME</dfn>	0x0000FFFF	/* time to wake crystal */</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP32_TST_INC" data-ref="_M/AR_SLP32_TST_INC">AR_SLP32_TST_INC</dfn>	0x000FFFFF</u></td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP_MIB_CLEAR" data-ref="_M/AR_SLP_MIB_CLEAR">AR_SLP_MIB_CLEAR</dfn>	0x00000001	/* clear pending */</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/AR_SLP_MIB_PENDING" data-ref="_M/AR_SLP_MIB_PENDING">AR_SLP_MIB_PENDING</dfn>	0x00000002	/* clear counters */</u></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_TBTT" data-ref="_M/AR_TIMER_MODE_TBTT">AR_TIMER_MODE_TBTT</dfn>		0x00000001</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_DBA" data-ref="_M/AR_TIMER_MODE_DBA">AR_TIMER_MODE_DBA</dfn>		0x00000002</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_SWBA" data-ref="_M/AR_TIMER_MODE_SWBA">AR_TIMER_MODE_SWBA</dfn>		0x00000004</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_HCF" data-ref="_M/AR_TIMER_MODE_HCF">AR_TIMER_MODE_HCF</dfn>		0x00000008</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_TIM" data-ref="_M/AR_TIMER_MODE_TIM">AR_TIMER_MODE_TIM</dfn>		0x00000010</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_DTIM" data-ref="_M/AR_TIMER_MODE_DTIM">AR_TIMER_MODE_DTIM</dfn>		0x00000020</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_QUIET" data-ref="_M/AR_TIMER_MODE_QUIET">AR_TIMER_MODE_QUIET</dfn>		0x00000040</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_NDP" data-ref="_M/AR_TIMER_MODE_NDP">AR_TIMER_MODE_NDP</dfn>		0x00000080</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_OVERFLOW_INDEX" data-ref="_M/AR_TIMER_MODE_OVERFLOW_INDEX">AR_TIMER_MODE_OVERFLOW_INDEX</dfn>	0x00000700</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_OVERFLOW_INDEX_S" data-ref="_M/AR_TIMER_MODE_OVERFLOW_INDEX_S">AR_TIMER_MODE_OVERFLOW_INDEX_S</dfn>	8</u></td></tr>
<tr><th id="486">486</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_THRESH" data-ref="_M/AR_TIMER_MODE_THRESH">AR_TIMER_MODE_THRESH</dfn>		0xFFFFF000</u></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/AR_TIMER_MODE_THRESH_S" data-ref="_M/AR_TIMER_MODE_THRESH_S">AR_TIMER_MODE_THRESH_S</dfn>		12</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i>/* PCU Misc modes */</i></td></tr>
<tr><th id="490">490</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_FORCE_BSSID_MATCH" data-ref="_M/AR_PCU_FORCE_BSSID_MATCH">AR_PCU_FORCE_BSSID_MATCH</dfn>	0x00000001 /* force bssid to match */</u></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_MIC_NEW_LOC_ENA" data-ref="_M/AR_PCU_MIC_NEW_LOC_ENA">AR_PCU_MIC_NEW_LOC_ENA</dfn>		0x00000004 /* tx/rx mic keys together */</u></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TX_ADD_TSF" data-ref="_M/AR_PCU_TX_ADD_TSF">AR_PCU_TX_ADD_TSF</dfn>		0x00000008 /* add tx_tsf + int_tsf */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_CCK_SIFS_MODE" data-ref="_M/AR_PCU_CCK_SIFS_MODE">AR_PCU_CCK_SIFS_MODE</dfn>		0x00000010 /* assume 11b sifs */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_RX_ANT_UPDT" data-ref="_M/AR_PCU_RX_ANT_UPDT">AR_PCU_RX_ANT_UPDT</dfn>		0x00000800 /* KC_RX_ANT_UPDATE */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TXOP_TBTT_LIMIT_ENA" data-ref="_M/AR_PCU_TXOP_TBTT_LIMIT_ENA">AR_PCU_TXOP_TBTT_LIMIT_ENA</dfn>	0x00001000 /* enforce txop / tbtt */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_MISS_BCN_IN_SLEEP" data-ref="_M/AR_PCU_MISS_BCN_IN_SLEEP">AR_PCU_MISS_BCN_IN_SLEEP</dfn>	0x00004000 /* count bmiss's when sleeping */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_BUG_12306_FIX_ENA" data-ref="_M/AR_PCU_BUG_12306_FIX_ENA">AR_PCU_BUG_12306_FIX_ENA</dfn>	0x00020000 /* use rx_clear to count sifs */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_FORCE_QUIET_COLL" data-ref="_M/AR_PCU_FORCE_QUIET_COLL">AR_PCU_FORCE_QUIET_COLL</dfn>		0x00040000 /* kill xmit for channel change */</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TBTT_PROTECT" data-ref="_M/AR_PCU_TBTT_PROTECT">AR_PCU_TBTT_PROTECT</dfn>		0x00200000 /* no xmit upto tbtt+20 uS */</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_CLEAR_VMF" data-ref="_M/AR_PCU_CLEAR_VMF">AR_PCU_CLEAR_VMF</dfn>		0x01000000 /* clear vmf mode (fast cc)*/</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_CLEAR_BA_VALID" data-ref="_M/AR_PCU_CLEAR_BA_VALID">AR_PCU_CLEAR_BA_VALID</dfn>		0x04000000 /* clear ba state */</u></td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_MISC_MODE2_HWWAR1" data-ref="_M/AR_PCU_MISC_MODE2_HWWAR1">AR_PCU_MISC_MODE2_HWWAR1</dfn>	0x00100000</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><i>/* GPIO Interrupt */</i></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_GPIO" data-ref="_M/AR_INTR_GPIO">AR_INTR_GPIO</dfn>		0x3FF00000	/* gpio interrupted */</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/AR_INTR_GPIO_S" data-ref="_M/AR_INTR_GPIO_S">AR_INTR_GPIO_S</dfn>		20</u></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUT_CTRL" data-ref="_M/AR_GPIO_OUT_CTRL">AR_GPIO_OUT_CTRL</dfn>	0x000003FF	/* 0 = out, 1 = in */</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUT_VAL" data-ref="_M/AR_GPIO_OUT_VAL">AR_GPIO_OUT_VAL</dfn>		0x000FFC00</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OUT_VAL_S" data-ref="_M/AR_GPIO_OUT_VAL_S">AR_GPIO_OUT_VAL_S</dfn>	10</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INTR_CTRL" data-ref="_M/AR_GPIO_INTR_CTRL">AR_GPIO_INTR_CTRL</dfn>	0x3FF00000</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INTR_CTRL_S" data-ref="_M/AR_GPIO_INTR_CTRL_S">AR_GPIO_INTR_CTRL_S</dfn>	20</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_IN_VAL" data-ref="_M/AR_GPIO_IN_VAL">AR_GPIO_IN_VAL</dfn>		0x0FFFC000	/* pre-9280 */</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_IN_VAL_S" data-ref="_M/AR_GPIO_IN_VAL_S">AR_GPIO_IN_VAL_S</dfn>	14</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/AR928X_GPIO_IN_VAL" data-ref="_M/AR928X_GPIO_IN_VAL">AR928X_GPIO_IN_VAL</dfn>	0x000FFC00</u></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/AR928X_GPIO_IN_VAL_S" data-ref="_M/AR928X_GPIO_IN_VAL_S">AR928X_GPIO_IN_VAL_S</dfn>	10</u></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/AR9285_GPIO_IN_VAL" data-ref="_M/AR9285_GPIO_IN_VAL">AR9285_GPIO_IN_VAL</dfn>	0x00FFF000</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/AR9285_GPIO_IN_VAL_S" data-ref="_M/AR9285_GPIO_IN_VAL_S">AR9285_GPIO_IN_VAL_S</dfn>	12</u></td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV" data-ref="_M/AR_GPIO_OE_OUT_DRV">AR_GPIO_OE_OUT_DRV</dfn>	0x3	/* 2 bit mask shifted by 2*bitpos */</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_NO" data-ref="_M/AR_GPIO_OE_OUT_DRV_NO">AR_GPIO_OE_OUT_DRV_NO</dfn>	0x0	/* tristate */</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_LOW" data-ref="_M/AR_GPIO_OE_OUT_DRV_LOW">AR_GPIO_OE_OUT_DRV_LOW</dfn>	0x1	/* drive if low */</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_HI" data-ref="_M/AR_GPIO_OE_OUT_DRV_HI">AR_GPIO_OE_OUT_DRV_HI</dfn>	0x2	/* drive if high */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_OE_OUT_DRV_ALL" data-ref="_M/AR_GPIO_OE_OUT_DRV_ALL">AR_GPIO_OE_OUT_DRV_ALL</dfn>	0x3	/* drive always */</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INTR_POL_VAL" data-ref="_M/AR_GPIO_INTR_POL_VAL">AR_GPIO_INTR_POL_VAL</dfn>	0x1FFF</u></td></tr>
<tr><th id="529">529</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_INTR_POL_VAL_S" data-ref="_M/AR_GPIO_INTR_POL_VAL_S">AR_GPIO_INTR_POL_VAL_S</dfn>	0</u></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/AR_GPIO_JTAG_DISABLE" data-ref="_M/AR_GPIO_JTAG_DISABLE">AR_GPIO_JTAG_DISABLE</dfn>	0x00020000</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/AR_2040_JOINED_RX_CLEAR" data-ref="_M/AR_2040_JOINED_RX_CLEAR">AR_2040_JOINED_RX_CLEAR</dfn>	0x00000001	/* use ctl + ext rx_clear for cca */</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL_SIZE_MASK" data-ref="_M/AR_PCU_TXBUF_CTRL_SIZE_MASK">AR_PCU_TXBUF_CTRL_SIZE_MASK</dfn>	0x7FF</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/AR_PCU_TXBUF_CTRL_USABLE_SIZE" data-ref="_M/AR_PCU_TXBUF_CTRL_USABLE_SIZE">AR_PCU_TXBUF_CTRL_USABLE_SIZE</dfn>	0x700</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE" data-ref="_M/AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE">AR_9285_PCU_TXBUF_CTRL_USABLE_SIZE</dfn> 0x380</u></td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i>/* Eeprom defines */</i></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_VAL" data-ref="_M/AR_EEPROM_STATUS_DATA_VAL">AR_EEPROM_STATUS_DATA_VAL</dfn>           0x0000ffff</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_VAL_S" data-ref="_M/AR_EEPROM_STATUS_DATA_VAL_S">AR_EEPROM_STATUS_DATA_VAL_S</dfn>         0</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_BUSY" data-ref="_M/AR_EEPROM_STATUS_DATA_BUSY">AR_EEPROM_STATUS_DATA_BUSY</dfn>          0x00010000</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_BUSY_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_BUSY_ACCESS">AR_EEPROM_STATUS_DATA_BUSY_ACCESS</dfn>   0x00020000</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_PROT_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_PROT_ACCESS">AR_EEPROM_STATUS_DATA_PROT_ACCESS</dfn>   0x00040000</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/AR_EEPROM_STATUS_DATA_ABSENT_ACCESS" data-ref="_M/AR_EEPROM_STATUS_DATA_ABSENT_ACCESS">AR_EEPROM_STATUS_DATA_ABSENT_ACCESS</dfn> 0x00080000</u></td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_OWL_10" data-ref="_M/AR_SREV_REVISION_OWL_10">AR_SREV_REVISION_OWL_10</dfn>		0x08</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_OWL_20" data-ref="_M/AR_SREV_REVISION_OWL_20">AR_SREV_REVISION_OWL_20</dfn>		0x09</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_REVISION_OWL_22" data-ref="_M/AR_SREV_REVISION_OWL_22">AR_SREV_REVISION_OWL_22</dfn>		0x0a</u></td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD5133_SREV_MAJOR" data-ref="_M/AR_RAD5133_SREV_MAJOR">AR_RAD5133_SREV_MAJOR</dfn>		0xc0	/* Fowl: 2+5G/3x3 */</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD2133_SREV_MAJOR" data-ref="_M/AR_RAD2133_SREV_MAJOR">AR_RAD2133_SREV_MAJOR</dfn>		0xd0	/* Fowl: 2G/3x3   */</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD5122_SREV_MAJOR" data-ref="_M/AR_RAD5122_SREV_MAJOR">AR_RAD5122_SREV_MAJOR</dfn>		0xe0	/* Fowl: 5G/2x2   */</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/AR_RAD2122_SREV_MAJOR" data-ref="_M/AR_RAD2122_SREV_MAJOR">AR_RAD2122_SREV_MAJOR</dfn>		0xf0	/* Fowl: 2+5G/2x2 */</u></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td><i>/* Test macro for owl 1.0 */</i></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/IS_5416V1" data-ref="_M/IS_5416V1">IS_5416V1</dfn>(_ah)	((_ah)-&gt;ah_macRev == AR_SREV_REVISION_OWL_10)</u>  </td></tr>
<tr><th id="558">558</th><td><u>#define	<dfn class="macro" id="_M/IS_5416V2" data-ref="_M/IS_5416V2">IS_5416V2</dfn>(_ah)	((_ah)-&gt;ah_macRev &gt;= AR_SREV_REVISION_OWL_20)</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/IS_5416V2_2" data-ref="_M/IS_5416V2_2">IS_5416V2_2</dfn>(_ah)	((_ah)-&gt;ah_macRev == AR_SREV_REVISION_OWL_22)</u> </td></tr>
<tr><th id="560">560</th><td></td></tr>
<tr><th id="561">561</th><td><i>/* Expanded Mac Silicon Rev (16 bits starting with Sowl) */</i></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_ID" data-ref="_M/AR_XSREV_ID">AR_XSREV_ID</dfn>		0xFFFFFFFF	/* Chip ID */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_ID_S" data-ref="_M/AR_XSREV_ID_S">AR_XSREV_ID_S</dfn>		0</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION" data-ref="_M/AR_XSREV_VERSION">AR_XSREV_VERSION</dfn>	0xFFFC0000	/* Chip version */</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_S" data-ref="_M/AR_XSREV_VERSION_S">AR_XSREV_VERSION_S</dfn>	18</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_TYPE" data-ref="_M/AR_XSREV_TYPE">AR_XSREV_TYPE</dfn>		0x0003F000	/* Chip type */</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_TYPE_S" data-ref="_M/AR_XSREV_TYPE_S">AR_XSREV_TYPE_S</dfn>		12</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_TYPE_CHAIN" data-ref="_M/AR_XSREV_TYPE_CHAIN">AR_XSREV_TYPE_CHAIN</dfn>	0x00001000	/* Chain Mode (1:3 chains,</u></td></tr>
<tr><th id="569">569</th><td><u>						 * 0:2 chains) */</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_TYPE_HOST_MODE" data-ref="_M/AR_XSREV_TYPE_HOST_MODE">AR_XSREV_TYPE_HOST_MODE</dfn> 0x00002000	/* Host Mode (1:PCI, 0:PCIe) */</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION" data-ref="_M/AR_XSREV_REVISION">AR_XSREV_REVISION</dfn>	0x00000F00</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_S" data-ref="_M/AR_XSREV_REVISION_S">AR_XSREV_REVISION_S</dfn>	8</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_OWL_PCI" data-ref="_M/AR_XSREV_VERSION_OWL_PCI">AR_XSREV_VERSION_OWL_PCI</dfn>	0x0D</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_OWL_PCIE" data-ref="_M/AR_XSREV_VERSION_OWL_PCIE">AR_XSREV_VERSION_OWL_PCIE</dfn>	0x0C</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_OWL_10" data-ref="_M/AR_XSREV_REVISION_OWL_10">AR_XSREV_REVISION_OWL_10</dfn>	0	/* Owl 1.0 */</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_OWL_20" data-ref="_M/AR_XSREV_REVISION_OWL_20">AR_XSREV_REVISION_OWL_20</dfn>	1	/* Owl 2.0/2.1 */</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_OWL_22" data-ref="_M/AR_XSREV_REVISION_OWL_22">AR_XSREV_REVISION_OWL_22</dfn>	2	/* Owl 2.2 */</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_SOWL" data-ref="_M/AR_XSREV_VERSION_SOWL">AR_XSREV_VERSION_SOWL</dfn>		0x40</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_SOWL_10" data-ref="_M/AR_XSREV_REVISION_SOWL_10">AR_XSREV_REVISION_SOWL_10</dfn>	0	/* Sowl 1.0 */</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_SOWL_11" data-ref="_M/AR_XSREV_REVISION_SOWL_11">AR_XSREV_REVISION_SOWL_11</dfn>	1	/* Sowl 1.1 */</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_MERLIN" data-ref="_M/AR_XSREV_VERSION_MERLIN">AR_XSREV_VERSION_MERLIN</dfn>		0x80	/* Merlin Version */</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_MERLIN_10" data-ref="_M/AR_XSREV_REVISION_MERLIN_10">AR_XSREV_REVISION_MERLIN_10</dfn>	0	/* Merlin 1.0 */</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_MERLIN_20" data-ref="_M/AR_XSREV_REVISION_MERLIN_20">AR_XSREV_REVISION_MERLIN_20</dfn>	1	/* Merlin 2.0 */</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_MERLIN_21" data-ref="_M/AR_XSREV_REVISION_MERLIN_21">AR_XSREV_REVISION_MERLIN_21</dfn>	2	/* Merlin 2.1 */</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_VERSION_KITE" data-ref="_M/AR_XSREV_VERSION_KITE">AR_XSREV_VERSION_KITE</dfn>		0xC0	/* Kite Version */</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_KITE_10" data-ref="_M/AR_XSREV_REVISION_KITE_10">AR_XSREV_REVISION_KITE_10</dfn>	0	/* Kite 1.0 */</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_KITE_11" data-ref="_M/AR_XSREV_REVISION_KITE_11">AR_XSREV_REVISION_KITE_11</dfn>	1	/* Kite 1.1 */</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/AR_XSREV_REVISION_KITE_12" data-ref="_M/AR_XSREV_REVISION_KITE_12">AR_XSREV_REVISION_KITE_12</dfn>	2	/* Kite 1.2 */</u></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OWL_20_OR_LATER" data-ref="_M/AR_SREV_OWL_20_OR_LATER">AR_SREV_OWL_20_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="592">592</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion &gt;= AR_XSREV_VERSION_SOWL || \</u></td></tr>
<tr><th id="593">593</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_OWL_20)</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_OWL_22_OR_LATER" data-ref="_M/AR_SREV_OWL_22_OR_LATER">AR_SREV_OWL_22_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="595">595</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion &gt;= AR_XSREV_VERSION_SOWL || \</u></td></tr>
<tr><th id="596">596</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_OWL_22)</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_SOWL" data-ref="_M/AR_SREV_SOWL">AR_SREV_SOWL</dfn>(_ah) \</u></td></tr>
<tr><th id="599">599</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion == AR_XSREV_VERSION_SOWL)</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_SOWL_10_OR_LATER" data-ref="_M/AR_SREV_SOWL_10_OR_LATER">AR_SREV_SOWL_10_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="601">601</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion &gt;= AR_XSREV_VERSION_SOWL)</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_SOWL_11" data-ref="_M/AR_SREV_SOWL_11">AR_SREV_SOWL_11</dfn>(_ah) \</u></td></tr>
<tr><th id="603">603</th><td><u>	(AR_SREV_SOWL(_ah) &amp;&amp; \</u></td></tr>
<tr><th id="604">604</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev == AR_XSREV_REVISION_SOWL_11)</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_MERLIN" data-ref="_M/AR_SREV_MERLIN">AR_SREV_MERLIN</dfn>(_ah) \</u></td></tr>
<tr><th id="607">607</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion == AR_XSREV_VERSION_MERLIN)</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_MERLIN_10_OR_LATER" data-ref="_M/AR_SREV_MERLIN_10_OR_LATER">AR_SREV_MERLIN_10_OR_LATER</dfn>(_ah)	\</u></td></tr>
<tr><th id="609">609</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion &gt;= AR_XSREV_VERSION_MERLIN)</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_MERLIN_20" data-ref="_M/AR_SREV_MERLIN_20">AR_SREV_MERLIN_20</dfn>(_ah) \</u></td></tr>
<tr><th id="611">611</th><td><u>	(AR_SREV_MERLIN(_ah) &amp;&amp; \</u></td></tr>
<tr><th id="612">612</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_MERLIN_20)</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_MERLIN_20_OR_LATER" data-ref="_M/AR_SREV_MERLIN_20_OR_LATER">AR_SREV_MERLIN_20_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="614">614</th><td><u>	((AH_PRIVATE((_ah))-&gt;ah_macVersion &gt; AR_XSREV_VERSION_MERLIN) || \</u></td></tr>
<tr><th id="615">615</th><td><u>	 (AR_SREV_MERLIN((_ah)) &amp;&amp; \</u></td></tr>
<tr><th id="616">616</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_MERLIN_20))</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_KITE" data-ref="_M/AR_SREV_KITE">AR_SREV_KITE</dfn>(_ah) \</u></td></tr>
<tr><th id="619">619</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion == AR_XSREV_VERSION_KITE)</u></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/AR_SREV_KITE_10_OR_LATER" data-ref="_M/AR_SREV_KITE_10_OR_LATER">AR_SREV_KITE_10_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="621">621</th><td><u>	(AH_PRIVATE((_ah))-&gt;ah_macVersion &gt;= AR_XSREV_VERSION_KITE)</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_KITE_11" data-ref="_M/AR_SREV_KITE_11">AR_SREV_KITE_11</dfn>(_ah) \</u></td></tr>
<tr><th id="623">623</th><td><u>	(AR_SREV_KITE(ah) &amp;&amp; \</u></td></tr>
<tr><th id="624">624</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev == AR_XSREV_REVISION_KITE_11)</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_KITE_11_OR_LATER" data-ref="_M/AR_SREV_KITE_11_OR_LATER">AR_SREV_KITE_11_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="626">626</th><td><u>	(AR_SREV_KITE_11(_ah) || \</u></td></tr>
<tr><th id="627">627</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_KITE_11)</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_KITE_12" data-ref="_M/AR_SREV_KITE_12">AR_SREV_KITE_12</dfn>(_ah) \</u></td></tr>
<tr><th id="629">629</th><td><u>	(AR_SREV_KITE(ah) &amp;&amp; \</u></td></tr>
<tr><th id="630">630</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev == AR_XSREV_REVISION_KITE_12)</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/AR_SREV_KITE_12_OR_LATER" data-ref="_M/AR_SREV_KITE_12_OR_LATER">AR_SREV_KITE_12_OR_LATER</dfn>(_ah) \</u></td></tr>
<tr><th id="632">632</th><td><u>	(AR_SREV_KITE_12(_ah) || \</u></td></tr>
<tr><th id="633">633</th><td><u>	 AH_PRIVATE((_ah))-&gt;ah_macRev &gt;= AR_XSREV_REVISION_KITE_12)</u></td></tr>
<tr><th id="634">634</th><td><u>#<span data-ppcond="19">endif</span> /* _DEV_ATH_AR5416REG_H */</u></td></tr>
<tr><th id="635">635</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ar2133.c.html'>netbsd/sys/external/isc/atheros_hal/dist/ar5416/ar2133.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
