

================================================================
== Vivado HLS Report for 'cordicSin_fix'
================================================================
* Date:           Tue Oct  6 18:20:59 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x)" [Iris-recognition/sine.cpp:94]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:95]   --->   Operation 8 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 9 [1/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:95]   --->   Operation 9 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [Iris-recognition/sine.cpp:95]   --->   Operation 10 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [Iris-recognition/sine.cpp:95]   --->   Operation 11 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [Iris-recognition/sine.cpp:95]   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [Iris-recognition/sine.cpp:95]   --->   Operation 13 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [Iris-recognition/sine.cpp:95]   --->   Operation 14 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [Iris-recognition/sine.cpp:95]   --->   Operation 15 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [Iris-recognition/sine.cpp:95]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_84 = zext i53 %tmp to i54" [Iris-recognition/sine.cpp:95]   --->   Operation 17 'zext' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.23ns)   --->   "%man_V_11 = sub i54 0, %p_Result_84" [Iris-recognition/sine.cpp:95]   --->   Operation 18 'sub' 'man_V_11' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.94ns)   --->   "%man_V_12 = select i1 %p_Result_s, i54 %man_V_11, i54 %p_Result_84" [Iris-recognition/sine.cpp:95]   --->   Operation 19 'select' 'man_V_12' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [Iris-recognition/sine.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [Iris-recognition/sine.cpp:95]   --->   Operation 21 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)" [Iris-recognition/sine.cpp:95]   --->   Operation 22 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln581 = icmp sgt i9 %tmp_54, 0" [Iris-recognition/sine.cpp:95]   --->   Operation 23 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -7, %F2" [Iris-recognition/sine.cpp:95]   --->   Operation 24 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 7, %F2" [Iris-recognition/sine.cpp:95]   --->   Operation 25 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 26 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 7" [Iris-recognition/sine.cpp:95]   --->   Operation 27 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_12 to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 28 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [Iris-recognition/sine.cpp:95]   --->   Operation 29 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.58>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [Iris-recognition/sine.cpp:95]   --->   Operation 30 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [Iris-recognition/sine.cpp:95]   --->   Operation 31 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.66ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_55, 0" [Iris-recognition/sine.cpp:95]   --->   Operation 32 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [Iris-recognition/sine.cpp:95]   --->   Operation 33 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%ashr_ln586 = ashr i54 %man_V_12, %zext_ln586" [Iris-recognition/sine.cpp:95]   --->   Operation 34 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_7)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 35 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [Iris-recognition/sine.cpp:95]   --->   Operation 36 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [Iris-recognition/sine.cpp:95]   --->   Operation 37 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 38 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [Iris-recognition/sine.cpp:95]   --->   Operation 39 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 40 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln585 = and i1 %and_ln581, %icmp_ln585" [Iris-recognition/sine.cpp:95]   --->   Operation 41 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [Iris-recognition/sine.cpp:95]   --->   Operation 42 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_7 = and i1 %and_ln581, %xor_ln585" [Iris-recognition/sine.cpp:95]   --->   Operation 43 'and' 'and_ln585_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 44 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [Iris-recognition/sine.cpp:95]   --->   Operation 45 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 46 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_7" [Iris-recognition/sine.cpp:95]   --->   Operation 47 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_7 = select i1 %and_ln585, i8 %trunc_ln586, i8 %trunc_ln583" [Iris-recognition/sine.cpp:95]   --->   Operation 48 'select' 'select_ln603_7' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_6)   --->   "%or_ln603_5 = or i1 %and_ln585, %and_ln582" [Iris-recognition/sine.cpp:95]   --->   Operation 49 'or' 'or_ln603_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_6 = or i1 %or_ln603, %or_ln603_5" [Iris-recognition/sine.cpp:95]   --->   Operation 50 'or' 'or_ln603_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.39>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i8" [Iris-recognition/sine.cpp:95]   --->   Operation 51 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_6)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%bitcast_ln696 = bitcast float %x_read to i32" [Iris-recognition/sine.cpp:95]   --->   Operation 52 'bitcast' 'bitcast_ln696' <Predicate = (!and_ln603 & or_ln603 & or_ln603_6)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [Iris-recognition/sine.cpp:95]   --->   Operation 53 'bitselect' 'tmp_56' <Predicate = (!and_ln603 & or_ln603 & or_ln603_6)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln588 = select i1 %tmp_56, i8 -1, i8 0" [Iris-recognition/sine.cpp:95]   --->   Operation 54 'select' 'select_ln588' <Predicate = (!and_ln603 & or_ln603 & or_ln603_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [Iris-recognition/sine.cpp:95]   --->   Operation 55 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_8)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %select_ln588" [Iris-recognition/sine.cpp:95]   --->   Operation 56 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln603_8 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_7" [Iris-recognition/sine.cpp:95]   --->   Operation 57 'select' 'select_ln603_8' <Predicate = (or_ln603_6)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln603_9 = select i1 %or_ln603_6, i8 %select_ln603_8, i8 0" [Iris-recognition/sine.cpp:95]   --->   Operation 58 'select' 'select_ln603_9' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %ap_fixed_base.exit" [Iris-recognition/sine.cpp:99]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%z_i_old_V = phi i8 [ %z_i_V, %_ZNK13ap_fixed_baseILi8ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 60 'phi' 'z_i_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%z_r_old_V = phi i8 [ %z_r_V, %_ZNK13ap_fixed_baseILi8ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 77, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 61 'phi' 'z_r_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Val2_75 = phi i8 [ %phi_V, %_ZNK13ap_fixed_baseILi8ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ %select_ln603_9, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 62 'phi' 'p_Val2_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%ush = phi i4 [ %n, %_ZNK13ap_fixed_baseILi8ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 63 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i4 %ush to i8" [Iris-recognition/sine.cpp:99]   --->   Operation 64 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln99 = icmp eq i4 %ush, -6" [Iris-recognition/sine.cpp:99]   --->   Operation 65 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%n = add i4 %ush, 1" [Iris-recognition/sine.cpp:99]   --->   Operation 67 'add' 'n' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %0, label %_ZNK13ap_fixed_baseILi8ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EErsEi.exit_ifconv" [Iris-recognition/sine.cpp:99]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %ush to i64" [Iris-recognition/sine.cpp:100]   --->   Operation 69 'zext' 'zext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%arctan_V232_addr = getelementptr [50 x i4]* @arctan_V232, i64 0, i64 %zext_ln100" [Iris-recognition/sine.cpp:100]   --->   Operation 70 'getelementptr' 'arctan_V232_addr' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%a_V = load i4* %arctan_V232_addr, align 1" [Iris-recognition/sine.cpp:100]   --->   Operation 71 'load' 'a_V' <Predicate = (!icmp_ln99)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 50> <ROM>
ST_5 : Operation 72 [1/1] (3.14ns)   --->   "%r_V = ashr i8 -128, %zext_ln99" [Iris-recognition/sine.cpp:101]   --->   Operation 72 'ashr' 'r_V' <Predicate = (!icmp_ln99)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "ret i8 %z_i_old_V" [Iris-recognition/sine.cpp:117]   --->   Operation 73 'ret' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%a_V = load i4* %arctan_V232_addr, align 1" [Iris-recognition/sine.cpp:100]   --->   Operation 74 'load' 'a_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 50> <ROM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_75, i32 7)" [Iris-recognition/sine.cpp:105]   --->   Operation 75 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %a_V, i3 0)" [Iris-recognition/sine.cpp:106]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i7 %shl_ln to i8" [Iris-recognition/sine.cpp:106]   --->   Operation 77 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i8 %p_Val2_75, %zext_ln703" [Iris-recognition/sine.cpp:106]   --->   Operation 78 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %r_V to i15" [Iris-recognition/sine.cpp:107]   --->   Operation 79 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %z_i_old_V to i15" [Iris-recognition/sine.cpp:107]   --->   Operation 80 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_r_old_V, i7 0)" [Iris-recognition/sine.cpp:107]   --->   Operation 81 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln1193 = mul i15 %sext_ln1118_3, %sext_ln1118" [Iris-recognition/sine.cpp:107]   --->   Operation 82 'mul' 'mul_ln1193' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.94ns)   --->   "%ret_V = sub i15 %lhs_V, %mul_ln1193" [Iris-recognition/sine.cpp:107]   --->   Operation 83 'sub' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %z_r_old_V to i15" [Iris-recognition/sine.cpp:108]   --->   Operation 84 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_i_old_V, i7 0)" [Iris-recognition/sine.cpp:108]   --->   Operation 85 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (4.17ns)   --->   "%mul_ln1192 = mul i15 %sext_ln1118_4, %sext_ln1118" [Iris-recognition/sine.cpp:108]   --->   Operation 86 'mul' 'mul_ln1192' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.94ns)   --->   "%ret_V_6 = add i15 %lhs_V_4, %mul_ln1192" [Iris-recognition/sine.cpp:108]   --->   Operation 87 'add' 'ret_V_6' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln703 = add i8 %p_Val2_75, %zext_ln703" [Iris-recognition/sine.cpp:106]   --->   Operation 88 'add' 'add_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.94ns)   --->   "%ret_V_7 = add i15 %mul_ln1193, %lhs_V" [Iris-recognition/sine.cpp:113]   --->   Operation 89 'add' 'ret_V_7' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.94ns)   --->   "%ret_V_8 = sub i15 %lhs_V_4, %mul_ln1192" [Iris-recognition/sine.cpp:114]   --->   Operation 90 'sub' 'ret_V_8' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.24ns)   --->   "%phi_V = select i1 %tmp_57, i8 %add_ln703, i8 %sub_ln703" [Iris-recognition/sine.cpp:105]   --->   Operation 91 'select' 'phi_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V, i32 7, i32 14)" [Iris-recognition/sine.cpp:107]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_7, i32 7, i32 14)" [Iris-recognition/sine.cpp:107]   --->   Operation 93 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.24ns)   --->   "%z_r_V = select i1 %tmp_57, i8 %tmp_12, i8 %tmp_s" [Iris-recognition/sine.cpp:105]   --->   Operation 94 'select' 'z_r_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_6, i32 7, i32 14)" [Iris-recognition/sine.cpp:108]   --->   Operation 95 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_8, i32 7, i32 14)" [Iris-recognition/sine.cpp:108]   --->   Operation 96 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.24ns)   --->   "%z_i_V = select i1 %tmp_57, i8 %tmp_14, i8 %tmp_13" [Iris-recognition/sine.cpp:105]   --->   Operation 97 'select' 'z_i_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit" [Iris-recognition/sine.cpp:99]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	wire read on port 'x' (Iris-recognition/sine.cpp:94) [4]  (0 ns)
	'fpext' operation ('d', Iris-recognition/sine.cpp:95) [5]  (4.44 ns)

 <State 2>: 8.62ns
The critical path consists of the following:
	'fpext' operation ('d', Iris-recognition/sine.cpp:95) [5]  (4.44 ns)
	'sub' operation ('man.V', Iris-recognition/sine.cpp:95) [14]  (3.24 ns)
	'select' operation ('man.V', Iris-recognition/sine.cpp:95) [15]  (0.948 ns)

 <State 3>: 7.58ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', Iris-recognition/sine.cpp:95) [27]  (1.99 ns)
	'and' operation ('and_ln585', Iris-recognition/sine.cpp:95) [42]  (0.978 ns)
	'select' operation ('select_ln603_7', Iris-recognition/sine.cpp:95) [50]  (4.61 ns)

 <State 4>: 4.4ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', Iris-recognition/sine.cpp:95) [36]  (0 ns)
	'select' operation ('select_ln603', Iris-recognition/sine.cpp:95) [48]  (0 ns)
	'select' operation ('select_ln603_8', Iris-recognition/sine.cpp:95) [52]  (3.15 ns)
	'select' operation ('select_ln603_9', Iris-recognition/sine.cpp:95) [54]  (1.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', Iris-recognition/sine.cpp:99) [60]  (0 ns)
	'getelementptr' operation ('arctan_V232_addr', Iris-recognition/sine.cpp:100) [68]  (0 ns)
	'load' operation ('a.V', Iris-recognition/sine.cpp:100) on array 'arctan_V232' [69]  (3.25 ns)

 <State 6>: 7.36ns
The critical path consists of the following:
	'mul' operation ('mul_ln1193', Iris-recognition/sine.cpp:107) [78]  (4.17 ns)
	'sub' operation ('ret.V', Iris-recognition/sine.cpp:107) [79]  (1.94 ns)
	'select' operation ('z_r.V', Iris-recognition/sine.cpp:105) [90]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
