# Benchmark "faults\fault_U64__true_8_frames" written by ABC on Tue Dec 06 01:11:18 2011
INPUT(ACKOUT_REG_WFCIRCUIT)
INPUT(STATE_REG_2__WFCIRCUIT)
INPUT(STATE_REG_1__WFCIRCUIT)
INPUT(STATE_REG_0__WFCIRCUIT)
INPUT(CC_MUX_REG_2__WFCIRCUIT)
INPUT(CC_MUX_REG_1__WFCIRCUIT)
INPUT(USCITE_REG_2__WFCIRCUIT)
INPUT(USCITE_REG_1__WFCIRCUIT)
INPUT(ENABLE_COUNT_REG_WFCIRCUIT)
INPUT(EQL_00)
INPUT(CONT_EQL_00)
INPUT(EQL_01)
INPUT(CONT_EQL_01)
INPUT(EQL_02)
INPUT(CONT_EQL_02)
INPUT(EQL_03)
INPUT(CONT_EQL_03)
INPUT(EQL_04)
INPUT(CONT_EQL_04)
INPUT(EQL_05)
INPUT(CONT_EQL_05)
INPUT(EQL_06)
INPUT(CONT_EQL_06)
INPUT(EQL_07)
INPUT(CONT_EQL_07)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_00)
OUTPUT(USCITE_REG_2__WFCIRCUIT_00)
OUTPUT(USCITE_REG_1__WFCIRCUIT_00)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_00)
OUTPUT(ACKOUT_REG_WFCIRCUIT_00)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_01)
OUTPUT(USCITE_REG_2__WFCIRCUIT_01)
OUTPUT(USCITE_REG_1__WFCIRCUIT_01)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_01)
OUTPUT(ACKOUT_REG_WFCIRCUIT_01)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_02)
OUTPUT(USCITE_REG_2__WFCIRCUIT_02)
OUTPUT(USCITE_REG_1__WFCIRCUIT_02)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_02)
OUTPUT(ACKOUT_REG_WFCIRCUIT_02)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_03)
OUTPUT(USCITE_REG_2__WFCIRCUIT_03)
OUTPUT(USCITE_REG_1__WFCIRCUIT_03)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_03)
OUTPUT(ACKOUT_REG_WFCIRCUIT_03)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_04)
OUTPUT(USCITE_REG_2__WFCIRCUIT_04)
OUTPUT(USCITE_REG_1__WFCIRCUIT_04)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_04)
OUTPUT(ACKOUT_REG_WFCIRCUIT_04)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_05)
OUTPUT(USCITE_REG_2__WFCIRCUIT_05)
OUTPUT(USCITE_REG_1__WFCIRCUIT_05)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_05)
OUTPUT(ACKOUT_REG_WFCIRCUIT_05)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_06)
OUTPUT(USCITE_REG_2__WFCIRCUIT_06)
OUTPUT(USCITE_REG_1__WFCIRCUIT_06)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_06)
OUTPUT(ACKOUT_REG_WFCIRCUIT_06)
OUTPUT(CC_MUX_REG_2__WFCIRCUIT_07)
OUTPUT(CC_MUX_REG_1__WFCIRCUIT_07)
OUTPUT(USCITE_REG_2__WFCIRCUIT_07)
OUTPUT(USCITE_REG_1__WFCIRCUIT_07)
OUTPUT(ENABLE_COUNT_REG_WFCIRCUIT_07)
OUTPUT(ACKOUT_REG_WFCIRCUIT_07)
n73         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_1__WFCIRCUIT )
n74         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n73 )
n75         = LUT 0x1 ( CONT_EQL_00, n74 )
n76         = LUT 0x1 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n77         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n78         = LUT 0x8 ( n76, n77 )
n79         = LUT 0x1 ( n75, n78 )
n80         = LUT 0x1 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n81         = LUT 0x1 ( EQL_00, n80 )
n82         = LUT 0x2 ( STATE_REG_2__WFCIRCUIT, n81 )
n83         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, n76 )
n84         = LUT 0x4 ( STATE_REG_2__WFCIRCUIT, EQL_00 )
n85         = LUT 0x8 ( STATE_REG_0__WFCIRCUIT, n84 )
n86         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, EQL_00 )
n87         = LUT 0x1 ( n83, n85 )
n88         = LUT 0x4 ( n86, n87 )
n89         = LUT 0x8 ( STATE_REG_1__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n90         = LUT 0x1 ( n81, n89 )
n91         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, n86 )
n92         = LUT 0x1 ( n82, n91 )
n93         = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, STATE_REG_0__WFCIRCUIT )
n94         = LUT 0x4 ( STATE_REG_0__WFCIRCUIT, EQL_00 )
n95         = LUT 0x2 ( STATE_REG_1__WFCIRCUIT, n94 )
n96         = LUT 0x1 ( n76, n93 )
n97         = LUT 0x4 ( n95, n96 )
USCITE_REG_2__WFCIRCUIT_01 = LUT 0x8 ( STATE_REG_2__WFCIRCUIT, n86 )
n99         = LUT 0x2 ( EQL_00, n73 )
n100        = LUT 0x4 ( n89, n99 )
n101        = LUT 0x2 ( n82, n88 )
n102        = LUT 0x4 ( n90, n101 )
n103        = LUT 0x1 ( CONT_EQL_01, n102 )
n104        = LUT 0x4 ( n82, n90 )
n105        = LUT 0x1 ( n88, EQL_01 )
n106        = LUT 0x8 ( n104, n105 )
n107        = LUT 0x1 ( n103, n106 )
n108        = LUT 0x8 ( n88, n90 )
n109        = LUT 0x1 ( EQL_01, n108 )
n110        = LUT 0x2 ( n82, n109 )
n111        = LUT 0x4 ( n88, n104 )
n112        = LUT 0x4 ( n82, EQL_01 )
n113        = LUT 0x4 ( n90, n112 )
n114        = LUT 0x4 ( n88, EQL_01 )
n115        = LUT 0x1 ( n111, n113 )
n116        = LUT 0x4 ( n114, n115 )
n117        = LUT 0x1 ( n88, n90 )
n118        = LUT 0x1 ( n109, n117 )
n119        = LUT 0x8 ( n90, n114 )
n120        = LUT 0x1 ( n110, n119 )
n121        = LUT 0x2 ( n82, n90 )
n122        = LUT 0x8 ( n90, EQL_01 )
n123        = LUT 0x1 ( n88, n122 )
n124        = LUT 0x1 ( n104, n121 )
n125        = LUT 0x4 ( n123, n124 )
USCITE_REG_2__WFCIRCUIT_02 = LUT 0x8 ( n82, n114 )
n127        = LUT 0x2 ( EQL_01, n101 )
n128        = LUT 0x4 ( n117, n127 )
n129        = LUT 0x2 ( n110, n116 )
n130        = LUT 0x4 ( n118, n129 )
n131        = LUT 0x1 ( CONT_EQL_02, n130 )
n132        = LUT 0x4 ( n110, n118 )
n133        = LUT 0x1 ( n116, EQL_02 )
n134        = LUT 0x8 ( n132, n133 )
n135        = LUT 0x1 ( n131, n134 )
n136        = LUT 0x8 ( n116, n118 )
n137        = LUT 0x1 ( EQL_02, n136 )
n138        = LUT 0x2 ( n110, n137 )
n139        = LUT 0x4 ( n116, n132 )
n140        = LUT 0x4 ( n110, EQL_02 )
n141        = LUT 0x4 ( n118, n140 )
n142        = LUT 0x4 ( n116, EQL_02 )
n143        = LUT 0x1 ( n139, n141 )
n144        = LUT 0x4 ( n142, n143 )
n145        = LUT 0x1 ( n116, n118 )
n146        = LUT 0x1 ( n137, n145 )
n147        = LUT 0x8 ( n118, n142 )
n148        = LUT 0x1 ( n138, n147 )
n149        = LUT 0x2 ( n110, n118 )
n150        = LUT 0x8 ( n118, EQL_02 )
n151        = LUT 0x1 ( n116, n150 )
n152        = LUT 0x1 ( n132, n149 )
n153        = LUT 0x4 ( n151, n152 )
USCITE_REG_2__WFCIRCUIT_03 = LUT 0x8 ( n110, n142 )
n155        = LUT 0x2 ( EQL_02, n129 )
n156        = LUT 0x4 ( n145, n155 )
n157        = LUT 0x2 ( n138, n144 )
n158        = LUT 0x4 ( n146, n157 )
n159        = LUT 0x1 ( CONT_EQL_03, n158 )
n160        = LUT 0x4 ( n138, n146 )
n161        = LUT 0x1 ( n144, EQL_03 )
n162        = LUT 0x8 ( n160, n161 )
n163        = LUT 0x1 ( n159, n162 )
n164        = LUT 0x8 ( n144, n146 )
n165        = LUT 0x1 ( EQL_03, n164 )
n166        = LUT 0x2 ( n138, n165 )
n167        = LUT 0x4 ( n144, n160 )
n168        = LUT 0x4 ( n138, EQL_03 )
n169        = LUT 0x4 ( n146, n168 )
n170        = LUT 0x4 ( n144, EQL_03 )
n171        = LUT 0x1 ( n167, n169 )
n172        = LUT 0x4 ( n170, n171 )
n173        = LUT 0x1 ( n144, n146 )
n174        = LUT 0x1 ( n165, n173 )
n175        = LUT 0x8 ( n146, n170 )
n176        = LUT 0x1 ( n166, n175 )
n177        = LUT 0x2 ( n138, n146 )
n178        = LUT 0x8 ( n146, EQL_03 )
n179        = LUT 0x1 ( n144, n178 )
n180        = LUT 0x1 ( n160, n177 )
n181        = LUT 0x4 ( n179, n180 )
USCITE_REG_2__WFCIRCUIT_04 = LUT 0x8 ( n138, n170 )
n183        = LUT 0x2 ( EQL_03, n157 )
n184        = LUT 0x4 ( n173, n183 )
n185        = LUT 0x2 ( n166, n172 )
n186        = LUT 0x4 ( n174, n185 )
n187        = LUT 0x1 ( CONT_EQL_04, n186 )
n188        = LUT 0x4 ( n166, n174 )
n189        = LUT 0x1 ( n172, EQL_04 )
n190        = LUT 0x8 ( n188, n189 )
n191        = LUT 0x1 ( n187, n190 )
n192        = LUT 0x8 ( n172, n174 )
n193        = LUT 0x1 ( EQL_04, n192 )
n194        = LUT 0x2 ( n166, n193 )
n195        = LUT 0x4 ( n172, n188 )
n196        = LUT 0x4 ( n166, EQL_04 )
n197        = LUT 0x4 ( n174, n196 )
n198        = LUT 0x4 ( n172, EQL_04 )
n199        = LUT 0x1 ( n195, n197 )
n200        = LUT 0x4 ( n198, n199 )
n201        = LUT 0x1 ( n172, n174 )
n202        = LUT 0x1 ( n193, n201 )
n203        = LUT 0x8 ( n174, n198 )
n204        = LUT 0x1 ( n194, n203 )
n205        = LUT 0x2 ( n166, n174 )
n206        = LUT 0x8 ( n174, EQL_04 )
n207        = LUT 0x1 ( n172, n206 )
n208        = LUT 0x1 ( n188, n205 )
n209        = LUT 0x4 ( n207, n208 )
USCITE_REG_2__WFCIRCUIT_05 = LUT 0x8 ( n166, n198 )
n211        = LUT 0x2 ( EQL_04, n185 )
n212        = LUT 0x4 ( n201, n211 )
n213        = LUT 0x2 ( n194, n200 )
n214        = LUT 0x4 ( n202, n213 )
n215        = LUT 0x1 ( CONT_EQL_05, n214 )
n216        = LUT 0x4 ( n194, n202 )
n217        = LUT 0x1 ( n200, EQL_05 )
n218        = LUT 0x8 ( n216, n217 )
n219        = LUT 0x1 ( n215, n218 )
n220        = LUT 0x8 ( n200, n202 )
n221        = LUT 0x1 ( EQL_05, n220 )
n222        = LUT 0x2 ( n194, n221 )
n223        = LUT 0x4 ( n200, n216 )
n224        = LUT 0x4 ( n194, EQL_05 )
n225        = LUT 0x4 ( n202, n224 )
n226        = LUT 0x4 ( n200, EQL_05 )
n227        = LUT 0x1 ( n223, n225 )
n228        = LUT 0x4 ( n226, n227 )
n229        = LUT 0x1 ( n200, n202 )
n230        = LUT 0x1 ( n221, n229 )
n231        = LUT 0x8 ( n202, n226 )
n232        = LUT 0x1 ( n222, n231 )
n233        = LUT 0x2 ( n194, n202 )
n234        = LUT 0x8 ( n202, EQL_05 )
n235        = LUT 0x1 ( n200, n234 )
n236        = LUT 0x1 ( n216, n233 )
n237        = LUT 0x4 ( n235, n236 )
USCITE_REG_2__WFCIRCUIT_06 = LUT 0x8 ( n194, n226 )
n239        = LUT 0x2 ( EQL_05, n213 )
n240        = LUT 0x4 ( n229, n239 )
n241        = LUT 0x2 ( n222, n228 )
n242        = LUT 0x4 ( n230, n241 )
n243        = LUT 0x1 ( CONT_EQL_06, n242 )
n244        = LUT 0x4 ( n222, n230 )
n245        = LUT 0x1 ( n228, EQL_06 )
n246        = LUT 0x8 ( n244, n245 )
n247        = LUT 0x1 ( n243, n246 )
n248        = LUT 0x8 ( n228, n230 )
n249        = LUT 0x1 ( EQL_06, n248 )
n250        = LUT 0x2 ( n222, n249 )
n251        = LUT 0x4 ( n228, EQL_06 )
n252        = LUT 0x1 ( n228, n230 )
n253        = LUT 0x8 ( n230, n251 )
n254        = LUT 0x1 ( n250, n253 )
n255        = LUT 0x2 ( n222, n230 )
n256        = LUT 0x8 ( n230, EQL_06 )
n257        = LUT 0x1 ( n228, n256 )
n258        = LUT 0x1 ( n244, n255 )
n259        = LUT 0x4 ( n257, n258 )
USCITE_REG_2__WFCIRCUIT_07 = LUT 0x8 ( n222, n251 )
n261        = LUT 0x2 ( EQL_06, n241 )
n262        = LUT 0x4 ( n252, n261 )
CC_MUX_REG_2__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_2__WFCIRCUIT )
CC_MUX_REG_1__WFCIRCUIT_00 = LUT 0x2 ( CC_MUX_REG_1__WFCIRCUIT )
USCITE_REG_2__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_2__WFCIRCUIT )
USCITE_REG_1__WFCIRCUIT_00 = LUT 0x2 ( USCITE_REG_1__WFCIRCUIT )
ENABLE_COUNT_REG_WFCIRCUIT_00 = LUT 0x2 ( ENABLE_COUNT_REG_WFCIRCUIT )
ACKOUT_REG_WFCIRCUIT_00 = LUT 0x2 ( ACKOUT_REG_WFCIRCUIT )
CC_MUX_REG_2__WFCIRCUIT_01 = LUT 0x1 ( n92 )
CC_MUX_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n97 )
USCITE_REG_1__WFCIRCUIT_01 = LUT 0x1 ( n100 )
ENABLE_COUNT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
ACKOUT_REG_WFCIRCUIT_01 = LUT 0x1 ( n79 )
CC_MUX_REG_2__WFCIRCUIT_02 = LUT 0x1 ( n120 )
CC_MUX_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n125 )
USCITE_REG_1__WFCIRCUIT_02 = LUT 0x1 ( n128 )
ENABLE_COUNT_REG_WFCIRCUIT_02 = LUT 0x1 ( n107 )
ACKOUT_REG_WFCIRCUIT_02 = LUT 0x1 ( n107 )
CC_MUX_REG_2__WFCIRCUIT_03 = LUT 0x1 ( n148 )
CC_MUX_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n153 )
USCITE_REG_1__WFCIRCUIT_03 = LUT 0x1 ( n156 )
ENABLE_COUNT_REG_WFCIRCUIT_03 = LUT 0x1 ( n135 )
ACKOUT_REG_WFCIRCUIT_03 = LUT 0x1 ( n135 )
CC_MUX_REG_2__WFCIRCUIT_04 = LUT 0x1 ( n176 )
CC_MUX_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n181 )
USCITE_REG_1__WFCIRCUIT_04 = LUT 0x1 ( n184 )
ENABLE_COUNT_REG_WFCIRCUIT_04 = LUT 0x1 ( n163 )
ACKOUT_REG_WFCIRCUIT_04 = LUT 0x1 ( n163 )
CC_MUX_REG_2__WFCIRCUIT_05 = LUT 0x1 ( n204 )
CC_MUX_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n209 )
USCITE_REG_1__WFCIRCUIT_05 = LUT 0x1 ( n212 )
ENABLE_COUNT_REG_WFCIRCUIT_05 = LUT 0x1 ( n191 )
ACKOUT_REG_WFCIRCUIT_05 = LUT 0x1 ( n191 )
CC_MUX_REG_2__WFCIRCUIT_06 = LUT 0x1 ( n232 )
CC_MUX_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n237 )
USCITE_REG_1__WFCIRCUIT_06 = LUT 0x1 ( n240 )
ENABLE_COUNT_REG_WFCIRCUIT_06 = LUT 0x1 ( n219 )
ACKOUT_REG_WFCIRCUIT_06 = LUT 0x1 ( n219 )
CC_MUX_REG_2__WFCIRCUIT_07 = LUT 0x1 ( n254 )
CC_MUX_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n259 )
USCITE_REG_1__WFCIRCUIT_07 = LUT 0x1 ( n262 )
ENABLE_COUNT_REG_WFCIRCUIT_07 = LUT 0x1 ( n247 )
ACKOUT_REG_WFCIRCUIT_07 = LUT 0x1 ( n247 )
