Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> Reading design: TestLVDSTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TestLVDSTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TestLVDSTop"
Output Format                      : NGC
Target Device                      : xc7k325t-2-fbg676

---- Source Options
Top Module Name                    : TestLVDSTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" into library work
Parsing module <clkGenerator>.
Analyzing Verilog file "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" into library work
Parsing module <TestLVDSTop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TestLVDSTop>.

Elaborating module <IBUFGDS>.

Elaborating module <clkGenerator>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=60.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=60.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=15,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=61.094,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 130: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 132: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 134: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 135: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 136: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 137: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 138: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 139: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 140: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 141: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 153: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 154: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 160: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 163: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v" Line 164: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" Line 45: Assignment to clk65P472 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" Line 48: Assignment to LOCKED ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" Line 65: Result of 27-bit expression is truncated to fit in 26-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TestLVDSTop>.
    Related source file is "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v".
INFO:Xst:3210 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" line 40: Output port <CLK_OUT2> of the instance <clk_gen_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\GIT_LVDSClock_XC7K325T_2FFG676\src\TestLVDSTop.v" line 40: Output port <LOCKED> of the instance <clk_gen_inst> is unconnected or connected to loadless signal.
    Found 26-bit register for signal <cnt>.
    Found 1-bit register for signal <led_h>.
    Found 26-bit adder for signal <cnt[25]_GND_1_o_add_1_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TestLVDSTop> synthesized.

Synthesizing Unit <clkGenerator>.
    Related source file is "F:\GIT_LVDSClock_XC7K325T_2FFG676\ipcore_dir\clkGenerator.v".
    Summary:
	no macro.
Unit <clkGenerator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 2
 1-bit register                                        : 1
 26-bit register                                       : 1
# Multiplexers                                         : 1
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TestLVDSTop>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <TestLVDSTop> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TestLVDSTop> ...
WARNING:Xst:1293 - FF/Latch <cnt_24> has a constant value of 0 in block <TestLVDSTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_25> has a constant value of 0 in block <TestLVDSTop>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TestLVDSTop, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TestLVDSTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 103
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT5                        : 25
#      LUT6                        : 4
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 25
#      FDC                         : 24
#      FDE                         : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 3
#      IBUF                        : 1
#      IBUFGDS                     : 1
#      OBUF                        : 1
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tfbg676-2 


Slice Logic Utilization: 
 Number of Slice Registers:              25  out of  407600     0%  
 Number of Slice LUTs:                   54  out of  203800     0%  
    Number used as Logic:                54  out of  203800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     54
   Number with an unused Flip Flop:      29  out of     54    53%  
   Number with an unused LUT:             0  out of     54     0%  
   Number of fully used LUT-FF pairs:    25  out of     54    46%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    400     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_gen_inst/clkout0               | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.824ns (Maximum Frequency: 548.126MHz)
   Minimum input arrival time before clock: 1.125ns
   Maximum output required time after clock: 0.580ns
   Maximum combinational path delay: 0.862ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_gen_inst/clkout0'
  Clock period: 1.824ns (frequency: 548.126MHz)
  Total number of paths / destination ports: 901 / 26
-------------------------------------------------------------------------
Delay:               1.824ns (Levels of Logic = 26)
  Source:            cnt_0 (FF)
  Destination:       cnt_23 (FF)
  Source Clock:      clk_gen_inst/clkout0 rising
  Destination Clock: clk_gen_inst/clkout0 rising

  Data Path: cnt_0 to cnt_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.236   0.344  cnt_0 (cnt_0)
     INV:I->O              1   0.054   0.000  Mcount_cnt_lut<0>_INV_0 (Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcount_cnt_cy<0> (Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<1> (Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<2> (Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<3> (Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<4> (Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<5> (Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<6> (Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<7> (Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<8> (Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<9> (Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<10> (Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<11> (Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<12> (Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<13> (Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<14> (Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<15> (Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<16> (Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<17> (Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<18> (Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<19> (Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<20> (Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  Mcount_cnt_cy<21> (Mcount_cnt_cy<21>)
     MUXCY:CI->O           0   0.013   0.000  Mcount_cnt_cy<22> (Mcount_cnt_cy<22>)
     XORCY:CI->O           1   0.262   0.350  Mcount_cnt_xor<23> (Result<23>)
     LUT5:I4->O            1   0.043   0.000  Mcount_cnt_eqn_231 (Mcount_cnt_eqn_23)
     FDC:D                    -0.000          cnt_23
    ----------------------------------------
    Total                      1.824ns (1.130ns logic, 0.694ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_gen_inst/clkout0'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              1.125ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk_gen_inst/clkout0 rising

  Data Path: rst_n to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.344  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             24   0.054   0.463  rst_n_inv1_INV_0 (rst_n_inv)
     FDC:CLR                   0.264          cnt_0
    ----------------------------------------
    Total                      1.125ns (0.318ns logic, 0.808ns route)
                                       (28.3% logic, 71.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_gen_inst/clkout0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.580ns (Levels of Logic = 1)
  Source:            led_o_r (FF)
  Destination:       led_h (PAD)
  Source Clock:      clk_gen_inst/clkout0 rising

  Data Path: led_o_r to led_h
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.236   0.344  led_o_r (led_o_r)
     OBUF:I->O                 0.000          led_h_OBUF (led_h)
    ----------------------------------------
    Total                      0.580ns (0.236ns logic, 0.344ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               0.862ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       clk_gen_inst/mmcm_adv_inst:RST (PAD)

  Data Path: rst_n to clk_gen_inst/mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.344  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             24   0.054   0.463  rst_n_inv1_INV_0 (rst_n_inv)
    MMCME2_ADV:RST             0.000          clk_gen_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      0.862ns (0.054ns logic, 0.808ns route)
                                       (6.3% logic, 93.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_gen_inst/clkout0
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk_gen_inst/clkout0|    1.824|         |         |         |
--------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.17 secs
 
--> 

Total memory usage is 422084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    2 (   0 filtered)

