// Seed: 3200836619
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    output uwire id_4,
    input wand id_5,
    input wand id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd65
) (
    output wire id_0,
    input wor id_1,
    input wor id_2,
    output tri0 id_3
    , id_12#(-1),
    input supply0 _id_4,
    output tri1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    input supply1 id_10
    , id_13
);
  logic [1  -  -1 : -1  -  id_4] id_14;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_6,
      id_5,
      id_0,
      id_9,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
