[
    {
        "age": null,
        "album": "",
        "author": "/u/bidet_enthusiast",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T23:39:24.640662+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T23:35:01+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Anyone have details on the DC-DC converter built into the WCH 57x/58x/59x ? There is very little documentation on how it can be used. Is only for the 2.4ghz radio? What voltage does it produce / can it be used to power external sensors (obviously small loads) etc? Ive used the DC-DC on the RF52840 to great effect, is there similar capabilities on this DC-DC architecture?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/bidet_enthusiast\"> /u/bidet_enthusiast </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lsn9d2/wch_57x8x9x_dcdc_convertor_applications/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lsn9d2/wch_57x8x9x_dcdc_convertor_applications/\">[comments]</a></span>",
        "id": 3094244,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lsn9d2/wch_57x8x9x_dcdc_convertor_applications",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "WCH 57X/8X/9X DC-DC convertor applications",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/moonshot-me",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T21:29:24.073741+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T21:23:36+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Codasip is not doing to well\u2026</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/moonshot-me\"> /u/moonshot-me </a> <br/> <span><a href=\"https://www.eetimes.com/ai-startup-esperanto-winds-down-silicon-business/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lskids/esperanto_no_mas/\">[comments]</a></span>",
        "id": 3093747,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lskids/esperanto_no_mas",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "esperanto no mas",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/LivingLinux",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T21:29:23.865916+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T20:24:37+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1lsj6x5/160_core_riscv_supercluster_on_a_single_m2/\"> <img src=\"https://external-preview.redd.it/BnLvljrdOR8xHlQ7hnQESTBJYqqWcouy78zJE1QprMc.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=c3a69e8f20217684e5601652fa227b6e3405d9cc\" alt=\"160 Core RISC-V supercluster on a single M.2\" title=\"160 Core RISC-V supercluster on a single M.2\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/LivingLinux\"> /u/LivingLinux </a> <br/> <span><a href=\"https://youtu.be/HRfbQJ6FdF0\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lsj6x5/160_core_riscv_supercluster_on_a_single_m2/\">[comments]</a></span> </td></tr></table>",
        "id": 3093746,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lsj6x5/160_core_riscv_supercluster_on_a_single_m2",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/BnLvljrdOR8xHlQ7hnQESTBJYqqWcouy78zJE1QprMc.jpeg?width=320&crop=smart&auto=webp&s=c3a69e8f20217684e5601652fa227b6e3405d9cc",
        "title": "160 Core RISC-V supercluster on a single M.2",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/camel-cdr-",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T18:14:48.231300+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T17:49:33+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/camel-cdr-\"> /u/camel-cdr- </a> <br/> <span><a href=\"https://riscv-summit.com/en/agenda/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lsfope/riscv_summit_china_agenda/\">[comments]</a></span>",
        "id": 3092957,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lsfope/riscv_summit_china_agenda",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V Summit China Agenda",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Confident-Claim165",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T13:54:01.128058+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T13:01:54+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ls9dip/adding_instructions_to_riscv_monocycle/\"> <img src=\"https://preview.redd.it/czzhsm4g02bf1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=11fae84ced98203c95a24b7b111092ceb15def51\" alt=\"Adding instructions to RISCV MONOCYCLE\" title=\"Adding instructions to RISCV MONOCYCLE\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I\u2019m have dificiculty in how to add the JalR and LBU instructions to the datapath and control unity of the RISCV monocycle, do you know how to do it or have any material that could help me? i couldn\u2019t find almost any that does this(just a free v\u00eddeos on YouTube).</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Confident-Claim165\"> /u/Confident-Claim165 </a> <br/> <span><a href=\"https://i.redd.it/czzhsm4g02bf1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ls9dip/adding_instructions_to_riscv_monocycle/\">[comments]</a>",
        "id": 3091652,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ls9dip/adding_instructions_to_riscv_monocycle",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/czzhsm4g02bf1.jpeg?width=640&crop=smart&auto=webp&s=11fae84ced98203c95a24b7b111092ceb15def51",
        "title": "Adding instructions to RISCV MONOCYCLE",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/neuroticnetworks1250",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T10:37:22.433685+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T09:55:21+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello. I am a Digital Design Thesis Student currently designing an Accelerator to be integrated to the PULP repository based Cheshire SOC that uses CVA6 cores. However, when I check the RTL for the Cheshire CVA6 configs, it seems like the CBO.flush and CBO.invalidate options are not available in the version used in Cheshire. So I was wondering if there\u2019s a workaround.</p> <p>The reason is that my on-chip uncached SPM region is pretty small compared to the tensor sizes I deal with, and when my accelerator has to read from a memory region that\u2019s cached via the AXI interface, it may read stale data. </p> <p>For some reason, I came up with a temporary workaround by using memory fencing after the core writes to a region which lets me see updated data. But it doesn\u2019t seem like the efficient way to go on about it. </p> <p>I am not able to figure out from the CVA6 instructions how I can instruct them to have their AXI cache set to 0 when reading or writing to",
        "id": 3090798,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ls6bui/cva6_cache_coherency",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "CVA-6 Cache Coherency",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/indolering",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T09:34:00.989984+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T08:58:15+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ls5ir0/chip_design_is_a_riscy_business_codasip_up_for/\"> <img src=\"https://external-preview.redd.it/hA5qExtdZgM80QBAg9AjSWk7Tr_QZQCp5fbtYG-1AzI.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=38c73bd83593e411ce96c0210fc09fea3f353697\" alt=\"Chip design is a RISC-y business: Codasip up for sale\" title=\"Chip design is a RISC-y business: Codasip up for sale\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://www.theregister.com/2025/07/01/codasip_sale/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ls5ir0/chip_design_is_a_riscy_business_codasip_up_for/\">[comments]</a></span> </td></tr></table>",
        "id": 3090514,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ls5ir0/chip_design_is_a_riscy_business_codasip_up_for",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/hA5qExtdZgM80QBAg9AjSWk7Tr_QZQCp5fbtYG-1AzI.jpeg?width=640&crop=smart&auto=webp&s=38c73bd83593e411ce96c0210fc09fea3f353697",
        "title": "Chip design is a RISC-y business: Codasip up for sale",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/MasterGeekMX",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-05T07:22:02.121722+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-05T06:58:50+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello there. I&#39;m designing a small RISC-V microcontroller in simulators as an academic exercise, and currently I&#39;m working on implementing the load/store instructions. </p> <p>To reduce the complexity of the implementation, I&#39;m using a word-addressable RAM block and some memory controller circuitry that takes care of slicing the data for byte and halfword operation.</p> <p>The circuitry is quite elegant, only using data bus rewirings and a single multiplexer in each direction, but it is all based on the assumption that halfwords are stored at two-byte boundaries and words at four-byte boundaries, meaning that if a halfword/word is stored in two separate but contiguous memory locations, I&#39;m screwed.</p> <p>My goals are to adhere to the standard religiously, as I plan to be able to take plain normal C / C++ code, compile it with GCC, and flash the resulting code into the program ROM of my core and see it running. As my goal is to make so",
        "id": 3090038,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1ls3snr/question_about_data_alignment_for_loadstore",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Question about data alignment for load/store instructions",
        "vote": 0
    }
]