Model {
  Name			  "mod3_CIFB_CRFB_2bit"
  Version		  7.9
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    1
    Inport {
      BusObject		      ""
      SignalName	      "IN"
      Name		      "In1"
    }
    NumRootOutports	    1
    Outport {
      BusObject		      ""
      BusOutputAsStruct	      "off"
      SignalName	      "QUANTOUT"
      Name		      "Out1"
    }
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.112"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Thu May 24 20:15:03 2012"
  Creator		  "amyles"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Arnaldi Isacco"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Feb 14 23:14:50 2017"
  RTWModifiedTimeStamp	  409014890
  ModelVersionFormat	  "1.%<AutoIncrement:112>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.12.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "simu.trantime"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.12.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "50000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "none"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorOnBusTreatedAsVector"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Single"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"GenerateAllocFcn"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition     [ 440, 153, 1368, 683 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Quantizer
      QuantizationInterval    "0.5"
      LinearizeAsGain	      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RateLimiter
      RisingSlewLimit	      "1"
      FallingSlewLimit	      "-1"
      SampleTimeMode	      "continuous"
      InitialCondition	      "0"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      SaveFormat	      "Array"
      FixptAsFi		      off
      NumInputs		      "1"
    }
  }
  System {
    Name		    "mod3_CIFB_CRFB_2bit"
    Location		    [2, 83, 1348, 715]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "293"
    Block {
      BlockType		      Inport
      Name		      "In1"
      SID		      "73"
      Position		      [25, 83, 55, 97]
      ZOrder		      -1
      IconDisplay	      "Port number"
      Port {
	PortNumber		1
	Name			"IN"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "2Bit Mid-Rise \nQuantizer"
      SID		      "287"
      Ports		      [1, 1]
      Position		      [1105, 223, 1175, 277]
      ZOrder		      -13
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"QUANTOUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"2Bit Mid-Rise \nQuantizer"
	Location		[136, 124, 973, 734]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "in"
	  SID			  "288"
	  Position		  [25, 78, 55, 92]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias"
	  SID			  "289"
	  Position		  [105, 70, 145, 100]
	  ZOrder		  -2
	  AttributesFormatString  "Need offset to give\\nMID-RISE quantiser"
	  FontSize		  12
	  Bias			  "1/3"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Bias
	  Name			  "Bias1"
	  SID			  "290"
	  Position		  [305, 70, 345, 100]
	  ZOrder		  -3
	  FontSize		  12
	  Bias			  "-1/3"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Quantizer
	  Name			  "Quantizer"
	  SID			  "291"
	  Position		  [215, 65, 255, 105]
	  ZOrder		  -4
	  NamePlacement		  "alternate"
	  FontSize		  12
	  QuantizationInterval	  "2/3"
	  LinearizeAsGain	  off
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  SID			  "292"
	  Ports			  [1, 1]
	  Position		  [430, 70, 460, 100]
	  ZOrder		  -5
	  InputPortMap		  "u0"
	  UpperLimit		  "mod.qsatout1"
	  LowerLimit		  "-(mod.qsatout1)"
	  Port {
	    PortNumber		    1
	    Name		    "QUANTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Q"
	  SID			  "293"
	  Position		  [640, 78, 670, 92]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Bias"
	  SrcPort		  1
	  DstBlock		  "Quantizer"
	  DstPort		  1
	}
	Line {
	  Name			  "QUANTOUT"
	  Labels		  [1, 0]
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  DstBlock		  "Q"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Quantizer"
	  SrcPort		  1
	  DstBlock		  "Bias1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Bias1"
	  SrcPort		  1
	  DstBlock		  "Saturation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "in"
	  SrcPort		  1
	  DstBlock		  "Bias"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Gain
      Name		      "DITHER\nGAIN"
      SID		      "281"
      Position		      [180, 519, 240, 561]
      ZOrder		      -10
      FontSize		      12
      Gain		      "mod.dither"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"DITHER"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      From
      Name		      "From_DITHER"
      SID		      "285"
      Position		      [1036, 170, 1064, 210]
      ZOrder		      -9
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      GotoTag		      "D"
    }
    Block {
      BlockType		      Gain
      Name		      "Gai1"
      SID		      "132"
      Position		      [480, 157, 540, 213]
      ZOrder		      -6
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "g(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	Name			"Resonator"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Gai9"
      SID		      "130"
      Position		      [580, 219, 630, 281]
      ZOrder		      -7
      ShowName		      off
      Gain		      "c(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain"
      SID		      "121"
      Position		      [72, 120, 128, 170]
      ZOrder		      -8
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      SID		      "122"
      Position		      [355, 125, 415, 175]
      ZOrder		      -9
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      SID		      "123"
      Position		      [635, 125, 695, 175]
      ZOrder		      -10
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain3"
      SID		      "124"
      Position		      [927, 120, 983, 170]
      ZOrder		      -11
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(4)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain4"
      SID		      "125"
      Position		      [71, 325, 129, 380]
      ZOrder		      -12
      BlockRotation	      270
      ShowName		      off
      Gain		      "a(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain5"
      SID		      "126"
      Position		      [381, 340, 439, 390]
      ZOrder		      -13
      BlockRotation	      270
      ShowName		      off
      Gain		      "a(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain6"
      SID		      "127"
      Position		      [634, 340, 696, 390]
      ZOrder		      -14
      BlockRotation	      270
      ShowName		      off
      Gain		      "a(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain7"
      SID		      "131"
      Position		      [855, 222, 905, 278]
      ZOrder		      -15
      ShowName		      off
      Gain		      "c(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain8"
      SID		      "129"
      Position		      [330, 222, 375, 278]
      ZOrder		      -16
      ShowName		      off
      Gain		      "c(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_DITHER"
      SID		      "282"
      Position		      [300, 525, 340, 555]
      ZOrder		      -15
      GotoTag		      "D"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky delaying integrator"
      SID		      "216"
      Ports		      [1, 1]
      Position		      [180, 226, 245, 274]
      ZOrder		      6
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT1OUT"
	PropagatedSignals	"INTOUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky delaying integrator"
	Location		[29, 115, 1375, 771]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "217"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "218"
	  Ports			  [1, 1]
	  Position		  [160, 35, 215, 75]
	  ZOrder		  -2
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag0"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "INTEGRATOR\nSATURATION1"
	  SID			  "256"
	  Ports			  [1, 1]
	  Position		  [250, 40, 280, 70]
	  ZOrder		  -17
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontName		  "Calibri"
	  FontSize		  12
	  UpperLimit		  "mod.isat2"
	  LowerLimit		  "-(mod.isat2)"
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE"
	  SID			  "255"
	  Position		  [340, 40, 370, 70]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr1"
	  FallingSlewLimit	  "-(mod.isr1)"
	  SampleTimeMode	  "inherited"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "INTEGRATOR DC GAIN"
	  SID			  "257"
	  Position		  [235, 119, 305, 181]
	  ZOrder		  -16
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage\\n(model finite integrator dc/LF\\ngain in analog modulators)"
	  FontSize		  12
	  Gain			  "1-1/mod.igain2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "221"
	  Ports			  [2, 1]
	  Position		  [80, 45, 100, 65]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "222"
	  Position		  [475, 48, 505, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR DC GAIN"
	  SrcPort		  1
	  Points		  [-140, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSATURATION1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSATURATION1"
	  DstPort		  1
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "INTEGRATOR\nSLEW RATE"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "INTEGRATOR DC GAIN"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky delaying integrator1"
      SID		      "258"
      Ports		      [1, 1]
      Position		      [700, 226, 765, 274]
      ZOrder		      6
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT3OUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky delaying integrator1"
	Location		[29, 115, 1375, 771]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "259"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "260"
	  Ports			  [1, 1]
	  Position		  [160, 35, 215, 75]
	  ZOrder		  -2
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag1"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "INTEGRATOR\nSATURATION1"
	  SID			  "261"
	  Ports			  [1, 1]
	  Position		  [250, 40, 280, 70]
	  ZOrder		  -17
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontName		  "Calibri"
	  FontSize		  12
	  UpperLimit		  "mod.isat2"
	  LowerLimit		  "-(mod.isat2)"
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE"
	  SID			  "262"
	  Position		  [340, 40, 370, 70]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr1"
	  FallingSlewLimit	  "-(mod.isr1)"
	  SampleTimeMode	  "inherited"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "INTEGRATOR DC GAIN"
	  SID			  "263"
	  Position		  [235, 119, 305, 181]
	  ZOrder		  -16
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage\\n(model finite integrator dc/LF\\ngain in analog modulators)"
	  FontSize		  12
	  Gain			  "1-1/mod.igain2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "264"
	  Ports			  [2, 1]
	  Position		  [80, 45, 100, 65]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "265"
	  Position		  [475, 48, 505, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR DC GAIN"
	  SrcPort		  1
	  Points		  [-140, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSATURATION1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSATURATION1"
	  DstPort		  1
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "INTEGRATOR\nSLEW RATE"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "INTEGRATOR DC GAIN"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky delayless integrator"
      SID		      "237"
      Ports		      [1, 1]
      Position		      [445, 225, 505, 275]
      ZOrder		      9
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT2OUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky delayless integrator"
	Location		[2, 75, 1364, 707]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In2"
	  SID			  "266"
	  Position		  [65, 58, 95, 72]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "273"
	  Ports			  [1, 1]
	  Position		  [190, 140, 245, 180]
	  ZOrder		  -2
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag2"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "INTEGRATOR\nSATURATION1"
	  SID			  "268"
	  Ports			  [1, 1]
	  Position		  [230, 50, 260, 80]
	  ZOrder		  -17
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontName		  "Calibri"
	  FontSize		  12
	  UpperLimit		  "mod.isat2"
	  LowerLimit		  "-(mod.isat2)"
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE"
	  SID			  "269"
	  Position		  [320, 50, 350, 80]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr1"
	  FallingSlewLimit	  "-(mod.isr1)"
	  SampleTimeMode	  "inherited"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "INTEGRATOR DC GAIN"
	  SID			  "270"
	  Position		  [310, 129, 380, 191]
	  ZOrder		  -16
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage\\n(model finite integrator dc/LF\\ngain in analog modulators)"
	  FontSize		  12
	  Gain			  "1-1/mod.igain2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  "271"
	  Ports			  [2, 1]
	  Position		  [120, 55, 140, 75]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  "272"
	  Position		  [515, 58, 545, 72]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSATURATION1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR DC GAIN"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSATURATION1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In2"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "INTEGRATOR\nSLEW RATE"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    DstBlock		    "Out2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "INTEGRATOR DC GAIN"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [-55, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Random\nSource"
      SID		      "283"
      Ports		      [0, 1]
      Position		      [120, 518, 165, 562]
      ZOrder		      -22
      LibraryVersion	      "1.725"
      UserDataPersistent      on
      UserData		      "DataTag3"
      FontSize		      12
      SourceBlock	      "dspsrcs4/Random\nSource"
      SourceType	      "Random Source"
      SrcType		      "Uniform"
      NormMethod	      "Ziggurat"
      CltLength		      "12"
      MinVal		      "-1"
      MaxVal		      "1"
      MeanVal		      "0"
      VarVal		      "1"
      RepMode		      "Not repeatable"
      rawSeed		      "1"
      IsInherit		      off
      SampMode		      "Discrete"
      SampTime		      "1/Fs"
      SampFrame		      "1"
      DataType		      "Double"
      OutComplex	      "Real"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum"
      SID		      "115"
      Ports		      [2, 1]
      Position		      [90, 240, 110, 260]
      ZOrder		      -17
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"LOOPERR"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      "116"
      Ports		      [4, 1]
      Position		      [390, 230, 430, 270]
      ZOrder		      -18
      ShowName		      off
      IconShape		      "round"
      Inputs		      "-++|-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      SID		      "117"
      Ports		      [3, 1]
      Position		      [655, 240, 675, 260]
      ZOrder		      -19
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum3"
      SID		      "118"
      Ports		      [2, 1]
      Position		      [945, 240, 965, 260]
      ZOrder		      -20
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum4"
      SID		      "286"
      Ports		      [2, 1]
      Position		      [1040, 240, 1060, 260]
      ZOrder		      -27
      NamePlacement	      "alternate"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace"
      SID		      "244"
      Ports		      [1]
      Position		      [290, 305, 350, 335]
      ZOrder		      10
      VariableName	      "INT1OUT"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace1"
      SID		      "245"
      Ports		      [1]
      Position		      [575, 305, 635, 335]
      ZOrder		      11
      VariableName	      "INT2OUT"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace2"
      SID		      "246"
      Ports		      [1]
      Position		      [815, 305, 875, 335]
      ZOrder		      12
      VariableName	      "INT3OUT"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Outport
      Name		      "Out1"
      SID		      "74"
      Position		      [1270, 243, 1300, 257]
      ZOrder		      -21
      IconDisplay	      "Port number"
    }
    Line {
      Name		      "IN"
      Labels		      [0, 0]
      SrcBlock		      "In1"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Points			[285, 0]
	Branch {
	  Points		  [280, 0]
	  Branch {
	    Points		    [290, 0]
	    DstBlock		    "Gain3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gain2"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
      }
      Branch {
	Labels			[-1, 0]
	DstBlock		"Gain"
	DstPort			1
      }
    }
    Line {
      Name		      "INT1OUT"
      SrcBlock		      "Leaky delaying integrator"
      SrcPort		      1
      Points		      [21, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"To Workspace"
	DstPort			1
      }
      Branch {
	Labels			[1, 1]
	DstBlock		"Gain8"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain8"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      3
    }
    Line {
      Name		      "INT2OUT"
      Labels		      [0, 0]
      SrcBlock		      "Leaky delayless integrator"
      SrcPort		      1
      Points		      [47, 0]
      Branch {
	Points			[0, 70]
	DstBlock		"To Workspace1"
	DstPort			1
      }
      Branch {
	DstBlock		"Gai9"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gai9"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      2
    }
    Line {
      Name		      "INT3OUT"
      SrcBlock		      "Leaky delaying integrator1"
      SrcPort		      1
      Points		      [25, 0]
      Branch {
	Points			[33, 0]
	Branch {
	  Labels		  [-1, 0]
	  DstBlock		  "Gain7"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -65]
	  DstBlock		  "Gai1"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 70]
	DstBlock		"To Workspace2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain7"
      SrcPort		      1
      DstBlock		      "Sum3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain4"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain"
      SrcPort		      1
      DstBlock		      "Sum"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain1"
      SrcPort		      1
      Points		      [0, 46]
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain5"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      4
    }
    Line {
      Name		      "Resonator"
      Labels		      [0, 0]
      SrcBlock		      "Gai1"
      SrcPort		      1
      Points		      [-65, 0]
      DstBlock		      "Sum1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain2"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain6"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gain3"
      SrcPort		      1
      DstBlock		      "Sum3"
      DstPort		      1
    }
    Line {
      Name		      "QUANTOUT"
      Labels		      [0, 0]
      SrcBlock		      "2Bit Mid-Rise \nQuantizer"
      SrcPort		      1
      Points		      [65, 0]
      Branch {
	DstBlock		"Out1"
	DstPort			1
      }
      Branch {
	Points			[0, 175; -580, 0]
	Branch {
	  Points		  [-255, 0]
	  Branch {
	    Points		    [-310, 0]
	    DstBlock		    "Gain4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gain5"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Gain6"
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "LOOPERR"
      Labels		      [0, 0]
      SrcBlock		      "Sum"
      SrcPort		      1
      DstBlock		      "Leaky delaying integrator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum2"
      SrcPort		      1
      DstBlock		      "Leaky delaying integrator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      DstBlock		      "Leaky delayless integrator"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Random\nSource"
      SrcPort		      1
      DstBlock		      "DITHER\nGAIN"
      DstPort		      1
    }
    Line {
      Name		      "DITHER"
      Labels		      [0, 0]
      SrcBlock		      "DITHER\nGAIN"
      SrcPort		      1
      DstBlock		      "Goto_DITHER"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_DITHER"
      SrcPort		      1
      DstBlock		      "Sum4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum3"
      SrcPort		      1
      DstBlock		      "Sum4"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum4"
      SrcPort		      1
      DstBlock		      "2Bit Mid-Rise \nQuantizer"
      DstPort		      1
    }
    Annotation {
      SID		      "284"
      Name		      "                             DITHER                         \n\n\n\n\n\n                "
      Position		      [236, 543]
      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
      FontName		      "Calibri"
      FontSize		      18
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  4
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    V     8    (     @         %    \"     $    !     0         %  0 \"0    $    2    4V5E9"
    "       4V5E9$9L86<         #@   #@    &    \"     0         !0    @    !    !0    $         $     4    R,S$Q,P    "
    "X   !     !@    @    $          4    (     0    T    !         !     -    1&].;W13879E4V5E9     "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
