$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module counter_assertion_testbench $end
  $var wire 1 # clock_signal $end
  $var wire 1 $ reset_signal $end
  $var wire 1 % enable_signal $end
  $var wire 4 & counter_output [3:0] $end
  $var wire 32 ' passed_assertion_count [31:0] $end
  $var wire 32 ( failed_assertion_count [31:0] $end
  $scope module COUNTER_INSTANCE $end
   $var wire 1 # clock_signal $end
   $var wire 1 $ reset_signal $end
   $var wire 1 % enable_signal $end
   $var wire 4 & counter_output [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b0000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
#5
1#
#10
0#
0$
b00000000000000000000000000000001 '
#15
1#
#20
0#
1%
b00000000000000000000000000000010 '
#25
1#
b0001 &
#30
0#
b00000000000000000000000000000011 '
#35
1#
b0010 &
#40
0#
b00000000000000000000000000000100 '
#45
1#
b0011 &
#50
0#
0%
b00000000000000000000000000000110 '
#55
1#
#60
0#
#65
1#
#70
0#
1%
b00000000000000000000000000000111 '
#75
1#
b0100 &
#80
0#
1$
b0000 &
b00000000000000000000000000001000 '
#85
1#
#90
0#
0$
b00000000000000000000000000001001 '
#95
1#
b0001 &
#100
0#
#105
1#
b0010 &
#110
0#
#115
1#
b0011 &
#120
0#
#125
1#
b0100 &
#130
0#
#135
1#
b0101 &
#140
0#
#145
1#
b0110 &
#150
0#
#155
1#
b0111 &
#160
0#
#165
1#
b1000 &
#170
0#
#175
1#
b1001 &
#180
0#
#185
1#
b1010 &
#190
0#
#195
1#
b1011 &
#200
0#
#205
1#
b1100 &
#210
0#
#215
1#
b1101 &
#220
0#
#225
1#
b1110 &
#230
0#
#235
1#
b1111 &
#240
0#
#245
1#
b0000 &
#250
0#
b00000000000000000000000000001010 '
#255
1#
b0001 &
#260
0#
