Command: synth_design -mode out_of_context -flatten_hierarchy full -top leon3s -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24345 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.664 ; gain = 165.590 ; free physical = 3581 ; free virtual = 26133
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3s.vhd:115]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'leon3x' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3s.vhd:125]
INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:126]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter iuft bound to: 0 - type: integer 
	Parameter fpft bound to: 0 - type: integer 
	Parameter cmft bound to: 0 - type: integer 
	Parameter iuinj bound to: 0 - type: integer 
	Parameter ceinj bound to: 0 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter netlist bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'proc3' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:174]
INFO: [Synth 8-638] synthesizing module 'proc3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter nwindows bound to: 8 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'iu3' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:154]
INFO: [Synth 8-638] synthesizing module 'iu3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter nwin bound to: 8 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter fpu bound to: 0 - type: integer 
	Parameter v8 bound to: 50 - type: integer 
	Parameter cp bound to: 0 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter nwp bound to: 0 - type: integer 
	Parameter pclow bound to: 2 - type: integer 
	Parameter notag bound to: 0 - type: integer 
	Parameter index bound to: 0 - type: integer 
	Parameter lddel bound to: 1 - type: integer 
	Parameter irfwt bound to: 1 - type: integer 
	Parameter disas bound to: 1 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter pwd bound to: 0 - type: integer 
	Parameter svt bound to: 1 - type: integer 
	Parameter rstaddr bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter bp bound to: 1 - type: integer 
	Parameter npasi bound to: 0 - type: integer 
	Parameter pwrpsr bound to: 0 - type: integer 
	Parameter rex bound to: 0 - type: integer 
	Parameter altwin bound to: 0 - type: integer 
	Parameter rfmemtech bound to: 50 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:4062]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:1843]
INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-256] done synthesizing module 'iu3' (1#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:112]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mul32' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:164]
INFO: [Synth 8-638] synthesizing module 'mul32' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/mul32.vhd:60]
	Parameter tech bound to: 50 - type: integer 
	Parameter multype bound to: 3 - type: integer 
	Parameter pipe bound to: 1 - type: integer 
	Parameter mac bound to: 0 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'techmult' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/techmult.vhd:36' bound to instance 'm3232' of component 'techmult' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/mul32.vhd:413]
INFO: [Synth 8-638] synthesizing module 'techmult' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/techmult.vhd:53]
	Parameter tech bound to: 50 - type: integer 
	Parameter arch bound to: 0 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/techmult.vhd:134]
INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/mul_inferred.vhd:91]
	Parameter a_width bound to: 33 - type: integer 
	Parameter b_width bound to: 33 - type: integer 
	Parameter num_stages bound to: 2 - type: integer 
	Parameter stall_mode bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (2#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/mul_inferred.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'techmult' (3#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/techmult.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mul32' (4#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/mul32.vhd:60]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'div32' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:166]
INFO: [Synth 8-638] synthesizing module 'div32' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/div32.vhd:56]
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'div32' (5#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/arith/div32.vhd:56]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:176]
INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:100]
	Parameter hindex bound to: 0 - type: integer 
	Parameter fabtech bound to: 50 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter dsu bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter fabtech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter lram bound to: 0 - type: integer 
	Parameter lramsize bound to: 1 - type: integer 
	Parameter lramstart bound to: 142 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:435]
WARNING: [Synth 8-3848] Net tag[2] in module/entity mmu_icache does not have driver. [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:300]
WARNING: [Synth 8-3848] Net tag[3] in module/entity mmu_icache does not have driver. [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:300]
INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (6#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_icache.vhd:78]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:137]
INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter dsu bound to: 1 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter dlramstart bound to: 143 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramstart bound to: 142 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter memtech bound to: 50 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter smp bound to: 3 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irqlat bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (7#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:91]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter hindex bound to: 0 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter cached bound to: 0 - type: integer 
	Parameter clk2x bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (8#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_acache.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmu' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmu.vhd:40' bound to instance 'm0' of component 'mmu' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:153]
INFO: [Synth 8-638] synthesizing module 'mmu' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmu.vhd:68]
	Parameter tech bound to: 50 - type: integer 
	Parameter itlbnum bound to: 8 - type: integer 
	Parameter dtlbnum bound to: 2 - type: integer 
	Parameter tlb_type bound to: 1 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mmutlb' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:41' bound to instance 'ctlb0' of component 'mmutlb' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmu.vhd:640]
INFO: [Synth 8-638] synthesizing module 'mmutlb' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter tech bound to: 50 - type: integer 
	Parameter entries bound to: 8 - type: integer 
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter tlb_rep bound to: 1 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter ramcbits bound to: 16 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/libmmu.vhd:180]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/libmmu.vhd:124]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/libmmu.vhd:180]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
INFO: [Synth 8-638] synthesizing module 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mmutlbcam' (9#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:52]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tlb_type bound to: 0 - type: integer 
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutlbcam' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlbcam.vhd:39' bound to instance 'tag0' of component 'mmutlbcam' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:693]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'dataram' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:699]
INFO: [Synth 8-638] synthesizing module 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'generic_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/memory_inferred.vhd:32' bound to instance 'r0' of component 'generic_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:179]
INFO: [Synth 8-638] synthesizing module 'generic_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/memory_inferred.vhd:43]
	Parameter abits bound to: 3 - type: integer 
	Parameter dbits bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_syncram' (10#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/memory_inferred.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (11#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram' (12#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'mmutlb' (13#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutlb.vhd:62]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mmutw' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutw.vhd:39' bound to instance 'tw0' of component 'mmutw' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmu.vhd:662]
INFO: [Synth 8-638] synthesizing module 'mmutw' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutw.vhd:54]
	Parameter mmupgsz bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutw.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'mmutw' (14#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmutw.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mmu' (15#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/srmmu/mmu.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (16#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_cache.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'proc3' (17#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/proc3.vhd:132]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:187]
INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73]
INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:55]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter numregs bound to: 136 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:82]
INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:111]
INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/memrwcol.vhd:64]
	Parameter techwrfst bound to: 0 - type: integer 
	Parameter techrwcol bound to: 0 - type: integer 
	Parameter techrdhold bound to: 0 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memrwcol' (18#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/memrwcol.vhd:64]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:178]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:617]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:669]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:301]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:455]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260]
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (19#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (20#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (21#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:617]
INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (22#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:54]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter sepclk bound to: 0 - type: integer 
	Parameter wrfst bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter words bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:85]
WARNING: [Synth 8-3848] Net ce1 in module/entity regfile_3p does not have driver. [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:49]
WARNING: [Synth 8-3848] Net ce2 in module/entity regfile_3p does not have driver. [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (23#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/regfile_3p.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (24#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56]
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cachemem' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:196]
INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 50 - type: integer 
	Parameter icen bound to: 1 - type: integer 
	Parameter irepl bound to: 0 - type: integer 
	Parameter isets bound to: 2 - type: integer 
	Parameter ilinesize bound to: 4 - type: integer 
	Parameter isetsize bound to: 8 - type: integer 
	Parameter isetlock bound to: 0 - type: integer 
	Parameter dcen bound to: 1 - type: integer 
	Parameter drepl bound to: 0 - type: integer 
	Parameter dsets bound to: 2 - type: integer 
	Parameter dlinesize bound to: 4 - type: integer 
	Parameter dsetsize bound to: 4 - type: integer 
	Parameter dsetlock bound to: 0 - type: integer 
	Parameter dsnoop bound to: 0 - type: integer 
	Parameter ilram bound to: 0 - type: integer 
	Parameter ilramsize bound to: 1 - type: integer 
	Parameter dlram bound to: 0 - type: integer 
	Parameter dlramsize bound to: 1 - type: integer 
	Parameter mmuen bound to: 1 - type: integer 
	Parameter testen bound to: 0 - type: integer 
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
WARNING: [Synth 8-5827] expecting unsigned expression [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/grlib/stdlib/stdlib.vhd:423]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:330]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164' bound to instance 'r' of component 'RAMB16_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:201]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164]
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36' (25#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized1' (25#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized1' (25#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:333]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized3' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891]
	Parameter INIT bound to: 9'b000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 9'b000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S9' (26#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized3' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized3' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:330]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized5' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized5' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 9 - type: integer 
	Parameter dbits bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40164' bound to instance 'r' of component 'RAMB16_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized5' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized5' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:333]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized7' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized7' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 11 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-3491] module 'RAMB16_S9' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40891' bound to instance 'r' of component 'RAMB16_S9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized7' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized7' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:358]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized9' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized9' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized9' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:358]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized11' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized11' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 8 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized11' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized11' (26#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:458]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized13' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized13' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593]
	Parameter INIT bound to: 18'b000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL bound to: 18'b000000000000000000 
	Parameter WRITE_MODE bound to: WRITE_FIRST - type: string 
INFO: [Synth 8-256] done synthesizing module 'RAMB16_S18' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized13' (27#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized13' (27#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:458]
INFO: [Synth 8-638] synthesizing module 'syncram__parameterized15' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:118]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized15' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
	Parameter abits bound to: 10 - type: integer 
	Parameter dbits bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:38593' bound to instance 'r' of component 'RAMB16_S18' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram__parameterized15' (27#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'syncram__parameterized15' (27#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'cachemem' (28#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/cachemem.vhd:72]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:207]
INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/tbufmem.vhd:53]
	Parameter tech bound to: 50 - type: integer 
	Parameter tbuf bound to: 2 - type: integer 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
	Parameter abits bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:684' bound to instance 'x0' of component 'unisim_syncram64' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram64.vhd:117]
INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:696]
	Parameter abits bound to: 7 - type: integer 
	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string 
INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:40260' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (29#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/unisim/memory_unisim.vhd:696]
INFO: [Synth 8-256] done synthesizing module 'syncram64' (30#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram64.vhd:52]
	Parameter tech bound to: 50 - type: integer 
	Parameter abits bound to: 7 - type: integer 
	Parameter testen bound to: 0 - type: integer 
	Parameter paren bound to: 0 - type: integer 
	Parameter custombits bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'syncram64' declared at '/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/tbufmem.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'tbufmem' (31#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/tbufmem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'leon3x' (32#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3x.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'leon3s' (33#1) [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/leon3s.vhd:115]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[3]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[2]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[1]
WARNING: [Synth 8-3331] design syncram64 has unconnected port testin[0]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][11]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][10]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][9]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][8]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[addr][7]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][255]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][254]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][253]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][252]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][251]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][250]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][249]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][248]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][247]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][246]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][245]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][244]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][243]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][242]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][241]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][240]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][239]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][238]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][237]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][236]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][235]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][234]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][233]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][232]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][231]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][230]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][229]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][228]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][227]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][226]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][225]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][224]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][223]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][222]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][221]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][220]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][219]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][218]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][217]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][216]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][215]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][214]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][213]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][212]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][211]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][210]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][209]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][208]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][207]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][206]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][205]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][204]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][203]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][202]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][201]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][200]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][199]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][198]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][197]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][196]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][195]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][194]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][193]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][192]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][191]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][190]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][189]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][188]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][187]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][186]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][185]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][184]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][183]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][182]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][181]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][180]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][179]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][178]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][177]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][176]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][175]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][174]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][173]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][172]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][171]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][170]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][169]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][168]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][167]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][166]
WARNING: [Synth 8-3331] design tbufmem has unconnected port di[data][165]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1241.672 ; gain = 356.598 ; free physical = 3383 ; free virtual = 25939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1241.672 ; gain = 356.598 ; free physical = 3383 ; free virtual = 25939
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1249.676 ; gain = 364.602 ; free physical = 3383 ; free virtual = 25939
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-4471] merging register 'r_reg[e][mac]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-4471] merging register 'r_reg[w][s][ef]' into 'r_reg[w][s][ec]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:4825]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/iu3.vhd:1397]
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wovf_exc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[m][ctrl][ld]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[signed]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "intack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s[icc]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[tba]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s[y]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tren" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "iflush" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jump" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dci[signed]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dci[write]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dci[lock]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dci[size]" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mcasa" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "illegal_inst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cp_disabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cp_disabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mulins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divins" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "alusel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "alusel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluadd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "invop2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shleft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ldcheck1" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "ldcheck2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "de_jmpl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rett_inst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mulstart" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_check" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r[a][ctrl][tt]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "crdy" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "asi" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "npc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[icc]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[tt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[y]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[svt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s[ducnt]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aluop" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alusel" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ldchkra" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ico[idle]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vl_reg[lru][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vl_reg[lru][51]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "lastline" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'r_reg[cctrl][dsnoop]' into 'r_reg[reqst]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[lock]' into 'r_reg[lrr]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[dadj][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[sadj][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-4471] merging register 'r_reg[mmctrl1][bar][1:0]' into 'r_reg[tadj][1:0]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/gaisler/leon3v3/mmu_dcache.vhd:1689]
INFO: [Synth 8-802] inferred FSM for state register 'r_reg[dstate]' in module 'mmu_dcache'
INFO: [Synth 8-5587] ROM size for "rdatasel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "mmudci_fsread" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mhold" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[nomds]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[dstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmretry" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmmexc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmretry" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mmmexc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nbo" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "htrans" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "htrans" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'mmutw'
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[s2_tlbstate]' in module 'mmutlb'
INFO: [Synth 8-5544] ROM "tlbcam_tagwrite[SU]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_flush]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tlbcam_tagwrite[SU]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_flush]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[s2_tlbstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/inferred/mul_inferred.vhd:105]
INFO: [Synth 8-5545] ROM "mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'syncrregs.r_reg[state]' in module 'div32'
INFO: [Synth 8-5544] ROM "v[neg]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[qmsb]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[zcorr]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[qcorr]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[state]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               asi_idtag |                             0001 |                             0110
                  wflush |                             0010 |                             0101
                  rtrans |                             0011 |                             0010
                   wread |                             0100 |                             0001
                dblwrite |                             0101 |                             0111
                  wtrans |                             0110 |                             0100
                loadpend |                             0111 |                             1000
                  wwrite |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_reg[dstate]' using encoding 'sequential' in module 'mmu_dcache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     lv1 |                              001 |                              011
                     lv2 |                              010 |                              100
                     lv3 |                              011 |                              101
                     lv4 |                              100 |                              110
                   waitm |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'sequential' in module 'mmutw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                              000
                    walk |                               01 |                              010
                    sync |                               10 |                              101
                    pack |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[s2_tlbstate]' using encoding 'sequential' in module 'mmutlb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE0 |                           000010 |                              001
                 iSTATE1 |                           000100 |                              010
                 iSTATE2 |                           001000 |                              011
                 iSTATE3 |                           010000 |                              100
                 iSTATE4 |                           100000 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'syncrregs.r_reg[state]' using encoding 'one-hot' in module 'div32'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1308.801 ; gain = 423.727 ; free physical = 3320 ; free virtual = 25876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     32405|
|2     |proc3__GB1    |           1|     19808|
|3     |leon3x__GC0   |           1|       613|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               66 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               30 Bit    Registers := 11    
	               24 Bit    Registers := 8     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 37    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 1040  
+---Multipliers : 
	                34x34  Multipliers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 17    
	   2 Input     32 Bit        Muxes := 115   
	   3 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 5     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 36    
	   4 Input     30 Bit        Muxes := 10    
	   6 Input     30 Bit        Muxes := 1     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 10    
	   9 Input     20 Bit        Muxes := 2     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 13    
	   9 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 34    
	   4 Input      8 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 15    
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 45    
	   4 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 3     
	  34 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 26    
	   7 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 60    
	  14 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 9     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	  22 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 157   
	   2 Input      1 Bit        Muxes := 1570  
	  14 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 20    
	   9 Input      1 Bit        Muxes := 60    
	  10 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 14    
	  22 Input      1 Bit        Muxes := 6     
	  11 Input      1 Bit        Muxes := 3     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mmu_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 535   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     30 Bit        Muxes := 13    
	   4 Input     30 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 542   
Module mmu_dcache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 298   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 38    
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 9     
	   9 Input     20 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 3     
	  34 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	  14 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 580   
	  14 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 58    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module mmu_acache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 138   
	   4 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module mmutw 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 10    
Module generic_syncram 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              240 Bit         RAMs := 1     
Module mmutlbcam__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__5 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__6 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam__7 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlbcam 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mmutlb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 22    
Module mmu 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module iu3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 23    
+---Registers : 
	               32 Bit    Registers := 18    
	               30 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 49    
	   4 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 2     
	  19 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 22    
	   4 Input     30 Bit        Muxes := 5     
	  10 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 4     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 29    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	  11 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 34    
	   4 Input      5 Bit        Muxes := 3     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  22 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   8 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  22 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 213   
	   4 Input      1 Bit        Muxes := 87    
	   8 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 11    
	  22 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	  18 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 2     
Module gen_mult_pipe 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
+---Multipliers : 
	                34x34  Multipliers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
Module mul32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module div32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               65 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   6 Input     65 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   6 Input     33 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 11    
Module memrwcol__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module memrwcol 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module cachemem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module leon3x 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1308.801 ; gain = 423.727 ; free physical = 3320 ; free virtual = 25876
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tlbcam_tagwrite[SU]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "xnew_lru" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ra" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "azero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "v[x][rstate]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dci[asi]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mgen.mul0/mulo[icc]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/, operation Mode is: A*B.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/.
DSP Report: Generating DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1], operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1] is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
DSP Report: operator mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/ is absorbed into DSP mgen.mul0/xm3232.m3232/pipe2.arch0.dwm/w2.p_i_reg[1].
INFO: [Synth 8-4471] merging register 'vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[address][7:0]' into 'vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[address][7:0]' [/home/sean/vivado_workspace/ooc_leon3s/Sources/hdl/lib/techmap/maps/memrwcol.vhd:164]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.809 ; gain = 431.734 ; free physical = 3322 ; free virtual = 25878
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.809 ; gain = 431.734 ; free physical = 3322 ; free virtual = 25878

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     35455|
|2     |proc3__GB1    |           1|     24957|
|3     |leon3x__GC0   |           1|       473|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                       | Inference | Size (Depth x Width) | Primitives   | 
+------------+----------------------------------+-----------+----------------------+--------------+
|mmutlb      | dataram/xc2v.x0/a0.r0/memarr_reg | Implied   | 8 x 30               | RAM32M x 5   | 
+------------+----------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|leon3s      | A*B            | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3s      | (PCIN>>17)+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|leon3s      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|leon3s      | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[tlbdis_data][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[5].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[6].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[3].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[4].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[0].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[7].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[2].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\tlbcam0[1].tag0/syncrregs.r_reg[btag][R] )
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[lrr]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[pflush] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lock] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[lrr] )
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/tw0/syncrregs.r_reg[wb][addr][0]' (FDE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1] )
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][0]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][1]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][2]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][3]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][4]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][5]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][6]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][7]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][8]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][9]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][10]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[irqlatctrl][11]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[ilramen] )
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][0]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/dcache0/r_reg[tadj][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[tadj][1] )
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][0]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][1]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][1]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][2]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][2]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][3]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][3]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][4]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][4]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][5]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][5]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][6]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][6]' (FDRE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[reqst] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tlbcomb0.ctlb0 /\syncrregs.r_reg[walk_fault][fault_access] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /icache0/\r_reg[pflushr] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\leon3x0/vhdl.p0/c0mmu /\mmugen.m0/tw0/syncrregs.r_reg[wb][data][5] )
WARNING: [Synth 8-3332] Sequential element (r_reg[pflushr]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (r_reg[pflush]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (r_reg[lock]) is unused and will be removed from module mmu_icache.
WARNING: [Synth 8-3332] Sequential element (r_reg[reqst]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[lrr]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[diag_op]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[ilramen]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][0]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][1]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][2]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][3]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][4]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][5]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][6]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][7]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][8]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][9]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][10]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[irqlatctrl][11]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[tadj][0]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (r_reg[tadj][1]) is unused and will be removed from module mmu_dcache.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[6].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[5].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[4].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[3].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[2].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[1].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[0].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (tlbcam0[7].tag0/syncrregs.r_reg[btag][R]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[walk_fault][fault_access]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (syncrregs.r_reg[tlbdis_data][5]) is unused and will be removed from module mmutlb.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/tw0/syncrregs.r_reg[wb][addr][1]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/tw0/syncrregs.r_reg[wb][addr][0]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/tw0/syncrregs.r_reg[wb][data][5]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][7]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][6]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][5]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][4]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][3]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][2]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][1]) is unused and will be removed from module mmu_cache.
WARNING: [Synth 8-3332] Sequential element (mmugen.m0/syncrregs.r_reg[mmctrl2][fs][ebe][0]) is unused and will be removed from module mmu_cache.
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][4]' (FDRE) to 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][5]' (FDRE) to 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][3]' (FDRE) to 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][2]' (FDRE) to 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][1]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][1]' (FDRE) to 'vhdl.p0i_0/iu/r_reg[w][s][ec]'
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[a][ctrl][tt][0]' (FDE) to 'vhdl.p0i_0/iu/r_reg[a][ctrl][trap]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[e][itrhit] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[d][rexpos][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[w][s][ec] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][rexen] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
INFO: [Synth 8-3886] merging instance 'vhdl.p0i_0/iu/r_reg[x][itrhit]' (FDE) to 'vhdl.p0i_0/iu/r_reg[m][itrhit]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (iu/\r_reg[m][itrhit] )
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexen]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[w][s][ec]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[e][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[x][itrhit]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][5]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][4]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][3]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][2]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][1]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][rexpos][0]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][1]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[a][ctrl][tt][0]) is unused and will be removed from module iu3.
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][0]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][0]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][1]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][1]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][2]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][2]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][3]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][3]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][4]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][4]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][5]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][5]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][6]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][6]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][7]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][8]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][8]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][9]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][9]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][10]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][10]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][11]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][11]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][12]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][12]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][13]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][13]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][14]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][14]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][15]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][15]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][16]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][16]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][17]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][17]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][18]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][18]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][19]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][19]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][20]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][20]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][21]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][21]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][22]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][22]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][23]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][23]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][24]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][24]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][25]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][25]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][26]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][26]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][27]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][27]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][28]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][28]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][29]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][29]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][30]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][30]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wdata][31]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wdata][31]'
INFO: [Synth 8-3886] merging instance 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x1/rwcol0/r2_reg[wren]' (FD) to 'leon3x0i_1/vhdl.rf0/s1.rhu/s1.dp.x0/rwcol0/r2_reg[wren]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\leon3x0/vhdl.p0/c0mmu /dcache0/\r_reg[flushl2] )
WARNING: [Synth 8-3332] Sequential element (r_reg[flushl2]) is unused and will be removed from module mmu_dcache.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (iu/\r_reg[d][set][0] )
WARNING: [Synth 8-3332] Sequential element (r_reg[d][set][0]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][31]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][30]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][29]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][28]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][27]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][26]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][25]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][24]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][23]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][22]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][21]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][20]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][19]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][18]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][17]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][16]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][15]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][14]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][13]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][12]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][11]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][10]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][9]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][8]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][7]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][6]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][5]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][4]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][3]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][2]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][1]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[d][inst][1][0]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][dci][asi][7]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][dci][asi][6]) is unused and will be removed from module iu3.
WARNING: [Synth 8-3332] Sequential element (r_reg[m][dci][asi][5]) is unused and will be removed from module iu3.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3016 ; free virtual = 25578
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3016 ; free virtual = 25578

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     19419|
|2     |proc3__GB1    |           1|     14313|
|3     |leon3x__GC0   |           1|       403|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:29 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3016 ; free virtual = 25578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |mmu_cache     |           1|     19419|
|2     |proc3__GB1    |           1|     14313|
|3     |leon3x__GC0   |           1|       403|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/iu/r_reg[a][imm][22]' (FDE) to 'leon3x0/vhdl.p0/iu/r_reg[a][ctrl][inst][12]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/syncrregs.r_reg[walk_transdata][cache]' (FDE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/syncrregs.r_reg[tlbdis_data][7]'
INFO: [Synth 8-3886] merging instance 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/syncrregs.r_reg[s2_isid]' (FDE) to 'leon3x0/vhdl.p0/c0mmu/mmugen.m0/syncrregs.r_reg[cmb_s2][tlbowner]'
WARNING: [Synth 8-3332] Sequential element (leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/syncrregs.r_reg[walk_transdata][cache]) is unused and will be removed from module leon3s.
WARNING: [Synth 8-3332] Sequential element (leon3x0/vhdl.p0/c0mmu/mmugen.m0/tlbcomb0.ctlb0/syncrregs.r_reg[s2_isid]) is unused and will be removed from module leon3s.
WARNING: [Synth 8-3332] Sequential element (leon3x0/vhdl.p0/iu/r_reg[a][imm][22]) is unused and will be removed from module leon3s.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:32 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:33 ; elapsed = 00:01:33 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|leon3s      | leon3x0/vhdl.p0/iu/r_reg[x][ctrl][inst][13] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|leon3s      | leon3x0/vhdl.p0/iu/dsugen.dsur_reg[cfc][4]  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |CARRY4         |   189|
|2     |DSP48E1        |     4|
|3     |LUT1           |    39|
|4     |LUT2           |   408|
|5     |LUT3           |   715|
|6     |LUT4           |  2265|
|7     |LUT5           |  1370|
|8     |LUT6           |  4451|
|9     |MUXF7          |   230|
|10    |MUXF8          |     6|
|11    |RAM32M         |     5|
|12    |RAMB16_S18     |     4|
|13    |RAMB16_S36     |     2|
|14    |RAMB16_S36_S36 |     6|
|15    |RAMB16_S9      |     8|
|16    |SRL16E         |     2|
|17    |FDRE           |  3171|
|18    |FDSE           |    53|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 12928|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1597.566 ; gain = 712.492 ; free physical = 3019 ; free virtual = 25582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10627 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:31 . Memory (MB): peak = 1597.566 ; gain = 617.898 ; free physical = 3019 ; free virtual = 25582
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1597.574 ; gain = 712.500 ; free physical = 3019 ; free virtual = 25582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'leon3s' is not ideal for floorplanning, since the cellview 'leon3s' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances
  RAMB16_S18 => RAMB18E1: 4 instances
  RAMB16_S36 => RAMB36E1: 2 instances
  RAMB16_S36_S36 => RAMB36E1: 6 instances
  RAMB16_S9 => RAMB18E1: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
524 Infos, 228 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:34 . Memory (MB): peak = 1691.438 ; gain = 724.355 ; free physical = 3020 ; free virtual = 25582
