
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.031980                       # Number of seconds simulated
sim_ticks                                 31980227064                       # Number of ticks simulated
final_tick                               603483150183                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  80264                       # Simulator instruction rate (inst/s)
host_op_rate                                   108291                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2333523                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907836                       # Number of bytes of host memory used
host_seconds                                 13704.69                       # Real time elapsed on the host
sim_insts                                  1100000007                       # Number of instructions simulated
sim_ops                                    1484089557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       465408                       # Number of bytes read from this memory
system.physmem.bytes_read::total               467200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       467072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            467072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3636                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3650                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3649                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3649                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        56035                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     14552992                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                14609027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        56035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              56035                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14605025                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14605025                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14605025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        56035                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     14552992                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29214051                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 76691193                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         28416665                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     24846933                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1802610                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      14177220                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         13667029                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2044413                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        56641                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     33514258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              158111678                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            28416665                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     15711442                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              32555605                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8839389                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3249533                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines          16520499                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        715331                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     76345943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.384286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.176786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         43790338     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1614292      2.11%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2953237      3.87%     63.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2772090      3.63%     66.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          4548517      5.96%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4745143      6.22%     79.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1128619      1.48%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           847654      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13946053     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     76345943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.370534                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.061667                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         34541545                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3146855                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          31508891                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        127299                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        7021343                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3092534                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          5202                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      176939028                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1364                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        7021343                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         35979561                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          840919                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       400248                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          30174770                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1929093                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      172284095                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            10                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         687526                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        732354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    228769446                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     784197793                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    784197793                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     148896166                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         79873162                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        20331                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         9929                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5260194                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     26480867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5762048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        96802                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1920923                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          163033637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        19850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         137596659                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       182033                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     48986099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    134370715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     76345943                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.802279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.842999                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     26112889     34.20%     34.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     14274208     18.70%     52.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12468613     16.33%     69.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7690794     10.07%     79.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8035133     10.52%     89.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      4737330      6.21%     96.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2086146      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       557855      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       382975      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     76345943                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          543910     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         174578     21.30%     87.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        101112     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     107937860     78.45%     78.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1085323      0.79%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     23667900     17.20%     96.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4895655      3.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      137596659                       # Type of FU issued
system.switch_cpus.iq.rate                   1.794165                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              819600                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005957                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    352540890                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    212040016                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133101918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      138416259                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       337801                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      7550790                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          918                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          430                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      1408690                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        7021343                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          374286                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         44436                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163053490                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       189694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      26480867                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5762048                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         9928                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          30252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           157                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          430                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       960787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1060190                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2020977                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     135022391                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      22744408                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2574264                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             27521236                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         20404592                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4776828                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.760598                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133252497                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133101918                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          81830441                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         199758773                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.735557                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.409646                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     49442450                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      1807357                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     69324600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.638835                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.324993                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     31513434     45.46%     45.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     14848151     21.42%     66.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      8309681     11.99%     78.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2811809      4.06%     82.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      2689907      3.88%     86.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1122579      1.62%     88.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3009643      4.34%     92.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       876900      1.26%     94.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4142496      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     69324600                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus.commit.committedOps      113611589                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               23283426                       # Number of memory references committed
system.switch_cpus.commit.loads              18930071                       # Number of loads committed
system.switch_cpus.commit.membars                9922                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17789106                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          99179499                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       4142496                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            228236143                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           333135697                       # The number of ROB writes
system.switch_cpus.timesIdled                   20254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  345250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps             113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.766912                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.766912                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.303931                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.303931                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        624539241                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       174480621                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       182318826                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          19844                       # number of misc regfile writes
system.l2.replacements                           3650                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                           416338                       # Total number of references to valid blocks.
system.l2.sampled_refs                         134722                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.090349                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         110324.574612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      13.991578                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1834.883151                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst                    207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data           18691.550660                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.841710                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.013999                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.001579                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.142605                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        45963                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   45964                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            21844                       # number of Writeback hits
system.l2.Writeback_hits::total                 21844                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         45963                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45964                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        45963                       # number of overall hits
system.l2.overall_hits::total                   45964                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3636                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3650                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3636                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3650                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3636                       # number of overall misses
system.l2.overall_misses::total                  3650                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       789030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    145541230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       146330260                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       789030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    145541230                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        146330260                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       789030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    145541230                       # number of overall miss cycles
system.l2.overall_miss_latency::total       146330260                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        49599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               49614                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        21844                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             21844                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        49599                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                49614                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        49599                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               49614                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.073308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.073568                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.073308                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073568                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.073308                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073568                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 56359.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 40027.841034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 40090.482192                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 56359.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 40027.841034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 40090.482192                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 56359.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 40027.841034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 40090.482192                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3649                       # number of writebacks
system.l2.writebacks::total                      3649                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3636                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3650                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3650                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3650                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       709773                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    124437264                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    125147037                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       709773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    124437264                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    125147037                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       709773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    124437264                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    125147037                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.073308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.073568                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.073308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.073308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073568                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 34223.669967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 34286.859452                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 34223.669967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 34286.859452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 50698.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 34223.669967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 34286.859452                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                541.991236                       # Cycle average of tags in use
system.cpu.icache.total_refs               1016552598                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    542                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1875558.298893                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    14.991236                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            527                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.024024                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.844551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.868576                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     16520484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16520484                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     16520484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16520484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     16520484                       # number of overall hits
system.cpu.icache.overall_hits::total        16520484                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       864495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       864495                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       864495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       864495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       864495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       864495                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     16520499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16520499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     16520499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16520499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     16520499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16520499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        57633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        57633                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        57633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        57633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        57633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        57633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       810785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       810785                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       810785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       810785                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       810785                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       810785                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54052.333333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54052.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 54052.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54052.333333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  49599                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                246469662                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  49855                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4943.730057                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   211.280319                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      44.719681                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.825314                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.174686                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     20686906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20686906                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4333492                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4333492                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         9926                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         9926                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         9922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     25020398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25020398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     25020398                       # number of overall hits
system.cpu.dcache.overall_hits::total        25020398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       116001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        116001                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       116001                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         116001                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       116001                       # number of overall misses
system.cpu.dcache.overall_misses::total        116001                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2645931422                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2645931422                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2645931422                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2645931422                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2645931422                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2645931422                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     20802907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20802907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         9926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     25136399                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25136399                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     25136399                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25136399                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.005576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005576                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.004615                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004615                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.004615                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004615                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22809.557004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22809.557004                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22809.557004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22809.557004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22809.557004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22809.557004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21844                       # number of writebacks
system.cpu.dcache.writebacks::total             21844                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        66402                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        66402                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        66402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        66402                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        66402                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        66402                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        49599                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49599                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        49599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        49599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        49599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49599                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    455412802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    455412802                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    455412802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    455412802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    455412802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    455412802                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  9181.894837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9181.894837                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9181.894837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9181.894837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9181.894837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9181.894837                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
