<div align="center">

# ğŸ‘‹ Ø³Ù„Ø§Ù…! Ù…Ù† Ù…ÛŒÙ„Ø§Ø¯ Ø²Ø§Ø¯Ø±ÙÛŒØ¹ Ù‡Ø³ØªÙ…  
ğŸ“ Ù…Ù‡Ù†Ø¯Ø³ Ø§Ù„Ú©ØªØ±ÙˆÙ†ÛŒÚ© | âš™ï¸ ØªÙˆØ³Ø¹Ù‡â€ŒØ¯Ù‡Ù†Ø¯Ù‡ FPGA Ø¨Ù‡ Ø²Ø¨Ø§Ù† VHDL | ğŸ’¡ Ø¹Ù„Ø§Ù‚Ù‡â€ŒÙ…Ù†Ø¯ Ø¨Ù‡ Ø·Ø±Ø§Ø­ÛŒ Ø³ÛŒØ³ØªÙ…â€ŒÙ‡Ø§ÛŒ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ùˆ Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø³ÛŒÚ¯Ù†Ø§Ù„  

[English Version](#english-version) | [Ù†Ø³Ø®Ù‡ ÙØ§Ø±Ø³ÛŒ ğŸ‡®ğŸ‡·](#Ù†Ø³Ø®Ù‡-ÙØ§Ø±Ø³ÛŒ)

</div>

---

## ğŸ§­ Ù†Ø³Ø®Ù‡ ÙØ§Ø±Ø³ÛŒ

### ğŸ‘¨â€ğŸ’» Ø¯Ø±Ø¨Ø§Ø±Ù‡ Ù…Ù†
Ù…Ù† **Ù…Ù‡Ù†Ø¯Ø³ Ø§Ù„Ú©ØªØ±ÙˆÙ†ÛŒÚ©** Ùˆ **ØªÙˆØ³Ø¹Ù‡â€ŒØ¯Ù‡Ù†Ø¯Ù‡ FPGA** Ù‡Ø³ØªÙ… Ùˆ Ø¨Ù‡ Ø·Ø±Ø§Ø­ÛŒ Ùˆ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø³ÛŒØ³ØªÙ…â€ŒÙ‡Ø§ÛŒ Ø¯ÛŒØ¬ÛŒØªØ§Ù„ Ù…Ø¨ØªÙ†ÛŒ Ø¨Ø± **VHDL** Ø¹Ù„Ø§Ù‚Ù‡ Ø¯Ø§Ø±Ù….  
Ø²Ù…ÛŒÙ†Ù‡â€ŒÛŒ Ø§ØµÙ„ÛŒ ÙØ¹Ø§Ù„ÛŒØªÙ… **Ù¾Ø±Ø¯Ø§Ø²Ø´ Ø³ÛŒÚ¯Ù†Ø§Ù„ Ø¨Ù‡ Ú©Ù…Ú© FPGA**ØŒ Ø·Ø±Ø§Ø­ÛŒ **Ù…Ø§Ú˜ÙˆÙ„â€ŒÙ‡Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ**ØŒ Ùˆ **Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ù…Ù†Ø§Ø¨Ø¹ Ø¯ÛŒØ¬ÛŒØªØ§Ù„** Ø§Ø³Øª.  
Ù‡Ù…Ú†Ù†ÛŒÙ† Ø¹Ù„Ø§Ù‚Ù‡â€ŒÙ…Ù†Ø¯ Ø¨Ù‡ ÛŒØ§Ø¯Ú¯ÛŒØ±ÛŒ Ùˆ Ú©Ø³Ø¨ ØªØ¬Ø±Ø¨Ù‡ Ø¯Ø± Ø­ÙˆØ²Ù‡â€ŒÙ‡Ø§ÛŒ **Ù…Ø®Ø§Ø¨Ø±Ø§ØªØŒ Ø³ÛŒØ³ØªÙ…â€ŒÙ‡Ø§ÛŒ Ù†Ù‡ÙØªÙ‡ Ùˆ Ù‡ÙˆØ´ Ù…ØµÙ†ÙˆØ¹ÛŒ** Ù‡Ø³ØªÙ….

---

### âš™ï¸ ØªØ®ØµØµâ€ŒÙ‡Ø§ÛŒ ÙÙ†ÛŒ
- Ú©Ø§Ø± Ø¨Ø§ Ù†Ø±Ù… Ø§ÙØ²Ø§Ø±Ù‡Ø§ Ùˆ Ø§Ø¨Ø²Ø§Ø±Ù‡Ø§ÛŒÛŒ Ù‡Ù…Ú†ÙˆÙ†  **Xilinx ISE**, **Vivado**, **ModelSim**, **MATLAB/Simulink**, **Vivado HLS**
- ØªØ¬Ø±Ø¨Ù‡â€ŒÛŒ Ú©Ø§Ø± Ø¨Ø§ Ù…Ø§Ú˜ÙˆÙ„â€ŒÙ‡Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ Ù†Ø¸ÛŒØ± **DDR3**, **ADC/DAC**, **Ethernet**, **GPS**, **OLED/LCD**  
- ØªØ³Ù„Ø· Ø¨Ø± Ù¾Ø±ÙˆØªÚ©Ù„â€ŒÙ‡Ø§ÛŒ Ø§Ø±ØªØ¨Ø§Ø·ÛŒ **SPI**, **UART**, **I2C**, **Ethernet**, **1-Wire**, **NMEA**, **RTCM**  
- ØªØ¬Ø±Ø¨Ù‡ Ú©Ø§Ø± Ø¨Ø§ IP CoreÙ‡Ø§ÛŒ Ø±Ø§ÛŒØ¬ Ù…Ø§Ù†Ù†Ø¯ **CORDIC**, **MIG**, **FIFO**, **MMCM**, **MAC**, **FIR**, **FFT**
- Ú©Ø§Ø± Ø¨Ø§ Soft Processor Ù‡Ù…Ú†ÙˆÙ† **MicroBlaze**
- ØªØ¬Ø±Ø¨Ù‡ Ú©Ø§Ø± Ø¨Ø§ Ø§Ø¨Ø²Ø§Ø±Ù‡Ø§ÛŒ ØªØ³Øª Ùˆ Ø§Ù†Ø¯Ø§Ø² Ù‡Ú¯ÛŒØ±ÛŒ Ù…Ø¯Ø§Ø±Ù‡Ø§ÛŒ Ø§Ù„Ú©ØªØ±ÙˆÙ†ÛŒÚ©ÛŒ Ù‡Ù…Ú†ÙˆÙ† **Ø§Ø³ÛŒÙ„ÙˆØ³Ú©ÙˆÙ¾**ØŒ **Ø§Ø³Ù¾Ú©ØªØ±ÙˆÙ… Ø¢Ù†Ø§Ù„Ø§ÛŒØ²Ø±**ØŒ **ÙØ§Ù†Ú©Ø´Ù† Ú˜Ù†Ø±Ø§ØªÙˆØ±** Ùˆ **Ù…Ø§Ù„ØªÛŒÙ…ØªØ±**

---

### ğŸ’¼ Ù¾Ø±ÙˆÚ˜Ù‡â€ŒÙ‡Ø§ÛŒ Ø´Ø§Ø®Øµ
- ğŸ”¹ [**Convolution on FPGA**](https://github.com/zadrafee/fpga-convolution) â€“ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ú©Ø§Ù†ÙˆÙ„ÙˆØ´Ù† Ø±ÙˆÛŒ FPGA Ø¨Ø§ Ø²Ø¨Ø§Ù† VHDL  
- ğŸ”¹ [**Pulse Detector & Frequency Estimation System**](https://github.com/zadrafee/fpga-pulse-detector) â€“ Ø³ÛŒØ³ØªÙ… Ø¢Ø´Ú©Ø§Ø±Ø³Ø§Ø² Ù¾Ø§Ù„Ø³ Ùˆ ØªØ®Ù…ÛŒÙ† ÙØ±Ú©Ø§Ù†Ø³  
- ğŸ”¹ [**Digital Filters on FPGA**](https://github.com/zadrafee/fpga-digital-filters) â€“ Ø·Ø±Ø§Ø­ÛŒ Ùˆ Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ ÙÛŒÙ„ØªØ±Ù‡Ø§ÛŒ Ø¯ÛŒØ¬ÛŒØªØ§Ù„  
- ğŸ”¹ [**Ø¯ÙˆØ±Ù‡ Ø¢Ù…ÙˆØ²Ø´ÛŒ ÙØ±Ø§Ø¯Ø±Ø³**](https://faradars.org/courses/fvee99042-introduction-to-mobile-and-tablet-hardware-and-troubleshooting-them) â€“ Ù…Ø¯Ø±Ø³ Ø¯ÙˆØ±Ù‡ Â«Ø¢Ø´Ù†Ø§ÛŒÛŒ Ø¨Ø§ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø± Ù…ÙˆØ¨Ø§ÛŒÙ„ Ùˆ ØªØ¨Ù„ØªÂ»

---

### ğŸŒ Ø§Ø±ØªØ¨Ø§Ø· Ø¨Ø§ Ù…Ù†
- ğŸ’» ÙˆØ¨â€ŒØ³Ø§ÛŒØª: [www.loglab.ir](https://www.loglab.ir)  
- ğŸ’¼ Ù„ÛŒÙ†Ú©Ø¯ÛŒÙ†: [linkedin.com/in/zadrafee](https://linkedin.com/in/zadrafee)  
- ğŸ§  Ú¯ÛŒØªâ€ŒÙ‡Ø§Ø¨: [github.com/zadrafee](https://github.com/zadrafee)
-  ğŸ“± ØªÙ„Ú¯Ø±Ø§Ù…: [@LogLab_ir](https://t.me/loglab_ir) 
- âœ‰ï¸ Ø§ÛŒÙ…ÛŒÙ„: [milad.zadrafee@gmail.com](mailto:milad.zadrafee@gmail.com)


---

<div align="center">

â­ _Â«ØªØ¨Ø¯ÛŒÙ„ Ù…ÙØ§Ù‡ÛŒÙ… Ø±ÛŒØ§Ø¶ÛŒ Ø¨Ù‡ Ø³Ø§Ù…Ø§Ù†Ù‡â€ŒÙ‡Ø§ÛŒ Ø³Ø®Øªâ€ŒØ§ÙØ²Ø§Ø±ÛŒ Ù¾Ø±Ø³Ø±Ø¹ØªÂ»_  
â€” Ù…ÛŒÙ„Ø§Ø¯ Ø²Ø§Ø¯Ø±ÙÛŒØ¹

</div>

---

## English Version

### ğŸ‘¨â€ğŸ’» About Me
Iâ€™m an **Electronics Engineer** and **FPGA Developer** with a strong passion for **designing and implementing digital systems** using **VHDL**.  
My main areas of expertise include **signal processing on FPGA**, **custom hardware module design**, and **digital resource optimization**.  
Iâ€™m also deeply interested in learning and gaining hands-on experience in **communications**, **embedded systems**, and **artificial intelligence**.

---

### âš™ï¸ Technical Expertise
- Experienced with tools and environments such as **Xilinx ISE**, **Vivado**, **ModelSim**, **MATLAB/Simulink**, and **Vivado HLS**
- Hands-on experience with hardware modules including **DDR3**, **ADC/DAC**, **Ethernet**, **GPS**, and **OLED/LCD**  
- Proficient in communication protocols like **SPI**, **UART**, **I2C**, **Ethernet**, **1-Wire**, **NMEA**, and **RTCM**  
- Skilled in working with common IP Cores such as **CORDIC**, **MIG**, **FIFO**, **MMCM**, **MAC**, **FIR**, and **FFT**
- Experienced with soft processors like **MicroBlaze**
- Practical experience using electronic test and measurement instruments such as **oscilloscope**, **spectrum analyzer**, **function generator**, and **multimeter**

---

### ğŸ’¼ Featured Projects
- ğŸ”¹ [**Convolution on FPGA**](https://github.com/zadrafee/fpga-convolution) â€“ FPGA-based implementation of the convolution algorithm in VHDL  
- ğŸ”¹ [**Pulse Detector & Frequency Estimation System**](https://github.com/zadrafee/fpga-pulse-detector) â€“ Real-time pulse detection and frequency estimation system  
- ğŸ”¹ [**Digital Filters on FPGA**](https://github.com/zadrafee/fpga-digital-filters) â€“ Design and implementation of digital FIR and IIR filters  
- ğŸ”¹ [**Faradars Educational Course**](https://faradars.org/courses/fvee99042-introduction-to-mobile-and-tablet-hardware-and-troubleshooting-them) â€“ Instructor of the course *â€œIntroduction to Mobile & Tablet Hardware and Troubleshootingâ€*

---

### ğŸŒ Connect with Me
- ğŸŒ Website: [www.loglab.ir](https://www.loglab.ir)  
- ğŸ’¼ LinkedIn: [linkedin.com/in/zadrafee](https://linkedin.com/in/zadrafee)  
- ğŸ’» GitHub: [github.com/zadrafee](https://github.com/zadrafee)  
- âœ‰ï¸ Email: [milad.zadrafee@gmail.com](mailto:milad.zadrafee@gmail.com)  
- ğŸ“± Telegram: [@LogLab_ir](https://t.me/loglab_ir)

---

<div align="center">

â­ _"Turning mathematical concepts into high-speed digital hardware."_  
â€” Milad Zadrafee

</div>
