![Screenshot 161731](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20161731.png)
![Screenshot 161920](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20161920.png)
![Screenshot 162441](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20162441.png)
![Screenshot 162547](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20162547.png)
![Screenshot 162622](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20162622.png)
![Screenshot 162713](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20162713.png)
![Screenshot 163302](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163302.png)
![Screenshot 163321](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163321.png)
![Screenshot 163652](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163652.png)
![Screenshot 163719](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163719.png)
![Screenshot 163825](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163825.png)
![Screenshot 163849](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20163849.png)
![Screenshot 164025](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20164025.png)
![Screenshot 165128](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165128.png)
![Screenshot 165153](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165153.png)
![Screenshot 165409](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165409.png)
![Screenshot 165543](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165543.png)
![Screenshot 165646](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165646.png)
![Screenshot 165702](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165702.png)
![Screenshot 165740](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165740.png)
![Screenshot 165820](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165820.png)
![Screenshot 165850](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165850.png)
![Screenshot 165939](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20165939.png)
![Screenshot 170044](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20170044.png)
![Screenshot 170207](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20170207.png)
![Screenshot 173320](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20173320.png)
![Screenshot 173338](https://raw.githubusercontent.com/GNarendraVarma/VSDNASSCOM---Digital-VLSI-SoC-design-and-planning/master/5/Screenshot%202025-07-01%20173338.png)
