Classic Timing Analyzer report for sisau
Sun May 19 13:54:00 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                            ; To                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.508 ns                         ; senzor_4                                        ; Logica_miscare:inst6|stanga            ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 33.335 ns                        ; Selectie_proba:inst1|circuit[1]                 ; B_IN4_D1                               ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 17.044 ns                        ; senzor_5                                        ; A_IN1_D1                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 14.282 ns                        ; senzor_5                                        ; debouncing:inst|inst                   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 24.69 MHz ( period = 40.508 ns ) ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|digit_2[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 197.90 MHz ( period = 5.053 ns ) ; Logica_miscare:inst6|count_ture[3]              ; Logica_miscare:inst6|count_ture[5]     ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 197.90 MHz ( period = 5.053 ns ) ; Logica_miscare:inst6|count_ture[3]              ; Logica_miscare:inst6|count_ture[5]     ; senzon_1   ; senzon_1 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|f          ; clk        ; clk      ; 127          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                 ;                                        ;            ;          ; 127          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------+----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 24.69 MHz ( period = 40.508 ns )               ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; afisare_multiplexata:inst17|digit_2[3]                               ; clk        ; clk      ; None                        ; None                      ; 0.711 ns                ;
; N/A   ; 24.69 MHz ( period = 40.504 ns )               ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; afisare_multiplexata:inst17|digit_2[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.708 ns                ;
; N/A   ; 24.71 MHz ( period = 40.466 ns )               ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; afisare_multiplexata:inst17|digit_2[1]                               ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; 33.79 MHz ( period = 29.592 ns )               ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; afisare_multiplexata:inst17|digit_3[2]                               ; clk        ; clk      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; 33.92 MHz ( period = 29.484 ns )               ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; afisare_multiplexata:inst17|digit_3[3]                               ; clk        ; clk      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; 34.02 MHz ( period = 29.396 ns )               ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; afisare_multiplexata:inst17|digit_2[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.016 ns                ;
; N/A   ; 34.19 MHz ( period = 29.246 ns )               ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; afisare_multiplexata:inst17|digit_3[1]                               ; clk        ; clk      ; None                        ; None                      ; 0.718 ns                ;
; N/A   ; 50.75 MHz ( period = 19.704 ns )               ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; afisare_multiplexata:inst17|digit_3[0]                               ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; 140.37 MHz ( period = 7.124 ns )               ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.277 ns                ;
; N/A   ; 146.65 MHz ( period = 6.819 ns )               ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.284 ns                ;
; N/A   ; 147.28 MHz ( period = 6.790 ns )               ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A   ; 147.58 MHz ( period = 6.776 ns )               ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; clk        ; clk      ; None                        ; None                      ; 2.973 ns                ;
; N/A   ; 160.69 MHz ( period = 6.223 ns )               ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; clk        ; clk      ; None                        ; None                      ; 2.375 ns                ;
; N/A   ; 167.45 MHz ( period = 5.972 ns )               ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; 170.42 MHz ( period = 5.868 ns )               ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 177.21 MHz ( period = 5.643 ns )               ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; 177.97 MHz ( period = 5.619 ns )               ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; clk        ; clk      ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; 178.13 MHz ( period = 5.614 ns )               ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.812 ns                ;
; N/A   ; 178.25 MHz ( period = 5.610 ns )               ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; clk        ; clk      ; None                        ; None                      ; 2.093 ns                ;
; N/A   ; 179.21 MHz ( period = 5.580 ns )               ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A   ; 181.88 MHz ( period = 5.498 ns )               ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; afisare_multiplexata:inst17|cifra_zeci[0]                            ; clk        ; clk      ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; 192.79 MHz ( period = 5.187 ns )               ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; 194.02 MHz ( period = 5.154 ns )               ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; afisare_multiplexata:inst17|cifra_zeci[1]                            ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; 194.51 MHz ( period = 5.141 ns )               ; afisare_multiplexata:inst17|cifra_zeci[2]                            ; afisare_multiplexata:inst17|cifra_zeci[3]                            ; clk        ; clk      ; None                        ; None                      ; 1.338 ns                ;
; N/A   ; 246.31 MHz ( period = 4.060 ns )               ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.583 ns                ;
; N/A   ; 252.14 MHz ( period = 3.966 ns )               ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; 259.40 MHz ( period = 3.855 ns )               ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 274.35 MHz ( period = 3.645 ns )               ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.416 ns                ;
; N/A   ; 275.33 MHz ( period = 3.632 ns )               ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A   ; 278.40 MHz ( period = 3.592 ns )               ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.370 ns                ;
; N/A   ; 281.53 MHz ( period = 3.552 ns )               ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; 282.41 MHz ( period = 3.541 ns )               ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.305 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.311 ns                ;
; N/A   ; 286.04 MHz ( period = 3.496 ns )               ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A   ; 290.36 MHz ( period = 3.444 ns )               ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A   ; 301.84 MHz ( period = 3.313 ns )               ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; clk        ; clk      ; None                        ; None                      ; 2.085 ns                ;
; N/A   ; 301.93 MHz ( period = 3.312 ns )               ; afisare_multiplexata:inst17|cifra_unitati[1]                         ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; clk        ; clk      ; None                        ; None                      ; 2.077 ns                ;
; N/A   ; 320.20 MHz ( period = 3.123 ns )               ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; afisare_multiplexata:inst17|cifra_unitati[3]                         ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A   ; 320.31 MHz ( period = 3.122 ns )               ; afisare_multiplexata:inst17|cifra_unitati[2]                         ; afisare_multiplexata:inst17|cifra_unitati[0]                         ; clk        ; clk      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.164 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.358 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.165 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.242 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.185 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst|inst                                                 ; debouncing:inst|inst1                                                ; clk        ; clk      ; None                        ; None                      ; 0.920 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst3|inst                                                ; debouncing:inst3|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.912 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.904 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[0]                      ; afisare_multiplexata:inst17|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.782 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.770 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.759 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.753 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.737 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[1]                      ; afisare_multiplexata:inst17|generator_adresa[1]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; afisare_multiplexata:inst17|generator_adresa[0]                      ; afisare_multiplexata:inst17|generator_adresa[0]                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 197.90 MHz ( period = 5.053 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 202.10 MHz ( period = 4.948 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.709 ns                ;
; N/A   ; 204.71 MHz ( period = 4.885 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 210.44 MHz ( period = 4.752 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 212.22 MHz ( period = 4.712 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 213.04 MHz ( period = 4.694 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 217.72 MHz ( period = 4.593 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.143 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.117 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 225.17 MHz ( period = 4.441 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 225.28 MHz ( period = 4.439 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 227.95 MHz ( period = 4.387 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 229.46 MHz ( period = 4.358 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.010 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.909 ns                ;
; N/A   ; 231.48 MHz ( period = 4.320 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 235.07 MHz ( period = 4.254 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 237.76 MHz ( period = 4.206 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.54 MHz ( period = 4.123 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.851 ns                ;
; N/A   ; 248.02 MHz ( period = 4.032 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 197.90 MHz ( period = 5.053 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 202.10 MHz ( period = 4.948 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.709 ns                ;
; N/A   ; 204.71 MHz ( period = 4.885 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.474 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.421 ns                ;
; N/A   ; 208.38 MHz ( period = 4.799 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.363 ns                ;
; N/A   ; 210.44 MHz ( period = 4.752 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 212.22 MHz ( period = 4.712 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.511 ns                ;
; N/A   ; 213.04 MHz ( period = 4.694 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.431 ns                ;
; N/A   ; 215.66 MHz ( period = 4.637 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.439 ns                ;
; N/A   ; 215.75 MHz ( period = 4.635 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.370 ns                ;
; N/A   ; 215.94 MHz ( period = 4.631 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.196 ns                ;
; N/A   ; 217.72 MHz ( period = 4.593 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.230 ns                ;
; N/A   ; 219.11 MHz ( period = 4.564 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.143 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.117 ns                ;
; N/A   ; 221.98 MHz ( period = 4.505 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.082 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 222.82 MHz ( period = 4.488 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.298 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.185 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 225.17 MHz ( period = 4.441 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.241 ns                ;
; N/A   ; 225.28 MHz ( period = 4.439 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.172 ns                ;
; N/A   ; 227.95 MHz ( period = 4.387 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.950 ns                ;
; N/A   ; 229.46 MHz ( period = 4.358 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.010 ns                ;
; N/A   ; 230.04 MHz ( period = 4.347 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.909 ns                ;
; N/A   ; 231.48 MHz ( period = 4.320 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.897 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.116 ns                ;
; N/A   ; 232.99 MHz ( period = 4.292 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 235.07 MHz ( period = 4.254 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 237.76 MHz ( period = 4.206 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.986 ns                ;
; N/A   ; 242.54 MHz ( period = 4.123 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.920 ns                ;
; N/A   ; 243.07 MHz ( period = 4.114 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; 246.37 MHz ( period = 4.059 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.851 ns                ;
; N/A   ; 248.02 MHz ( period = 4.032 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.670 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.221 ns                ;
; N/A   ; 315.06 MHz ( period = 3.174 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.909 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                   ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                            ; To                                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 3.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 3.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 3.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 3.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 3.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 3.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 4.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 4.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 4.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 4.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 4.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[3]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[3]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 4.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[2]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.758 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 5.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 5.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 5.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[2]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 5.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 5.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 5.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 5.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 5.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 5.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 5.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[2]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 5.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[2]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 5.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 7.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 7.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 8.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 8.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 8.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 8.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 8.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 8.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 8.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 9.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 9.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[1]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 9.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 9.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 9.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 3.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 9.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 3.959 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 4.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 9.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 4.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 9.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 3.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 10.047 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 10.131 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_1[1]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 9.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 10.044 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 4.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 10.193 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 4.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 10.309 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 10.458 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 10.445 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_4[0]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[0]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 4.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 10.594 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[1]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 10.801 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|f             ; clk        ; clk      ; None                       ; None                       ; 5.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_2[1]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 10.950 ns                ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|a             ; clk        ; clk      ; None                       ; None                       ; 5.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|g             ; clk        ; clk      ; None                       ; None                       ; 5.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|e             ; clk        ; clk      ; None                       ; None                       ; 5.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|c             ; clk        ; clk      ; None                       ; None                       ; 5.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|d             ; clk        ; clk      ; None                       ; None                       ; 5.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|digit_3[0]          ; afisare_multiplexata:inst17|b             ; clk        ; clk      ; None                       ; None                       ; 6.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|D2            ; clk        ; clk      ; None                       ; None                       ; 3.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|D4            ; clk        ; clk      ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|D1            ; clk        ; clk      ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[0] ; afisare_multiplexata:inst17|D3            ; clk        ; clk      ; None                       ; None                       ; 3.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|D3            ; clk        ; clk      ; None                       ; None                       ; 4.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|D2            ; clk        ; clk      ; None                       ; None                       ; 4.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|D1            ; clk        ; clk      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|generator_adresa[1] ; afisare_multiplexata:inst17|D4            ; clk        ; clk      ; None                       ; None                       ; 4.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2]       ; afisare_multiplexata:inst17|cifra_zeci[3] ; clk        ; clk      ; None                       ; None                       ; 1.338 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[1] ; clk        ; clk      ; None                       ; None                       ; 1.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2]       ; afisare_multiplexata:inst17|cifra_zeci[0] ; clk        ; clk      ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[2] ; clk        ; clk      ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[3] ; clk        ; clk      ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2]       ; afisare_multiplexata:inst17|cifra_zeci[1] ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0]       ; afisare_multiplexata:inst17|cifra_zeci[3] ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[2]       ; afisare_multiplexata:inst17|cifra_zeci[2] ; clk        ; clk      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                 ; Selectie_proba:inst1|circuit[0]           ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                 ; Selectie_proba:inst1|circuit[1]           ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0]       ; afisare_multiplexata:inst17|cifra_zeci[1] ; clk        ; clk      ; None                       ; None                       ; 2.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[0]       ; afisare_multiplexata:inst17|cifra_zeci[2] ; clk        ; clk      ; None                       ; None                       ; 2.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; afisare_multiplexata:inst17|cifra_zeci[3]       ; afisare_multiplexata:inst17|cifra_zeci[0] ; clk        ; clk      ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                          ; START_STOP:inst15|inst                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-------------------------------------------------+-------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                     ; To Clock ;
+-------+--------------+------------+------------------+----------------------------------------+----------+
; N/A   ; None         ; 5.508 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A   ; None         ; 5.481 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
; N/A   ; None         ; 4.677 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A   ; None         ; 4.650 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A   ; None         ; 4.377 ns   ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A   ; None         ; 4.350 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A   ; None         ; 3.357 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A   ; None         ; 3.357 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A   ; None         ; 3.357 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A   ; None         ; 3.100 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A   ; None         ; 3.100 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A   ; None         ; 3.100 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.991 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.991 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.991 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.991 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.786 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A   ; None         ; 2.786 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A   ; None         ; 2.786 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A   ; None         ; 2.734 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.734 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.734 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.734 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.699 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A   ; None         ; 2.699 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A   ; None         ; 2.699 ns   ; senzon_1         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A   ; None         ; 2.442 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A   ; None         ; 2.442 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A   ; None         ; 2.442 ns   ; senzor_3         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A   ; None         ; 2.420 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A   ; None         ; 2.420 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A   ; None         ; 2.420 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A   ; None         ; 2.420 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A   ; None         ; 2.128 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A   ; None         ; 2.128 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A   ; None         ; 2.128 ns   ; senzor_5         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A   ; None         ; -2.941 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A   ; None         ; -2.941 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A   ; None         ; -2.941 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A   ; None         ; -3.198 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A   ; None         ; -3.198 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A   ; None         ; -3.198 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A   ; None         ; -3.512 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A   ; None         ; -3.512 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A   ; None         ; -3.512 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A   ; None         ; -10.447 ns ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A   ; None         ; -10.642 ns ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A   ; None         ; -13.692 ns ; senzon_1         ; debouncing:inst|inst                   ; clk      ;
; N/A   ; None         ; -14.016 ns ; senzor_5         ; debouncing:inst|inst                   ; clk      ;
+-------+--------------+------------+------------------+----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                               ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 33.335 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.122 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.984 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.771 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.740 ns  ; Selectie_proba:inst1|circuit[1]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.740 ns  ; Selectie_proba:inst1|circuit[1]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.536 ns  ; Selectie_proba:inst1|circuit[0]    ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 32.536 ns  ; Selectie_proba:inst1|circuit[0]    ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 31.527 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.527 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.500 ns  ; Selectie_proba:inst1|circuit[1]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.497 ns  ; Selectie_proba:inst1|circuit[1]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.323 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.323 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.287 ns  ; Selectie_proba:inst1|circuit[0]    ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.284 ns  ; Selectie_proba:inst1|circuit[0]    ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 28.918 ns  ; afisare_multiplexata:inst17|f      ; f                   ; clk        ;
; N/A                                     ; None                                                ; 28.862 ns  ; afisare_multiplexata:inst17|a      ; a                   ; clk        ;
; N/A                                     ; None                                                ; 28.824 ns  ; afisare_multiplexata:inst17|g      ; g                   ; clk        ;
; N/A                                     ; None                                                ; 28.379 ns  ; afisare_multiplexata:inst17|e      ; e                   ; clk        ;
; N/A                                     ; None                                                ; 28.301 ns  ; afisare_multiplexata:inst17|c      ; c                   ; clk        ;
; N/A                                     ; None                                                ; 27.930 ns  ; afisare_multiplexata:inst17|d      ; d                   ; clk        ;
; N/A                                     ; None                                                ; 27.899 ns  ; afisare_multiplexata:inst17|b      ; b                   ; clk        ;
; N/A                                     ; None                                                ; 27.262 ns  ; START_STOP:inst15|inst             ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 27.188 ns  ; Selectie_proba:inst1|led3          ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 26.919 ns  ; START_STOP:inst15|inst             ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 26.701 ns  ; Selectie_proba:inst1|led1          ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 26.468 ns  ; Selectie_proba:inst1|led2          ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 26.382 ns  ; Selectie_proba:inst1|led3          ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 26.375 ns  ; Selectie_proba:inst1|led2          ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 26.089 ns  ; Selectie_proba:inst1|led1          ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 25.119 ns  ; START_STOP:inst15|inst             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 25.109 ns  ; START_STOP:inst15|inst             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.859 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.729 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.663 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.571 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.535 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.508 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.405 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.378 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.349 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.349 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.339 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.312 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.247 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.220 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.219 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.219 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.184 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.153 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.153 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.061 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.061 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.054 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.025 ns  ; Logica_miscare:inst6|count_ture[0] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.025 ns  ; Logica_miscare:inst6|count_ture[0] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.988 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.896 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.895 ns  ; Logica_miscare:inst6|count_ture[2] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.895 ns  ; Logica_miscare:inst6|count_ture[2] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.829 ns  ; Logica_miscare:inst6|count_ture[1] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.829 ns  ; Logica_miscare:inst6|count_ture[1] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.737 ns  ; Logica_miscare:inst6|count_ture[3] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.737 ns  ; Logica_miscare:inst6|count_ture[3] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.564 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.564 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.383 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.383 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.314 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.240 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.240 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.136 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.136 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.133 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.131 ns  ; afisare_multiplexata:inst17|D3     ; D3                  ; clk        ;
; N/A                                     ; None                                                ; 17.122 ns  ; afisare_multiplexata:inst17|D4     ; D4                  ; clk        ;
; N/A                                     ; None                                                ; 17.119 ns  ; afisare_multiplexata:inst17|D2     ; D2                  ; clk        ;
; N/A                                     ; None                                                ; 17.109 ns  ; afisare_multiplexata:inst17|D1     ; D1                  ; clk        ;
; N/A                                     ; None                                                ; 17.059 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.059 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.024 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.021 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.006 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.006 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.990 ns  ; Logica_miscare:inst6|count_ture[4] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.963 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.941 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.941 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.940 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.940 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.894 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.891 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.848 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.848 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.828 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.825 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.812 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.812 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.809 ns  ; Logica_miscare:inst6|count_ture[5] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.782 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.736 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.733 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.700 ns  ; Logica_miscare:inst6|count_ture[0] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.697 ns  ; Logica_miscare:inst6|count_ture[0] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.691 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.682 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.682 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.639 ns  ; Logica_miscare:inst6|count_ture[4] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.617 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.617 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.616 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.616 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.570 ns  ; Logica_miscare:inst6|count_ture[2] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.567 ns  ; Logica_miscare:inst6|count_ture[2] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.524 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.524 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.504 ns  ; Logica_miscare:inst6|count_ture[1] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.501 ns  ; Logica_miscare:inst6|count_ture[1] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.458 ns  ; Logica_miscare:inst6|count_ture[5] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.412 ns  ; Logica_miscare:inst6|count_ture[3] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.409 ns  ; Logica_miscare:inst6|count_ture[3] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.367 ns  ; Logica_miscare:inst6|count_ture[6] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.351 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.351 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.340 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.170 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.170 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.027 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.027 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.016 ns  ; Logica_miscare:inst6|count_ture[6] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.846 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.846 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.835 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.835 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.728 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.728 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.585 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.511 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.511 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.477 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.474 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.404 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.404 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.296 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.293 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.261 ns  ; Logica_miscare:inst6|count_ture[7] ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.234 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.153 ns  ; Logica_miscare:inst6|count_ture[4] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.150 ns  ; Logica_miscare:inst6|count_ture[4] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.972 ns  ; Logica_miscare:inst6|count_ture[5] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.969 ns  ; Logica_miscare:inst6|count_ture[5] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.910 ns  ; Logica_miscare:inst6|count_ture[7] ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.854 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.851 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.622 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.622 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.530 ns  ; Logica_miscare:inst6|count_ture[6] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.527 ns  ; Logica_miscare:inst6|count_ture[6] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.298 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.298 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.889 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.748 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.745 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.589 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.538 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.424 ns  ; Logica_miscare:inst6|count_ture[7] ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.421 ns  ; Logica_miscare:inst6|count_ture[7] ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.238 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.007 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.758 ns  ; Logica_miscare:inst6|stanga        ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.707 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.656 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.407 ns  ; Logica_miscare:inst6|stanga        ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.356 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.343 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.340 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.064 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.064 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.043 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.040 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.876 ns  ; Logica_miscare:inst6|dreapta       ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.764 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.764 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.525 ns  ; Logica_miscare:inst6|dreapta       ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.461 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.458 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.212 ns  ; Logica_miscare:inst6|stanga        ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.209 ns  ; Logica_miscare:inst6|stanga        ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.161 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.158 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.933 ns  ; Logica_miscare:inst6|stanga        ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.933 ns  ; Logica_miscare:inst6|stanga        ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.574 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.574 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 10.330 ns  ; Logica_miscare:inst6|dreapta       ; D_IN4_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.327 ns  ; Logica_miscare:inst6|dreapta       ; C_IN2_D2            ; senzor_2   ;
; N/A                                     ; None                                                ; 10.274 ns  ; Logica_miscare:inst6|dreapta       ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.274 ns  ; Logica_miscare:inst6|dreapta       ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 9.784 ns   ; Logica_miscare:inst6|dreapta       ; D_IN3_D2            ; senzor_3   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                    ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 17.044 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 17.044 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 16.868 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 16.740 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.740 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.564 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 16.517 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 16.213 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 15.831 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 15.831 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 15.527 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 15.527 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 15.030 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 15.027 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.726 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 14.723 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 14.635 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 14.635 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 14.551 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 14.314 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.200 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 14.147 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 14.147 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.963 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.944 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.944 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.054 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 13.051 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 12.773 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.770 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.348 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.348 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 11.949 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.949 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.671 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 11.671 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 10.909 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 10.558 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 9.363 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 9.360 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                     ; To Clock ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+
; N/A           ; None        ; 14.282 ns ; senzor_5         ; debouncing:inst|inst                   ; clk      ;
; N/A           ; None        ; 13.958 ns ; senzon_1         ; debouncing:inst|inst                   ; clk      ;
; N/A           ; None        ; 10.908 ns ; buton_START_STOP ; debouncing:inst16|inst                 ; clk      ;
; N/A           ; None        ; 10.713 ns ; buton_selectie   ; debouncing:inst5|inst                  ; clk      ;
; N/A           ; None        ; 5.051 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A           ; None        ; 5.037 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A           ; None        ; 5.037 ns  ; senzor_5         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A           ; None        ; 5.014 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A           ; None        ; 4.811 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A           ; None        ; 4.776 ns  ; senzor_3         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A           ; None        ; 4.560 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_3[0] ; clk      ;
; N/A           ; None        ; 4.558 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_2[0] ; clk      ;
; N/A           ; None        ; 4.519 ns  ; senzon_1         ; afisare_multiplexata:inst17|digit_4[0] ; clk      ;
; N/A           ; None        ; -0.820 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A           ; None        ; -0.822 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A           ; None        ; -0.828 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A           ; None        ; -0.957 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A           ; None        ; -0.967 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A           ; None        ; -0.989 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A           ; None        ; -0.991 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.006 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.006 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A           ; None        ; -1.050 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A           ; None        ; -1.086 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A           ; None        ; -1.089 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A           ; None        ; -1.308 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_2[1] ; clk      ;
; N/A           ; None        ; -1.339 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_2[2] ; clk      ;
; N/A           ; None        ; -1.341 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_2[3] ; clk      ;
; N/A           ; None        ; -1.356 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_3[3] ; clk      ;
; N/A           ; None        ; -1.357 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_3[2] ; clk      ;
; N/A           ; None        ; -1.400 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_3[1] ; clk      ;
; N/A           ; None        ; -1.820 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A           ; None        ; -1.899 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A           ; None        ; -1.903 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A           ; None        ; -2.052 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A           ; None        ; -2.055 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A           ; None        ; -2.065 ns ; senzor_5         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.093 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.334 ns ; senzor_3         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.350 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_4[2] ; clk      ;
; N/A           ; None        ; -2.691 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_4[1] ; clk      ;
; N/A           ; None        ; -2.725 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_1[1] ; clk      ;
; N/A           ; None        ; -2.725 ns ; senzon_1         ; afisare_multiplexata:inst17|digit_1[2] ; clk      ;
; N/A           ; None        ; -3.159 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_3 ;
; N/A           ; None        ; -3.385 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_3 ;
; N/A           ; None        ; -3.459 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_4 ;
; N/A           ; None        ; -3.685 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_4 ;
; N/A           ; None        ; -4.290 ns ; senzor_4         ; Logica_miscare:inst6|stanga            ; senzor_2 ;
; N/A           ; None        ; -4.516 ns ; senzor_2         ; Logica_miscare:inst6|dreapta           ; senzor_2 ;
+---------------+-------------+-----------+------------------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 19 13:54:00 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[0]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[3]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[1]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_zeci[2]" is a latch
    Warning: Node "Logica_miscare:inst6|reset_count" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[0]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[3]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[2]" is a latch
    Warning: Node "afisare_multiplexata:inst17|cifra_unitati[1]" is a latch
    Warning: Node "afisare_multiplexata:inst17|a" is a latch
    Warning: Node "afisare_multiplexata:inst17|b" is a latch
    Warning: Node "afisare_multiplexata:inst17|c" is a latch
    Warning: Node "afisare_multiplexata:inst17|d" is a latch
    Warning: Node "afisare_multiplexata:inst17|e" is a latch
    Warning: Node "afisare_multiplexata:inst17|f" is a latch
    Warning: Node "afisare_multiplexata:inst17|g" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|cifra_unitati[0]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux0~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[3]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[3]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux1~1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux1~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_1[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[2]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[2]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux2~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_4[1]" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Mux2~0" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_1[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_2[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_3[1]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|digit_4[2]" as buffer
    Info: Detected gated clock "debouncing:inst|inst3" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|Equal0~0" as buffer
    Info: Detected ripple clock "debouncing:inst|inst" as buffer
    Info: Detected ripple clock "debouncing:inst|inst1" as buffer
    Info: Detected gated clock "afisare_multiplexata:inst17|cifra_zeci[0]~1" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|generator_adresa[0]" as buffer
    Info: Detected ripple clock "afisare_multiplexata:inst17|generator_adresa[1]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB[1]~5" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|tact_count~0" as buffer
Info: Clock "clk" has Internal fmax of 24.69 MHz between source register "afisare_multiplexata:inst17|cifra_zeci[3]" and destination register "afisare_multiplexata:inst17|digit_2[3]" (period= 40.508 ns)
    Info: + Longest register to register delay is 0.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
        Info: 2: + IC(0.397 ns) + CELL(0.206 ns) = 0.603 ns; Loc. = LCCOMB_X7_Y10_N12; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|digit_2~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.711 ns; Loc. = LCFF_X7_Y10_N13; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|digit_2[3]'
        Info: Total cell delay = 0.314 ns ( 44.16 % )
        Info: Total interconnect delay = 0.397 ns ( 55.84 % )
    Info: - Smallest clock skew is -19.583 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.749 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.141 ns) + CELL(0.666 ns) = 6.749 ns; Loc. = LCFF_X7_Y10_N13; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|digit_2[3]'
            Info: Total cell delay = 3.706 ns ( 54.91 % )
            Info: Total interconnect delay = 3.043 ns ( 45.09 % )
        Info: - Longest clock path from clock "clk" to source register is 26.332 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
            Info: 4: + IC(2.145 ns) + CELL(0.970 ns) = 8.057 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
            Info: 5: + IC(0.619 ns) + CELL(0.970 ns) = 9.646 ns; Loc. = LCFF_X26_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
            Info: 6: + IC(1.086 ns) + CELL(0.970 ns) = 11.702 ns; Loc. = LCFF_X25_Y8_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
            Info: 7: + IC(0.404 ns) + CELL(0.970 ns) = 13.076 ns; Loc. = LCFF_X25_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
            Info: 8: + IC(0.605 ns) + CELL(0.970 ns) = 14.651 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
            Info: 9: + IC(0.403 ns) + CELL(0.970 ns) = 16.024 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
            Info: 10: + IC(2.154 ns) + CELL(0.970 ns) = 19.148 ns; Loc. = LCFF_X9_Y10_N31; Fanout = 2; REG Node = 'debouncing:inst|inst1'
            Info: 11: + IC(0.443 ns) + CELL(0.202 ns) = 19.793 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 4; COMB Node = 'debouncing:inst|inst3'
            Info: 12: + IC(0.719 ns) + CELL(0.206 ns) = 20.718 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_unitati[3]'
            Info: 13: + IC(0.407 ns) + CELL(0.571 ns) = 21.696 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Equal0~0'
            Info: 14: + IC(0.389 ns) + CELL(0.206 ns) = 22.291 ns; Loc. = LCCOMB_X9_Y10_N2; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[0]~1'
            Info: 15: + IC(2.479 ns) + CELL(0.000 ns) = 24.770 ns; Loc. = CLKCTRL_G7; Fanout = 4; COMB Node = 'afisare_multiplexata:inst17|cifra_zeci[0]~1clkctrl'
            Info: 16: + IC(1.356 ns) + CELL(0.206 ns) = 26.332 ns; Loc. = LCCOMB_X7_Y10_N10; Fanout = 5; REG Node = 'afisare_multiplexata:inst17|cifra_zeci[3]'
            Info: Total cell delay = 11.221 ns ( 42.61 % )
            Info: Total interconnect delay = 15.111 ns ( 57.39 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "senzon_1" has Internal fmax of 197.9 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.053 ns)
    Info: + Longest register to register delay is 3.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.679 ns) + CELL(0.596 ns) = 1.275 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.361 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.867 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.609 ns; Loc. = LCCOMB_X8_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.641 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.73 % )
        Info: Total interconnect delay = 1.721 ns ( 47.27 % )
    Info: - Smallest clock skew is -0.218 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.235 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 14; CLK Node = 'senzon_1'
            Info: 2: + IC(1.367 ns) + CELL(0.206 ns) = 2.518 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|tact_count~0'
            Info: 3: + IC(1.179 ns) + CELL(0.000 ns) = 3.697 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|tact_count~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 5.235 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.357 ns ( 25.92 % )
            Info: Total interconnect delay = 3.878 ns ( 74.08 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.453 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 14; CLK Node = 'senzon_1'
            Info: 2: + IC(1.367 ns) + CELL(0.206 ns) = 2.518 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|tact_count~0'
            Info: 3: + IC(1.179 ns) + CELL(0.000 ns) = 3.697 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|tact_count~0clkctrl'
            Info: 4: + IC(1.390 ns) + CELL(0.366 ns) = 5.453 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.517 ns ( 27.82 % )
            Info: Total interconnect delay = 3.936 ns ( 72.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Info: Clock "senzor_5" has Internal fmax of 197.9 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.053 ns)
    Info: + Longest register to register delay is 3.641 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.679 ns) + CELL(0.596 ns) = 1.275 ns; Loc. = LCCOMB_X8_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.361 ns; Loc. = LCCOMB_X8_Y12_N22; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 1.867 ns; Loc. = LCCOMB_X8_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.376 ns) + CELL(0.366 ns) = 2.609 ns; Loc. = LCCOMB_X8_Y12_N0; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~21'
        Info: 6: + IC(0.666 ns) + CELL(0.366 ns) = 3.641 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.920 ns ( 52.73 % )
        Info: Total interconnect delay = 1.721 ns ( 47.27 % )
    Info: - Smallest clock skew is -0.218 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 4.911 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 16; CLK Node = 'senzor_5'
            Info: 2: + IC(0.893 ns) + CELL(0.366 ns) = 2.194 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|tact_count~0'
            Info: 3: + IC(1.179 ns) + CELL(0.000 ns) = 3.373 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|tact_count~0clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.206 ns) = 4.911 ns; Loc. = LCCOMB_X7_Y12_N8; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.507 ns ( 30.69 % )
            Info: Total interconnect delay = 3.404 ns ( 69.31 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.129 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 16; CLK Node = 'senzor_5'
            Info: 2: + IC(0.893 ns) + CELL(0.366 ns) = 2.194 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|tact_count~0'
            Info: 3: + IC(1.179 ns) + CELL(0.000 ns) = 3.373 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Logica_miscare:inst6|tact_count~0clkctrl'
            Info: 4: + IC(1.390 ns) + CELL(0.366 ns) = 5.129 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.667 ns ( 32.50 % )
            Info: Total interconnect delay = 3.462 ns ( 67.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.194 ns
Warning: Circuit may not operate. Detected 127 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "afisare_multiplexata:inst17|generator_adresa[0]" and destination pin or register "afisare_multiplexata:inst17|f" for clock "clk" (Hold time is 13.344 ns)
    Info: + Largest clock skew is 16.786 ns
        Info: + Longest clock path from clock "clk" to destination register is 23.564 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.170 ns) + CELL(0.970 ns) = 7.082 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 12; REG Node = 'afisare_multiplexata:inst17|generator_adresa[0]'
            Info: 5: + IC(0.784 ns) + CELL(0.650 ns) = 8.516 ns; Loc. = LCCOMB_X8_Y10_N8; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|Mux2~0'
            Info: 6: + IC(0.664 ns) + CELL(0.206 ns) = 9.386 ns; Loc. = LCCOMB_X8_Y10_N14; Fanout = 8; COMB Node = 'afisare_multiplexata:inst17|Mux2~1'
            Info: 7: + IC(5.483 ns) + CELL(0.206 ns) = 15.075 ns; Loc. = LCCOMB_X8_Y10_N16; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|a~0'
            Info: 8: + IC(6.803 ns) + CELL(0.000 ns) = 21.878 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'afisare_multiplexata:inst17|a~0clkctrl'
            Info: 9: + IC(1.320 ns) + CELL(0.366 ns) = 23.564 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|f'
            Info: Total cell delay = 5.438 ns ( 23.08 % )
            Info: Total interconnect delay = 18.126 ns ( 76.92 % )
        Info: - Shortest clock path from clock "clk" to source register is 6.778 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 15; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.170 ns) + CELL(0.666 ns) = 6.778 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 12; REG Node = 'afisare_multiplexata:inst17|generator_adresa[0]'
            Info: Total cell delay = 3.706 ns ( 54.68 % )
            Info: Total interconnect delay = 3.072 ns ( 45.32 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.138 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N27; Fanout = 12; REG Node = 'afisare_multiplexata:inst17|generator_adresa[0]'
        Info: 2: + IC(0.519 ns) + CELL(0.206 ns) = 0.725 ns; Loc. = LCCOMB_X8_Y10_N4; Fanout = 7; COMB Node = 'afisare_multiplexata:inst17|Mux3~1'
        Info: 3: + IC(0.413 ns) + CELL(0.370 ns) = 1.508 ns; Loc. = LCCOMB_X8_Y10_N6; Fanout = 1; COMB Node = 'afisare_multiplexata:inst17|WideOr11~0'
        Info: 4: + IC(1.007 ns) + CELL(0.623 ns) = 3.138 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; REG Node = 'afisare_multiplexata:inst17|f'
        Info: Total cell delay = 1.199 ns ( 38.21 % )
        Info: Total interconnect delay = 1.939 ns ( 61.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.508 ns
    Info: + Longest pin to register delay is 7.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(5.689 ns) + CELL(0.366 ns) = 7.000 ns; Loc. = LCCOMB_X27_Y12_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.311 ns ( 18.73 % )
        Info: Total interconnect delay = 5.689 ns ( 81.27 % )
    Info: + Micro setup delay of destination is 1.218 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 2.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(0.978 ns) + CELL(0.206 ns) = 2.129 ns; Loc. = LCCOMB_X27_Y12_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.710 ns; Loc. = LCCOMB_X27_Y12_N30; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 50.07 % )
        Info: Total interconnect delay = 1.353 ns ( 49.93 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 33.335 ns
    Info: + Longest clock path from clock "clk" to source register is 21.229 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.145 ns) + CELL(0.970 ns) = 8.057 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.619 ns) + CELL(0.970 ns) = 9.646 ns; Loc. = LCFF_X26_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.086 ns) + CELL(0.970 ns) = 11.702 ns; Loc. = LCFF_X25_Y8_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.404 ns) + CELL(0.970 ns) = 13.076 ns; Loc. = LCFF_X25_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.605 ns) + CELL(0.970 ns) = 14.651 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.403 ns) + CELL(0.970 ns) = 16.024 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.621 ns) + CELL(0.970 ns) = 17.615 ns; Loc. = LCFF_X27_Y8_N25; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.465 ns) + CELL(0.647 ns) = 18.727 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(0.978 ns) + CELL(0.000 ns) = 19.705 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.858 ns) + CELL(0.666 ns) = 21.229 ns; Loc. = LCFF_X9_Y12_N17; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.143 ns ( 52.49 % )
        Info: Total interconnect delay = 10.086 ns ( 47.51 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.802 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y12_N17; Fanout = 12; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.513 ns) + CELL(0.370 ns) = 0.883 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.372 ns) + CELL(0.370 ns) = 1.625 ns; Loc. = LCCOMB_X9_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(2.494 ns) + CELL(0.624 ns) = 4.743 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~7'
        Info: 5: + IC(0.386 ns) + CELL(0.370 ns) = 5.499 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~5'
        Info: 6: + IC(3.067 ns) + CELL(3.236 ns) = 11.802 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 4.970 ns ( 42.11 % )
        Info: Total interconnect delay = 6.832 ns ( 57.89 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN3_D1" is 17.044 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 16; CLK Node = 'senzor_5'
    Info: 2: + IC(6.330 ns) + CELL(0.650 ns) = 7.915 ns; Loc. = LCCOMB_X9_Y12_N6; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(2.027 ns) + CELL(0.544 ns) = 10.486 ns; Loc. = LCCOMB_X27_Y12_N28; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
    Info: 4: + IC(0.384 ns) + CELL(0.202 ns) = 11.072 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 5: + IC(2.736 ns) + CELL(3.236 ns) = 17.044 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.567 ns ( 32.66 % )
    Info: Total interconnect delay = 11.477 ns ( 67.34 % )
Info: th for register "debouncing:inst|inst" (data pin = "senzor_5", clock pin = "clk") is 14.282 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.522 ns) + CELL(0.970 ns) = 2.592 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.380 ns) + CELL(0.970 ns) = 4.942 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.145 ns) + CELL(0.970 ns) = 8.057 ns; Loc. = LCFF_X27_Y7_N31; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(0.619 ns) + CELL(0.970 ns) = 9.646 ns; Loc. = LCFF_X26_Y7_N23; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.086 ns) + CELL(0.970 ns) = 11.702 ns; Loc. = LCFF_X25_Y8_N29; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.404 ns) + CELL(0.970 ns) = 13.076 ns; Loc. = LCFF_X25_Y8_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.605 ns) + CELL(0.970 ns) = 14.651 ns; Loc. = LCFF_X26_Y8_N11; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.403 ns) + CELL(0.970 ns) = 16.024 ns; Loc. = LCFF_X26_Y8_N31; Fanout = 10; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(2.154 ns) + CELL(0.666 ns) = 18.844 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 3; REG Node = 'debouncing:inst|inst'
        Info: Total cell delay = 9.526 ns ( 50.55 % )
        Info: Total interconnect delay = 9.318 ns ( 49.45 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 16; CLK Node = 'senzor_5'
        Info: 2: + IC(0.893 ns) + CELL(0.366 ns) = 2.194 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 3; COMB Node = 'Logica_miscare:inst6|tact_count~0'
        Info: 3: + IC(2.214 ns) + CELL(0.460 ns) = 4.868 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 3; REG Node = 'debouncing:inst|inst'
        Info: Total cell delay = 1.761 ns ( 36.18 % )
        Info: Total interconnect delay = 3.107 ns ( 63.82 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Sun May 19 13:54:01 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


