INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_real2xfft_top glbl -prj hls_real2xfft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s hls_real2xfft -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_axi_s_din_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_axi_s_dout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/fifo_w16_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/hls_real2xfft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_real2xfft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/hls_real2xfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/hls_real2xfft_muleOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_muleOg_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_real2xfft_muleOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/Loop_real2xfft_outpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_real2xfft_outpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/Loop_sliding_win_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_bkb_core
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/Loop_sliding_win_del.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_del
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/Loop_sliding_win_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_sliding_win_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/start_for_Loop_rehbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_rehbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_rehbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/start_for_Loop_slfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Loop_slfYi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Loop_slfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/start_for_window_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_window_g8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_window_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/window_fn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/window_fn_coeff_tcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tcud_rom
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Courses/EEE5060/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/solution1/sim/verilog/window_fn_coeff_tdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tdEe_rom
INFO: [VRFC 10-311] analyzing module window_fn_coeff_tdEe
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Loop_sliding_win_bkb_core(DATA_W...
Compiling module xil_defaultlib.Loop_sliding_win_bkb(DataWidth=1...
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.Loop_sliding_win_del
Compiling module xil_defaultlib.Loop_sliding_win_out
Compiling module xil_defaultlib.window_fn_coeff_tcud_rom
Compiling module xil_defaultlib.window_fn_coeff_tcud(DataWidth=1...
Compiling module xil_defaultlib.window_fn_coeff_tdEe_rom
Compiling module xil_defaultlib.window_fn_coeff_tdEe(DataWidth=1...
Compiling module xil_defaultlib.hls_real2xfft_muleOg_DSP48_0
Compiling module xil_defaultlib.hls_real2xfft_muleOg(ID=1,NUM_ST...
Compiling module xil_defaultlib.window_fn
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.Loop_real2xfft_outpu
Compiling module xil_defaultlib.fifo_w16_d256_A
Compiling module xil_defaultlib.fifo_w16_d512_A
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.start_for_Loop_slfYi_shiftReg
Compiling module xil_defaultlib.start_for_Loop_slfYi
Compiling module xil_defaultlib.start_for_window_g8j_shiftReg
Compiling module xil_defaultlib.start_for_window_g8j
Compiling module xil_defaultlib.start_for_Loop_rehbi_shiftReg
Compiling module xil_defaultlib.start_for_Loop_rehbi
Compiling module xil_defaultlib.hls_real2xfft
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din_V_V
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_dout
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_hls_real2xfft_top
Compiling module work.glbl
Built simulation snapshot hls_real2xfft
