Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Sep 11 16:09:30 2021
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_soc_proj_wrapper_timing_summary_routed.rpt -pb bd_soc_proj_wrapper_timing_summary_routed.pb -rpx bd_soc_proj_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_soc_proj_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.414        0.000                      0                10946        0.059        0.000                      0                10934        0.000        0.000                       0                  3948  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                          ------------       ----------      --------------
bd_soc_proj_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}      10.000          100.000         
  clk_out1_bd_soc_proj_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_bd_soc_proj_clk_wiz_1_0                             {0.000 10.000}     20.000          50.000          
  clkfbout_bd_soc_proj_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bd_soc_proj_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_bd_soc_proj_clk_wiz_1_0                                   0.414        0.000                      0                 9537        0.059        0.000                      0                 9537        0.000        0.000                       0                  3185  
  clk_out2_bd_soc_proj_clk_wiz_1_0                                   5.502        0.000                      0                  867        0.119        0.000                      0                  867        9.500        0.000                       0                   486  
  clkfbout_bd_soc_proj_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         12.351        0.000                      0                  222        0.109        0.000                      0                  222       15.686        0.000                       0                   233  
bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.737        0.000                      0                   46        0.263        0.000                      0                   46       16.166        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_bd_soc_proj_clk_wiz_1_0  clk_out1_bd_soc_proj_clk_wiz_1_0        7.067        0.000                      0                   38        0.128        0.000                      0                   32  
clk_out1_bd_soc_proj_clk_wiz_1_0  clk_out2_bd_soc_proj_clk_wiz_1_0        3.667        0.000                      0                  300        0.155        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bd_soc_proj_i/clk_wiz_1/inst/clk_in1
  To Clock:  bd_soc_proj_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_soc_proj_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_soc_proj_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_soc_proj_clk_wiz_1_0
  To Clock:  clk_out1_bd_soc_proj_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.479ns (28.538%)  route 6.208ns (71.462%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.705ns = ( 7.295 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.817    -2.204    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X27Y42         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.748 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.192    -0.557    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.433 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.433    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.117 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.117    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.231 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.231    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.345 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.345    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.459 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.459    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.573 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.573    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.687 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.801 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.801    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.135 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.201     2.336    bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.331     2.667 r  bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=16, routed)          3.815     6.482    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y31         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.727     7.295    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.410     7.705    
                         clock uncertainty           -0.074     7.630    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.896    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 2.479ns (28.535%)  route 6.209ns (71.465%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 7.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.204ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.817    -2.204    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X27Y42         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.748 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.192    -0.557    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X26Y41         LUT6 (Prop_lut6_I1_O)        0.124    -0.433 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.433    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X26Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.117 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.117    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.231 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.231    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.345 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.345    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.459 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.459    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.573 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.573    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.687 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.801 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.801    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.135 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.201     2.336    bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[1]
    SLICE_X28Y49         LUT3 (Prop_lut3_I0_O)        0.331     2.667 r  bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=16, routed)          3.816     6.483    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.728     7.296    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.410     7.706    
                         clock uncertainty           -0.074     7.631    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.897    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.897    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.543ns  (logic 1.997ns (23.375%)  route 6.546ns (76.625%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 7.118 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.401     1.845    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y43         LUT3 (Prop_lut3_I1_O)        0.368     2.213 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=65, routed)          3.950     6.164    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.550     7.118    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410     7.528    
                         clock uncertainty           -0.074     7.454    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774     6.680    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 1.997ns (23.231%)  route 6.599ns (76.769%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 7.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.401     1.845    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y43         LUT3 (Prop_lut3_I1_O)        0.368     2.213 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[29]_INST_0/O
                         net (fo=65, routed)          4.003     6.217    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.729     7.297    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410     7.707    
                         clock uncertainty           -0.074     7.632    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.774     6.858    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 2.030ns (24.198%)  route 6.359ns (75.802%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 7.118 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.587     2.031    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.401     2.432 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=65, routed)          3.577     6.010    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.550     7.118    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410     7.528    
                         clock uncertainty           -0.074     7.454    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     6.680    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.680    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.451ns (27.654%)  route 6.412ns (72.346%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 7.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.658     1.102    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.373     1.475 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=7, routed)           0.450     1.925    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/enb
    SLICE_X28Y53         LUT2 (Prop_lut2_I1_O)        0.117     2.042 r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__1/O
                         net (fo=20, routed)          2.052     4.094    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ENB
    SLICE_X12Y96         LUT5 (Prop_lut5_I4_O)        0.332     4.426 r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           2.058     6.484    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_17
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.729     7.297    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410     7.707    
                         clock uncertainty           -0.074     7.632    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.189    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.996ns (24.060%)  route 6.300ns (75.940%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.882ns = ( 7.118 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.397     1.841    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y43         LUT3 (Prop_lut3_I1_O)        0.367     2.208 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=65, routed)          3.708     5.916    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.550     7.118    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410     7.528    
                         clock uncertainty           -0.074     7.454    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.768     6.686    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.686    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.447ns  (logic 2.030ns (24.033%)  route 6.417ns (75.967%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 7.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.587     2.031    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y45         LUT3 (Prop_lut3_I1_O)        0.401     2.432 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=65, routed)          3.635     6.067    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.729     7.297    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410     7.707    
                         clock uncertainty           -0.074     7.632    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.774     6.858    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -6.067    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.996ns (23.670%)  route 6.437ns (76.330%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.703ns = ( 7.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.397     1.841    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y43         LUT3 (Prop_lut3_I1_O)        0.367     2.208 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=65, routed)          3.845     6.053    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.729     7.297    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.410     7.707    
                         clock uncertainty           -0.074     7.632    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.768     6.864    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.864    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 1.996ns (23.693%)  route 6.429ns (76.307%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.704ns = ( 7.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.379ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.642    -2.379    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X28Y54         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.923 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.195    -0.728    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[29]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.124    -0.604 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000    -0.604    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.054 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.054    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.060 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.174 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.174    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.445 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.397     1.841    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X19Y43         LUT3 (Prop_lut3_I1_O)        0.367     2.208 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=65, routed)          3.837     6.045    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y31         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.728     7.296    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.410     7.706    
                         clock uncertainty           -0.074     7.631    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.768     6.863    bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.863    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.134%)  route 0.194ns (57.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.634    -0.779    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X41Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[10]/Q
                         net (fo=4, routed)           0.194    -0.445    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_WDATA[21]
    SLICE_X39Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.840    -1.271    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X39Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[21]/C
                         clock pessimism              0.692    -0.579    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.075    -0.504    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.211%)  route 0.201ns (58.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.634    -0.779    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X41Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.638 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[8]/Q
                         net (fo=4, routed)           0.201    -0.437    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_WDATA[23]
    SLICE_X39Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.840    -1.271    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X39Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[23]/C
                         clock pessimism              0.692    -0.579    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.076    -0.503    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/commandReg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.896%)  route 0.218ns (51.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.551    -0.863    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X54Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.699 r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/Q
                         net (fo=4, routed)           0.218    -0.480    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff[3][5]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.045    -0.435 r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.435    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/D[4]
    SLICE_X51Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.819    -1.292    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/wr_clk
    SLICE_X51Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]/C
                         clock pessimism              0.692    -0.600    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.092    -0.508    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.011%)  route 0.217ns (50.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.551    -0.863    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_clk
    SLICE_X54Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.699 r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[3][5]/Q
                         net (fo=4, routed)           0.217    -0.481    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff[3][5]
    SLICE_X51Y74         LUT5 (Prop_lut5_I1_O)        0.045    -0.436 r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_out_bin[3]_INST_0/O
                         net (fo=1, routed)           0.000    -0.436    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/D[3]
    SLICE_X51Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.819    -1.292    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/wr_clk
    SLICE_X51Y74         FDRE                                         r  bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
                         clock pessimism              0.692    -0.600    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091    -0.509    bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.328%)  route 0.270ns (65.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.641    -0.772    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X13Y46         FDRE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.631 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[3]/Q
                         net (fo=131, routed)         0.270    -0.362    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/ADDRD1
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.917    -1.194    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.439    -0.755    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_bd_soc_proj_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        10.000      0.000      ICAP_X0Y1        bd_soc_proj_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/GEN_FUNCTIONAL_UNISIM.GEN_VIRTEX7_ICAP.ICAP_VIRTEX7_I/CLK
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        bd_soc_proj_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14     bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12     bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12     bd_soc_proj_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y46     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y43     bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_soc_proj_clk_wiz_1_0
  To Clock:  clk_out2_bd_soc_proj_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.502ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        14.071ns  (logic 7.125ns (50.636%)  route 6.946ns (49.364%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.439     7.821    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10/O
                         net (fo=1, routed)           0.433     8.378    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.502 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7/O
                         net (fo=2, routed)           0.748     9.250    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.118     9.368 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5/O
                         net (fo=1, routed)           0.422     9.789    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.321    10.110 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2/O
                         net (fo=3, routed)           0.658    10.769    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2_n_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I4_O)        0.350    11.119 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[29]_i_3/O
                         net (fo=1, routed)           0.488    11.607    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[29]_i_3_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I1_O)        0.332    11.939 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.939    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[29]_1
    SLICE_X61Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X61Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[29]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)        0.029    17.441    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  5.502    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 6.922ns (50.117%)  route 6.890ns (49.883%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT5=4 LUT6=9)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.439     7.821    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10/O
                         net (fo=1, routed)           0.433     8.378    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7/O
                         net (fo=2, routed)           0.748     9.250    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.118     9.368 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5/O
                         net (fo=1, routed)           0.422     9.789    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.321    10.110 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2/O
                         net (fo=3, routed)           0.658    10.769    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2_n_0
    SLICE_X61Y51         LUT5 (Prop_lut5_I0_O)        0.355    11.124 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[28]_i_2/O
                         net (fo=1, routed)           0.432    11.556    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out_reg[28]
    SLICE_X61Y52         LUT5 (Prop_lut5_I0_O)        0.124    11.680 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out[28]_i_1/O
                         net (fo=1, routed)           0.000    11.680    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[28]_1
    SLICE_X61Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X61Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[28]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y52         FDRE (Setup_fdre_C_D)        0.031    17.443    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.734ns  (logic 6.971ns (50.757%)  route 6.763ns (49.243%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.741     8.122    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.118     8.240 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4/O
                         net (fo=1, routed)           0.458     8.698    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.321     9.019 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3/O
                         net (fo=3, routed)           0.762     9.781    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.324    10.105 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3/O
                         net (fo=3, routed)           0.455    10.560    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.328    10.888 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[25]_i_2/O
                         net (fo=1, routed)           0.590    11.478    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out_reg[25]
    SLICE_X60Y50         LUT6 (Prop_lut6_I0_O)        0.124    11.602 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out[25]_i_1/O
                         net (fo=1, routed)           0.000    11.602    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]_1
    SLICE_X60Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X60Y50         FDRE (Setup_fdre_C_D)        0.081    17.493    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         17.493    
                         arrival time                         -11.602    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.647ns  (logic 7.188ns (52.672%)  route 6.459ns (47.328%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.741     8.122    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.118     8.240 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4/O
                         net (fo=1, routed)           0.458     8.698    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.321     9.019 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3/O
                         net (fo=3, routed)           0.762     9.781    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.324    10.105 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3/O
                         net (fo=3, routed)           0.455    10.560    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.321    10.881 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[26]_i_3/O
                         net (fo=1, routed)           0.286    11.167    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[26]_i_3_n_0
    SLICE_X60Y51         LUT6 (Prop_lut6_I1_O)        0.348    11.515 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[26]_i_1/O
                         net (fo=1, routed)           0.000    11.515    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[26]_1
    SLICE_X60Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[26]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X60Y51         FDRE (Setup_fdre_C_D)        0.079    17.491    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         17.491    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.561ns  (logic 7.023ns (51.788%)  route 6.538ns (48.212%))
  Logic Levels:           16  (CARRY4=1 LUT1=1 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.439     7.821    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10/O
                         net (fo=1, routed)           0.433     8.378    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.502 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7/O
                         net (fo=2, routed)           0.559     9.061    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.185 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_6/O
                         net (fo=1, routed)           0.263     9.448    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_6_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.572 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_4/O
                         net (fo=1, routed)           0.401     9.974    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_4_n_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I2_O)        0.118    10.092 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_3/O
                         net (fo=2, routed)           0.418    10.509    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_3_n_0
    SLICE_X59Y53         LUT5 (Prop_lut5_I2_O)        0.321    10.830 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[31]_i_5/O
                         net (fo=1, routed)           0.267    11.097    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out_reg[31]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.332    11.429 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out[31]_i_3/O
                         net (fo=1, routed)           0.000    11.429    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]_1
    SLICE_X59Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.509    17.078    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/C
                         clock pessimism              0.417    17.494    
                         clock uncertainty           -0.084    17.411    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.031    17.442    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         17.442    
                         arrival time                         -11.429    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.205ns  (logic 6.757ns (51.169%)  route 6.448ns (48.831%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.834     7.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.425 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_4/O
                         net (fo=1, routed)           0.458     7.883    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_4_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.321     8.204 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_3/O
                         net (fo=3, routed)           0.711     8.915    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_3_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I4_O)        0.326     9.241 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[19]_i_3/O
                         net (fo=3, routed)           0.644     9.886    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[19]_i_3_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I0_O)        0.326    10.212 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[20]_i_2/O
                         net (fo=1, routed)           0.738    10.949    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out_reg[20]
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.073 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    11.073    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]_1
    SLICE_X60Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.509    17.078    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/C
                         clock pessimism              0.417    17.494    
                         clock uncertainty           -0.084    17.411    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.077    17.488    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         17.488    
                         arrival time                         -11.073    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.007ns  (logic 6.847ns (52.641%)  route 6.160ns (47.359%))
  Logic Levels:           13  (CARRY4=1 LUT1=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.741     8.122    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.118     8.240 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4/O
                         net (fo=1, routed)           0.458     8.698    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_4_n_0
    SLICE_X59Y48         LUT5 (Prop_lut5_I4_O)        0.321     9.019 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3/O
                         net (fo=3, routed)           0.762     9.781    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_3_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.324    10.105 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3/O
                         net (fo=3, routed)           0.442    10.547    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_3_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.328    10.875 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[24]_i_1/O
                         net (fo=1, routed)           0.000    10.875    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]_1
    SLICE_X59Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.031    17.443    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.584ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.991ns  (logic 6.974ns (53.682%)  route 6.017ns (46.318%))
  Logic Levels:           12  (CARRY4=1 LUT1=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.834     7.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.152     7.425 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_4/O
                         net (fo=1, routed)           0.458     7.883    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_4_n_0
    SLICE_X59Y49         LUT5 (Prop_lut5_I4_O)        0.321     8.204 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_3/O
                         net (fo=3, routed)           0.711     8.915    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_3_n_0
    SLICE_X59Y50         LUT5 (Prop_lut5_I4_O)        0.326     9.241 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[19]_i_3/O
                         net (fo=3, routed)           0.644     9.886    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[19]_i_3_n_0
    SLICE_X60Y49         LUT5 (Prop_lut5_I4_O)        0.319    10.205 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[21]_i_3/O
                         net (fo=1, routed)           0.307    10.511    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[21]_i_3_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I1_O)        0.348    10.859 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[21]_i_1/O
                         net (fo=1, routed)           0.000    10.859    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[21]_1
    SLICE_X59Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[21]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.031    17.443    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         17.443    
                         arrival time                         -10.859    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.963ns  (logic 6.696ns (51.653%)  route 6.267ns (48.347%))
  Logic Levels:           15  (CARRY4=1 LUT1=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.922ns = ( 17.078 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.439     7.821    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.945 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10/O
                         net (fo=1, routed)           0.433     8.378    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.502 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7/O
                         net (fo=2, routed)           0.559     9.061    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I0_O)        0.124     9.185 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_6/O
                         net (fo=1, routed)           0.263     9.448    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_6_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.572 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_4/O
                         net (fo=1, routed)           0.401     9.974    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_4_n_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I2_O)        0.118    10.092 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_3/O
                         net (fo=2, routed)           0.414    10.505    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_3_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.326    10.831 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[30]_i_1/O
                         net (fo=1, routed)           0.000    10.831    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[30]_1
    SLICE_X59Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.509    17.078    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[30]/C
                         clock pessimism              0.417    17.494    
                         clock uncertainty           -0.084    17.411    
    SLICE_X59Y53         FDRE (Setup_fdre_C_D)        0.029    17.440    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         17.440    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        12.955ns  (logic 6.798ns (52.473%)  route 6.157ns (47.527%))
  Logic Levels:           14  (CARRY4=1 LUT1=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.132ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.890    -2.132    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     1.877 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/P[1]
                         net (fo=1, routed)           0.637     2.514    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_n_104
    SLICE_X58Y45         LUT1 (Prop_lut1_I0_O)        0.124     2.638 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/neg_m1_carry_i_3/O
                         net (fo=1, routed)           0.000     2.638    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1_n_2
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.216 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/neg_m1_carry/O[2]
                         net (fo=2, routed)           0.653     3.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/B[2]
    SLICE_X59Y46         LUT6 (Prop_lut6_I0_O)        0.301     4.170 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3/O
                         net (fo=4, routed)           0.759     4.928    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[3]_i_3_n_0
    SLICE_X57Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.052 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6/O
                         net (fo=1, routed)           0.422     5.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_6_n_0
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124     5.598 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4/O
                         net (fo=2, routed)           0.298     5.896    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[10]_i_4_n_0
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     6.020 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7/O
                         net (fo=1, routed)           0.294     6.315    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_7_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I5_O)        0.124     6.439 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5/O
                         net (fo=2, routed)           0.431     6.870    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[17]_i_5_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.994 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7/O
                         net (fo=1, routed)           0.263     7.257    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_7_n_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.381 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5/O
                         net (fo=2, routed)           0.439     7.821    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[22]_i_5_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.945 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10/O
                         net (fo=1, routed)           0.433     8.378    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_10_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     8.502 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7/O
                         net (fo=2, routed)           0.748     9.250    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_7_n_0
    SLICE_X59Y51         LUT5 (Prop_lut5_I4_O)        0.118     9.368 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5/O
                         net (fo=1, routed)           0.422     9.789    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_5_n_0
    SLICE_X60Y51         LUT5 (Prop_lut5_I4_O)        0.321    10.110 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2/O
                         net (fo=3, routed)           0.358    10.468    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_2_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I0_O)        0.355    10.823 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[27]_i_1/O
                         net (fo=1, routed)           0.000    10.823    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[27]_1
    SLICE_X61Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X61Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[27]/C
                         clock pessimism              0.417    17.496    
                         clock uncertainty           -0.084    17.412    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.029    17.441    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  6.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.267ns
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.573    -0.841    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X11Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.700 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.056    -0.644    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X11Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.844    -1.267    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X11Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism              0.426    -0.841    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.078    -0.763    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.569    -0.845    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X43Y50         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.648    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X43Y50         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.839    -1.272    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/ext_spi_clk
    SLICE_X43Y50         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.427    -0.845    
    SLICE_X43Y50         FDRE (Hold_fdre_C_D)         0.075    -0.770    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.569    -0.845    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X29Y62         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.648    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X29Y62         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.838    -1.273    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X29Y62         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.428    -0.845    
    SLICE_X29Y62         FDRE (Hold_fdre_C_D)         0.075    -0.770    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[6].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.575    -0.839    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y55          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.642    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X9Y55          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.846    -1.265    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y55          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.839    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.075    -0.764    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[0].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.575    -0.839    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y54          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.642    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X9Y54          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.846    -1.265    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y54          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.839    
    SLICE_X9Y54          FDRE (Hold_fdre_C_D)         0.075    -0.764    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.AXI_LEN_SYNC_AXI_SPI_GEN_CDC[3].AXI_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.575    -0.839    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X11Y54         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.642    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X11Y54         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.846    -1.265    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X11Y54         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.839    
    SLICE_X11Y54         FDRE (Hold_fdre_C_D)         0.075    -0.764    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.BYTE_XFER_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.568    -0.846    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X29Y63         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.649    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X29Y63         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.837    -1.274    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X29Y63         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.428    -0.846    
    SLICE_X29Y63         FDRE (Hold_fdre_C_D)         0.075    -0.771    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[1].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.569    -0.845    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X31Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.648    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X31Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.840    -1.271    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X31Y60         FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.845    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.075    -0.770    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.DTR_LEN_SYNC_AXI_SPI_GEN_CDC[3].DTR_LEN_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.575    -0.839    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.642    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X9Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.846    -1.265    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X9Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.839    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.075    -0.764    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[0].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.603    -0.811    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X7Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.670 r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.614    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/s_level_out_d1_cdc_to
    SLICE_X7Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.874    -1.237    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/ext_spi_clk
    SLICE_X7Y53          FDRE                                         r  bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.426    -0.811    
    SLICE_X7Y53          FDRE (Hold_fdre_C_D)         0.075    -0.736    bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_CLK_DOMAIN_SIGNALS/LOGIC_GENERATION_CDC.TRANS_ADDR_SYNC_GEN_CDC[13].TRANS_ADDR_SYNC_AXI2SPI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_bd_soc_proj_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y20     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/XIP_RECEIVE_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         20.000      18.526     ILOGIC_X0Y97     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X48Y54     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y49     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y52     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y52     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y53     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y53     bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y65      bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Serial_Dout_0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X10Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.QSPI_SP_MEM_DATA_CAP_GEN.Shift_Reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y65     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/RATIO_OF_2_GENERATE.SCK_O_NQ_4_STARTUP_USED.SCK_O_reg_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X12Y61     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y62     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y61     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y61     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y61     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y61     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_onehot_RATIO_OF_2_GENERATE.XIP_STD_DUAL_MODE_SP_MEM_GEN.qspi_cntrl_ps_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y62     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_sm_4_byte_addr_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y63     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_sm_4_byte_addr_ps_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y64     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_wr_en_cntrl_ps_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y63     bd_soc_proj_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/XIP_MODE_GEN.AXI_QSPI_XIP_I/FSM_sequential_STD_MODE_CONTROL_GEN.SP_MEM_STD_MD_GEN.STD_SPI_CMD_SP_32_BIT_GEN.nm_wr_en_cntrl_ps_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_bd_soc_proj_clk_wiz_1_0
  To Clock:  clkfbout_bd_soc_proj_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_bd_soc_proj_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   bd_soc_proj_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       12.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.351ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.006ns  (logic 0.733ns (18.300%)  route 3.273ns (81.700%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 36.687 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.500    23.318    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y50          LUT4 (Prop_lut4_I3_O)        0.150    23.468 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.950    24.418    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    36.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    37.046    
                         clock uncertainty           -0.035    37.010    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)       -0.242    36.768    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.768    
                         arrival time                         -24.418    
  -------------------------------------------------------------------
                         slack                                 12.351    

Slack (MET) :             12.881ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.511ns  (logic 0.735ns (20.936%)  route 2.776ns (79.064%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 36.689 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.617    23.435    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y50          LUT5 (Prop_lut5_I4_O)        0.152    23.587 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.336    23.923    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X2Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.603    36.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.375    37.064    
                         clock uncertainty           -0.035    37.028    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)       -0.224    36.804    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                         -23.923    
  -------------------------------------------------------------------
                         slack                                 12.881    

Slack (MET) :             13.345ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.047ns  (logic 0.704ns (23.106%)  route 2.343ns (76.894%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 20.013 - 16.667 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.711     3.743    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X4Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDCE (Prop_fdce_C_Q)         0.456     4.199 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.973     5.172    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[4]
    SLICE_X3Y68          LUT6 (Prop_lut6_I1_O)        0.124     5.296 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.805     6.100    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.124     6.224 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.565     6.789    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.594    20.013    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.359    20.372    
                         clock uncertainty           -0.035    20.337    
    SLICE_X3Y67          FDRE (Setup_fdre_C_CE)      -0.202    20.135    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                          -6.789    
  -------------------------------------------------------------------
                         slack                                 13.345    

Slack (MET) :             13.489ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.158ns  (logic 0.707ns (22.386%)  route 2.451ns (77.614%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 36.689 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.629    23.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y51          LUT3 (Prop_lut3_I2_O)        0.124    23.570 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.570    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X3Y51          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.603    36.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y51          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.375    37.064    
                         clock uncertainty           -0.035    37.028    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.031    37.059    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.059    
                         arrival time                         -23.570    
  -------------------------------------------------------------------
                         slack                                 13.489    

Slack (MET) :             13.504ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.187ns  (logic 0.736ns (23.092%)  route 2.451ns (76.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 36.689 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.629    23.446    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.153    23.599 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.599    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y51          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.603    36.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y51          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.375    37.064    
                         clock uncertainty           -0.035    37.028    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)        0.075    37.103    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.103    
                         arrival time                         -23.599    
  -------------------------------------------------------------------
                         slack                                 13.504    

Slack (MET) :             13.857ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.772ns  (logic 0.707ns (25.505%)  route 2.065ns (74.495%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 36.687 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.242    23.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.124    23.184 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.184    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    36.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    37.046    
                         clock uncertainty           -0.035    37.010    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.031    37.041    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.041    
                         arrival time                         -23.184    
  -------------------------------------------------------------------
                         slack                                 13.857    

Slack (MET) :             13.863ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.768ns  (logic 0.707ns (25.546%)  route 2.061ns (74.454%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 36.687 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.238    23.056    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y50          LUT6 (Prop_lut6_I5_O)        0.124    23.180 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.180    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    36.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.359    37.046    
                         clock uncertainty           -0.035    37.010    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.032    37.042    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -23.180    
  -------------------------------------------------------------------
                         slack                                 13.863    

Slack (MET) :             13.872ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.801ns  (logic 0.736ns (26.276%)  route 2.065ns (73.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 36.687 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.242    23.060    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.153    23.213 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.213    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.601    36.687    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    37.046    
                         clock uncertainty           -0.035    37.010    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.075    37.085    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.085    
                         arrival time                         -23.213    
  -------------------------------------------------------------------
                         slack                                 13.872    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.467ns  (logic 0.707ns (28.652%)  route 1.760ns (71.347%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.356ns = ( 36.689 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.823    21.694    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y65          LUT6 (Prop_lut6_I0_O)        0.124    21.818 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.938    22.756    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X2Y50          LUT2 (Prop_lut2_I0_O)        0.124    22.880 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.880    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X2Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.603    36.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X2Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.375    37.064    
                         clock uncertainty           -0.035    37.028    
    SLICE_X2Y50          FDCE (Setup_fdce_C_D)        0.077    37.105    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.105    
                         arrival time                         -22.880    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             15.100ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.537ns  (logic 0.707ns (45.997%)  route 0.830ns (54.003%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 36.681 - 33.333 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 20.412 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.714    20.412    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y67          FDRE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.459    20.871 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.664    21.536    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X1Y66          LUT6 (Prop_lut6_I4_O)        0.124    21.660 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.166    21.825    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X1Y66          LUT6 (Prop_lut6_I1_O)        0.124    21.949 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.949    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X1Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.595    36.681    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X1Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.375    37.056    
                         clock uncertainty           -0.035    37.020    
    SLICE_X1Y66          FDCE (Setup_fdce_C_D)        0.029    37.049    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         37.049    
                         arrival time                         -21.949    
  -------------------------------------------------------------------
                         slack                                 15.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.591     1.393    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X5Y72          FDPE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.534 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.099     1.633    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X6Y71          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.860     1.786    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X6Y71          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.379     1.407    
    SLICE_X6Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.524    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.394    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y72          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDCE (Prop_fdce_C_Q)         0.141     1.535 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.591    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X3Y72          FDPE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.788    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y72          FDPE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.394     1.394    
    SLICE_X3Y72          FDPE (Hold_fdpe_C_D)         0.075     1.469    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.128%)  route 0.260ns (64.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.667     1.469    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X5Y45          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.260     1.871    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X3Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.876     1.802    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.129     1.673    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.070     1.743    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.394    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y72          FDPE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDPE (Prop_fdpe_C_Q)         0.141     1.535 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.651    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y72          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.788    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y72          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.381     1.407    
    SLICE_X2Y72          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.522    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.786%)  route 0.303ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.602     1.404    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.303     1.847    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X8Y49          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.841    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y49          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.129     1.712    
    SLICE_X8Y49          FDCE (Hold_fdce_C_CE)       -0.016     1.696    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.786%)  route 0.303ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.602     1.404    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y50          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141     1.545 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.303     1.847    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X8Y49          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     1.841    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X8Y49          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                         clock pessimism             -0.129     1.712    
    SLICE_X8Y49          FDCE (Hold_fdce_C_CE)       -0.016     1.696    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.592     1.394    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X3Y72          FDPE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDPE (Prop_fdpe_C_Q)         0.128     1.522 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.638    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y72          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.862     1.788    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X2Y72          SRL16E                                       r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.381     1.407    
    SLICE_X2Y72          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.470    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.878%)  route 0.121ns (46.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.665     1.467    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y38          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.121     1.729    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X5Y38          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.942     1.868    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y38          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.387     1.480    
    SLICE_X5Y38          FDCE (Hold_fdce_C_D)         0.072     1.552    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.666     1.468    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X5Y41          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=2, routed)           0.111     1.721    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X6Y40          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.943     1.869    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y40          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                         clock pessimism             -0.384     1.484    
    SLICE_X6Y40          FDCE (Hold_fdce_C_D)         0.059     1.543    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.595     1.397    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X0Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.538 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/Q
                         net (fo=2, routed)           0.097     1.635    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]
    SLICE_X1Y68          LUT3 (Prop_lut3_I0_O)        0.045     1.680 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.680    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X1Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.866     1.792    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X1Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.382     1.410    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.091     1.501    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  bd_soc_proj_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y50    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X8Y40    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y50    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y38    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y38    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X6Y44    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y42    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y42    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X5Y42    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y43   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y45   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y46   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y51    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y40   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y40   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y41   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X12Y42   bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.737ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.787ns  (logic 1.059ns (18.301%)  route 4.728ns (81.699%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 36.813 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.349    26.162    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y41          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.766    36.813    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y41          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    37.103    
                         clock uncertainty           -0.035    37.068    
    SLICE_X6Y41          FDCE (Setup_fdce_C_CE)      -0.169    36.899    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.899    
                         arrival time                         -26.162    
  -------------------------------------------------------------------
                         slack                                 10.737    

Slack (MET) :             10.990ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.498ns  (logic 1.059ns (19.262%)  route 4.439ns (80.738%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 36.813 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.060    25.873    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X4Y41          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.766    36.813    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X4Y41          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.290    37.103    
                         clock uncertainty           -0.035    37.068    
    SLICE_X4Y41          FDCE (Setup_fdce_C_CE)      -0.205    36.863    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.863    
                         arrival time                         -25.873    
  -------------------------------------------------------------------
                         slack                                 10.990    

Slack (MET) :             11.172ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.317ns  (logic 1.059ns (19.917%)  route 4.258ns (80.083%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 36.814 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.880    25.692    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y42          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.767    36.814    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y42          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.290    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X1Y42          FDCE (Setup_fdce_C_CE)      -0.205    36.864    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                         -25.692    
  -------------------------------------------------------------------
                         slack                                 11.172    

Slack (MET) :             11.173ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.317ns  (logic 1.059ns (19.918%)  route 4.258ns (80.082%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.879    25.692    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X3Y44          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X3Y44          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X3Y44          FDCE (Setup_fdce_C_CE)      -0.205    36.865    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.865    
                         arrival time                         -25.692    
  -------------------------------------------------------------------
                         slack                                 11.173    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.176ns  (logic 1.059ns (20.460%)  route 4.117ns (79.540%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.739    25.551    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y43          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y43          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.169    36.901    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.901    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.176ns  (logic 1.059ns (20.460%)  route 4.117ns (79.540%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.739    25.551    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X2Y43          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y43          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.169    36.901    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.901    
                         arrival time                         -25.551    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.369ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.156ns  (logic 1.059ns (20.541%)  route 4.097ns (79.459%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 36.814 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.718    25.531    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X6Y45          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.767    36.814    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X6Y45          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    37.104    
                         clock uncertainty           -0.035    37.069    
    SLICE_X6Y45          FDCE (Setup_fdce_C_CE)      -0.169    36.900    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.900    
                         arrival time                         -25.531    
  -------------------------------------------------------------------
                         slack                                 11.369    

Slack (MET) :             11.472ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.850ns  (logic 1.085ns (22.373%)  route 3.765ns (77.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.965    24.533    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.150    24.683 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.541    25.225    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X2Y46          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y46          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.373    36.697    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.472    

Slack (MET) :             11.472ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.850ns  (logic 1.085ns (22.373%)  route 3.765ns (77.627%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.965    24.533    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y53          LUT5 (Prop_lut5_I0_O)        0.150    24.683 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.541    25.225    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X2Y46          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X2Y46          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X2Y46          FDCE (Setup_fdce_C_CE)      -0.373    36.697    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.697    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 11.472    

Slack (MET) :             11.487ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.003ns  (logic 1.059ns (21.168%)  route 3.944ns (78.832%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 36.815 - 33.333 ) 
    Source Clock Delay      (SCD):    3.709ns = ( 20.375 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.900    18.567    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.663 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.712    20.375    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.459    20.834 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.002    21.836    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y65          LUT3 (Prop_lut3_I1_O)        0.150    21.986 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.256    23.243    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X2Y59          LUT4 (Prop_lut4_I1_O)        0.326    23.569 f  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.120    24.689    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X2Y52          LUT5 (Prop_lut5_I0_O)        0.124    24.813 r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.565    25.378    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X1Y45          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.623    34.956    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.047 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          1.768    36.815    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X1Y45          FDCE                                         r  bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.290    37.105    
                         clock uncertainty           -0.035    37.070    
    SLICE_X1Y45          FDCE (Setup_fdce_C_CE)      -0.205    36.865    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.865    
                         arrival time                         -25.378    
  -------------------------------------------------------------------
                         slack                                 11.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.320    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y69          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.461 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.168     1.629    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X5Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.674 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.674    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X5Y69          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.711    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y69          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.320    
    SLICE_X5Y69          FDCE (Hold_fdce_C_D)         0.091     1.411    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701     0.701    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.727 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.321    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.128     1.449 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.161     1.610    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X5Y68          LUT3 (Prop_lut3_I2_O)        0.102     1.712 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.712    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X5Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820     0.820    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.849 r  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.863     1.712    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.321    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.107     1.428    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.994%)  route 0.299ns (61.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 18.381 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.178    18.313    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X3Y67          LUT1 (Prop_lut1_I0_O)        0.045    18.358 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.121    18.478    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.381    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X3Y68          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.393    17.988    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.077    18.065    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.065    
                         arrival time                          18.478    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.872%)  route 0.341ns (64.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 18.381 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.521    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.381    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.004    
    SLICE_X4Y65          FDCE (Hold_fdce_C_CE)       -0.032    17.972    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.972    
                         arrival time                          18.521    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.872%)  route 0.341ns (64.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 18.381 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.521    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.381    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.004    
    SLICE_X4Y65          FDCE (Hold_fdce_C_CE)       -0.032    17.972    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.972    
                         arrival time                          18.521    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.872%)  route 0.341ns (64.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 18.381 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.521    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.381    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.004    
    SLICE_X4Y65          FDCE (Hold_fdce_C_CE)       -0.032    17.972    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.972    
                         arrival time                          18.521    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.532ns  (logic 0.191ns (35.872%)  route 0.341ns (64.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 18.381 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.176    18.521    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.866    18.381    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y65          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.004    
    SLICE_X4Y65          FDCE (Hold_fdce_C_CE)       -0.032    17.972    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.972    
                         arrival time                          18.521    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.753%)  route 0.343ns (64.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 18.380 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    18.523    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.380    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.003    
    SLICE_X4Y66          FDCE (Hold_fdce_C_CE)       -0.032    17.971    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.971    
                         arrival time                          18.523    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.753%)  route 0.343ns (64.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 18.380 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    18.523    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.380    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.003    
    SLICE_X4Y66          FDCE (Hold_fdce_C_CE)       -0.032    17.971    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.971    
                         arrival time                          18.523    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.191ns (35.753%)  route 0.343ns (64.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns = ( 18.380 - 16.667 ) 
    Source Clock Delay      (SCD):    1.322ns = ( 17.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.701    17.368    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.394 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.595    17.988    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y67          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDCE (Prop_fdce_C_Q)         0.146    18.134 f  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.166    18.300    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X7Y67          LUT5 (Prop_lut5_I2_O)        0.045    18.345 r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    18.523    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.820    17.487    bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.516 f  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=39, routed)          0.865    18.380    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y66          FDCE                                         r  bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.377    18.003    
    SLICE_X4Y66          FDCE (Hold_fdce_C_CE)       -0.032    17.971    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.971    
                         arrival time                          18.523    
  -------------------------------------------------------------------
                         slack                                  0.551    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  bd_soc_proj_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y46    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y46    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y41    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y41    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y43    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y43    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y45    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y45    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X3Y44    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y46    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y46    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y41    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y41    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y43    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y43    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y45    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y44    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y45    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y42    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y45    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y42    bd_soc_proj_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y68    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y66    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y67    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y67    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y67    bd_soc_proj_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_bd_soc_proj_clk_wiz_1_0
  To Clock:  clk_out1_bd_soc_proj_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        7.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.580ns (22.229%)  route 2.029ns (77.771%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 7.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.627    -2.394    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X57Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[8]/Q
                         net (fo=1, routed)           2.029     0.091    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[8]_0
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.124     0.215 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.215    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[8]_i_1_n_0
    SLICE_X42Y56         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.515     7.084    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X42Y56         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[8]/C
                         clock pessimism              0.325     7.408    
                         clock uncertainty           -0.204     7.205    
    SLICE_X42Y56         FDRE (Setup_fdre_C_D)        0.077     7.282    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.580ns (22.809%)  route 1.963ns (77.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 7.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.630    -2.391    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[31]/Q
                         net (fo=1, routed)           1.963     0.027    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[31]_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.124     0.151 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[31]_i_2/O
                         net (fo=1, routed)           0.000     0.151    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[31]_i_2_n_0
    SLICE_X44Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.515     7.084    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[31]/C
                         clock pessimism              0.325     7.408    
                         clock uncertainty           -0.204     7.205    
    SLICE_X44Y53         FDRE (Setup_fdre_C_D)        0.031     7.236    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  7.084    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.580ns (24.516%)  route 1.786ns (75.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 7.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.800    -2.221    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X57Y49         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.765 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[3]/Q
                         net (fo=1, routed)           1.786     0.020    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[3]_0
    SLICE_X45Y54         LUT4 (Prop_lut4_I2_O)        0.124     0.144 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.144    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[3]_i_1_n_0
    SLICE_X45Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.515     7.084    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X45Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[3]/C
                         clock pessimism              0.325     7.408    
                         clock uncertainty           -0.204     7.205    
    SLICE_X45Y54         FDRE (Setup_fdre_C_D)        0.031     7.236    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.642ns (26.116%)  route 1.816ns (73.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 7.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.630    -2.391    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X58Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.518    -1.873 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[17]/Q
                         net (fo=1, routed)           1.816    -0.057    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[17]_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.124     0.067 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[17]_i_1/O
                         net (fo=1, routed)           0.000     0.067    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[17]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.518     7.087    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[17]/C
                         clock pessimism              0.325     7.411    
                         clock uncertainty           -0.204     7.208    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.029     7.237    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[17]
  -------------------------------------------------------------------
                         required time                          7.237    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.642ns (25.849%)  route 1.842ns (74.151%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 7.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.627    -2.394    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.518    -1.876 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[7]/Q
                         net (fo=1, routed)           1.842    -0.035    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[7]_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.124     0.089 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.089    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[7]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.513     7.082    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[7]/C
                         clock pessimism              0.325     7.406    
                         clock uncertainty           -0.204     7.203    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)        0.079     7.282    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.282    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.642ns (26.475%)  route 1.783ns (73.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 7.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.631    -2.390    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518    -1.872 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/Q
                         net (fo=1, routed)           1.783    -0.090    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[19]_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.124     0.034 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[19]_i_1/O
                         net (fo=1, routed)           0.000     0.034    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[19]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.518     7.087    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[19]/C
                         clock pessimism              0.325     7.411    
                         clock uncertainty           -0.204     7.208    
    SLICE_X41Y53         FDRE (Setup_fdre_C_D)        0.031     7.239    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[19]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.250ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.642ns (29.117%)  route 1.563ns (70.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 7.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.221ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.800    -2.221    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y49         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.703 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[10]/Q
                         net (fo=1, routed)           1.563    -0.141    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[10]_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I2_O)        0.124    -0.017 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[10]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.515     7.084    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[10]/C
                         clock pessimism              0.325     7.408    
                         clock uncertainty           -0.204     7.205    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.029     7.234    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                          7.234    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  7.250    

Slack (MET) :             7.267ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.642ns (27.170%)  route 1.721ns (72.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.913ns = ( 7.087 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.390ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.631    -2.390    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.518    -1.872 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[23]/Q
                         net (fo=1, routed)           1.721    -0.152    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[23]_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I2_O)        0.124    -0.028 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[23]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.518     7.087    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X40Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[23]/C
                         clock pessimism              0.325     7.411    
                         clock uncertainty           -0.204     7.208    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.032     7.240    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[23]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  7.267    

Slack (MET) :             7.284ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.580ns (24.711%)  route 1.767ns (75.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.916ns = ( 7.084 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.395ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.626    -2.395    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X55Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.456    -1.939 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[12]/Q
                         net (fo=1, routed)           1.767    -0.172    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[12]_0
    SLICE_X44Y54         LUT4 (Prop_lut4_I2_O)        0.124    -0.048 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[12]_i_1_n_0
    SLICE_X44Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.515     7.084    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[12]/C
                         clock pessimism              0.325     7.408    
                         clock uncertainty           -0.204     7.205    
    SLICE_X44Y54         FDRE (Setup_fdre_C_D)        0.031     7.236    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          7.236    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  7.284    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.642ns (27.150%)  route 1.723ns (72.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.918ns = ( 7.082 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -5.837 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -4.118    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.627    -2.394    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.518    -1.876 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[2]/Q
                         net (fo=1, routed)           1.723    -0.154    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[2]_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.124    -0.030 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[2]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    11.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     3.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     5.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.513     7.082    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[2]/C
                         clock pessimism              0.325     7.406    
                         clock uncertainty           -0.204     7.203    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)        0.077     7.280    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  7.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.209ns (28.051%)  route 0.536ns (71.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X58Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[18]/Q
                         net (fo=1, routed)           0.536    -0.148    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[18]_0
    SLICE_X41Y53         LUT4 (Prop_lut4_I2_O)        0.045    -0.103 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[18]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.840    -1.271    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X41Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[18]/C
                         clock pessimism              0.745    -0.526    
                         clock uncertainty            0.204    -0.323    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092    -0.231    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.739%)  route 0.598ns (76.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.567    -0.847    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X59Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[24]/Q
                         net (fo=1, routed)           0.598    -0.108    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[24]_0
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.063 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[24]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.838    -1.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[24]/C
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.120    -0.205    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.209ns (26.363%)  route 0.584ns (73.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.565    -0.849    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/Q
                         net (fo=1, routed)           0.584    -0.101    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[15]_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.056 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[15]_i_1_n_0
    SLICE_X46Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.837    -1.274    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[15]/C
                         clock pessimism              0.745    -0.529    
                         clock uncertainty            0.204    -0.326    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.120    -0.206    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.174%)  route 0.617ns (76.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X57Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[4]/Q
                         net (fo=1, routed)           0.617    -0.090    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[4]_0
    SLICE_X46Y55         LUT4 (Prop_lut4_I2_O)        0.045    -0.045 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[4]_i_1_n_0
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.837    -1.274    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[4]/C
                         clock pessimism              0.745    -0.529    
                         clock uncertainty            0.204    -0.326    
    SLICE_X46Y55         FDRE (Hold_fdre_C_D)         0.121    -0.205    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.890%)  route 0.593ns (76.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.565    -0.849    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X57Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[16]/Q
                         net (fo=1, routed)           0.593    -0.115    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[16]_0
    SLICE_X40Y53         LUT4 (Prop_lut4_I2_O)        0.045    -0.070 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[16]_i_1_n_0
    SLICE_X40Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.840    -1.271    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X40Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[16]/C
                         clock pessimism              0.745    -0.526    
                         clock uncertainty            0.204    -0.323    
    SLICE_X40Y53         FDRE (Hold_fdre_C_D)         0.091    -0.232    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.576%)  route 0.577ns (73.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]/Q
                         net (fo=1, routed)           0.577    -0.106    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[1]_0
    SLICE_X45Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.061 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.061    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[1]_i_1_n_0
    SLICE_X45Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.838    -1.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X45Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[1]/C
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.091    -0.234    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.114%)  route 0.591ns (73.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y51         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.684 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[5]/Q
                         net (fo=1, routed)           0.591    -0.093    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[5]_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.048 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[5]_i_1_n_0
    SLICE_X44Y56         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.838    -1.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y56         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[5]/C
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.091    -0.234    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.209ns (24.889%)  route 0.631ns (75.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.567    -0.847    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y50         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[25]/Q
                         net (fo=1, routed)           0.631    -0.052    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[25]_0
    SLICE_X46Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.007 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[25]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.838    -1.273    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[25]/C
                         clock pessimism              0.745    -0.528    
                         clock uncertainty            0.204    -0.325    
    SLICE_X46Y52         FDRE (Hold_fdre_C_D)         0.121    -0.204    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.648%)  route 0.606ns (74.352%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.567    -0.847    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.683 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/Q
                         net (fo=1, routed)           0.606    -0.077    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[22]_0
    SLICE_X39Y52         LUT4 (Prop_lut4_I2_O)        0.045    -0.032 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.032    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[22]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.841    -1.270    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X39Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[22]/C
                         clock pessimism              0.745    -0.525    
                         clock uncertainty            0.204    -0.322    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.091    -0.231    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[22]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.000%)  route 0.659ns (78.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X48Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/Q
                         net (fo=2, routed)           0.659    -0.047    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[0]_0
    SLICE_X46Y54         LUT4 (Prop_lut4_I2_O)        0.045    -0.002 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data[0]_i_1_n_0
    SLICE_X46Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.837    -1.274    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X46Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[0]/C
                         clock pessimism              0.745    -0.529    
                         clock uncertainty            0.204    -0.326    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.121    -0.205    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/axil_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_bd_soc_proj_clk_wiz_1_0
  To Clock:  clk_out2_bd_soc_proj_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.451ns  (logic 1.109ns (20.343%)  route 4.342ns (79.657%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.671ns = ( 17.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.146    11.611 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_2/O
                         net (fo=4, routed)           1.453    13.065    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/operands
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.761    17.329    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                         clock pessimism              0.325    17.653    
                         clock uncertainty           -0.204    17.450    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.718    16.732    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C
  -------------------------------------------------------------------
                         required time                         16.732    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.255ns  (logic 1.109ns (21.102%)  route 4.146ns (78.898%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 17.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.146    11.611 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_2/O
                         net (fo=4, routed)           1.258    12.869    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/operands
    DSP48_X1Y20          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.596    17.164    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/clk
    DSP48_X1Y20          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CLK
                         clock pessimism              0.325    17.489    
                         clock uncertainty           -0.204    17.285    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.718    16.567    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C
  -------------------------------------------------------------------
                         required time                         16.567    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.379ns  (logic 1.109ns (20.616%)  route 4.270ns (79.384%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 17.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.146    11.611 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_2/O
                         net (fo=4, routed)           1.381    12.993    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/operands
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.760    17.328    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/clk
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CLK
                         clock pessimism              0.325    17.652    
                         clock uncertainty           -0.204    17.449    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.718    16.731    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C
  -------------------------------------------------------------------
                         required time                         16.731    
                         arrival time                         -12.993    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.034ns  (logic 1.109ns (22.030%)  route 3.925ns (77.970%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 17.163 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.146    11.611 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_2/O
                         net (fo=4, routed)           1.036    12.648    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/operands
    DSP48_X1Y21          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.595    17.163    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/clk
    DSP48_X1Y21          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CLK
                         clock pessimism              0.325    17.488    
                         clock uncertainty           -0.204    17.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.718    16.566    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C
  -------------------------------------------------------------------
                         required time                         16.566    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.416ns  (logic 1.087ns (20.071%)  route 4.329ns (79.929%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 17.328 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.589 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_1/O
                         net (fo=4, routed)           1.440    13.029    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C_13
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.760    17.328    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/clk
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CLK
                         clock pessimism              0.325    17.652    
                         clock uncertainty           -0.204    17.449    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    16.952    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C
  -------------------------------------------------------------------
                         required time                         16.952    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        5.309ns  (logic 1.087ns (20.474%)  route 4.222ns (79.526%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.671ns = ( 17.329 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.589 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_1/O
                         net (fo=4, routed)           1.333    12.923    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C_7
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.761    17.329    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/clk
    DSP48_X1Y19          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C/CLK
                         clock pessimism              0.325    17.653    
                         clock uncertainty           -0.204    17.450    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    16.953    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult1/C
  -------------------------------------------------------------------
                         required time                         16.953    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.998ns  (logic 1.087ns (21.750%)  route 3.911ns (78.250%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.836ns = ( 17.164 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.589 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_1/O
                         net (fo=4, routed)           1.022    12.611    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C_13
    DSP48_X1Y20          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.596    17.164    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/clk
    DSP48_X1Y20          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C/CLK
                         clock pessimism              0.325    17.489    
                         clock uncertainty           -0.204    17.285    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    16.788    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/C
  -------------------------------------------------------------------
                         required time                         16.788    
                         arrival time                         -12.611    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.984ns  (logic 1.087ns (21.808%)  route 3.897ns (78.192%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 17.163 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.577    10.382    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.506 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3/O
                         net (fo=2, routed)           0.959    11.465    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_3_n_0
    SLICE_X50Y52         LUT3 (Prop_lut3_I0_O)        0.124    11.589 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/C_i_1/O
                         net (fo=4, routed)           1.009    12.598    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C_9
    DSP48_X1Y21          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.595    17.163    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/clk
    DSP48_X1Y21          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C/CLK
                         clock pessimism              0.325    17.488    
                         clock uncertainty           -0.204    17.284    
    DSP48_X1Y21          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497    16.787    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult3/C
  -------------------------------------------------------------------
                         required time                         16.787    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.189    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.377ns  (logic 0.957ns (21.866%)  route 3.420ns (78.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.873    10.679    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.797 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          1.194    11.990    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]/C
                         clock pessimism              0.325    17.403    
                         clock uncertainty           -0.204    17.200    
    SLICE_X60Y52         FDRE (Setup_fdre_C_R)       -0.726    16.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[19]
  -------------------------------------------------------------------
                         required time                         16.474    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@20.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@10.000ns)
  Data Path Delay:        4.377ns  (logic 0.957ns (21.866%)  route 3.420ns (78.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.921ns = ( 17.079 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 7.614 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                   IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233    11.233    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     4.163 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     5.882    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     5.978 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        1.635     7.614    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X44Y55         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.419     8.033 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[6]/Q
                         net (fo=1, routed)           0.682     8.715    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[6]
    SLICE_X44Y55         LUT4 (Prop_lut4_I3_O)        0.296     9.011 f  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9/O
                         net (fo=1, routed)           0.670     9.681    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_9_n_0
    SLICE_X44Y55         LUT6 (Prop_lut6_I1_O)        0.124     9.805 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4/O
                         net (fo=4, routed)           0.873    10.679    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_4_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I0_O)        0.118    10.797 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          1.194    11.990    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162    21.162    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    13.838 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    15.477    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.568 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         1.510    17.079    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]/C
                         clock pessimism              0.325    17.403    
                         clock uncertainty           -0.204    17.200    
    SLICE_X60Y52         FDRE (Setup_fdre_C_R)       -0.726    16.474    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         16.474    
                         arrival time                         -11.990    
  -------------------------------------------------------------------
                         slack                                  4.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.187ns (30.011%)  route 0.436ns (69.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.046    -0.449 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          0.224    -0.225    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.836    -1.275    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/C
                         clock pessimism              0.745    -0.530    
                         clock uncertainty            0.204    -0.327    
    SLICE_X56Y52         FDRE (Hold_fdre_C_R)        -0.053    -0.380    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.187ns (30.011%)  route 0.436ns (69.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.046    -0.449 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          0.224    -0.225    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.836    -1.275    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[9]/C
                         clock pessimism              0.745    -0.530    
                         clock uncertainty            0.204    -0.327    
    SLICE_X56Y52         FDRE (Hold_fdre_C_R)        -0.053    -0.380    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.187ns (31.310%)  route 0.410ns (68.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.046    -0.449 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          0.199    -0.251    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.834    -1.277    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.204    -0.329    
    SLICE_X55Y53         FDRE (Hold_fdre_C_R)        -0.080    -0.409    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.187ns (31.310%)  route 0.410ns (68.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.046    -0.449 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          0.199    -0.251    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.834    -1.277    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[14]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.204    -0.329    
    SLICE_X55Y53         FDRE (Hold_fdre_C_R)        -0.080    -0.409    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.094%)  route 0.586ns (75.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.586    -0.121    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.076 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]_1
    SLICE_X48Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.837    -1.274    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X48Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]/C
                         clock pessimism              0.745    -0.529    
                         clock uncertainty            0.204    -0.326    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.091    -0.235    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.185%)  route 0.652ns (77.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X51Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/Q
                         net (fo=34, routed)          0.652    -0.054    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/Q[0]
    SLICE_X56Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.009 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]_1
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.836    -1.275    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]/C
                         clock pessimism              0.745    -0.530    
                         clock uncertainty            0.204    -0.327    
    SLICE_X56Y52         FDRE (Hold_fdre_C_D)         0.121    -0.206    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.186ns (22.159%)  route 0.653ns (77.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X51Y52         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[24]/Q
                         net (fo=34, routed)          0.653    -0.054    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/Q[0]
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.009 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult2/data_out[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]_1
    SLICE_X56Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.835    -1.276    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X56Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]/C
                         clock pessimism              0.745    -0.531    
                         clock uncertainty            0.204    -0.328    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.121    -0.207    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.187ns (27.482%)  route 0.493ns (72.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT5 (Prop_lut5_I1_O)        0.046    -0.449 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_1/O
                         net (fo=31, routed)          0.282    -0.167    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_1
    SLICE_X60Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.837    -1.274    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X60Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]/C
                         clock pessimism              0.745    -0.529    
                         clock uncertainty            0.204    -0.326    
    SLICE_X60Y53         FDRE (Hold_fdre_C_R)        -0.053    -0.379    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.141ns (14.352%)  route 0.841ns (85.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.116ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.564    -0.850    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X52Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out_reg[14]/Q
                         net (fo=4, routed)           0.841     0.133    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C_14[14]
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.994    -1.116    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/clk
    DSP48_X1Y18          DSP48E1                                      r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C/CLK
                         clock pessimism              0.745    -0.372    
                         clock uncertainty            0.204    -0.168    
    DSP48_X1Y18          DSP48E1 (Hold_dsp48e1_CLK_B[14])
                                                      0.082    -0.086    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experiment/reconfigurableModules[0].reconfigurableModuleFrame/Mult0/C
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_bd_soc_proj_clk_wiz_1_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_bd_soc_proj_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_bd_soc_proj_clk_wiz_1_0 rise@0.000ns - clk_out1_bd_soc_proj_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.384%)  route 0.519ns (73.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.745ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    bd_soc_proj_i/clk_wiz_1/inst/clk_out1_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  bd_soc_proj_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3183, routed)        0.566    -0.848    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/S_AXI_ACLK
    SLICE_X47Y54         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.495    bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/command[1]
    SLICE_X48Y53         LUT4 (Prop_lut4_I1_O)        0.045    -0.450 r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentAxiIf/data_out[31]_i_2/O
                         net (fo=31, routed)          0.307    -0.143    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[1]_2
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_bd_soc_proj_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    bd_soc_proj_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.683 r  bd_soc_proj_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -2.139    bd_soc_proj_i/clk_wiz_1/inst/clk_out2_bd_soc_proj_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  bd_soc_proj_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=488, routed)         0.834    -1.277    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/clk
    SLICE_X55Y53         FDRE                                         r  bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]/C
                         clock pessimism              0.745    -0.532    
                         clock uncertainty            0.204    -0.329    
    SLICE_X55Y53         FDRE (Hold_fdre_C_CE)       -0.039    -0.368    bd_soc_proj_i/ExperimentSystem_0/inst/experimentWrapper/experimentDataMux/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.225    





