### DSL
 - [HeteroCL](https://github.com/cornell-zhang/heterocl) (Cornell, UCLA)
   - A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing.
 - [Chisel](https://chisel.eecs.berkeley.edu/) (Berkeley)
   - A hardware construction language that supports advanced hardware design using highly parameterized generators and layered domain-specific hardware languages.
 - [BAG: Berkeley Analog Generator](https://github.com/ucb-art/BAG_framework) (Berkeley)
   - A Python-based circuit design platform that aims to automate analog circuit design, but at the same time give the user full visibility and control over every step in the design flow.
 - [ActiveCore](https://github.com/AntonovAlexander/activecore) (ITMO)
   - A framework that demonstrates original hardware designing concept based on "Micro-Language IP" (MLIP) cores.
 - [CBG-BSV Toy Bluespec Compiler](https://www.cl.cam.ac.uk/~djg11//wwwhpr/toy-bluespec-compiler.html) (Cambridge)
   - "For compiler writers like myself, the best way to learn a new language was to write a toy compiler for it."
 - [Hardcaml](https://github.com/janestreet/hardcaml) (Jane Street)
   - An OCaml library for designing hardware.
 - [Kiwi](https://www.cl.cam.ac.uk/~djg11/kiwi/) (Cambridge)
   - Aims to make reconfigurable computing technology like Field Programmable Gate Arrays (FPGAs) more accessible to mainstream programmers.

### IR
 - [FIRRTL](https://github.com/freechipsproject/firrtl) (Berkeley)
   - An intermediate representation (IR) for digital circuits designed as a platform for writing circuit-level transformations.
 - [LiveHD](https://github.com/masc-ucsc/livehd) (UCSC)
   - An infrastructure designed for Live Hardware Development.
   - Including Live Graph ([LGraph](https://github.com/masc-ucsc/livehd/blob/master/core/lgraph.hpp)), Language Neutral AST ([LNAST](https://github.com/masc-ucsc/livehd/blob/master/elab/lnast.hpp)), integrated 3rd-party tools, code generation, and "live" techniques.
 - [CoreIR](https://github.com/rdaly525/coreir)
   - An LLVM-style hardware compiler with first class support for generators
 - [LLHD](http://www.llhd.io/)
   - An intermediate representation for digital circuit descriptions.
   - Together with an accompanying simulator and SystemVerilog/VHDL compiler.
 - [LLHDL](https://github.com/errordeveloper/llhdl) (archived)
   - A logic synthesis and manipulation infrastructure for FPGAs.
 - [netlistDB](https://github.com/HardwareIR/netlistDB)
   - Intermediate format for digital hardware representation with graph database API.
 - [nMigen](https://github.com/m-labs/nmigen)
   - A refreshed Python toolbox for building complex digital hardware.
 - [RTLIL](https://github.com/YosysHQ/yosys/blob/master/kernel/rtlil.h)
   - Verilog AST like IR in Yosys.
 - [spydrnet](https://byuccl.github.io/spydrnet/)
   - A flexible framework for analyzing and transforming FPGA netlists.
