#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Mar 26 10:28:33 2021
# Process ID: 24597
# Current directory: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul
# Command line: vivado
# Log file: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/vivado.log
# Journal file: /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/pcores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- cs.upb.de:reconos:reconos_clock:1.0 - reconos_clock_0
Adding cell -- cs.upb.de:reconos:reconos_memif_arbiter:1.0 - reconos_memif_arbiter_0
Adding cell -- cs.upb.de:reconos:reconos_memif_memory_controller:1.0 - reconos_memif_memory_controller_0
Adding cell -- cs.upb.de:reconos:reconos_memif_mmu_zynq:1.0 - reconos_memif_mmu_zynq_0
Adding cell -- cs.upb.de:reconos:reconos_osif_intc:1.0 - reconos_osif_intc_0
Adding cell -- cs.upb.de:reconos:reconos_osif:1.0 - reconos_osif_0
Adding cell -- cs.upb.de:reconos:reconos_proc_control:1.0 - reconos_proc_control_0
Adding cell -- cs.upb.de:reconos:timer:1.0 - timer_0
Adding cell -- cs.upb.de:reconos:rt_reconf:1.0 - slot_0
Adding cell -- cs.upb.de:reconos:rt_reconf:1.0 - slot_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_hw2sw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_sw2hw_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_hwt2mem_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_mem2hwt_0
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_hw2sw_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_osif_sw2hw_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_hwt2mem_1
Adding cell -- cs.upb.de:reconos:reconos_fifo_async:1.0 - reconos_fifo_memif_mem2hwt_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_sw2hw_1/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_mem2hwt_1/FIFO_S_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_osif_hw2sw_1/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /reconos_fifo_memif_hwt2mem_1/FIFO_M_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /slot_0/HWT_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_clock_0/CLK1_Out(undef) and /slot_1/HWT_Clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /slot_0/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_mem2hwt_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_memif_hwt2mem_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_hw2sw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_0(undef) and /reconos_fifo_osif_sw2hw_0/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /slot_1/HWT_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_memif_mem2hwt_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_memif_hwt2mem_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_osif_hw2sw_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reconos_proc_control_0/PROC_Hwt_Rst_1(undef) and /reconos_fifo_osif_sw2hw_1/FIFO_Rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /reconos_clock_0/CLK_Ref(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <design_1> from BD file </home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name rt_reconf_v1_0_project -directory /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/myReconOS.tmp/rt_reconf_v1_0_project /home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/pcores/rt_reconf_v1_00_a/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/christian/git/ReconROS/demos/reconf_sort_matrixmul/build.hw/pcores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-792] Syncing company URL meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 26 10:31:02 2021...
