Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/FPGA/clock_TM1638/testbench_isim_beh.exe -prj /home/ise/FPGA/clock_TM1638/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/FPGA/clock_TM1638/TM1638_config.v" into library work
Analyzing Verilog file "/home/ise/FPGA/clock_TM1638/Clock.v" into library work
Analyzing Verilog file "/home/ise/FPGA/clock_TM1638/bodem.v" into library work
Analyzing Verilog file "/home/ise/FPGA/clock_TM1638/main.v" into library work
Analyzing Verilog file "/home/ise/FPGA/clock_TM1638/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94952 KB
Fuse CPU Usage: 1070 ms
Compiling module Clock
Compiling module TM1638_config
Compiling module bodem
Compiling module main
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 6 Verilog Units
Built simulation executable /home/ise/FPGA/clock_TM1638/testbench_isim_beh.exe
Fuse Memory Usage: 1177436 KB
Fuse CPU Usage: 1120 ms
GCC CPU Usage: 270 ms
