
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.340678                       # Number of seconds simulated
sim_ticks                                340677743000                       # Number of ticks simulated
final_tick                               953901889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 242823                       # Simulator instruction rate (inst/s)
host_op_rate                                   256577                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41362246                       # Simulator tick rate (ticks/s)
host_mem_usage                                2239936                       # Number of bytes of host memory used
host_seconds                                  8236.44                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2113278526                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     23166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     29661824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52834240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     36966848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36966848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       361980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       463466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              825535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        577607                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             577607                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      68001859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst        16720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     87067103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             155085682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        16720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            16720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       108509724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108509724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       108509724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     68001859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        16720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     87067103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            263595406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      825535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     577607                       # Number of write requests accepted
system.mem_ctrls.readBursts                    825535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   577607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               52621376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  212864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36964416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52834240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36966848                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3326                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             52262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             52411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             55477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             55459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             48020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             48651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             48519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             50556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            51209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            50566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            51585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            36653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            36806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36863                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  340677656000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                825535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               577607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  522677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  167409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   63654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  36789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       787805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.712688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.264024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.122868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       572056     72.61%     72.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149267     18.95%     91.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        31384      3.98%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12790      1.62%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6873      0.87%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4036      0.51%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2597      0.33%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2007      0.25%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6795      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       787805                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33963                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.207638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.855549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           8775     25.84%     25.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         18032     53.09%     78.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          5224     15.38%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1308      3.85%     98.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           351      1.03%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           117      0.34%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           69      0.20%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           31      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           15      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           13      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           11      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33963                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.005830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.945201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.523512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20675     60.88%     60.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              888      2.61%     63.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7791     22.94%     86.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2729      8.04%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1014      2.99%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              453      1.33%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              187      0.55%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              101      0.30%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               35      0.10%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.09%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33963                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29061069012                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44477487762                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4111045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35345.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54095.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       154.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       108.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    155.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   454374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  157593                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                27.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     242796.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2885988000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1533931410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2985355380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1527058800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         19940765520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          18922287150                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            789807840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     58570418400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     20730999840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      29556657885                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           157451621715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            462.171723                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         297105556296                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1165439523                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8457824000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 114675223000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  53986969461                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   33948738688                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 128443548328                       # Time in different power states
system.mem_ctrls_1.actEnergy               2738982540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1455788565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2885216880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1487851380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19414633680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          18868854210                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            769954080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     56612261490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     20110318560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      30970843365                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           155321098410                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            455.917946                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         297279818629                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1137213716                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8234646000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 120759096000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  52370285931                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   34026028912                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 124150472441                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6441071                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           417078182                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6442095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.742631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.690481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.309519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000674                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999326                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          471                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         855644047                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        855644047                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    276798856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       276798856                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    137160073                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      137160073                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        19922                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         19922                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    413958929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        413958929                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    413978851                       # number of overall hits
system.cpu.dcache.overall_hits::total       413978851                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8185171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8185171                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2374752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2374752                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        62714                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        62714                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     10559923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10559923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     10622637                       # number of overall misses
system.cpu.dcache.overall_misses::total      10622637                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  89914390000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  89914390000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  52972768499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52972768499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 142887158499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 142887158499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 142887158499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 142887158499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    284984027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    284984027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    139534825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        82636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        82636                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    424518852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    424518852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    424601488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    424601488                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.028722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028722                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017019                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.758919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.758919                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.024875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.025018                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025018                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 10985.035010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10985.035010                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22306.652863                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22306.652863                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 13531.079583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13531.079583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 13451.194699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13451.194699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       495048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2237052                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           50236                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.794914                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.530854                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      6441071                       # number of writebacks
system.cpu.dcache.writebacks::total           6441071                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3568911                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3568911                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       581426                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       581426                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4150337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4150337                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4150337                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4150337                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4616260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4616260                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1793326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1793326                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        31487                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        31487                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6409586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6409586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6441073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6441073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  50806232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  50806232000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  39934230848                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39934230848                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   2794152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2794152500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  90740462848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  90740462848                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  93534615348                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  93534615348                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.016198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016198                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.012852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012852                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.381032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.381032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.015098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.015170                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015170                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11005.929475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11005.929475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22268.249525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22268.249525                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 88739.876775                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88739.876775                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14156.992799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14156.992799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14521.589081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14521.589081                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               106                       # number of replacements
system.cpu.icache.tags.tagsinuse           463.962309                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1244832877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               570                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2183917.328070                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   425.541502                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    38.420807                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.831136                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.075041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.906176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         420435886                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        420435886                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    210217714                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       210217714                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    210217714                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        210217714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    210217714                       # number of overall hits
system.cpu.icache.overall_hits::total       210217714                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          174                       # number of overall misses
system.cpu.icache.overall_misses::total           174                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     17356000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17356000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     17356000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17356000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     17356000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17356000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    210217888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    210217888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    210217888                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    210217888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    210217888                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    210217888                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 99747.126437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99747.126437                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 99747.126437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99747.126437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 99747.126437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99747.126437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          279                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   118.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          106                       # number of writebacks
system.cpu.icache.writebacks::total               106                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     10504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10504000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     10504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     10504000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10504000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 95490.909091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95490.909091                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 95490.909091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95490.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 95490.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95490.909091                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         13411758                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            13433600                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                12712                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  1                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5617192                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    823503                       # number of replacements
system.l2.tags.tagsinuse                 31891.766425                       # Cycle average of tags in use
system.l2.tags.total_refs                     6176224                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    855395                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.220318                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31662.718041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   229.048385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.966269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.006990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.010254                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.963013                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 109842000                       # Number of tag accesses
system.l2.tags.data_accesses                109842000                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3693917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3693917                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2744866                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2744866                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1485134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1485134                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      4461492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4461492                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            21                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5946626                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5946647                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           21                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5946626                       # number of overall hits
system.l2.overall_hits::total                 5946647                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       308209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              308209                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           89                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               89                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       186236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          186236                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           89                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       494445                       # number of demand (read+write) misses
system.l2.demand_misses::total                 494534                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           89                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       494445                       # number of overall misses
system.l2.overall_misses::total                494534                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        33000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  27256509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27256509000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     10254000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10254000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  17218527000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17218527000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     10254000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  44475036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44485290000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     10254000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  44475036000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44485290000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3693917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3693917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2744866                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2744866                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1793343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1793343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      4647728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4647728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6441071                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6441181                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6441071                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6441181                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.171863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.171863                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.809091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.809091                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.040070                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040070                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.809091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.076764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076777                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.809091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.076764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076777                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88435.149525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88435.149525                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 115213.483146                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115213.483146                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 92455.416783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92455.416783                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 115213.483146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89949.409944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89953.956654                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 115213.483146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89949.409944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89953.956654                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                173                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.600000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      6805                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               577607                       # number of writebacks
system.l2.writebacks::total                    577607                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data        14994                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14994                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data        16029                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16029                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data        31023                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               31023                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data        31023                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              31023                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       718972                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         718972                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       293215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         293215                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           89                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       170207                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       170207                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       463422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            463511                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       718972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       463422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1182483                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  28825784598                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  28825784598                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  24562442500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  24562442500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      9720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9720000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  15043754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15043754000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      9720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  39606196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39615916500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  28825784598                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      9720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  39606196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68441701098                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.163502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.163502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.809091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.809091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.036622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036622                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.809091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.071948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071961                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.809091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.071948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183582                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 40093.055916                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 40093.055916                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 83769.392766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83769.392766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 109213.483146                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109213.483146                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 88385.048794                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88385.048794                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 109213.483146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 85464.644536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85469.204614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 40093.055916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 109213.483146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 85464.644536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57879.649093                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1649040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       825897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             532283                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       577607                       # Transaction distribution
system.membus.trans_dist::CleanEvict           245896                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq            293252                       # Transaction distribution
system.membus.trans_dist::ReadExResp           293252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        532283                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2474575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2474575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     89801088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89801088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            825537                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  825537    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              825537                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2114341896                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2219699717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       163474102                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    151484606                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4791023                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     93544029                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        93173967                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.604398                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          806562                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         1640                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         1542                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses           98                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           25                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 953901889000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                681355486                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      4487941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1213794985                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           163474102                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     93982071                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             672037407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         9642206                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         210217889                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    681346649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.879851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.244243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        151999346     22.31%     22.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        117261031     17.21%     39.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         72689328     10.67%     50.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        339396944     49.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    681346649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.239925                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.781442                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         50511004                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     178927576                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         392771764                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      54316022                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4820277                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     87280081                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           952                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1198276032                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      18012190                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4820277                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         88730723                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        85126563                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         405966618                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      96702464                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1176574164                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       8957940                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      37197128                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2563867                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       19233259                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       26245688                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   1508386959                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    5497196846                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1494481022                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups           48                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1359734360                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        148652558                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         111735957                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    324138380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    153930306                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28871249                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      9356778                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1167069735                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1121917075                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3264617                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    109345442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    263060041                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    681346649                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.646617                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.164836                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    163627417     24.02%     24.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    121087995     17.77%     41.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    202265930     29.69%     71.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    181164013     26.59%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     13201289      1.94%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            5      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    681346649                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       123638942     40.26%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     40.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      159778708     52.03%     92.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      23688887      7.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            3      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           24      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     658830890     58.72%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           34      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            20      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           10      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc           18      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    315031269     28.08%     86.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    148054816     13.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           12      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            6      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1121917075                       # Type of FU issued
system.switch_cpus.iq.rate                   1.646596                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           307106564                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.273734                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3235551858                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1276450273                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1109032256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          119                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes           77                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1429023566                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses              73                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21784123                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     32447724                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        60551                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        35404                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12424912                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       172679                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       132215                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4820277                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        10666327                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       5705530                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1167069752                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     324138380                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    153930306                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          40887                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       5629613                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        35404                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2707005                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2475012                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5182017                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1113393257                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     310710819                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8523815                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    17                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            456842096                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        139153522                       # Number of branches executed
system.switch_cpus.iew.exec_stores          146131277                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.634086                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1110291435                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1109032282                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         681393968                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1077214814                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.627685                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.632552                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    100136007                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      4790197                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    666470081                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.587054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.050141                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276122989     41.43%     41.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    163624618     24.55%     65.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     58003912      8.70%     74.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62565427      9.39%     84.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     36248854      5.44%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     22578362      3.39%     92.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19673814      2.95%     95.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6751409      1.01%     96.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     20900696      3.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    666470081                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1057724264                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              433196039                       # Number of memory references committed
system.switch_cpus.commit.loads             291690649                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          133341156                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts                 15                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         914703447                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       543239                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    624528179     59.04%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           28      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           18      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    291690640     27.58%     86.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    141505384     13.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            6      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1057724264                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      20900696                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1803429656                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2330621004                       # The number of ROB writes
system.switch_cpus.timesIdled                      75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    8837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1057724264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.681355                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.681355                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.467663                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.467663                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1410662915                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       687432253                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads                 6                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes               23                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4244419170                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        738458014                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       450070184                       # number of misc regfile reads
system.tol2bus.snoop_filter.tot_requests     12882361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6441178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         357178                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       357178                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 953901889000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4647838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4271524                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2747260                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          245896                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           789921                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1793343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1793343                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           110                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4647728                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19323228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19323554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        13824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    824457792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              824471616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1613435                       # Total snoops (count)
system.tol2bus.snoopTraffic                  36967552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8054608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.044619                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.206465                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7695223     95.54%     95.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 359385      4.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8054608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12882358028                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16539                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            165998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9661608499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
