// Seed: 2943881731
module module_0 ();
endmodule
module module_1 #(
    parameter id_16 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  input wire id_27;
  inout wire id_26;
  inout logic [7:0] id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout logic [7:0] id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire _id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  inout wor id_2;
  output wire id_1;
  assign id_5[-1==-1'b0] = -1 - -1'b0;
  assign id_2 = id_25[1] == -1;
  assign id_20[id_16] = -1;
endmodule
