--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mojo_top.twx mojo_top.ncd -o mojo_top.twr mojo_top.pcf

Design file:              mojo_top.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 286873 paths analyzed, 2841 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.102ns.
--------------------------------------------------------------------------------

Paths for end point IMU_Controller/ACCL_Z_9 (SLICE_X12Y37.C3), 1360 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd116 (FF)
  Destination:          IMU_Controller/ACCL_Z_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.936ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.681 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd116 to IMU_Controller/ACCL_Z_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.BQ        Tcko                  0.430   IMU_Controller/state_FSM_FFd120
                                                       IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B1      net (fanout=6)        2.631   IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X13Y33.A3      net (fanout=5)        2.408   IMU_Controller/_n13841<8>1
    SLICE_X13Y33.A       Tilo                  0.259   IMU_Controller/ACCL_Z_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.C3      net (fanout=8)        0.839   IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.CLK     Tas                   0.339   IMU_Controller/ACCL_Z_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT161
                                                       IMU_Controller/ACCL_Z_9
    -------------------------------------------------  ---------------------------
    Total                                     10.936ns (2.054ns logic, 8.882ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd172 (FF)
  Destination:          IMU_Controller/ACCL_Z_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.135ns (Levels of Logic = 6)
  Clock Path Skew:      -0.136ns (0.681 - 0.817)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd172 to IMU_Controller/ACCL_Z_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.CQ       Tcko                  0.430   IMU_Controller/state_FSM_FFd174
                                                       IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B3      net (fanout=6)        1.830   IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X13Y33.A3      net (fanout=5)        2.408   IMU_Controller/_n13841<8>1
    SLICE_X13Y33.A       Tilo                  0.259   IMU_Controller/ACCL_Z_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.C3      net (fanout=8)        0.839   IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.CLK     Tas                   0.339   IMU_Controller/ACCL_Z_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT161
                                                       IMU_Controller/ACCL_Z_9
    -------------------------------------------------  ---------------------------
    Total                                     10.135ns (2.054ns logic, 8.081ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd198 (FF)
  Destination:          IMU_Controller/ACCL_Z_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.052ns (Levels of Logic = 6)
  Clock Path Skew:      -0.134ns (0.681 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd198 to IMU_Controller/ACCL_Z_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.DMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd199
                                                       IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B5      net (fanout=7)        1.659   IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X13Y33.A3      net (fanout=5)        2.408   IMU_Controller/_n13841<8>1
    SLICE_X13Y33.A       Tilo                  0.259   IMU_Controller/ACCL_Z_12
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.C3      net (fanout=8)        0.839   IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT151
    SLICE_X12Y37.CLK     Tas                   0.339   IMU_Controller/ACCL_Z_9
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT161
                                                       IMU_Controller/ACCL_Z_9
    -------------------------------------------------  ---------------------------
    Total                                     10.052ns (2.142ns logic, 7.910ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/ACCL_Z_5 (SLICE_X14Y35.C3), 1360 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd116 (FF)
  Destination:          IMU_Controller/ACCL_Z_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.823ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.686 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd116 to IMU_Controller/ACCL_Z_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.BQ        Tcko                  0.430   IMU_Controller/state_FSM_FFd120
                                                       IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B1      net (fanout=6)        2.631   IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.C3      net (fanout=8)        0.668   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT121
                                                       IMU_Controller/ACCL_Z_5
    -------------------------------------------------  ---------------------------
    Total                                     10.823ns (2.059ns logic, 8.764ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd172 (FF)
  Destination:          IMU_Controller/ACCL_Z_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.022ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.686 - 0.817)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd172 to IMU_Controller/ACCL_Z_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.CQ       Tcko                  0.430   IMU_Controller/state_FSM_FFd174
                                                       IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B3      net (fanout=6)        1.830   IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.C3      net (fanout=8)        0.668   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT121
                                                       IMU_Controller/ACCL_Z_5
    -------------------------------------------------  ---------------------------
    Total                                     10.022ns (2.059ns logic, 7.963ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd198 (FF)
  Destination:          IMU_Controller/ACCL_Z_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.939ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (0.686 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd198 to IMU_Controller/ACCL_Z_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.DMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd199
                                                       IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B5      net (fanout=7)        1.659   IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.C3      net (fanout=8)        0.668   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT121
                                                       IMU_Controller/ACCL_Z_5
    -------------------------------------------------  ---------------------------
    Total                                      9.939ns (2.147ns logic, 7.792ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point IMU_Controller/ACCL_Z_6 (SLICE_X14Y35.D3), 1360 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd116 (FF)
  Destination:          IMU_Controller/ACCL_Z_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.777ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.686 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd116 to IMU_Controller/ACCL_Z_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y7.BQ        Tcko                  0.430   IMU_Controller/state_FSM_FFd120
                                                       IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B1      net (fanout=6)        2.631   IMU_Controller/state_FSM_FFd116
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.D3      net (fanout=8)        0.622   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT131
                                                       IMU_Controller/ACCL_Z_6
    -------------------------------------------------  ---------------------------
    Total                                     10.777ns (2.059ns logic, 8.718ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd172 (FF)
  Destination:          IMU_Controller/ACCL_Z_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.131ns (0.686 - 0.817)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd172 to IMU_Controller/ACCL_Z_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y10.CQ       Tcko                  0.430   IMU_Controller/state_FSM_FFd174
                                                       IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B3      net (fanout=6)        1.830   IMU_Controller/state_FSM_FFd172
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.D3      net (fanout=8)        0.622   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT131
                                                       IMU_Controller/ACCL_Z_6
    -------------------------------------------------  ---------------------------
    Total                                      9.976ns (2.059ns logic, 7.917ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IMU_Controller/state_FSM_FFd198 (FF)
  Destination:          IMU_Controller/ACCL_Z_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.893ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (0.686 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IMU_Controller/state_FSM_FFd198 to IMU_Controller/ACCL_Z_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.DMUX      Tshcko                0.518   IMU_Controller/state_FSM_FFd199
                                                       IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B5      net (fanout=7)        1.659   IMU_Controller/state_FSM_FFd198
    SLICE_X12Y12.B       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]1
    SLICE_X12Y12.A3      net (fanout=1)        0.484   IMU_Controller/state_state[7]
    SLICE_X12Y12.A       Tilo                  0.254   IMU_Controller/state_state[7]
                                                       IMU_Controller/state_state[7]2
    SLICE_X7Y9.C1        net (fanout=3)        1.520   IMU_Controller/state_state[7]2
    SLICE_X7Y9.C         Tilo                  0.259   IMU_Controller/out6
                                                       IMU_Controller/state_state[7]5_SW0
    SLICE_X7Y15.D6       net (fanout=1)        1.000   N146
    SLICE_X7Y15.D        Tilo                  0.259   IMU_Controller/_n13841<8>1
                                                       IMU_Controller/_n13841<8>11
    SLICE_X12Y36.A3      net (fanout=5)        2.461   IMU_Controller/_n13841<8>1
    SLICE_X12Y36.A       Tilo                  0.254   IMU_Controller/ACCL_Z_2
                                                       IMU_Controller/_n13856<8>1
    SLICE_X14Y35.D3      net (fanout=8)        0.622   IMU_Controller/_n13856
    SLICE_X14Y35.CLK     Tas                   0.349   IMU_Controller/ACCL_Z_6
                                                       IMU_Controller/Mmux_state[10]_ACCL_Z[15]_select_713_OUT131
                                                       IMU_Controller/ACCL_Z_6
    -------------------------------------------------  ---------------------------
    Total                                      9.893ns (2.147ns logic, 7.746ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Data_serial_tx/data_q_3 (SLICE_X18Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Data_Controller/data_tx_3 (FF)
  Destination:          Data_serial_tx/data_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Data_Controller/data_tx_3 to Data_serial_tx/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.BMUX    Tshcko                0.244   Data_Controller/data_tx<6>
                                                       Data_Controller/data_tx_3
    SLICE_X18Y27.DX      net (fanout=1)        0.086   Data_Controller/data_tx<3>
    SLICE_X18Y27.CLK     Tckdi       (-Th)    -0.048   Data_serial_tx/data_q<3>
                                                       Data_serial_tx/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.292ns logic, 0.086ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_alt_temp_14 (SLICE_X18Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/temp_14 (FF)
  Destination:          Sensor_Reg/int_alt_temp_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/temp_14 to Sensor_Reg/int_alt_temp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.CQ      Tcko                  0.200   Altimeter_Controller/temp_15
                                                       Altimeter_Controller/temp_14
    SLICE_X18Y21.C5      net (fanout=1)        0.061   Altimeter_Controller/temp_14
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.121   Altimeter_Controller/temp_15
                                                       Altimeter_Controller/temp_14_rt
                                                       Sensor_Reg/int_alt_temp_14
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Sensor_Reg/int_alt_temp_6 (SLICE_X18Y22.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Altimeter_Controller/temp_6 (FF)
  Destination:          Sensor_Reg/int_alt_temp_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Altimeter_Controller/temp_6 to Sensor_Reg/int_alt_temp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y22.CQ      Tcko                  0.200   Altimeter_Controller/temp_7
                                                       Altimeter_Controller/temp_6
    SLICE_X18Y22.C5      net (fanout=1)        0.061   Altimeter_Controller/temp_6
    SLICE_X18Y22.CLK     Tah         (-Th)    -0.121   Altimeter_Controller/temp_7
                                                       Altimeter_Controller/temp_6_rt
                                                       Sensor_Reg/int_alt_temp_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: IMU_Controller/state_FSM_FFd230/CLK
  Logical resource: IMU_Controller/state_FSM_FFd226/CK
  Location pin: SLICE_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: IMU_Controller/state_FSM_FFd230/SR
  Logical resource: IMU_Controller/state_FSM_FFd226/SR
  Location pin: SLICE_X0Y5.SR
  Clock network: Alt_I2C_Driver/rst_inv_BUFG_LUT1
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.102|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 286873 paths, 0 nets, and 5707 connections

Design statistics:
   Minimum period:  11.102ns{1}   (Maximum frequency:  90.074MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Feb  7 19:07:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



