Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-6HK8KO8
Date:        Wed Oct 26 06:10:54 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro vExample1_syn.prj
ProductType: synplify_pro




log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:54 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:54 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:54 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:10:56 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:56 2022

multi_srs_gen completed
# Wed Oct 26 06:10:56 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:56 2022

premap completed
# Wed Oct 26 06:10:56 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:56 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:10:56 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed with warnings
# Wed Oct 26 06:10:57 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
New HDL Analyst: enabled
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:11:42 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:11:42 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:11:42 2022
compiler exited with errors
Job failed on: vExample1_syn|vExample1_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synlog\vExample1_compiler.srr"
# Wed Oct 26 06:11:42 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on vExample1_syn|vExample1_Implmnt
Complete: Compile on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:19 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:19 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:19 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:12:20 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:20 2022

multi_srs_gen completed
# Wed Oct 26 06:12:21 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:21 2022

premap completed
# Wed Oct 26 06:12:21 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:21 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:21 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed with warnings
# Wed Oct 26 06:12:22 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:29 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:29 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:29 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:12:30 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:30 2022

multi_srs_gen completed
# Wed Oct 26 06:12:30 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:30 2022

premap completed
# Wed Oct 26 06:12:30 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:30 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:30 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed with warnings
# Wed Oct 26 06:12:31 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:47 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:47 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:47 2022

compiler completed
# Wed Oct 26 06:12:47 2022

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:47 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:47 2022
Up-To-Date: premap. No run necessary
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:48 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:48 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:56 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:56 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:56 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:12:57 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:58 2022

multi_srs_gen completed
# Wed Oct 26 06:12:58 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:58 2022

premap completed
# Wed Oct 26 06:12:58 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:58 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:12:58 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed with warnings
# Wed Oct 26 06:12:59 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
exit status=0
