set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {latch_rs_clk.vho latch_rs_clk_vhd.sdo}}
}
