<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.instruction_parserContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000003.htm">work.instruction_parser</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#44" z="add_data" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#26" z="add_instruction" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#37" z="cnt_up[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#34" z="dest[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#34" z="dest[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" lnk="__HDL_srcfile_2.htm#34" z="dest[2]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#34" z="dest[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/fifo_full" lnk="__HDL_srcfile_2.htm#42"" z="fifo_full" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[0]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[1]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[2]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_instruction_parser/DUT/instruction_out[3]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[4]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[5]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_instruction_parser/DUT/instruction_out[6]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_instruction_parser/DUT/instruction_out[7]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[8]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[9]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_instruction_parser/DUT/instruction_out[10]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[10]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[11]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[12]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[13]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_instruction_parser/DUT/instruction_out[14]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[14]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/instruction_out[15]" lnk="__HDL_srcfile_2.htm#25"" z="instruction_out[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="9" lnk="__HDL_srcfile_2.htm#33" z="opcode" c="Y" p="54.54"/>
  <tr cr="c" st="1"  z="STORE1" h1="1" c="g"/>
  <tr cr="c" st="1"  z="STORE2" h1="1" c="g"/>
  <tr cr="m" st="1"  z="LOAD" h1="0" c="r"/>
  <tr cr="c" st="1"  z="ADD" h1="1" c="g"/>
  <tr cr="c" st="1"  z="SUB" h1="2" c="g"/>
  <tr cr="c" st="1"  z="MUL" h1="1" c="g"/>
  <tr cr="m" st="1"  z="SIN" h1="0" c="r"/>
  <tr cr="m" st="1"  z="NEG" h1="0" c="r"/>
  <tr cr="m" st="1"  z="ABS" h1="0" c="r"/>
  <tr cr="m" st="1"  z="MOVE" h1="0" c="r"/>
  <tr cr="c" st="1"  z="NOP" h1="2" c="g"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/out_reg[0]" lnk="__HDL_srcfile_2.htm#27"" z="out_reg[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_instruction_parser/DUT/out_reg[1]" lnk="__HDL_srcfile_2.htm#27"" z="out_reg[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/out_reg[2]" lnk="__HDL_srcfile_2.htm#27"" z="out_reg[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/out_reg[3]" lnk="__HDL_srcfile_2.htm#27"" z="out_reg[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#39" z="prev_fifo" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[0]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[1]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[2]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[3]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[4]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[5]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[6]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[7]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[8]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[8]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[9]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[9]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[10]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[10]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[11]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[11]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[12]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[12]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[13]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[13]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[14]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[14]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[15]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[15]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[16]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[16]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[17]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[17]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[18]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[18]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[19]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[19]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[20]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[20]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[21]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[21]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[22]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[22]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[23]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[23]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[24]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[24]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[25]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[25]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[26]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[26]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[27]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[27]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[28]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[28]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[29]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[29]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[30]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[30]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/read_data_buff[31]" lnk="__HDL_srcfile_2.htm#21"" z="read_data_buff[31]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#28" z="read_error" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_2.htm#29" z="write_error" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_instruction_parser/DUT/write_state" lnk="__HDL_srcfile_2.htm#40"" z="write_state" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
