
---------- Begin Simulation Statistics ----------
final_tick                               114450956000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 395656                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662144                       # Number of bytes of host memory used
host_op_rate                                   432973                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   252.75                       # Real time elapsed on the host
host_tick_rate                              452831442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114451                       # Number of seconds simulated
sim_ticks                                114450956000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431834                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.144510                       # CPI: cycles per instruction
system.cpu.discardedOps                        729613                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3724440                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.873737                       # IPC: instructions per cycle
system.cpu.numCycles                        114450956                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954902     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534649     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431834                       # Class of committed instruction
system.cpu.tickCycles                       110726516                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1523                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           27                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122397                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1890                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20634621                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16527169                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153919                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8837471                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8746842                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.974492                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050568                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433995                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300036                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133959                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1205                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35653781                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35653781                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35657107                       # number of overall hits
system.cpu.dcache.overall_hits::total        35657107                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        83438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83485                       # number of overall misses
system.cpu.dcache.overall_misses::total         83485                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7013599000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7013599000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7013599000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7013599000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737219                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740592                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002336                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002336                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 84057.611640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84057.611640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 84010.289274                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84010.289274                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52465                       # number of writebacks
system.cpu.dcache.writebacks::total             52465                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        61200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61200                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        61241                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61241                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5508418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5508418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5511242000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5511242000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001713                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001713                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90006.830065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90006.830065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89992.684639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89992.684639                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59195                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21458365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21458365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1333292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1333292000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482624                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001129                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54960.715611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54960.715611                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4062                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1152271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1152271000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57051.591821                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57051.591821                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14195416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14195416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5680307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5680307000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95985.180554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95985.180554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18176                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        41003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4356147000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4356147000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002876                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106239.714167                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106239.714167                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3326                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           47                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013934                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013934                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2824000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2824000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012155                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012155                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68878.048780                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68878.048780                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       134000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 44666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 44666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 42666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.323557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35896509                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             61243                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            586.132440                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.323557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1703                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35979997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35979997                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49921620                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039434                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28666344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28666344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28666344                       # number of overall hits
system.cpu.icache.overall_hits::total        28666344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1200                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1200                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1200                       # number of overall misses
system.cpu.icache.overall_misses::total          1200                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70913000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70913000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70913000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70913000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28667544                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28667544                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28667544                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28667544                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59094.166667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59094.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59094.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59094.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          758                       # number of writebacks
system.cpu.icache.writebacks::total               758                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1200                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1200                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1200                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68513000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68513000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68513000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57094.166667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57094.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57094.166667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57094.166667                       # average overall mshr miss latency
system.cpu.icache.replacements                    758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28666344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28666344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1200                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70913000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28667544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28667544                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59094.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59094.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1200                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68513000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57094.166667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57094.166667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.579094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28667544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1200                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23889.620000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.579094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28668744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28668744                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 114450956000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431834                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  681                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15080                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15761                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 681                       # number of overall hits
system.l2.overall_hits::.cpu.data               15080                       # number of overall hits
system.l2.overall_hits::total                   15761                       # number of overall hits
system.l2.demand_misses::.cpu.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46164                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46683                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               519                       # number of overall misses
system.l2.overall_misses::.cpu.data             46164                       # number of overall misses
system.l2.overall_misses::total                 46683                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4991761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5042356000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4991761000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5042356000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1200                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            61244                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1200                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           61244                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.432500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.753772                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.747598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.432500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.753772                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.747598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97485.549133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108131.032839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108012.681276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97485.549133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108131.032839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108012.681276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37657                       # number of writebacks
system.l2.writebacks::total                     37657                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4068173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4108328000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4068173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4108328000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.431667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.753690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.747502                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.431667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.753690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.747502                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77519.305019                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88133.906714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88016.110718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77519.305019                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88133.906714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88016.110718                       # average overall mshr miss latency
system.l2.replacements                          39723                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          755                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              755                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          755                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          755                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          191                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           191                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2191                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4179985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4179985000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         41003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             41003                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.946565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.946565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107698.263424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107698.263424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3403745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3403745000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.946565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.946565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87698.263424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87698.263424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              519                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1200                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.432500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.432500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97485.549133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97485.549133                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40155000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.431667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.431667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77519.305019                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77519.305019                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7352                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    811776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    811776000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.363223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.363223                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110415.669206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110415.669206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7347                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    664428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    664428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.362976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.362976                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90435.279706                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90435.279706                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8008.287995                       # Cycle average of tags in use
system.l2.tags.total_refs                      120677                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47915                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.518564                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     155.239670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.399604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7826.648722                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.955401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977574                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5348                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    289663                       # Number of tag accesses
system.l2.tags.data_accesses                   289663                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003569606500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              159750                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46677                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37656                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46677                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37656                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.56                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46677                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37656                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.143332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.163019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    175.513311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2106     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.864262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.849333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.713850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              232     11.01%     11.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.09%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1694     80.40%     91.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      8.45%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2987328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2409984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  114450859000                       # Total gap between requests
system.mem_ctrls.avgGap                    1357130.17                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2952960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2408960                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 289661.189024930471                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25801095.099633768201                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21047967.480498805642                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          518                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        46159                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37656                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13569750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1696268250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2584695333750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26196.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36748.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  68639667.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2954176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2987328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33152                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2409984                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2409984                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          518                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        46159                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46677                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37656                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       289661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25811720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26101381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       289661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       289661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21056915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21056915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21056915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       289661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25811720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        47158295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46658                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37640                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2963                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2842                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2451                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2354                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               835000500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             233290000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1709838000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17896.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36646.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               21127                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              27280                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            45.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           72.48                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        35890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.320646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.879903                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   183.281738                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21028     58.59%     58.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9492     26.45%     85.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1915      5.34%     90.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1323      3.69%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          683      1.90%     95.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          336      0.94%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          267      0.74%     97.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          256      0.71%     98.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          590      1.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        35890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2986112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2408960                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.090756                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               21.047967                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       130090800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        69141105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      166754700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      98125560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9034593360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  24884354340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22993921440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57376981305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   501.323740                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59535700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3821740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  51093516000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       126170940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        67061445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      166383420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98355240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9034593360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25074092520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22834141920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57400798845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.531843                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  59118272250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3821740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  51510943750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37656                       # Transaction distribution
system.membus.trans_dist::CleanEvict              367                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7865                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       131377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 131377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5397312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5397312                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46677                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46677    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46677                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           235324000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          251467750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21441                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        90122                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            41003                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           41002                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1200                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20241                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3158                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       181682                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184840                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       125312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7277312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7402624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39723                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2410048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033710                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181940                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98750     96.66%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3390      3.32%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     27      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102167                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 114450956000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          228843000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3600999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         183733995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
