Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  7 10:43:22 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (283)
5. checking no_input_delay (28)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: U_FndController_Periph/U_FND/U_1khz/o_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_Timer/U_Timer/U_psc/o_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U_Timer2/U_Timer/U_psc/o_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_blink_Periph/U_blink_led_IP/U_divider/o_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_buzzer_Periph/U_blink_led_IP/U_divider/o_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (283)
--------------------------------------------------
 There are 283 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.985     -369.029                    164                 3908        0.033        0.000                      0                 3908        3.750        0.000                       0                  1943  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -13.985     -369.029                    164                 3908        0.033        0.000                      0                 3908        3.750        0.000                       0                  1943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          164  Failing Endpoints,  Worst Slack      -13.985ns,  Total Violation     -369.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.985ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.940ns  (logic 10.048ns (41.972%)  route 13.892ns (58.028%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.822    28.650    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.373    29.023 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[6]_i_1/O
                         net (fo=1, routed)           0.000    29.023    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[6]
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.441    14.782    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.031    15.038    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                -13.985    

Slack (VIOLATED) :        -13.908ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.862ns  (logic 10.048ns (42.108%)  route 13.814ns (57.892%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.744    28.573    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.946 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    28.946    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[0]
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.441    14.782    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.031    15.038    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -28.946    
  -------------------------------------------------------------------
                         slack                                -13.908    

Slack (VIOLATED) :        -13.906ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.861ns  (logic 10.048ns (42.110%)  route 13.813ns (57.890%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.743    28.572    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.945 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    28.945    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[2]
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.441    14.782    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X51Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y20         FDCE (Setup_fdce_C_D)        0.032    15.039    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -28.945    
  -------------------------------------------------------------------
                         slack                                -13.906    

Slack (VIOLATED) :        -13.894ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.847ns  (logic 10.048ns (42.135%)  route 13.799ns (57.865%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.729    28.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.373    28.930 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    28.930    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[7]
    SLICE_X49Y21         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.439    14.780    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X49Y21         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X49Y21         FDCE (Setup_fdce_C_D)        0.031    15.036    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -28.930    
  -------------------------------------------------------------------
                         slack                                -13.894    

Slack (VIOLATED) :        -13.892ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.893ns  (logic 10.048ns (42.055%)  route 13.845ns (57.945%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.775    28.603    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.976 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    28.976    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[1]
    SLICE_X46Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.437    14.778    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X46Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y20         FDCE (Setup_fdce_C_D)        0.081    15.084    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -28.976    
  -------------------------------------------------------------------
                         slack                                -13.892    

Slack (VIOLATED) :        -13.892ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.846ns  (logic 10.048ns (42.138%)  route 13.798ns (57.862%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.728    28.556    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.929 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[5]_i_1/O
                         net (fo=1, routed)           0.000    28.929    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[5]
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.440    14.781    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y20         FDCE (Setup_fdce_C_D)        0.031    15.037    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -28.929    
  -------------------------------------------------------------------
                         slack                                -13.892    

Slack (VIOLATED) :        -13.866ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.816ns  (logic 10.048ns (42.190%)  route 13.768ns (57.810%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.698    28.527    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X45Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.900 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    28.900    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[8]
    SLICE_X45Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.437    14.778    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X45Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X45Y20         FDCE (Setup_fdce_C_D)        0.031    15.034    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -28.900    
  -------------------------------------------------------------------
                         slack                                -13.866    

Slack (VIOLATED) :        -13.853ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.805ns  (logic 10.048ns (42.210%)  route 13.757ns (57.790%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.687    28.515    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.888 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    28.888    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[3]
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.440    14.781    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y20         FDCE (Setup_fdce_C_D)        0.029    15.035    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -28.888    
  -------------------------------------------------------------------
                         slack                                -13.853    

Slack (VIOLATED) :        -13.765ns  (required time - arrival time)
  Source:                 U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        23.719ns  (logic 10.048ns (42.363%)  route 13.671ns (57.637%))
  Logic Levels:           30  (CARRY4=16 LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.562     5.083    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X40Y12         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDCE (Prop_fdce_C_Q)         0.456     5.539 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0][5]/Q
                         net (fo=13, routed)          0.921     6.460    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/buffer_reg[0]_4[5]
    SLICE_X40Y11         LUT4 (Prop_lut4_I2_O)        0.124     6.584 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.584    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_i_6_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.982 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.253 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0/CO[0]
                         net (fo=63, routed)          0.713     7.967    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1_carry__0_n_3
    SLICE_X41Y10         LUT6 (Prop_lut6_I4_O)        0.373     8.340 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_comp/O
                         net (fo=1, routed)           0.736     9.076    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_i_3_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.596 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.596    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.850 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0/CO[0]
                         net (fo=71, routed)          0.895    10.745    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__5_carry__0_n_3
    SLICE_X43Y9          LUT6 (Prop_lut6_I4_O)        0.367    11.112 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_comp_1/O
                         net (fo=1, routed)           0.522    11.635    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_i_3_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.142 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry/CO[3]
                         net (fo=1, routed)           0.000    12.142    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.413 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0/CO[0]
                         net (fo=42, routed)          0.786    13.199    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__23_carry__0_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I5_O)        0.373    13.572 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11/O
                         net (fo=2, routed)           0.602    14.174    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_11_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124    14.298 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1/O
                         net (fo=1, routed)           0.330    14.628    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_i_1_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    15.024 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry/CO[3]
                         net (fo=1, routed)           0.000    15.024    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.278 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0/CO[0]
                         net (fo=49, routed)          0.607    15.885    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__29_carry__0_n_3
    SLICE_X47Y10         LUT6 (Prop_lut6_I5_O)        0.367    16.252 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17/O
                         net (fo=2, routed)           0.650    16.901    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_17_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I5_O)        0.124    17.025 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3/O
                         net (fo=1, routed)           0.474    17.499    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_i_3_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry/CO[3]
                         net (fo=1, routed)           0.000    18.006    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.277 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0/CO[0]
                         net (fo=35, routed)          0.563    18.840    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__35_carry__0_n_3
    SLICE_X43Y14         LUT5 (Prop_lut5_I4_O)        0.373    19.213 f  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_18/O
                         net (fo=10, routed)          0.858    20.072    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/p_3_in__0[0]
    SLICE_X46Y14         LUT6 (Prop_lut6_I3_O)        0.124    20.196 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4/O
                         net (fo=1, routed)           0.332    20.528    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_i_4_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.054 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry/CO[3]
                         net (fo=1, routed)           0.000    21.054    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    21.325 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0/CO[0]
                         net (fo=40, routed)          0.756    22.081    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted1__53_carry__0_n_3
    SLICE_X45Y17         LUT6 (Prop_lut6_I2_O)        0.373    22.454 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11/O
                         net (fo=4, routed)           0.820    23.274    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_11_n_0
    SLICE_X46Y17         LUT6 (Prop_lut6_I3_O)        0.124    23.398 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2/O
                         net (fo=1, routed)           0.473    23.872    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    24.276 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry/CO[3]
                         net (fo=1, routed)           0.000    24.276    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    24.530 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0/CO[0]
                         net (fo=11, routed)          0.883    25.413    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__11_carry__0_n_3
    SLICE_X48Y21         LUT6 (Prop_lut6_I4_O)        0.367    25.780 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4/O
                         net (fo=5, routed)           0.824    26.604    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[3]_i_4_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I5_O)        0.124    26.728 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3/O
                         net (fo=1, routed)           0.323    27.050    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_i_3_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.557 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry/CO[3]
                         net (fo=1, routed)           0.000    27.557    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.828 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0/CO[0]
                         net (fo=9, routed)           0.601    28.429    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/__23_carry__0_n_3
    SLICE_X49Y20         LUT6 (Prop_lut6_I4_O)        0.373    28.802 r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out[4]_i_1/O
                         net (fo=1, routed)           0.000    28.802    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/sorted[4]
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.440    14.781    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/clk_IBUF_BUFG
    SLICE_X49Y20         FDCE                                         r  U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[4]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y20         FDCE (Setup_fdce_C_D)        0.031    15.037    U_Ultrasonic_Periph/U_Ultrasonic/udr_filter/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -28.802    
  -------------------------------------------------------------------
                         slack                                -13.765    

Slack (VIOLATED) :        -3.136ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.764ns  (logic 2.985ns (23.386%)  route 9.779ns (76.614%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.565     5.086    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  U_Core/U_DataPath/U_PC/q_reg[6]/Q
                         net (fo=59, routed)          4.815    10.419    U_ROM/Q[4]
    SLICE_X41Y35         MUXF7 (Prop_muxf7_S_O)       0.296    10.715 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.000    10.715    U_ROM/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X41Y35         MUXF8 (Prop_muxf8_I0_O)      0.104    10.819 r  U_ROM/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=38, routed)          1.668    12.487    U_Core/U_DataPath/U_PC/instrCode[15]
    SLICE_X45Y47         LUT5 (Prop_lut5_I2_O)        0.316    12.803 r  U_Core/U_DataPath/U_PC/q[31]_i_2__1/O
                         net (fo=33, routed)          0.451    13.254    U_Core/U_ControlUnit/RData11__3
    SLICE_X45Y47         LUT4 (Prop_lut4_I3_O)        0.124    13.378 r  U_Core/U_ControlUnit/y_carry_i_6/O
                         net (fo=32, routed)          0.689    14.067    U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry
    SLICE_X44Y43         LUT5 (Prop_lut5_I3_O)        0.124    14.191 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry_i_4/O
                         net (fo=1, routed)           0.000    14.191    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[3][0]
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.723 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry/CO[3]
                         net (fo=1, routed)           0.000    14.723    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.837 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.837    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.951 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.951    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.264 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/O[3]
                         net (fo=2, routed)           0.815    16.079    U_Core/U_ControlUnit/PC_Imm_AdderResult[15]
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.306    16.385 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11/O
                         net (fo=1, routed)           0.867    17.252    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_11_n_0
    SLICE_X45Y46         LUT6 (Prop_lut6_I2_O)        0.124    17.376 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.475    17.851    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/DIB1
    SLICE_X46Y47         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X46Y47         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X46Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.715    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -17.851    
  -------------------------------------------------------------------
                         slack                                 -3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_PC/q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.606%)  route 0.234ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.563     1.446    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X45Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[24]/Q
                         net (fo=1, routed)           0.234     1.821    U_Core/U_DataPath/U_PC/q_reg[31]_0[24]
    SLICE_X45Y49         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.835     1.962    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X45Y49         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X45Y49         FDCE (Hold_fdce_C_D)         0.070     1.788    U_Core/U_DataPath/U_PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.542%)  route 0.267ns (65.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.565     1.448    U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/slv_reg0_reg[18]/Q
                         net (fo=1, routed)           0.267     1.856    U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/slv_reg0[18]
    SLICE_X51Y45         FDRE                                         r  U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.837     1.964    U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/clk_IBUF_BUFG
    SLICE_X51Y45         FDRE                                         r  U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/PRDATA_reg[18]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.075     1.795    U_Ultrasonic_Periph/U_APB_IntfO_Ultrasonic/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_buzzer_Periph/U_APB_IntfO_blink/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.370%)  route 0.234ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.564     1.447    U_APB_Master/clk_IBUF_BUFG
    SLICE_X48Y53         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  U_APB_Master/temp_wdata_reg_reg[26]/Q
                         net (fo=22, routed)          0.234     1.809    U_buzzer_Periph/U_APB_IntfO_blink/slv_reg1_reg[31]_0[26]
    SLICE_X50Y48         FDCE                                         r  U_buzzer_Periph/U_APB_IntfO_blink/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.838     1.965    U_buzzer_Periph/U_APB_IntfO_blink/clk_IBUF_BUFG
    SLICE_X50Y48         FDCE                                         r  U_buzzer_Periph/U_APB_IntfO_blink/slv_reg0_reg[26]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X50Y48         FDCE (Hold_fdce_C_D)         0.007     1.728    U_buzzer_Periph/U_APB_IntfO_blink/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOB/U_APB_IntfO/slv_reg0_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.138%)  route 0.298ns (67.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.565     1.448    U_APB_Master/clk_IBUF_BUFG
    SLICE_X48Y52         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_APB_Master/temp_wdata_reg_reg[23]/Q
                         net (fo=22, routed)          0.298     1.887    U_GPIOB/U_APB_IntfO/slv_reg0_reg[31]_0[23]
    SLICE_X53Y45         FDCE                                         r  U_GPIOB/U_APB_IntfO/slv_reg0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.837     1.964    U_GPIOB/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X53Y45         FDCE                                         r  U_GPIOB/U_APB_IntfO/slv_reg0_reg[23]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X53Y45         FDCE (Hold_fdce_C_D)         0.072     1.792    U_GPIOB/U_APB_IntfO/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_GPIOA/U_APB_IntfO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOA/U_APB_IntfO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.373%)  route 0.275ns (59.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.567     1.450    U_GPIOA/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X51Y47         FDCE                                         r  U_GPIOA/U_APB_IntfO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  U_GPIOA/U_APB_IntfO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.275     1.866    U_GPIOA/U_APB_IntfO/slv_reg2_reg_n_0_[16]
    SLICE_X51Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.911 r  U_GPIOA/U_APB_IntfO/PRDATA[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.911    U_GPIOA/U_APB_IntfO/p_0_in[16]
    SLICE_X51Y50         FDRE                                         r  U_GPIOA/U_APB_IntfO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.835     1.963    U_GPIOA/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  U_GPIOA/U_APB_IntfO/PRDATA_reg[16]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.091     1.810    U_GPIOA/U_APB_IntfO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.562     1.445    U_UART_Periph/U_FIFO/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/Q
                         net (fo=20, routed)          0.286     1.872    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.832     1.959    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.562     1.445    U_UART_Periph/U_FIFO/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/Q
                         net (fo=20, routed)          0.286     1.872    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.832     1.959    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.562     1.445    U_UART_Periph/U_FIFO/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/Q
                         net (fo=20, routed)          0.286     1.872    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.832     1.959    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.562     1.445    U_UART_Periph/U_FIFO/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/Q
                         net (fo=20, routed)          0.286     1.872    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.832     1.959    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.046%)  route 0.286ns (66.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.562     1.445    U_UART_Periph/U_FIFO/U_fifo_control_unit/clk_IBUF_BUFG
    SLICE_X53Y35         FDCE                                         r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_UART_Periph/U_FIFO/U_fifo_control_unit/wr_ptr_reg[0]/Q
                         net (fo=20, routed)          0.286     1.872    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1942, routed)        0.832     1.959    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X52Y36         RAMD32                                       r  U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.460    
    SLICE_X52Y36         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.770    U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y43   U_GPIOB/U_APB_IntfO/slv_reg2_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y45   U_GPIOB/U_APB_IntfO/slv_reg2_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y38   U_GPIOB/U_APB_IntfO/slv_reg2_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y38   U_GPIOB/U_APB_IntfO/slv_reg2_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y33   U_Humidity_Periph/U_Humidity/temperature_data_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y33   U_Humidity_Periph/U_Humidity/temperature_data_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y34   U_Humidity_Periph/U_Humidity/temperature_data_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y33   U_Humidity_Periph/U_Humidity/temperature_data_reg[13]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y36   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y53   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y53   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y53   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y37   U_UART_Periph/U_FIFO/U_fifo_ram/mem_reg_0_3_6_7/RAMD/CLK



