// Seed: 3232590533
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    output uwire id_5,
    output wire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11
);
  assign id_8 = id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output supply1 id_7
    , id_13,
    input wire id_8,
    input wire id_9,
    output tri0 id_10,
    input supply0 id_11
);
  wire id_14;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_9,
      id_9,
      id_2,
      id_10,
      id_8,
      id_10,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
