{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670883000514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670883000514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 19:10:00 2022 " "Processing started: Mon Dec 12 19:10:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670883000514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883000514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSExpo -c MIPSExpo " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSExpo -c MIPSExpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883000514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670883000704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_mask.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_mask.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_mask-comportamento " "Found design unit 1: buffer_3_state_mask-comportamento" {  } { { "buffer_3_state_mask.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/buffer_3_state_mask.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_mask " "Found entity 1: buffer_3_state_mask" {  } { { "buffer_3_state_mask.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/buffer_3_state_mask.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico-Behavioral " "Found design unit 1: muxGenerico-Behavioral" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005841 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico " "Found entity 1: muxGenerico" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/muxGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaSCAN_ASCII-assincrona " "Found design unit 1: memoriaSCAN_ASCII-assincrona" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005841 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaSCAN_ASCII " "Found entity 1: memoriaSCAN_ASCII" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaSCAN_ASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROMVGA-assincrona " "Found design unit 1: memoriaROMVGA-assincrona" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005842 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROMVGA " "Found entity 1: memoriaROMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_dual_port_ram_dual_clock-rtl " "Found design unit 1: simple_dual_port_ram_dual_clock-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005842 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_dual_clock " "Found entity 1: simple_dual_port_ram_dual_clock" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd 4 1 " "Found 4 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMcaracteres-size8x8 " "Found design unit 1: ROMcaracteres-size8x8" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROMcaracteres-size16x16 " "Found design unit 2: ROMcaracteres-size16x16" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ROMcaracteres-size32x32 " "Found design unit 3: ROMcaracteres-size32x32" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMcaracteres " "Found entity 1: ROMcaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAMVGA-rtl " "Found design unit 1: memoriaRAMVGA-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAMVGA " "Found entity 1: memoriaRAMVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaRAMVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceVGA-behavior " "Found design unit 1: interfaceVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceVGA " "Found entity 1: interfaceVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 geradorCaracteres-behavior " "Found design unit 1: geradorCaracteres-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005844 ""} { "Info" "ISGN_ENTITY_NAME" "1 geradorCaracteres " "Found entity 1: geradorCaracteres" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram-rtl " "Found design unit 1: dual_port_ram-rtl" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005844 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/dual_port_ram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 driverVGA-arc " "Found design unit 1: driverVGA-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005845 ""} { "Info" "ISGN_ENTITY_NAME" "1 driverVGA " "Found entity 1: driverVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladorVGA-behavior " "Found design unit 1: controladorVGA-behavior" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005845 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/controladorVGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file (MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcMemAddr-arc " "Found design unit 1: calcMemAddr-arc" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005846 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcMemAddr " "Found entity 1: calcMemAddr" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WRITE_BACK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WRITE_BACK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITE_BACK-arquitetura " "Found design unit 1: WRITE_BACK-arquitetura" {  } { { "WRITE_BACK.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/WRITE_BACK.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005846 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITE_BACK " "Found entity 1: WRITE_BACK" {  } { { "WRITE_BACK.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/WRITE_BACK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-comportamento " "Found design unit 1: UnidadeDeControle-comportamento" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/UnidadeDeControle.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-arquitetura " "Found design unit 1: ULAMIPS-arquitetura" {  } { { "ULAMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAbit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAbit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit31-arquitetura " "Found design unit 1: ULAbit31-arquitetura" {  } { { "ULAbit31.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit31.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit31 " "Found entity 1: ULAbit31" {  } { { "ULAbit31.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit31.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAbit-arquitetura " "Found design unit 1: ULAbit-arquitetura" {  } { { "ULAbit.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAbit " "Found entity 1: ULAbit" {  } { { "ULAbit.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1Bit-comportamento " "Found design unit 1: somador1Bit-comportamento" {  } { { "somador1Bit.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somador1Bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1Bit " "Found entity 1: somador1Bit" {  } { { "somador1Bit.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somador1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-comportamento " "Found design unit 1: mux4x1-comportamento" {  } { { "mux4x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/mux4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005852 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPSentregaFinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPSentregaFinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSentregaFinal-arquitetura " "Found design unit 1: MIPSentregaFinal-arquitetura" {  } { { "MIPSentregaFinal.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSentregaFinal.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005852 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSentregaFinal " "Found entity 1: MIPSentregaFinal" {  } { { "MIPSentregaFinal.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSentregaFinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM_ACCESS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM_ACCESS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ACCESS-arquitetura " "Found design unit 1: MEM_ACCESS-arquitetura" {  } { { "MEM_ACCESS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005853 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ACCESS " "Found entity 1: MEM_ACCESS" {  } { { "MEM_ACCESS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FETCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FETCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FETCH-arquitetura " "Found design unit 1: FETCH-arquitetura" {  } { { "FETCH.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005853 ""} { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXECUTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EXECUTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTE-arquitetura " "Found design unit 1: EXECUTE-arquitetura" {  } { { "EXECUTE.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "EXECUTE.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/estendeSinalGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderOpcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderOpcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpcode-comportamento " "Found design unit 1: DecoderOpcode-comportamento" {  } { { "DecoderOpcode.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DecoderOpcode.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpcode " "Found entity 1: DecoderOpcode" {  } { { "DecoderOpcode.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DecoderOpcode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunct-comportamento " "Found design unit 1: DecoderFunct-comportamento" {  } { { "DecoderFunct.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DecoderFunct.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunct " "Found entity 1: DecoderFunct" {  } { { "DecoderFunct.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DecoderFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DECODE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE-arquitetura " "Found design unit 1: DECODE-arquitetura" {  } { { "DECODE.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005855 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005855 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ComponenteDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ComponenteDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ComponenteDeControle-arquitetura " "Found design unit 1: ComponenteDeControle-arquitetura" {  } { { "ComponenteDeControle.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005856 ""} { "Info" "ISGN_ENTITY_NAME" "1 ComponenteDeControle " "Found entity 1: ComponenteDeControle" {  } { { "ComponenteDeControle.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005856 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPSExpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPSExpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSExpo-arquitetura " "Found design unit 1: MIPSExpo-arquitetura" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005857 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSExpo " "Found entity 1: MIPSExpo" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883005857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883005857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPSExpo " "Elaborating entity \"MIPSExpo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670883005899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH FETCH:FETCH " "Elaborating entity \"FETCH\" for hierarchy \"FETCH:FETCH\"" {  } { { "MIPSExpo.vhd" "FETCH" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico FETCH:FETCH\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"FETCH:FETCH\|registradorGenerico:PC\"" {  } { { "FETCH.vhd" "PC" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante FETCH:FETCH\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"FETCH:FETCH\|somaConstante:incrementaPC\"" {  } { { "FETCH.vhd" "incrementaPC" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS FETCH:FETCH\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"FETCH:FETCH\|ROMMIPS:ROM\"" {  } { { "FETCH.vhd" "ROM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 FETCH:FETCH\|muxGenerico2x1:MUX_PC_BEQ " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"FETCH:FETCH\|muxGenerico2x1:MUX_PC_BEQ\"" {  } { { "FETCH.vhd" "MUX_PC_BEQ" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/FETCH.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_IF_ID\"" {  } { { "MIPSExpo.vhd" "REG_IF_ID" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE DECODE:DECODE " "Elaborating entity \"DECODE\" for hierarchy \"DECODE:DECODE\"" {  } { { "MIPSExpo.vhd" "DECODE" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg DECODE:DECODE\|bancoReg:REG_BLOCK " "Elaborating entity \"bancoReg\" for hierarchy \"DECODE:DECODE\|bancoReg:REG_BLOCK\"" {  } { { "DECODE.vhd" "REG_BLOCK" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComponenteDeControle DECODE:DECODE\|ComponenteDeControle:DECODER " "Elaborating entity \"ComponenteDeControle\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\"" {  } { { "DECODE.vhd" "DECODER" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle DECODE:DECODE\|ComponenteDeControle:DECODER\|UnidadeDeControle:UnidadeDeControle " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|UnidadeDeControle:UnidadeDeControle\"" {  } { { "ComponenteDeControle.vhd" "UnidadeDeControle" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpcode DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderOpcode:DecOpcode_ULA " "Elaborating entity \"DecoderOpcode\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderOpcode:DecOpcode_ULA\"" {  } { { "ComponenteDeControle.vhd" "DecOpcode_ULA" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunct DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderFunct:DecFunct_ULA " "Elaborating entity \"DecoderFunct\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|DecoderFunct:DecFunct_ULA\"" {  } { { "ComponenteDeControle.vhd" "DecFunct_ULA" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 DECODE:DECODE\|ComponenteDeControle:DECODER\|muxGenerico2x1:MUX_ULA_OP " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"DECODE:DECODE\|ComponenteDeControle:DECODER\|muxGenerico2x1:MUX_ULA_OP\"" {  } { { "ComponenteDeControle.vhd" "MUX_ULA_OP" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ComponenteDeControle.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico DECODE:DECODE\|estendeSinalGenerico:Estende_imediato " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"DECODE:DECODE\|estendeSinalGenerico:Estende_imediato\"" {  } { { "DECODE.vhd" "Estende_imediato" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 DECODE:DECODE\|muxGenerico2x1:MUX_PAL_STALL " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"DECODE:DECODE\|muxGenerico2x1:MUX_PAL_STALL\"" {  } { { "DECODE.vhd" "MUX_PAL_STALL" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/DECODE.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_ID_EX\"" {  } { { "MIPSExpo.vhd" "REG_ID_EX" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE EXECUTE:EXECUTE " "Elaborating entity \"EXECUTE\" for hierarchy \"EXECUTE:EXECUTE\"" {  } { { "MIPSExpo.vhd" "EXECUTE" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EXECUTE:EXECUTE\|muxGenerico4x1:MUX_FOR_A " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EXECUTE:EXECUTE\|muxGenerico4x1:MUX_FOR_A\"" {  } { { "EXECUTE.vhd" "MUX_FOR_A" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS EXECUTE:EXECUTE\|ULAMIPS:ULA " "Elaborating entity \"ULAMIPS\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\"" {  } { { "EXECUTE.vhd" "ULA" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0 " "Elaborating entity \"ULAbit\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\"" {  } { { "ULAMIPS.vhd" "ULAbit0" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAMIPS.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux2x1:MUXB " "Elaborating entity \"mux2x1\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux2x1:MUXB\"" {  } { { "ULAbit.vhd" "MUXB" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1Bit EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|somador1Bit:SOM " "Elaborating entity \"somador1Bit\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|somador1Bit:SOM\"" {  } { { "ULAbit.vhd" "SOM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux4x1:MUXOUT " "Elaborating entity \"mux4x1\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit:ULAbit0\|mux4x1:MUXOUT\"" {  } { { "ULAbit.vhd" "MUXOUT" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAbit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883005971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAbit31 EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit31:ULAbit31 " "Elaborating entity \"ULAbit31\" for hierarchy \"EXECUTE:EXECUTE\|ULAMIPS:ULA\|ULAbit31:ULAbit31\"" {  } { { "ULAMIPS.vhd" "ULAbit31" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ULAMIPS.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EXECUTE:EXECUTE\|somadorGenerico:puloPCBEQ " "Elaborating entity \"somadorGenerico\" for hierarchy \"EXECUTE:EXECUTE\|somadorGenerico:puloPCBEQ\"" {  } { { "EXECUTE.vhd" "puloPCBEQ" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 EXECUTE:EXECUTE\|muxGenerico4x1:MUX_RD_ADDR " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"EXECUTE:EXECUTE\|muxGenerico4x1:MUX_RD_ADDR\"" {  } { { "EXECUTE.vhd" "MUX_RD_ADDR" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/EXECUTE.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_EX_MEM\"" {  } { { "MIPSExpo.vhd" "REG_EX_MEM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_ACCESS MEM_ACCESS:MEM " "Elaborating entity \"MEM_ACCESS\" for hierarchy \"MEM_ACCESS:MEM\"" {  } { { "MIPSExpo.vhd" "MEM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS MEM_ACCESS:MEM\|RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"MEM_ACCESS:MEM\|RAMMIPS:RAM\"" {  } { { "MEM_ACCESS.vhd" "RAM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo " "Elaborating entity \"divisorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\"" {  } { { "MEM_ACCESS.vhd" "BaseDeTempoUmSegundo" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop MEM_ACCESS:MEM\|flipFlop:FFBASETEMPO " "Elaborating entity \"flipFlop\" for hierarchy \"MEM_ACCESS:MEM\|flipFlop:FFBASETEMPO\"" {  } { { "MEM_ACCESS.vhd" "FFBASETEMPO" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_mask MEM_ACCESS:MEM\|buffer_3_state_mask:B3S_BASETEMPO " "Elaborating entity \"buffer_3_state_mask\" for hierarchy \"MEM_ACCESS:MEM\|buffer_3_state_mask:B3S_BASETEMPO\"" {  } { { "MEM_ACCESS.vhd" "B3S_BASETEMPO" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico MEM_ACCESS:MEM\|registradorGenerico:REG_LIN_VGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|registradorGenerico:REG_LIN_VGA\"" {  } { { "MEM_ACCESS.vhd" "REG_LIN_VGA" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driverVGA MEM_ACCESS:MEM\|driverVGA:driverVGA " "Elaborating entity \"driverVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\"" {  } { { "MEM_ACCESS.vhd" "driverVGA" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MEM_ACCESS.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface " "Elaborating entity \"interfaceVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "interface" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladorVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl " "Elaborating entity \"controladorVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|controladorVGA:ctrl\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "ctrl" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "geradorCaracteres MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen " "Elaborating entity \"geradorCaracteres\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" "charGen" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/interfaceVGA.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_dual_clock MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM " "Elaborating entity \"simple_dual_port_ram_dual_clock\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "caracRAM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006016 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "tmp simple_dual_port_ram_dual_clock.vhd(37) " "VHDL Variable Declaration warning at simple_dual_port_ram_dual_clock.vhd(37): used initial value expression for variable \"tmp\" because variable was never assigned a value" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/simple_dual_port_ram_dual_clock.vhd" 37 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1670883006016 "|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|simple_dual_port_ram_dual_clock:caracRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROMVGA MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM " "Elaborating entity \"memoriaROMVGA\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "colorRAM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ROMcaracteres MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM A:size32x32 " "Elaborating entity \"ROMcaracteres\" using architecture \"A:size32x32\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|ROMcaracteres:\\tipoROM:caracROM\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "\\tipoROM:caracROM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "charRom ROMCaracteres.vhd(46) " "VHDL Signal Declaration warning at ROMCaracteres.vhd(46): used implicit default value for signal \"charRom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/ROMCaracteres.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670883006017 "|MIPSExpo|MEM_ACCESS:MEM|driverVGA:driverVGA|interfaceVGA:interface|geradorCaracteres:charGen|ROMcaracteres:	ipoROM:caracROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel " "Elaborating entity \"muxGenerico\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|muxGenerico:muxPixel\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" "muxPixel" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/geradorCaracteres.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calcMemAddr MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr " "Elaborating entity \"calcMemAddr\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" "CalcMemAddr" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/driverVGA.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A " "Elaborating entity \"somadorGenerico\" for hierarchy \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|calcMemAddr:CalcMemAddr\|somadorGenerico:CalcPosVIDEO_A\"" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" "CalcPosVIDEO_A" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/calcMemAddr.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REG_MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REG_MEM_WB\"" {  } { { "MIPSExpo.vhd" "REG_MEM_WB" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_BACK WRITE_BACK:WB " "Elaborating entity \"WRITE_BACK\" for hierarchy \"WRITE_BACK:WB\"" {  } { { "MIPSExpo.vhd" "WB" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:H0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:H0\"" {  } { { "MIPSExpo.vhd" "H0" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883006023 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred dual-clock RAM node \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670883006397 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0 " "Inferred dual-clock RAM node \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670883006397 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1 " "Inferred dual-clock RAM node \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1670883006398 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM " "RAM logic \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|memoriaROMVGA:colorRAM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" "memROM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/(MaquinaEstado)VGA_Tile_32x32_restored/memoriaROMVGA.vhd" 31 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670883006398 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM " "RAM logic \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670883006398 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FETCH:FETCH\|ROMMIPS:ROM\|memROM " "RAM logic \"FETCH:FETCH\|ROMMIPS:ROM\|memROM\" is uninferred due to asynchronous read logic" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/ROMMIPS.vhd" 215 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1670883006398 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670883006398 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"MEM_ACCESS:MEM\|RAM_OUT\[0\]\" " "Converted tri-state node \"MEM_ACCESS:MEM\|RAM_OUT\[0\]\" into a selector" {  } { { "registradorGenerico.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/registradorGenerico.vhd" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[12\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[11\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[10\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[9\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[8\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[7\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[6\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[5\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[4\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[3\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[2\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[1\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[13\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[14\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[15\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[16\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[17\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[18\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[19\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[20\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[21\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[22\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[23\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[24\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[25\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[26\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[27\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[28\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[29\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[30\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[31\] " "Converted tri-state buffer \"MEM_ACCESS:MEM\|RAMMIPS:RAM\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1670883006458 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670883006458 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"DECODE:DECODE\|bancoReg:REG_BLOCK\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter INIT_FILE set to db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670883007356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670883007356 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670883007356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883007391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MEM_ACCESS:MEM\|driverVGA:driverVGA\|interfaceVGA:interface\|geradorCaracteres:charGen\|simple_dual_port_ram_dual_clock:caracRAM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSExpo.ram0_simple_dual_port_ram_dual_clock_e4fadce2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007392 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670883007392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2iq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2iq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2iq1 " "Found entity 1: altsyncram_2iq1" {  } { { "db/altsyncram_2iq1.tdf" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/db/altsyncram_2iq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883007418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883007418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883007422 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"DECODE:DECODE\|bancoReg:REG_BLOCK\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPSExpo.ram0_bancoReg_a8bc2223.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670883007422 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670883007422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfp1 " "Found entity 1: altsyncram_tfp1" {  } { { "db/altsyncram_tfp1.tdf" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/db/altsyncram_tfp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670883007451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883007451 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670883008684 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670883014237 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670883014477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670883014477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "MIPSExpo.vhd" "" { Text "/home/borg/Documents/insper6Sem/MIPSExpo/MIPSExpo.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670883014674 "|MIPSExpo|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670883014674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4432 " "Implemented 4432 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670883014682 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670883014682 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4278 " "Implemented 4278 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670883014682 ""} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670883014682 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670883014682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670883014698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 19:10:14 2022 " "Processing ended: Mon Dec 12 19:10:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670883014698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670883014698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670883014698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670883014698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670883015266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670883015266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 19:10:15 2022 " "Processing started: Mon Dec 12 19:10:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670883015266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670883015266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPSExpo -c MIPSExpo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPSExpo -c MIPSExpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670883015266 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670883015288 ""}
{ "Info" "0" "" "Project  = MIPSExpo" {  } {  } 0 0 "Project  = MIPSExpo" 0 0 "Fitter" 0 0 1670883015288 ""}
{ "Info" "0" "" "Revision = MIPSExpo" {  } {  } 0 0 "Revision = MIPSExpo" 0 0 "Fitter" 0 0 1670883015288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670883015404 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPSExpo 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"MIPSExpo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670883015418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670883015446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670883015446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670883015652 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670883015666 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670883015753 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1670883015798 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670883019064 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2711 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 2711 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1670883019191 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670883019191 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883019191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670883019212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670883019216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670883019226 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670883019233 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670883019233 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670883019236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPSExpo.sdc " "Synopsys Design Constraints File file not found: 'MIPSExpo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670883019948 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670883019948 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670883019982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670883019983 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670883019983 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670883020150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670883020154 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670883020154 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670883020259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670883020259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670883020259 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/borg/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1670883020259 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1670883020259 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883020260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670883021728 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1670883022170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883028076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670883031570 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670883034674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883034674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670883035839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "/home/borg/Documents/insper6Sem/MIPSExpo/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 12 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670883039521 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670883039521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670883046928 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670883046928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883046930 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.52 " "Total time spent on timing analysis during the Fitter is 3.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670883050623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670883050658 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670883051651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670883051653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670883052616 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670883056619 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1670883056807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/borg/Documents/insper6Sem/MIPSExpo/output_files/MIPSExpo.fit.smsg " "Generated suppressed messages file /home/borg/Documents/insper6Sem/MIPSExpo/output_files/MIPSExpo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670883057033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1830 " "Peak virtual memory: 1830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670883057804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 19:10:57 2022 " "Processing ended: Mon Dec 12 19:10:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670883057804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670883057804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670883057804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670883057804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670883058454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670883058454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 19:10:58 2022 " "Processing started: Mon Dec 12 19:10:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670883058454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670883058454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPSExpo -c MIPSExpo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPSExpo -c MIPSExpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670883058454 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670883061086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670883061257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 19:11:01 2022 " "Processing ended: Mon Dec 12 19:11:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670883061257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670883061257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670883061257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670883061257 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670883061360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670883061806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670883061806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 19:11:01 2022 " "Processing started: Mon Dec 12 19:11:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670883061806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1670883061806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPSExpo -c MIPSExpo " "Command: quartus_sta MIPSExpo -c MIPSExpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1670883061806 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1670883061829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1670883062259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MIPSExpo.sdc " "Synopsys Design Constraints File file not found: 'MIPSExpo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1670883062676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062677 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670883062689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " "create_clock -period 1.000 -name MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670883062689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " "create_clock -period 1.000 -name MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670883062689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670883062689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1670883062705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670883062711 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1670883062712 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670883062717 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670883062919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670883062919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.468 " "Worst-case setup slack is -10.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.468          -14064.026 CLOCK_50  " "  -10.468          -14064.026 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.518            -400.226 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -7.518            -400.226 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.319 " "Worst-case hold slack is 0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 CLOCK_50  " "    0.319               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "    0.405               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.447 " "Worst-case recovery slack is -4.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.447              -4.447 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -4.447              -4.447 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.629 " "Worst-case removal slack is 1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "    1.629               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2527.347 CLOCK_50  " "   -2.636           -2527.347 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -102.688 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -2.636            -102.688 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.915 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -0.538              -0.915 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883062935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883062935 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670883062949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670883062979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670883064470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670883064620 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670883064651 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670883064651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.229 " "Worst-case setup slack is -10.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.229          -13677.758 CLOCK_50  " "  -10.229          -13677.758 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.677            -399.202 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -7.677            -399.202 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883064652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 CLOCK_50  " "    0.161               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "    0.377               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883064663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.719 " "Worst-case recovery slack is -4.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.719              -4.719 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -4.719              -4.719 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883064664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.890 " "Worst-case removal slack is 1.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.890               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "    1.890               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883064665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2563.088 CLOCK_50  " "   -2.636           -2563.088 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -102.086 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -2.636            -102.086 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.918 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -0.538              -0.918 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883064666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883064666 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1670883064680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1670883064798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1670883066215 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670883066468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670883066480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670883066480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.838 " "Worst-case setup slack is -4.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.838           -6426.656 CLOCK_50  " "   -4.838           -6426.656 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522            -173.570 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -3.522            -173.570 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.116 " "Worst-case hold slack is 0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 CLOCK_50  " "    0.116               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "    0.143               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.829 " "Worst-case recovery slack is -1.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.829              -1.829 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -1.829              -1.829 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.660 " "Worst-case removal slack is 0.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.660               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "    0.660               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -630.810 CLOCK_50  " "   -2.174            -630.810 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -35.582 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -2.174             -35.582 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.087 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -0.087              -0.087 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066498 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1670883066513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1670883066697 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1670883066709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1670883066709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.304 " "Worst-case setup slack is -4.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.304           -5515.590 CLOCK_50  " "   -4.304           -5515.590 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.279            -153.955 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -3.279            -153.955 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.149 " "Worst-case hold slack is -0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.149 CLOCK_50  " "   -0.149              -0.149 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "    0.117               0.000 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066720 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.791 " "Worst-case recovery slack is -1.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.791              -1.791 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -1.791              -1.791 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.728 " "Worst-case removal slack is 0.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "    0.728               0.000 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -631.387 CLOCK_50  " "   -2.174            -631.387 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.351 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk  " "   -2.174             -34.351 MEM_ACCESS:MEM\|driverVGA:driverVGA\|pixel_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick  " "   -0.051              -0.051 MEM_ACCESS:MEM\|divisorGenerico:BaseDeTempoUmSegundo\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670883066725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1670883066725 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670883067944 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1670883067959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670883068005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 19:11:08 2022 " "Processing ended: Mon Dec 12 19:11:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670883068005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670883068005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670883068005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670883068005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1670883068135 ""}
