$date
  Sat Feb 10 12:23:39 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # c_tb $end
$var reg 1 $ sum_tb $end
$var reg 1 % carry_tb $end
$scope module fa $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) sum $end
$var reg 1 * carry $end
$var reg 1 + c1 $end
$var reg 1 , c2 $end
$var reg 1 - s1 $end
$scope module ha1 $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 sum $end
$var reg 1 1 carry $end
$upscope $end
$scope module ha2 $end
$var reg 1 2 a $end
$var reg 1 3 b $end
$var reg 1 4 sum $end
$var reg 1 5 carry $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
#10000000
1#
1$
1(
1)
13
14
#20000000
1"
0#
1$
1'
0(
1)
1-
1/
10
12
03
14
#30000000
1#
0$
1%
1(
0)
1*
1,
13
04
15
#40000000
1!
0"
0#
1$
0%
1&
0'
0(
1)
0*
0,
1.
0/
03
14
05
#50000000
1#
0$
1%
1(
0)
1*
1,
13
04
15
#60000000
1"
0#
0$
1'
0(
0)
1+
0,
0-
1/
00
11
02
03
04
05
#70000000
1#
1$
1(
1)
13
14
#80000000
