NDFramePage.OnPageTitleLoaded("File:up_1553.v","up_1553.v");NDSummary.OnSummaryLoaded("File:up_1553.v",[["SystemVerilog","SystemVerilog"]],[["Authors","Author"],["Dates","Date"],["Files","File"],["Groups","Group"],["Information","Information"],["Modules","Module"],["Register Addresses","RegisterAddress"],["Register Bits","RegisterBit"],["Variables","Variable"]],[[9,0,2,"up_1553.v","up_1553.v"],[22,0,3,"Authors","Authors"],[23,0,0,"JAY CONVERTINO","JAY_CONVERTINO"],[24,0,3,"Dates","Dates"],[48,0,1,"2024/10/17","2024/10/17"],[26,0,3,"Information","Information"],[27,0,4,"Brief","Brief"],[28,0,4,"License MIT","License_MIT"],[8,0,5,"up_1553","up_1553"],[15,0,8,"DIVISOR","up_1553.DIVISOR"],[31,0,8,"FIFO_DEPTH","up_1553.FIFO_DEPTH"],[68,0,8,"DATA_BITS","up_1553.DATA_BITS"],[5,0,3,"Register Information","up_1553.Register_Information"],[20,0,6,"RX_FIFO_REG","up_1553.RX_FIFO_REG"],[29,0,6,"TX_FIFO_REG","up_1553.TX_FIFO_REG"],[74,0,6,"STATUS_REG","up_1553.STATUS_REG"],[34,0,7,"Status Register Bits","up_1553.Status_Register_Bits"],[35,0,7,,"up_1553.PC"],[41,0,7,,"up_1553.DI"],[51,0,7,,"up_1553.Delay"],[78,0,7,,"up_1553.irq_en"],[53,0,7,,"up_1553.tx_full"],[54,0,7,,"up_1553.tx_empty"],[55,0,7,,"up_1553.rx_full"],[56,0,7,,"up_1553.rx_valid"],[77,0,6,"CONTROL_REG","up_1553.CONTROL_REG"],[58,0,7,"Control Register Bits","up_1553.Control_Register_Bits"],[43,0,7,,"up_1553.ENABLE_INTR_BIT"],[45,0,7,,"up_1553.RESET_RX_BIT"],[49,0,7,,"up_1553.RESET_TX_BIT"],[57,0,3,"Instantiated Modules","up_1553.Instantiated_Modules"],[44,0,5,"inst_axis_1553_encoder","inst_axis_1553_encoder"],[32,0,5,"inst_axis_1553_decoder","inst_axis_1553_decoder"],[46,0,5,"inst_rx_fifo","inst_rx_fifo"],[47,0,5,"inst_tx_fifo","inst_tx_fifo"]]);