INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件夹/下载/lab0/lab0/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/文件夹/下载/lab0/lab0/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_tb
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 26 [D:/文件夹/下载/lab0/lab0/tb.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/computer_organization/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
