{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530273948740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530273948750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 20:05:48 2018 " "Processing started: Fri Jun 29 20:05:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530273948750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530273948750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530273948750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530273949369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530273949369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 13 13 " "Found 13 design units, including 13 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "2 cnt10 " "Found entity 2: cnt10" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "3 cnt60 " "Found entity 3: cnt60" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "4 cnt600 " "Found entity 4: cnt600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt3600 " "Found entity 5: cnt3600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt36000 " "Found entity 6: cnt36000" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt21600 " "Found entity 7: cnt21600" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment0 " "Found entity 8: segment0" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment1 " "Found entity 9: segment1" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment2 " "Found entity 10: segment2" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment3 " "Found entity 11: segment3" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "12 segment4 " "Found entity 12: segment4" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""} { "Info" "ISGN_ENTITY_NAME" "13 segment5 " "Found entity 13: segment5" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530273960863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530273960865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(133) " "Verilog HDL Implicit Net warning at stopwatch.v(133): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(157) " "Verilog HDL Implicit Net warning at stopwatch.v(157): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(182) " "Verilog HDL Implicit Net warning at stopwatch.v(182): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(206) " "Verilog HDL Implicit Net warning at stopwatch.v(206): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(231) " "Verilog HDL Implicit Net warning at stopwatch.v(231): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "scan stopwatch.v(255) " "Verilog HDL Implicit Net warning at stopwatch.v(255): created implicit net for \"scan\"" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530273960898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment0 segment0:inst2 " "Elaborating entity \"segment0\" for hierarchy \"segment0:inst2\"" {  } { { "stopwatch.bdf" "inst2" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 744 920 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(133) " "Verilog HDL or VHDL warning at stopwatch.v(133): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment0:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(133) " "Verilog HDL assignment warning at stopwatch.v(133): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment0:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:inst4 " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:inst4\"" {  } { { "stopwatch.bdf" "inst4" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 528 688 152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(36) " "Verilog HDL assignment warning at stopwatch.v(36): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|cnt10:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:inst " "Elaborating entity \"clock\" for hierarchy \"clock:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 40 328 480 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 stopwatch.v(18) " "Verilog HDL assignment warning at stopwatch.v(18): truncated value with size 32 to match size of target (25)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|clock:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment1 segment1:inst3 " "Elaborating entity \"segment1\" for hierarchy \"segment1:inst3\"" {  } { { "stopwatch.bdf" "inst3" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 152 744 920 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(157) " "Verilog HDL or VHDL warning at stopwatch.v(157): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment1:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(157) " "Verilog HDL assignment warning at stopwatch.v(157): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment1:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt60 cnt60:inst5 " "Elaborating entity \"cnt60\" for hierarchy \"cnt60:inst5\"" {  } { { "stopwatch.bdf" "inst5" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 152 528 688 264 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(53) " "Verilog HDL assignment warning at stopwatch.v(53): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|cnt60:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment2 segment2:inst1 " "Elaborating entity \"segment2\" for hierarchy \"segment2:inst1\"" {  } { { "stopwatch.bdf" "inst1" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 264 752 928 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(182) " "Verilog HDL or VHDL warning at stopwatch.v(182): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment2:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(182) " "Verilog HDL assignment warning at stopwatch.v(182): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|segment2:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt600 cnt600:inst6 " "Elaborating entity \"cnt600\" for hierarchy \"cnt600:inst6\"" {  } { { "stopwatch.bdf" "inst6" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 264 528 688 376 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(69) " "Verilog HDL assignment warning at stopwatch.v(69): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 "|stopwatch|cnt600:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment3 segment3:inst0 " "Elaborating entity \"segment3\" for hierarchy \"segment3:inst0\"" {  } { { "stopwatch.bdf" "inst0" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 384 752 928 464 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960908 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(206) " "Verilog HDL or VHDL warning at stopwatch.v(206): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment3:inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(206) " "Verilog HDL assignment warning at stopwatch.v(206): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment3:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt3600 cnt3600:inst7 " "Elaborating entity \"cnt3600\" for hierarchy \"cnt3600:inst7\"" {  } { { "stopwatch.bdf" "inst7" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 384 528 688 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(87) " "Verilog HDL assignment warning at stopwatch.v(87): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|cnt3600:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment4 segment4:inst10 " "Elaborating entity \"segment4\" for hierarchy \"segment4:inst10\"" {  } { { "stopwatch.bdf" "inst10" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 528 752 928 608 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(231) " "Verilog HDL or VHDL warning at stopwatch.v(231): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment4:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(231) " "Verilog HDL assignment warning at stopwatch.v(231): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment4:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt36000 cnt36000:inst8 " "Elaborating entity \"cnt36000\" for hierarchy \"cnt36000:inst8\"" {  } { { "stopwatch.bdf" "inst8" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 528 528 688 640 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(104) " "Verilog HDL assignment warning at stopwatch.v(104): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|cnt36000:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment5 segment5:inst11 " "Elaborating entity \"segment5\" for hierarchy \"segment5:inst11\"" {  } { { "stopwatch.bdf" "inst11" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 672 752 928 752 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan stopwatch.v(255) " "Verilog HDL or VHDL warning at stopwatch.v(255): object \"scan\" assigned a value but never read" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment5:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 stopwatch.v(255) " "Verilog HDL assignment warning at stopwatch.v(255): truncated value with size 4 to match size of target (1)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|segment5:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt21600 cnt21600:inst9 " "Elaborating entity \"cnt21600\" for hierarchy \"cnt21600:inst9\"" {  } { { "stopwatch.bdf" "inst9" { Schematic "E:/DE1-SoC/FPGA/stopwatch/stopwatch.bdf" { { 672 528 688 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(122) " "Verilog HDL assignment warning at stopwatch.v(122): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "E:/DE1-SoC/FPGA/stopwatch/stopwatch.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530273960918 "|stopwatch|cnt21600:inst9"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530273961524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530273961839 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530273961839 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530273961881 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530273961881 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530273961881 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530273961881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530273961891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 20:06:01 2018 " "Processing ended: Fri Jun 29 20:06:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530273961891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530273961891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530273961891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530273961891 ""}
