// Seed: 1309751964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24
) (
    _id_1,
    id_2,
    id_3[1 :-1-id_1],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  inout wire id_2;
  input wire _id_1;
  wire id_10 = id_1, id_11;
  assign id_11.id_4 = id_3;
  tri1 id_12 = 1, id_13 = id_10;
  tri  id_14 = -1, id_15 = -1, id_16 = id_5;
  module_0 modCall_1 (
      id_10,
      id_13,
      id_4,
      id_4,
      id_4
  );
endmodule
