#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5599c4f818b0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x5599c5068e80_0 .var "clk", 0 0;
v0x5599c5068f20_0 .var/i "i", 31 0;
v0x5599c5068fe0_0 .net "is_halted", 0 0, v0x5599c505efb0_0;  1 drivers
v0x5599c50690b0_0 .var "reset", 0 0;
v0x5599c5069150_0 .var "total_cycle", 31 0;
S_0x5599c5017960 .scope module, "cpu" "CPU" 2 10, 3 13 0, S_0x5599c4f818b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x5599c50651b0_0 .var "EX_MEM_alu_out", 31 0;
v0x5599c5065290_0 .var "EX_MEM_dmem_data", 31 0;
v0x5599c5065380_0 .var "EX_MEM_is_branch", 0 0;
v0x5599c5065450_0 .var "EX_MEM_mem_read", 0 0;
v0x5599c5065520_0 .var "EX_MEM_mem_to_reg", 0 0;
v0x5599c50655c0_0 .var "EX_MEM_mem_write", 0 0;
v0x5599c5065660_0 .var "EX_MEM_pc", 31 0;
v0x5599c5065700_0 .var "EX_MEM_rd", 4 0;
v0x5599c50657f0_0 .var "EX_MEM_reg_write", 0 0;
v0x5599c5065950_0 .var "FAR_linking_rd", 4 0;
v0x5599c5065a20_0 .var "FAR_linking_value", 31 0;
v0x5599c5065ac0_0 .var "FAR_reg_write", 0 0;
v0x5599c5065b60_0 .net "Forwarding_rs1", 1 0, v0x5599c505fa60_0;  1 drivers
v0x5599c5065c00_0 .net "Forwarding_rs2", 1 0, v0x5599c505fb70_0;  1 drivers
v0x5599c5065cf0_0 .var "ID_EX_ALU_ctrl_unit_input", 31 0;
v0x5599c5065e00_0 .var "ID_EX_alu_op", 0 0;
v0x5599c5065ec0_0 .var "ID_EX_alu_src", 0 0;
v0x5599c5066070_0 .var "ID_EX_imm", 31 0;
v0x5599c5066160_0 .var "ID_EX_is_ecall", 0 0;
v0x5599c5066200_0 .var "ID_EX_mem_read", 0 0;
v0x5599c50662a0_0 .var "ID_EX_mem_to_reg", 0 0;
v0x5599c5066340_0 .var "ID_EX_mem_write", 0 0;
v0x5599c50663e0_0 .var "ID_EX_pc", 31 0;
v0x5599c50664f0_0 .var "ID_EX_rd", 4 0;
v0x5599c50665b0_0 .var "ID_EX_reg_write", 0 0;
v0x5599c5066650_0 .var "ID_EX_rs1", 4 0;
v0x5599c5066710_0 .var "ID_EX_rs1_data", 31 0;
v0x5599c5066800_0 .var "ID_EX_rs2", 4 0;
v0x5599c50668c0_0 .var "ID_EX_rs2_data", 31 0;
v0x5599c5066990_0 .var "IF_ID_inst", 31 0;
v0x5599c5066a60_0 .var "IF_ID_pc", 31 0;
v0x5599c5066b50_0 .var "MEM_WB_is_branch", 0 0;
v0x5599c5066bf0_0 .var "MEM_WB_mem_to_reg", 0 0;
v0x5599c5066cc0_0 .var "MEM_WB_mem_to_reg_src_1", 31 0;
v0x5599c5066d90_0 .var "MEM_WB_mem_to_reg_src_2", 31 0;
v0x5599c5066e60_0 .var "MEM_WB_rd", 4 0;
v0x5599c5066f50_0 .var "MEM_WB_reg_write", 0 0;
v0x5599c5067040_0 .net "X17_or_rs1", 4 0, L_0x5599c5079d00;  1 drivers
v0x5599c5067130_0 .net *"_s1", 4 0, L_0x5599c5069a70;  1 drivers
L_0x7f391c7fc0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5599c5067210_0 .net *"_s5", 26 0, L_0x7f391c7fc0a8;  1 drivers
v0x5599c50672f0_0 .net "alu_bcond", 0 0, v0x5599c5058390_0;  1 drivers
v0x5599c50673e0_0 .net "alu_forwarded_rs1", 31 0, v0x5599c5017570_0;  1 drivers
v0x5599c50674f0_0 .net "alu_forwarded_rs2", 31 0, v0x5599c50579c0_0;  1 drivers
v0x5599c5067600_0 .net "alu_in_2", 31 0, L_0x5599c507a7c0;  1 drivers
v0x5599c5067710_0 .net "alu_op", 0 0, v0x5599c505cbd0_0;  1 drivers
v0x5599c50677b0_0 .net "alu_opcode", 31 0, v0x5599c5058ee0_0;  1 drivers
v0x5599c50678a0_0 .net "alu_out", 31 0, v0x5599c50586e0_0;  1 drivers
v0x5599c5067960_0 .net "alu_src", 0 0, v0x5599c505ccb0_0;  1 drivers
v0x5599c5067a00_0 .net "branch_occured", 0 0, v0x5599c5059990_0;  1 drivers
v0x5599c5067af0_0 .net "clk", 0 0, v0x5599c5068e80_0;  1 drivers
v0x5599c5067b90_0 .var "current_counter", 1 0;
v0x5599c5067c30_0 .net "current_pc", 31 0, v0x5599c5062aa0_0;  1 drivers
v0x5599c5067cd0_0 .net "imm_gen_out", 31 0, v0x5599c5061ca0_0;  1 drivers
v0x5599c5067d70_0 .net "inst", 31 0, L_0x5599c50698c0;  1 drivers
v0x5599c5067e10_0 .net "is_branch", 0 0, v0x5599c5059a30_0;  1 drivers
v0x5599c5067eb0_0 .net "is_ecall", 0 0, v0x5599c505ce10_0;  1 drivers
v0x5599c5067f50_0 .net "is_halted", 0 0, v0x5599c505efb0_0;  alias, 1 drivers
v0x5599c5067ff0_0 .net "is_jal_jalr", 0 0, v0x5599c5059af0_0;  1 drivers
v0x5599c5068090_0 .net "is_pc_plus_4", 0 0, v0x5599c5059bb0_0;  1 drivers
v0x5599c5068180_0 .net "is_stall", 0 0, v0x5599c5064f30_0;  1 drivers
v0x5599c5068270_0 .net "jump_pc", 31 0, v0x5599c5059c70_0;  1 drivers
v0x5599c5068310_0 .net "mem_read", 0 0, v0x5599c505d040_0;  1 drivers
v0x5599c50683b0_0 .net "mem_to_reg", 0 0, v0x5599c505d100_0;  1 drivers
v0x5599c5068450_0 .net "mem_write", 0 0, v0x5599c505d1c0_0;  1 drivers
v0x5599c50684f0_0 .net "next_counter", 1 0, v0x5599c505f050_0;  1 drivers
v0x5599c5068590_0 .net "next_pc", 31 0, L_0x5599c5069260;  1 drivers
v0x5599c5068680_0 .net "pc_to_reg", 0 0, v0x5599c505d3f0_0;  1 drivers
v0x5599c5068720_0 .var "permanent_stall", 0 0;
v0x5599c5068810_0 .net "permanent_stall_wire", 0 0, L_0x5599c507abf0;  1 drivers
v0x5599c50688b0_0 .net "predict_pc", 31 0, v0x5599c505bf00_0;  1 drivers
v0x5599c50689a0_0 .net "read_data", 31 0, L_0x5599c507b270;  1 drivers
v0x5599c5068a40_0 .net "reg_rs1", 31 0, L_0x5599c507a010;  1 drivers
v0x5599c5068b10_0 .net "reg_rs2", 31 0, L_0x5599c507a380;  1 drivers
v0x5599c5068be0_0 .net "reset", 0 0, v0x5599c50690b0_0;  1 drivers
v0x5599c5068c80_0 .net "wb_data", 31 0, L_0x5599c507b490;  1 drivers
v0x5599c5068db0_0 .net "write_enable", 0 0, v0x5599c505d4b0_0;  1 drivers
E_0x5599c4fe8cf0 .event edge, v0x5599c505f050_0;
E_0x5599c4fe92d0 .event edge, v0x5599c5060970_0;
L_0x5599c5069a70 .part v0x5599c5066990_0, 15, 5;
L_0x5599c5069b60 .concat [ 5 27 0 0], L_0x5599c5069a70, L_0x7f391c7fc0a8;
L_0x5599c5079d00 .part L_0x5599c50699d0, 0, 5;
L_0x5599c507a490 .part v0x5599c5066990_0, 20, 5;
L_0x5599c507a5b0 .part v0x5599c5066990_0, 0, 7;
L_0x5599c507a6e0 .part v0x5599c5066990_0, 20, 5;
S_0x5599c50171b0 .scope module, "Forwarding_for_rs1" "MUX_4_1" 3 236, 3 388 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x5599c502dbc0_0 .net "if_0", 31 0, v0x5599c5066710_0;  1 drivers
v0x5599c5034130_0 .net "if_1", 31 0, L_0x5599c507b490;  alias, 1 drivers
v0x5599c5034d30_0 .net "if_2", 31 0, v0x5599c50651b0_0;  1 drivers
v0x5599c5012800_0 .net "if_3", 31 0, v0x5599c5065a20_0;  1 drivers
v0x5599c5017800_0 .net "mode", 1 0, v0x5599c505fa60_0;  alias, 1 drivers
v0x5599c5017570_0 .var "result", 31 0;
E_0x5599c4fe8fe0/0 .event edge, v0x5599c5017800_0, v0x5599c502dbc0_0, v0x5599c5034130_0, v0x5599c5034d30_0;
E_0x5599c4fe8fe0/1 .event edge, v0x5599c5012800_0;
E_0x5599c4fe8fe0 .event/or E_0x5599c4fe8fe0/0, E_0x5599c4fe8fe0/1;
S_0x5599c5057310 .scope module, "Forwarding_for_rs2" "MUX_4_1" 3 245, 3 388 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x5599c50575d0_0 .net "if_0", 31 0, v0x5599c50668c0_0;  1 drivers
v0x5599c50576d0_0 .net "if_1", 31 0, L_0x5599c507b490;  alias, 1 drivers
v0x5599c5057790_0 .net "if_2", 31 0, v0x5599c50651b0_0;  alias, 1 drivers
v0x5599c5057830_0 .net "if_3", 31 0, v0x5599c5065a20_0;  alias, 1 drivers
v0x5599c50578d0_0 .net "mode", 1 0, v0x5599c505fb70_0;  alias, 1 drivers
v0x5599c50579c0_0 .var "result", 31 0;
E_0x5599c5040390/0 .event edge, v0x5599c50578d0_0, v0x5599c50575d0_0, v0x5599c5034130_0, v0x5599c5034d30_0;
E_0x5599c5040390/1 .event edge, v0x5599c5012800_0;
E_0x5599c5040390 .event/or E_0x5599c5040390/0, E_0x5599c5040390/1;
S_0x5599c5057ba0 .scope module, "WB_data" "MUX_2_1" 3 344, 3 384 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x5599c5057d70_0 .net "if_switch_off", 31 0, v0x5599c5066cc0_0;  1 drivers
v0x5599c5057e50_0 .net "if_switch_on", 31 0, v0x5599c5066d90_0;  1 drivers
v0x5599c5057f30_0 .net "result", 31 0, L_0x5599c507b490;  alias, 1 drivers
v0x5599c5058020_0 .net "switch", 0 0, v0x5599c5066bf0_0;  1 drivers
L_0x5599c507b490 .functor MUXZ 32, v0x5599c5066cc0_0, v0x5599c5066d90_0, v0x5599c5066bf0_0, C4<>;
S_0x5599c5058160 .scope module, "alu" "ALU" 3 255, 3 651 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x5599c5058390_0 .var "alu_bcond", 0 0;
v0x5599c5058470_0 .net/s "alu_in_1", 31 0, v0x5599c5017570_0;  alias, 1 drivers
v0x5599c5058530_0 .net/s "alu_in_2", 31 0, L_0x5599c507a7c0;  alias, 1 drivers
v0x5599c5058600_0 .net "alu_op", 31 0, v0x5599c5058ee0_0;  alias, 1 drivers
v0x5599c50586e0_0 .var "alu_result", 31 0;
v0x5599c5058810_0 .var "cond", 1 0;
v0x5599c50588f0_0 .var "funct3", 2 0;
v0x5599c50589d0_0 .var "funct7", 6 0;
v0x5599c5058ab0_0 .var "opcode", 6 0;
E_0x5599c4fe95c0/0 .event edge, v0x5599c5058600_0, v0x5599c5058ab0_0, v0x5599c50589d0_0, v0x5599c50588f0_0;
E_0x5599c4fe95c0/1 .event edge, v0x5599c5017570_0, v0x5599c5058530_0;
E_0x5599c4fe95c0 .event/or E_0x5599c4fe95c0/0, E_0x5599c4fe95c0/1;
S_0x5599c5058c30 .scope module, "alu_ctrl_unit" "ALUControlUnit" 3 224, 3 645 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "alu_op"
v0x5599c5058ee0_0 .var "alu_op", 31 0;
v0x5599c5058fc0_0 .net "part_of_inst", 31 0, v0x5599c5065cf0_0;  1 drivers
E_0x5599c5058e60 .event edge, v0x5599c5058fc0_0;
S_0x5599c50590e0 .scope module, "branch_manager" "Branch_Manager" 3 286, 3 421 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "ID_EX_alu_op"
    .port_info 2 /INPUT 32 "ID_EX_rs1_data"
    .port_info 3 /INPUT 32 "ID_EX_imm"
    .port_info 4 /INPUT 32 "ID_EX_pc"
    .port_info 5 /INPUT 32 "IF_ID_pc"
    .port_info 6 /INPUT 1 "alu_bcond"
    .port_info 7 /OUTPUT 1 "is_branch"
    .port_info 8 /OUTPUT 1 "is_jal_jalr"
    .port_info 9 /OUTPUT 32 "jump_pc"
    .port_info 10 /OUTPUT 1 "branch_occured"
    .port_info 11 /OUTPUT 1 "is_pc_plus_4"
v0x5599c5059460_0 .net "ID_EX_alu_op", 31 0, v0x5599c5065cf0_0;  alias, 1 drivers
v0x5599c5059540_0 .net "ID_EX_imm", 31 0, v0x5599c5066070_0;  1 drivers
v0x5599c5059600_0 .net "ID_EX_pc", 31 0, v0x5599c50663e0_0;  1 drivers
v0x5599c50596f0_0 .net "ID_EX_rs1_data", 31 0, v0x5599c5066710_0;  alias, 1 drivers
v0x5599c50597e0_0 .net "IF_ID_pc", 31 0, v0x5599c5066a60_0;  1 drivers
v0x5599c50598f0_0 .net "alu_bcond", 0 0, v0x5599c5058390_0;  alias, 1 drivers
v0x5599c5059990_0 .var "branch_occured", 0 0;
v0x5599c5059a30_0 .var "is_branch", 0 0;
v0x5599c5059af0_0 .var "is_jal_jalr", 0 0;
v0x5599c5059bb0_0 .var "is_pc_plus_4", 0 0;
v0x5599c5059c70_0 .var "jump_pc", 31 0;
v0x5599c5059d50_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
E_0x5599c50593e0/0 .event edge, v0x5599c5059d50_0, v0x5599c5058fc0_0, v0x5599c50597e0_0, v0x5599c5059600_0;
E_0x5599c50593e0/1 .event edge, v0x5599c5059540_0, v0x5599c502dbc0_0, v0x5599c5058390_0;
E_0x5599c50593e0 .event/or E_0x5599c50593e0/0, E_0x5599c50593e0/1;
S_0x5599c5059f90 .scope module, "branch_predictor" "Branch_Predictor" 3 93, 3 478 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "is_stall"
    .port_info 3 /INPUT 32 "current_pc"
    .port_info 4 /INPUT 1 "is_branch"
    .port_info 5 /INPUT 32 "IF_ID_pc"
    .port_info 6 /INPUT 32 "ID_EX_pc"
    .port_info 7 /INPUT 1 "branch_occured"
    .port_info 8 /INPUT 1 "is_pc_plus_4"
    .port_info 9 /INPUT 32 "jump_pc"
    .port_info 10 /OUTPUT 32 "predict_pc"
v0x5599c505a500_0 .var "BHSR", 4 0;
v0x5599c505a600 .array "BHT", 0 31, 2 0;
v0x5599c505aac0 .array "BTB", 0 31, 31 0;
v0x5599c505b0a0_0 .net "ID_EX_pc", 31 0, v0x5599c50663e0_0;  alias, 1 drivers
v0x5599c505b190_0 .net "IF_ID_pc", 31 0, v0x5599c5066a60_0;  alias, 1 drivers
v0x5599c505b280 .array "TAG", 0 31, 31 0;
v0x5599c505b830_0 .net "branch_occured", 0 0, v0x5599c5059990_0;  alias, 1 drivers
v0x5599c505b900_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c505b9a0_0 .net "current_pc", 31 0, v0x5599c5062aa0_0;  alias, 1 drivers
v0x5599c505bb10_0 .var/i "i", 31 0;
v0x5599c505bbf0_0 .net "is_branch", 0 0, v0x5599c5059a30_0;  alias, 1 drivers
v0x5599c505bcc0_0 .net "is_pc_plus_4", 0 0, v0x5599c5059bb0_0;  alias, 1 drivers
v0x5599c505bd90_0 .net "is_stall", 0 0, v0x5599c5064f30_0;  alias, 1 drivers
v0x5599c505be30_0 .net "jump_pc", 31 0, v0x5599c5059c70_0;  alias, 1 drivers
v0x5599c505bf00_0 .var "predict_pc", 31 0;
v0x5599c505bfc0_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
E_0x5599c505a110 .event posedge, v0x5599c505b900_0;
E_0x5599c505a190/0 .event edge, v0x5599c5059d50_0, v0x5599c505bd90_0, v0x5599c505b9a0_0, v0x5599c505a500_0;
v0x5599c505aac0_0 .array/port v0x5599c505aac0, 0;
v0x5599c505aac0_1 .array/port v0x5599c505aac0, 1;
v0x5599c505aac0_2 .array/port v0x5599c505aac0, 2;
v0x5599c505aac0_3 .array/port v0x5599c505aac0, 3;
E_0x5599c505a190/1 .event edge, v0x5599c505aac0_0, v0x5599c505aac0_1, v0x5599c505aac0_2, v0x5599c505aac0_3;
v0x5599c505aac0_4 .array/port v0x5599c505aac0, 4;
v0x5599c505aac0_5 .array/port v0x5599c505aac0, 5;
v0x5599c505aac0_6 .array/port v0x5599c505aac0, 6;
v0x5599c505aac0_7 .array/port v0x5599c505aac0, 7;
E_0x5599c505a190/2 .event edge, v0x5599c505aac0_4, v0x5599c505aac0_5, v0x5599c505aac0_6, v0x5599c505aac0_7;
v0x5599c505aac0_8 .array/port v0x5599c505aac0, 8;
v0x5599c505aac0_9 .array/port v0x5599c505aac0, 9;
v0x5599c505aac0_10 .array/port v0x5599c505aac0, 10;
v0x5599c505aac0_11 .array/port v0x5599c505aac0, 11;
E_0x5599c505a190/3 .event edge, v0x5599c505aac0_8, v0x5599c505aac0_9, v0x5599c505aac0_10, v0x5599c505aac0_11;
v0x5599c505aac0_12 .array/port v0x5599c505aac0, 12;
v0x5599c505aac0_13 .array/port v0x5599c505aac0, 13;
v0x5599c505aac0_14 .array/port v0x5599c505aac0, 14;
v0x5599c505aac0_15 .array/port v0x5599c505aac0, 15;
E_0x5599c505a190/4 .event edge, v0x5599c505aac0_12, v0x5599c505aac0_13, v0x5599c505aac0_14, v0x5599c505aac0_15;
v0x5599c505aac0_16 .array/port v0x5599c505aac0, 16;
v0x5599c505aac0_17 .array/port v0x5599c505aac0, 17;
v0x5599c505aac0_18 .array/port v0x5599c505aac0, 18;
v0x5599c505aac0_19 .array/port v0x5599c505aac0, 19;
E_0x5599c505a190/5 .event edge, v0x5599c505aac0_16, v0x5599c505aac0_17, v0x5599c505aac0_18, v0x5599c505aac0_19;
v0x5599c505aac0_20 .array/port v0x5599c505aac0, 20;
v0x5599c505aac0_21 .array/port v0x5599c505aac0, 21;
v0x5599c505aac0_22 .array/port v0x5599c505aac0, 22;
v0x5599c505aac0_23 .array/port v0x5599c505aac0, 23;
E_0x5599c505a190/6 .event edge, v0x5599c505aac0_20, v0x5599c505aac0_21, v0x5599c505aac0_22, v0x5599c505aac0_23;
v0x5599c505aac0_24 .array/port v0x5599c505aac0, 24;
v0x5599c505aac0_25 .array/port v0x5599c505aac0, 25;
v0x5599c505aac0_26 .array/port v0x5599c505aac0, 26;
v0x5599c505aac0_27 .array/port v0x5599c505aac0, 27;
E_0x5599c505a190/7 .event edge, v0x5599c505aac0_24, v0x5599c505aac0_25, v0x5599c505aac0_26, v0x5599c505aac0_27;
v0x5599c505aac0_28 .array/port v0x5599c505aac0, 28;
v0x5599c505aac0_29 .array/port v0x5599c505aac0, 29;
v0x5599c505aac0_30 .array/port v0x5599c505aac0, 30;
v0x5599c505aac0_31 .array/port v0x5599c505aac0, 31;
E_0x5599c505a190/8 .event edge, v0x5599c505aac0_28, v0x5599c505aac0_29, v0x5599c505aac0_30, v0x5599c505aac0_31;
v0x5599c505b280_0 .array/port v0x5599c505b280, 0;
v0x5599c505b280_1 .array/port v0x5599c505b280, 1;
v0x5599c505b280_2 .array/port v0x5599c505b280, 2;
v0x5599c505b280_3 .array/port v0x5599c505b280, 3;
E_0x5599c505a190/9 .event edge, v0x5599c505b280_0, v0x5599c505b280_1, v0x5599c505b280_2, v0x5599c505b280_3;
v0x5599c505b280_4 .array/port v0x5599c505b280, 4;
v0x5599c505b280_5 .array/port v0x5599c505b280, 5;
v0x5599c505b280_6 .array/port v0x5599c505b280, 6;
v0x5599c505b280_7 .array/port v0x5599c505b280, 7;
E_0x5599c505a190/10 .event edge, v0x5599c505b280_4, v0x5599c505b280_5, v0x5599c505b280_6, v0x5599c505b280_7;
v0x5599c505b280_8 .array/port v0x5599c505b280, 8;
v0x5599c505b280_9 .array/port v0x5599c505b280, 9;
v0x5599c505b280_10 .array/port v0x5599c505b280, 10;
v0x5599c505b280_11 .array/port v0x5599c505b280, 11;
E_0x5599c505a190/11 .event edge, v0x5599c505b280_8, v0x5599c505b280_9, v0x5599c505b280_10, v0x5599c505b280_11;
v0x5599c505b280_12 .array/port v0x5599c505b280, 12;
v0x5599c505b280_13 .array/port v0x5599c505b280, 13;
v0x5599c505b280_14 .array/port v0x5599c505b280, 14;
v0x5599c505b280_15 .array/port v0x5599c505b280, 15;
E_0x5599c505a190/12 .event edge, v0x5599c505b280_12, v0x5599c505b280_13, v0x5599c505b280_14, v0x5599c505b280_15;
v0x5599c505b280_16 .array/port v0x5599c505b280, 16;
v0x5599c505b280_17 .array/port v0x5599c505b280, 17;
v0x5599c505b280_18 .array/port v0x5599c505b280, 18;
v0x5599c505b280_19 .array/port v0x5599c505b280, 19;
E_0x5599c505a190/13 .event edge, v0x5599c505b280_16, v0x5599c505b280_17, v0x5599c505b280_18, v0x5599c505b280_19;
v0x5599c505b280_20 .array/port v0x5599c505b280, 20;
v0x5599c505b280_21 .array/port v0x5599c505b280, 21;
v0x5599c505b280_22 .array/port v0x5599c505b280, 22;
v0x5599c505b280_23 .array/port v0x5599c505b280, 23;
E_0x5599c505a190/14 .event edge, v0x5599c505b280_20, v0x5599c505b280_21, v0x5599c505b280_22, v0x5599c505b280_23;
v0x5599c505b280_24 .array/port v0x5599c505b280, 24;
v0x5599c505b280_25 .array/port v0x5599c505b280, 25;
v0x5599c505b280_26 .array/port v0x5599c505b280, 26;
v0x5599c505b280_27 .array/port v0x5599c505b280, 27;
E_0x5599c505a190/15 .event edge, v0x5599c505b280_24, v0x5599c505b280_25, v0x5599c505b280_26, v0x5599c505b280_27;
v0x5599c505b280_28 .array/port v0x5599c505b280, 28;
v0x5599c505b280_29 .array/port v0x5599c505b280, 29;
v0x5599c505b280_30 .array/port v0x5599c505b280, 30;
v0x5599c505b280_31 .array/port v0x5599c505b280, 31;
E_0x5599c505a190/16 .event edge, v0x5599c505b280_28, v0x5599c505b280_29, v0x5599c505b280_30, v0x5599c505b280_31;
v0x5599c505a600_0 .array/port v0x5599c505a600, 0;
v0x5599c505a600_1 .array/port v0x5599c505a600, 1;
v0x5599c505a600_2 .array/port v0x5599c505a600, 2;
v0x5599c505a600_3 .array/port v0x5599c505a600, 3;
E_0x5599c505a190/17 .event edge, v0x5599c505a600_0, v0x5599c505a600_1, v0x5599c505a600_2, v0x5599c505a600_3;
v0x5599c505a600_4 .array/port v0x5599c505a600, 4;
v0x5599c505a600_5 .array/port v0x5599c505a600, 5;
v0x5599c505a600_6 .array/port v0x5599c505a600, 6;
v0x5599c505a600_7 .array/port v0x5599c505a600, 7;
E_0x5599c505a190/18 .event edge, v0x5599c505a600_4, v0x5599c505a600_5, v0x5599c505a600_6, v0x5599c505a600_7;
v0x5599c505a600_8 .array/port v0x5599c505a600, 8;
v0x5599c505a600_9 .array/port v0x5599c505a600, 9;
v0x5599c505a600_10 .array/port v0x5599c505a600, 10;
v0x5599c505a600_11 .array/port v0x5599c505a600, 11;
E_0x5599c505a190/19 .event edge, v0x5599c505a600_8, v0x5599c505a600_9, v0x5599c505a600_10, v0x5599c505a600_11;
v0x5599c505a600_12 .array/port v0x5599c505a600, 12;
v0x5599c505a600_13 .array/port v0x5599c505a600, 13;
v0x5599c505a600_14 .array/port v0x5599c505a600, 14;
v0x5599c505a600_15 .array/port v0x5599c505a600, 15;
E_0x5599c505a190/20 .event edge, v0x5599c505a600_12, v0x5599c505a600_13, v0x5599c505a600_14, v0x5599c505a600_15;
v0x5599c505a600_16 .array/port v0x5599c505a600, 16;
v0x5599c505a600_17 .array/port v0x5599c505a600, 17;
v0x5599c505a600_18 .array/port v0x5599c505a600, 18;
v0x5599c505a600_19 .array/port v0x5599c505a600, 19;
E_0x5599c505a190/21 .event edge, v0x5599c505a600_16, v0x5599c505a600_17, v0x5599c505a600_18, v0x5599c505a600_19;
v0x5599c505a600_20 .array/port v0x5599c505a600, 20;
v0x5599c505a600_21 .array/port v0x5599c505a600, 21;
v0x5599c505a600_22 .array/port v0x5599c505a600, 22;
v0x5599c505a600_23 .array/port v0x5599c505a600, 23;
E_0x5599c505a190/22 .event edge, v0x5599c505a600_20, v0x5599c505a600_21, v0x5599c505a600_22, v0x5599c505a600_23;
v0x5599c505a600_24 .array/port v0x5599c505a600, 24;
v0x5599c505a600_25 .array/port v0x5599c505a600, 25;
v0x5599c505a600_26 .array/port v0x5599c505a600, 26;
v0x5599c505a600_27 .array/port v0x5599c505a600, 27;
E_0x5599c505a190/23 .event edge, v0x5599c505a600_24, v0x5599c505a600_25, v0x5599c505a600_26, v0x5599c505a600_27;
v0x5599c505a600_28 .array/port v0x5599c505a600, 28;
v0x5599c505a600_29 .array/port v0x5599c505a600, 29;
v0x5599c505a600_30 .array/port v0x5599c505a600, 30;
v0x5599c505a600_31 .array/port v0x5599c505a600, 31;
E_0x5599c505a190/24 .event edge, v0x5599c505a600_28, v0x5599c505a600_29, v0x5599c505a600_30, v0x5599c505a600_31;
E_0x5599c505a190 .event/or E_0x5599c505a190/0, E_0x5599c505a190/1, E_0x5599c505a190/2, E_0x5599c505a190/3, E_0x5599c505a190/4, E_0x5599c505a190/5, E_0x5599c505a190/6, E_0x5599c505a190/7, E_0x5599c505a190/8, E_0x5599c505a190/9, E_0x5599c505a190/10, E_0x5599c505a190/11, E_0x5599c505a190/12, E_0x5599c505a190/13, E_0x5599c505a190/14, E_0x5599c505a190/15, E_0x5599c505a190/16, E_0x5599c505a190/17, E_0x5599c505a190/18, E_0x5599c505a190/19, E_0x5599c505a190/20, E_0x5599c505a190/21, E_0x5599c505a190/22, E_0x5599c505a190/23, E_0x5599c505a190/24;
S_0x5599c505c1d0 .scope module, "change_rs1" "MUX_2_1" 3 143, 3 384 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x5599c505c380_0 .net "if_switch_off", 31 0, L_0x5599c5069b60;  1 drivers
L_0x7f391c7fc330 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x5599c505c480_0 .net "if_switch_on", 31 0, L_0x7f391c7fc330;  1 drivers
v0x5599c505c560_0 .net "result", 31 0, L_0x5599c50699d0;  1 drivers
v0x5599c505c650_0 .net "switch", 0 0, v0x5599c505ce10_0;  alias, 1 drivers
L_0x5599c50699d0 .functor MUXZ 32, L_0x5599c5069b60, L_0x7f391c7fc330, v0x5599c505ce10_0, C4<>;
S_0x5599c505c7c0 .scope module, "ctrl_unit" "ControlUnit" 3 165, 3 604 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "part_of_inst"
    .port_info 1 /OUTPUT 1 "is_jal"
    .port_info 2 /OUTPUT 1 "is_jalr"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_to_reg"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "write_enable"
    .port_info 9 /OUTPUT 1 "pc_to_reg"
    .port_info 10 /OUTPUT 1 "alu_op"
    .port_info 11 /OUTPUT 1 "is_ecall"
v0x5599c505cbd0_0 .var "alu_op", 0 0;
v0x5599c505ccb0_0 .var "alu_src", 0 0;
v0x5599c505cd70_0 .var "branch", 0 0;
v0x5599c505ce10_0 .var "is_ecall", 0 0;
v0x5599c505cee0_0 .var "is_jal", 0 0;
v0x5599c505cf80_0 .var "is_jalr", 0 0;
v0x5599c505d040_0 .var "mem_read", 0 0;
v0x5599c505d100_0 .var "mem_to_reg", 0 0;
v0x5599c505d1c0_0 .var "mem_write", 0 0;
v0x5599c505d310_0 .net "part_of_inst", 6 0, L_0x5599c507a5b0;  1 drivers
v0x5599c505d3f0_0 .var "pc_to_reg", 0 0;
v0x5599c505d4b0_0 .var "write_enable", 0 0;
E_0x5599c505cb50 .event edge, v0x5599c505d310_0;
S_0x5599c505d6f0 .scope module, "dmem" "DataMemory" 3 321, 4 27 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x5599c505d870 .param/l "MEM_DEPTH" 0 4 27, +C4<00000000000000000100000000000000>;
L_0x7f391c7fc258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c505da90_0 .net/2u *"_s0", 1 0, L_0x7f391c7fc258;  1 drivers
v0x5599c505db90_0 .net *"_s12", 31 0, L_0x5599c507b180;  1 drivers
L_0x7f391c7fc2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5599c505dc70_0 .net/2u *"_s14", 31 0, L_0x7f391c7fc2e8;  1 drivers
v0x5599c505dd60_0 .net *"_s2", 31 0, L_0x5599c507ae60;  1 drivers
v0x5599c505de40_0 .net *"_s4", 29 0, L_0x5599c507adc0;  1 drivers
L_0x7f391c7fc2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c505df70_0 .net *"_s6", 1 0, L_0x7f391c7fc2a0;  1 drivers
v0x5599c505e050_0 .net *"_s8", 33 0, L_0x5599c507af50;  1 drivers
v0x5599c505e130_0 .net "addr", 31 0, v0x5599c50651b0_0;  alias, 1 drivers
v0x5599c505e240_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c505e2e0_0 .net "din", 31 0, v0x5599c5065290_0;  1 drivers
v0x5599c505e3a0_0 .net "dmem_addr", 31 0, L_0x5599c507b090;  1 drivers
v0x5599c505e480_0 .net "dout", 31 0, L_0x5599c507b270;  alias, 1 drivers
v0x5599c505e560_0 .var/i "i", 31 0;
v0x5599c505e640 .array "mem", 16383 0, 31 0;
v0x5599c505e700_0 .net "mem_read", 0 0, v0x5599c5065450_0;  1 drivers
v0x5599c505e7c0_0 .net "mem_write", 0 0, v0x5599c50655c0_0;  1 drivers
v0x5599c505e880_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
L_0x5599c507adc0 .part v0x5599c50651b0_0, 2, 30;
L_0x5599c507ae60 .concat [ 30 2 0 0], L_0x5599c507adc0, L_0x7f391c7fc2a0;
L_0x5599c507af50 .concat [ 32 2 0 0], L_0x5599c507ae60, L_0x7f391c7fc258;
L_0x5599c507b090 .part L_0x5599c507af50, 0, 32;
L_0x5599c507b180 .array/port v0x5599c505e640, L_0x5599c507b090;
L_0x5599c507b270 .functor MUXZ 32, L_0x7f391c7fc2e8, L_0x5599c507b180, v0x5599c5065450_0, C4<>;
S_0x5599c505eb50 .scope module, "evict_all" "Evict_ALL" 3 273, 3 370 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "permanent_stall"
    .port_info 3 /INPUT 2 "current_counter"
    .port_info 4 /OUTPUT 2 "next_counter"
    .port_info 5 /OUTPUT 1 "is_halted"
v0x5599c505edc0_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c505eed0_0 .net "current_counter", 1 0, v0x5599c5067b90_0;  1 drivers
v0x5599c505efb0_0 .var "is_halted", 0 0;
v0x5599c505f050_0 .var "next_counter", 1 0;
v0x5599c505f130_0 .net "permanent_stall", 0 0, v0x5599c5068720_0;  1 drivers
v0x5599c505f240_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
S_0x5599c505f3e0 .scope module, "fowarding_unit" "Fowarding_Unit" 3 351, 3 781 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs1"
    .port_info 1 /INPUT 5 "ID_EX_rs2"
    .port_info 2 /INPUT 5 "EX_MEM_rd"
    .port_info 3 /INPUT 1 "EX_MEM_reg_write"
    .port_info 4 /INPUT 5 "MEM_WB_rd"
    .port_info 5 /INPUT 1 "MEM_WB_reg_write"
    .port_info 6 /INPUT 5 "FAR_linking_rd"
    .port_info 7 /INPUT 1 "FAR_reg_write"
    .port_info 8 /OUTPUT 2 "Forwarding_rs1"
    .port_info 9 /OUTPUT 2 "Forwarding_rs2"
v0x5599c505f720_0 .net "EX_MEM_rd", 4 0, v0x5599c5065700_0;  1 drivers
v0x5599c505f820_0 .net "EX_MEM_reg_write", 0 0, v0x5599c50657f0_0;  1 drivers
v0x5599c505f8e0_0 .net "FAR_linking_rd", 4 0, v0x5599c5065950_0;  1 drivers
v0x5599c505f9a0_0 .net "FAR_reg_write", 0 0, v0x5599c5065ac0_0;  1 drivers
v0x5599c505fa60_0 .var "Forwarding_rs1", 1 0;
v0x5599c505fb70_0 .var "Forwarding_rs2", 1 0;
v0x5599c505fc10_0 .net "ID_EX_rs1", 4 0, v0x5599c5066650_0;  1 drivers
v0x5599c505fcd0_0 .net "ID_EX_rs2", 4 0, v0x5599c5066800_0;  1 drivers
v0x5599c505fdb0_0 .net "MEM_WB_rd", 4 0, v0x5599c5066e60_0;  1 drivers
v0x5599c505fe90_0 .net "MEM_WB_reg_write", 0 0, v0x5599c5066f50_0;  1 drivers
E_0x5599c505d9a0/0 .event edge, v0x5599c505fc10_0, v0x5599c505f720_0, v0x5599c505f820_0, v0x5599c505fdb0_0;
E_0x5599c505d9a0/1 .event edge, v0x5599c505fe90_0, v0x5599c505f8e0_0, v0x5599c505f9a0_0, v0x5599c505fcd0_0;
E_0x5599c505d9a0 .event/or E_0x5599c505d9a0/0, E_0x5599c505d9a0/1;
S_0x5599c5060090 .scope module, "halt_check" "Halt_Check" 3 263, 3 366 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "permanent_stall"
L_0x5599c507a950 .functor AND 1, v0x5599c5066160_0, L_0x5599c507a860, C4<1>, C4<1>;
v0x5599c5060280_0 .net "X17", 31 0, v0x5599c50651b0_0;  alias, 1 drivers
L_0x7f391c7fc180 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x5599c5060360_0 .net/2u *"_s0", 31 0, L_0x7f391c7fc180;  1 drivers
v0x5599c5060440_0 .net *"_s10", 1 0, L_0x5599c507aa60;  1 drivers
v0x5599c5060500_0 .net *"_s2", 0 0, L_0x5599c507a860;  1 drivers
v0x5599c50605c0_0 .net *"_s4", 0 0, L_0x5599c507a950;  1 drivers
L_0x7f391c7fc1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5599c50606f0_0 .net/2s *"_s6", 1 0, L_0x7f391c7fc1c8;  1 drivers
L_0x7f391c7fc210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c50607d0_0 .net/2s *"_s8", 1 0, L_0x7f391c7fc210;  1 drivers
v0x5599c50608b0_0 .net "is_ecall", 0 0, v0x5599c5066160_0;  1 drivers
v0x5599c5060970_0 .net "permanent_stall", 0 0, L_0x5599c507abf0;  alias, 1 drivers
L_0x5599c507a860 .cmp/eq 32, v0x5599c50651b0_0, L_0x7f391c7fc180;
L_0x5599c507aa60 .functor MUXZ 2, L_0x7f391c7fc210, L_0x7f391c7fc1c8, L_0x5599c507a950, C4<>;
L_0x5599c507abf0 .part L_0x5599c507aa60, 0, 1;
S_0x5599c5060b40 .scope module, "imem" "InstMemory" 3 126, 4 1 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /OUTPUT 32 "dout"
P_0x5599c5060cc0 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000000010000000000>;
L_0x5599c50698c0 .functor BUFZ 32, L_0x5599c50697d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f391c7fc018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c5060e20_0 .net/2u *"_s0", 1 0, L_0x7f391c7fc018;  1 drivers
v0x5599c5060f00_0 .net *"_s12", 31 0, L_0x5599c50697d0;  1 drivers
v0x5599c5060fe0_0 .net *"_s2", 31 0, L_0x5599c50694a0;  1 drivers
v0x5599c50610d0_0 .net *"_s4", 29 0, L_0x5599c5069340;  1 drivers
L_0x7f391c7fc060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c50611b0_0 .net *"_s6", 1 0, L_0x7f391c7fc060;  1 drivers
v0x5599c50612e0_0 .net *"_s8", 33 0, L_0x5599c5069570;  1 drivers
v0x5599c50613c0_0 .net "addr", 31 0, v0x5599c5062aa0_0;  alias, 1 drivers
v0x5599c5061480_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c5061520_0 .net "dout", 31 0, L_0x5599c50698c0;  alias, 1 drivers
v0x5599c50615e0_0 .var/i "i", 31 0;
v0x5599c50616c0_0 .net "imem_addr", 31 0, L_0x5599c50696b0;  1 drivers
v0x5599c50617a0 .array "mem", 1023 0, 31 0;
v0x5599c5061860_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
L_0x5599c5069340 .part v0x5599c5062aa0_0, 2, 30;
L_0x5599c50694a0 .concat [ 30 2 0 0], L_0x5599c5069340, L_0x7f391c7fc060;
L_0x5599c5069570 .concat [ 32 2 0 0], L_0x5599c50694a0, L_0x7f391c7fc018;
L_0x5599c50696b0 .part L_0x5599c5069570, 0, 32;
L_0x5599c50697d0 .array/port v0x5599c50617a0, L_0x5599c50696b0;
S_0x5599c5061a40 .scope module, "imm_gen" "ImmediateGenerator" 3 189, 3 557 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x5599c5061ca0_0 .var "imm_gen_out", 31 0;
v0x5599c5061da0_0 .var "imm_gen_out1", 31 0;
v0x5599c5061e80_0 .var "opcode", 6 0;
v0x5599c5061f40_0 .net "part_of_inst", 31 0, v0x5599c5066990_0;  1 drivers
E_0x5599c5061c20 .event edge, v0x5599c5061f40_0, v0x5599c5061e80_0, v0x5599c5061da0_0;
S_0x5599c5062080 .scope module, "imm_or_reg_data" "MUX_2_1" 3 229, 3 384 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x5599c50622a0_0 .net "if_switch_off", 31 0, v0x5599c50579c0_0;  alias, 1 drivers
v0x5599c5062390_0 .net "if_switch_on", 31 0, v0x5599c5066070_0;  alias, 1 drivers
v0x5599c5062460_0 .net "result", 31 0, L_0x5599c507a7c0;  alias, 1 drivers
v0x5599c5062560_0 .net "switch", 0 0, v0x5599c5065ec0_0;  1 drivers
L_0x5599c507a7c0 .functor MUXZ 32, v0x5599c50579c0_0, v0x5599c5066070_0, v0x5599c5065ec0_0, C4<>;
S_0x5599c5062690 .scope module, "pc" "PC" 3 118, 3 546 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "next_pc"
    .port_info 3 /OUTPUT 32 "current_pc"
v0x5599c50629e0_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c5062aa0_0 .var "current_pc", 31 0;
v0x5599c5062b60_0 .net "next_pc", 31 0, L_0x5599c5069260;  alias, 1 drivers
v0x5599c5062c20_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
S_0x5599c5062d70 .scope module, "pc_mux" "MUX_2_1" 3 109, 3 384 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x5599c5062fb0_0 .net "if_switch_off", 31 0, v0x5599c505bf00_0;  alias, 1 drivers
v0x5599c50630c0_0 .net "if_switch_on", 31 0, v0x5599c5059c70_0;  alias, 1 drivers
v0x5599c50631b0_0 .net "result", 31 0, L_0x5599c5069260;  alias, 1 drivers
v0x5599c5063280_0 .net "switch", 0 0, v0x5599c5059a30_0;  alias, 1 drivers
L_0x5599c5069260 .functor MUXZ 32, v0x5599c505bf00_0, v0x5599c5059c70_0, v0x5599c5059a30_0, C4<>;
S_0x5599c50633d0 .scope module, "reg_file" "RegisterFile" 3 151, 5 1 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x5599c507a010 .functor BUFZ 32, L_0x5599c5079df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5599c507a380 .functor BUFZ 32, L_0x5599c507a120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5599c50636d0_0 .net *"_s0", 31 0, L_0x5599c5079df0;  1 drivers
v0x5599c50637d0_0 .net *"_s10", 6 0, L_0x5599c507a1c0;  1 drivers
L_0x7f391c7fc138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c50638b0_0 .net *"_s13", 1 0, L_0x7f391c7fc138;  1 drivers
v0x5599c5063970_0 .net *"_s2", 6 0, L_0x5599c5079e90;  1 drivers
L_0x7f391c7fc0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5599c5063a50_0 .net *"_s5", 1 0, L_0x7f391c7fc0f0;  1 drivers
v0x5599c5063b80_0 .net *"_s8", 31 0, L_0x5599c507a120;  1 drivers
v0x5599c5063c60_0 .net "clk", 0 0, v0x5599c5068e80_0;  alias, 1 drivers
v0x5599c5063d00_0 .var/i "i", 31 0;
v0x5599c5063de0_0 .net "rd", 4 0, v0x5599c5066e60_0;  alias, 1 drivers
v0x5599c5063f30_0 .net "rd_din", 31 0, L_0x5599c507b490;  alias, 1 drivers
v0x5599c5063fd0_0 .net "reset", 0 0, v0x5599c50690b0_0;  alias, 1 drivers
v0x5599c5064070 .array "rf", 31 0, 31 0;
v0x5599c5064130_0 .net "rs1", 4 0, L_0x5599c5079d00;  alias, 1 drivers
v0x5599c5064210_0 .net "rs1_dout", 31 0, L_0x5599c507a010;  alias, 1 drivers
v0x5599c50642f0_0 .net "rs2", 4 0, L_0x5599c507a490;  1 drivers
v0x5599c50643d0_0 .net "rs2_dout", 31 0, L_0x5599c507a380;  alias, 1 drivers
v0x5599c50644b0_0 .net "write_enable", 0 0, v0x5599c5066f50_0;  alias, 1 drivers
L_0x5599c5079df0 .array/port v0x5599c5064070, L_0x5599c5079e90;
L_0x5599c5079e90 .concat [ 5 2 0 0], L_0x5599c5079d00, L_0x7f391c7fc0f0;
L_0x5599c507a120 .array/port v0x5599c5064070, L_0x5599c507a1c0;
L_0x5599c507a1c0 .concat [ 5 2 0 0], L_0x5599c507a490, L_0x7f391c7fc138;
S_0x5599c5064790 .scope module, "stall" "STALL" 3 177, 3 407 0, S_0x5599c5017960;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_rs1"
    .port_info 1 /INPUT 5 "ID_rs2"
    .port_info 2 /INPUT 5 "ID_EX_rd"
    .port_info 3 /INPUT 1 "ID_EX_mem_read"
    .port_info 4 /INPUT 1 "EX_MEM_is_branch"
    .port_info 5 /INPUT 1 "MEM_WB_is_branch"
    .port_info 6 /INPUT 1 "permanent_stall"
    .port_info 7 /OUTPUT 1 "is_stall"
v0x5599c5064a00_0 .net "EX_MEM_is_branch", 0 0, v0x5599c5059a30_0;  alias, 1 drivers
v0x5599c5064ac0_0 .net "ID_EX_mem_read", 0 0, v0x5599c5066200_0;  1 drivers
v0x5599c5064b80_0 .net "ID_EX_rd", 4 0, v0x5599c50664f0_0;  1 drivers
v0x5599c5064c70_0 .net "ID_rs1", 4 0, L_0x5599c5079d00;  alias, 1 drivers
v0x5599c5064d60_0 .net "ID_rs2", 4 0, L_0x5599c507a6e0;  1 drivers
v0x5599c5064e70_0 .net "MEM_WB_is_branch", 0 0, v0x5599c5066b50_0;  1 drivers
v0x5599c5064f30_0 .var "is_stall", 0 0;
v0x5599c5064fd0_0 .net "permanent_stall", 0 0, v0x5599c5068720_0;  alias, 1 drivers
E_0x5599c5064960/0 .event edge, v0x5599c5064130_0, v0x5599c5064b80_0, v0x5599c5064ac0_0, v0x5599c5064d60_0;
E_0x5599c5064960/1 .event edge, v0x5599c5059a30_0, v0x5599c5064e70_0, v0x5599c505f130_0;
E_0x5599c5064960 .event/or E_0x5599c5064960/0, E_0x5599c5064960/1;
    .scope S_0x5599c5059f90;
T_0 ;
    %wait E_0x5599c505a190;
    %load/vec4 v0x5599c505bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c505bf00_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5599c505bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5599c505b9a0_0;
    %store/vec4 v0x5599c505bf00_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x5599c505b9a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505aac0, 4;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5599c505b9a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505b280, 4;
    %load/vec4 v0x5599c505b9a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x5599c505b9a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505a600, 4;
    %parti/s 2, 0, 2;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0x5599c505b9a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505aac0, 4;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5599c505bf00_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5599c505b9a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5599c505bf00_0, 0, 32;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5599c505b9a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5599c505bf00_0, 0, 32;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5599c5059f90;
T_1 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c505bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c505bb10_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5599c505bb10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5599c505bb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505aac0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v0x5599c505bb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5599c505bb10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505b280, 0, 4;
    %load/vec4 v0x5599c505bb10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599c505bb10_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c505a500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5599c505b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5599c505bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505a600, 4;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5599c505be30_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505aac0, 0, 4;
    %load/vec4 v0x5599c505b0a0_0;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505b280, 0, 4;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5599c505a600, 4;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x5599c505b0a0_0;
    %parti/s 5, 2, 3;
    %load/vec4 v0x5599c505a500_0;
    %xor;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505a600, 0, 4;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5599c5059f90;
T_2 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c505b830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5599c505a500_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x5599c505bcc0_0;
    %nor/r;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5599c505a500_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5599c5062690;
T_3 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5062c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5062aa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5599c5062b60_0;
    %assign/vec4 v0x5599c5062aa0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5599c5060b40;
T_4 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5061860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50615e0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5599c50615e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5599c50615e0_0;
    %store/vec4a v0x5599c50617a0, 4, 0;
    %load/vec4 v0x5599c50615e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599c50615e0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call/w 4 21 "$readmemh", "./scoring_tb/recursive_mem.txt", v0x5599c50617a0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5599c50633d0;
T_5 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c50644b0_0;
    %load/vec4 v0x5599c5063de0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5599c5063f30_0;
    %load/vec4 v0x5599c5063de0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c5064070, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5599c50633d0;
T_6 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5063fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c5063d00_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x5599c5063d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5599c5063d00_0;
    %store/vec4a v0x5599c5064070, 4, 0;
    %load/vec4 v0x5599c5063d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599c5063d00_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5599c5064070, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5599c505c7c0;
T_7 ;
    %wait E_0x5599c505cb50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505cee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505cd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505d040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505d1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505ccb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505d3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c505cbd0_0, 0, 1;
    %load/vec4 v0x5599c505d310_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505ccb0_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505ccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505ccb0_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505cee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505cf80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505ccb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505d4b0_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505cd70_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c505ce10_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5599c5064790;
T_8 ;
    %wait E_0x5599c5064960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5064f30_0, 0, 1;
    %load/vec4 v0x5599c5064c70_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c5064c70_0;
    %load/vec4 v0x5599c5064b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c5064ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5064f30_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x5599c5064d60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c5064d60_0;
    %load/vec4 v0x5599c5064b80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c5064ac0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5064f30_0, 0, 1;
T_8.2 ;
    %load/vec4 v0x5599c5064a00_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5599c5064e70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.4, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5064f30_0, 0, 1;
T_8.4 ;
    %load/vec4 v0x5599c5064fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5064f30_0, 0, 1;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5599c5061a40;
T_9 ;
    %wait E_0x5599c5061c20;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x5599c5061e80_0, 0, 7;
    %load/vec4 v0x5599c5061e80_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5599c5061da0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5599c5061e80_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x5599c5061da0_0;
    %or;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x5599c5061da0_0;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
T_9.10 ;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x5599c5061e80_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.11, 4;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x5599c5061da0_0;
    %or;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x5599c5061da0_0;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
T_9.14 ;
    %jmp T_9.12;
T_9.11 ;
    %load/vec4 v0x5599c5061f40_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x5599c5061da0_0;
    %or;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x5599c5061da0_0;
    %store/vec4 v0x5599c5061ca0_0, 0, 32;
T_9.16 ;
T_9.12 ;
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5599c5058c30;
T_10 ;
    %wait E_0x5599c5058e60;
    %load/vec4 v0x5599c5058fc0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x5599c5058fc0_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5599c5058fc0_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x5599c5058ee0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5599c50171b0;
T_11 ;
    %wait E_0x5599c4fe8fe0;
    %load/vec4 v0x5599c5017800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x5599c502dbc0_0;
    %store/vec4 v0x5599c5017570_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5599c5034130_0;
    %store/vec4 v0x5599c5017570_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5599c5034d30_0;
    %store/vec4 v0x5599c5017570_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x5599c5012800_0;
    %store/vec4 v0x5599c5017570_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5599c5057310;
T_12 ;
    %wait E_0x5599c5040390;
    %load/vec4 v0x5599c50578d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5599c50575d0_0;
    %store/vec4 v0x5599c50579c0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5599c50576d0_0;
    %store/vec4 v0x5599c50579c0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5599c5057790_0;
    %store/vec4 v0x5599c50579c0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x5599c5057830_0;
    %store/vec4 v0x5599c50579c0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5599c5058160;
T_13 ;
    %wait E_0x5599c4fe95c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %load/vec4 v0x5599c5058600_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5599c5058810_0, 0, 2;
    %load/vec4 v0x5599c5058600_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x5599c5058ab0_0, 0, 7;
    %load/vec4 v0x5599c5058600_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x5599c50588f0_0, 0, 3;
    %load/vec4 v0x5599c5058600_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x5599c50589d0_0, 0, 7;
    %load/vec4 v0x5599c5058ab0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %jmp T_13.8;
T_13.0 ;
    %load/vec4 v0x5599c50589d0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_13.9, 4;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.11, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %add;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_13.13, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %and;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.15, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %or;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %xor;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.18;
T_13.17 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.19, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.21, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.22 ;
T_13.20 ;
T_13.18 ;
T_13.16 ;
T_13.14 ;
T_13.12 ;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5599c50589d0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5599c50588f0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.23, 8;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %sub;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.24;
T_13.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.24 ;
T_13.10 ;
    %jmp T_13.8;
T_13.1 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.25, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %add;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_13.27, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %and;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %or;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.30;
T_13.29 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.31, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %xor;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.35, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.36 ;
T_13.34 ;
T_13.32 ;
T_13.30 ;
T_13.28 ;
T_13.26 ;
    %jmp T_13.8;
T_13.2 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.37, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %add;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.38;
T_13.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.38 ;
    %jmp T_13.8;
T_13.3 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_13.39, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %add;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.40;
T_13.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.40 ;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0x5599c50588f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.41, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %add;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c50586e0_0, 0, 32;
T_13.42 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_13.43, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %cmp/e;
    %jmp/0xz  T_13.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %jmp T_13.46;
T_13.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
T_13.46 ;
    %jmp T_13.44;
T_13.43 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.47, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %cmp/e;
    %jmp/0xz  T_13.49, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %jmp T_13.50;
T_13.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
T_13.50 ;
    %jmp T_13.48;
T_13.47 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_13.51, 4;
    %load/vec4 v0x5599c5058470_0;
    %load/vec4 v0x5599c5058530_0;
    %cmp/s;
    %jmp/0xz  T_13.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %jmp T_13.54;
T_13.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
T_13.54 ;
    %jmp T_13.52;
T_13.51 ;
    %load/vec4 v0x5599c50588f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_13.55, 4;
    %load/vec4 v0x5599c5058530_0;
    %load/vec4 v0x5599c5058470_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_13.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
    %jmp T_13.58;
T_13.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
T_13.58 ;
    %jmp T_13.56;
T_13.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5058390_0, 0, 1;
T_13.56 ;
T_13.52 ;
T_13.48 ;
T_13.44 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5599c505eb50;
T_14 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c505f240_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5599c505f130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5599c505eed0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5599c505f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c505efb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5599c505eed0_0;
    %cmpi/u 1, 0, 2;
    %jmp/0xz  T_14.2, 5;
    %load/vec4 v0x5599c505eed0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5599c505f050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c505efb0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5599c505f050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5599c505efb0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5599c50590e0;
T_15 ;
    %wait E_0x5599c50593e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059af0_0, 0, 1;
    %load/vec4 v0x5599c5059d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5599c5059460_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %load/vec4 v0x5599c50597e0_0;
    %load/vec4 v0x5599c5059600_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
T_15.5 ;
    %load/vec4 v0x5599c5059600_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5599c5059460_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %load/vec4 v0x5599c50597e0_0;
    %load/vec4 v0x5599c50596f0_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
T_15.9 ;
    %load/vec4 v0x5599c50596f0_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5599c5059460_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5599c50598f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %load/vec4 v0x5599c50597e0_0;
    %load/vec4 v0x5599c5059600_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
T_15.13 ;
    %load/vec4 v0x5599c5059600_0;
    %load/vec4 v0x5599c5059540_0;
    %add;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x5599c5059460_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5599c50598f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %load/vec4 v0x5599c50597e0_0;
    %load/vec4 v0x5599c5059600_0;
    %addi 4, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_15.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
T_15.17 ;
    %load/vec4 v0x5599c5059600_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c5059bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5059a30_0, 0, 1;
    %load/vec4 v0x5599c5059600_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5599c5059c70_0, 0, 32;
T_15.15 ;
T_15.11 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5599c505d6f0;
T_16 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c505e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5599c505e2e0_0;
    %ix/getv 3, v0x5599c505e3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5599c505e640, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5599c505d6f0;
T_17 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c505e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c505e560_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x5599c505e560_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5599c505e560_0;
    %store/vec4a v0x5599c505e640, 4, 0;
    %load/vec4 v0x5599c505e560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599c505e560_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5599c505f3e0;
T_18 ;
    %wait E_0x5599c505d9a0;
    %load/vec4 v0x5599c505fc10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fc10_0;
    %load/vec4 v0x5599c505f720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505f820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5599c505fa60_0, 0, 2;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5599c505fc10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fc10_0;
    %load/vec4 v0x5599c505fdb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505fe90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5599c505fa60_0, 0, 2;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5599c505fc10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fc10_0;
    %load/vec4 v0x5599c505f8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505f9a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5599c505fa60_0, 0, 2;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5599c505fa60_0, 0, 2;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %load/vec4 v0x5599c505fcd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fcd0_0;
    %load/vec4 v0x5599c505f720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505f820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5599c505fb70_0, 0, 2;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x5599c505fcd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fcd0_0;
    %load/vec4 v0x5599c505fdb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505fe90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5599c505fb70_0, 0, 2;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x5599c505fcd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5599c505fcd0_0;
    %load/vec4 v0x5599c505f8e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5599c505f9a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5599c505fb70_0, 0, 2;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5599c505fb70_0, 0, 2;
T_18.11 ;
T_18.9 ;
T_18.7 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5599c5017960;
T_19 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5068be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066a60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5599c5068180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5599c5067d70_0;
    %assign/vec4 v0x5599c5066990_0, 0;
    %load/vec4 v0x5599c5067c30_0;
    %assign/vec4 v0x5599c5066a60_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5599c5017960;
T_20 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5068be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c5065950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5065a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065ac0_0, 0;
T_20.0 ;
    %load/vec4 v0x5599c5068180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5599c5065950_0;
    %assign/vec4 v0x5599c5065950_0, 0;
    %load/vec4 v0x5599c5065a20_0;
    %assign/vec4 v0x5599c5065a20_0, 0;
    %load/vec4 v0x5599c5065ac0_0;
    %assign/vec4 v0x5599c5065ac0_0, 0;
T_20.2 ;
    %load/vec4 v0x5599c5068be0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5599c5068180_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5599c5065380_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c50668c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c50664f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5066200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c50662a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5066340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5066160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5065cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c50665b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c5066650_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c5066800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c50663e0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5599c5068a40_0;
    %assign/vec4 v0x5599c5066710_0, 0;
    %load/vec4 v0x5599c5068b10_0;
    %assign/vec4 v0x5599c50668c0_0, 0;
    %load/vec4 v0x5599c5066990_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x5599c50664f0_0, 0;
    %load/vec4 v0x5599c5068310_0;
    %assign/vec4 v0x5599c5066200_0, 0;
    %load/vec4 v0x5599c50683b0_0;
    %assign/vec4 v0x5599c50662a0_0, 0;
    %load/vec4 v0x5599c5068450_0;
    %assign/vec4 v0x5599c5066340_0, 0;
    %load/vec4 v0x5599c5067eb0_0;
    %assign/vec4 v0x5599c5066160_0, 0;
    %load/vec4 v0x5599c5067960_0;
    %assign/vec4 v0x5599c5065ec0_0, 0;
    %load/vec4 v0x5599c5067710_0;
    %assign/vec4 v0x5599c5065e00_0, 0;
    %load/vec4 v0x5599c5066990_0;
    %assign/vec4 v0x5599c5065cf0_0, 0;
    %load/vec4 v0x5599c5067cd0_0;
    %assign/vec4 v0x5599c5066070_0, 0;
    %load/vec4 v0x5599c5068db0_0;
    %assign/vec4 v0x5599c50665b0_0, 0;
    %load/vec4 v0x5599c5067040_0;
    %assign/vec4 v0x5599c5066650_0, 0;
    %load/vec4 v0x5599c5066990_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x5599c5066800_0, 0;
    %load/vec4 v0x5599c5066e60_0;
    %assign/vec4 v0x5599c5065950_0, 0;
    %load/vec4 v0x5599c5068c80_0;
    %assign/vec4 v0x5599c5065a20_0, 0;
    %load/vec4 v0x5599c5066f50_0;
    %assign/vec4 v0x5599c5065ac0_0, 0;
    %load/vec4 v0x5599c5066a60_0;
    %assign/vec4 v0x5599c50663e0_0, 0;
T_20.5 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5599c5017960;
T_21 ;
    %wait E_0x5599c4fe92d0;
    %load/vec4 v0x5599c5068810_0;
    %store/vec4 v0x5599c5068720_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5599c5017960;
T_22 ;
    %wait E_0x5599c4fe8cf0;
    %load/vec4 v0x5599c50684f0_0;
    %store/vec4 v0x5599c5067b90_0, 0, 2;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5599c5017960;
T_23 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5068be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c50651b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5065290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5065520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c50655c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c5065700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c50657f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5065660_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5599c5067ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x5599c50663e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5599c50651b0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x5599c50678a0_0;
    %assign/vec4 v0x5599c50651b0_0, 0;
T_23.3 ;
    %load/vec4 v0x5599c50674f0_0;
    %assign/vec4 v0x5599c5065290_0, 0;
    %load/vec4 v0x5599c50664f0_0;
    %assign/vec4 v0x5599c5065700_0, 0;
    %load/vec4 v0x5599c5066200_0;
    %assign/vec4 v0x5599c5065450_0, 0;
    %load/vec4 v0x5599c50662a0_0;
    %assign/vec4 v0x5599c5065520_0, 0;
    %load/vec4 v0x5599c5066340_0;
    %assign/vec4 v0x5599c50655c0_0, 0;
    %load/vec4 v0x5599c50665b0_0;
    %assign/vec4 v0x5599c50657f0_0, 0;
    %load/vec4 v0x5599c5067e10_0;
    %assign/vec4 v0x5599c5065380_0, 0;
    %load/vec4 v0x5599c5068270_0;
    %assign/vec4 v0x5599c5065660_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5599c5017960;
T_24 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5068be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5066bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5599c5066f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5599c5066d90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5599c5066e60_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5599c5065520_0;
    %assign/vec4 v0x5599c5066bf0_0, 0;
    %load/vec4 v0x5599c50657f0_0;
    %assign/vec4 v0x5599c5066f50_0, 0;
    %load/vec4 v0x5599c50651b0_0;
    %assign/vec4 v0x5599c5066cc0_0, 0;
    %load/vec4 v0x5599c50689a0_0;
    %assign/vec4 v0x5599c5066d90_0, 0;
    %load/vec4 v0x5599c5065700_0;
    %assign/vec4 v0x5599c5066e60_0, 0;
    %load/vec4 v0x5599c5065380_0;
    %assign/vec4 v0x5599c5066b50_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5599c4f818b0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c5068e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c50690b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c5069150_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5599c50690b0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5599c50690b0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5599c4f818b0;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x5599c5068e80_0;
    %inv;
    %store/vec4 v0x5599c5068e80_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5599c4f818b0;
T_27 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5069150_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5599c5069150_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5599c4f818b0;
T_28 ;
    %wait E_0x5599c505a110;
    %load/vec4 v0x5599c5068fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %vpi_call/w 2 39 "$display", "TOTAL CYCLE %d\012", v0x5599c5069150_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5599c5068f20_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x5599c5068f20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.3, 5;
    %vpi_call/w 2 42 "$display", "%d %x\012", v0x5599c5068f20_0, &A<v0x5599c5064070, v0x5599c5068f20_0 > {0 0 0};
    %load/vec4 v0x5599c5068f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5599c5068f20_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %vpi_call/w 2 43 "$finish" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top.v";
    "./cpu.v";
    "Memory.v";
    "RegisterFile.v";
