// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel0,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.375000,HLS_SYN_LAT=135,HLS_SYN_TPT=110,HLS_SYN_MEM=20,HLS_SYN_DSP=24,HLS_SYN_FF=7934,HLS_SYN_LUT=13856,HLS_VERSION=2019_2}" *)

module kernel0 (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem_A_AWVALID,
        m_axi_gmem_A_AWREADY,
        m_axi_gmem_A_AWADDR,
        m_axi_gmem_A_AWID,
        m_axi_gmem_A_AWLEN,
        m_axi_gmem_A_AWSIZE,
        m_axi_gmem_A_AWBURST,
        m_axi_gmem_A_AWLOCK,
        m_axi_gmem_A_AWCACHE,
        m_axi_gmem_A_AWPROT,
        m_axi_gmem_A_AWQOS,
        m_axi_gmem_A_AWREGION,
        m_axi_gmem_A_AWUSER,
        m_axi_gmem_A_WVALID,
        m_axi_gmem_A_WREADY,
        m_axi_gmem_A_WDATA,
        m_axi_gmem_A_WSTRB,
        m_axi_gmem_A_WLAST,
        m_axi_gmem_A_WID,
        m_axi_gmem_A_WUSER,
        m_axi_gmem_A_ARVALID,
        m_axi_gmem_A_ARREADY,
        m_axi_gmem_A_ARADDR,
        m_axi_gmem_A_ARID,
        m_axi_gmem_A_ARLEN,
        m_axi_gmem_A_ARSIZE,
        m_axi_gmem_A_ARBURST,
        m_axi_gmem_A_ARLOCK,
        m_axi_gmem_A_ARCACHE,
        m_axi_gmem_A_ARPROT,
        m_axi_gmem_A_ARQOS,
        m_axi_gmem_A_ARREGION,
        m_axi_gmem_A_ARUSER,
        m_axi_gmem_A_RVALID,
        m_axi_gmem_A_RREADY,
        m_axi_gmem_A_RDATA,
        m_axi_gmem_A_RLAST,
        m_axi_gmem_A_RID,
        m_axi_gmem_A_RUSER,
        m_axi_gmem_A_RRESP,
        m_axi_gmem_A_BVALID,
        m_axi_gmem_A_BREADY,
        m_axi_gmem_A_BRESP,
        m_axi_gmem_A_BID,
        m_axi_gmem_A_BUSER,
        m_axi_gmem_B_AWVALID,
        m_axi_gmem_B_AWREADY,
        m_axi_gmem_B_AWADDR,
        m_axi_gmem_B_AWID,
        m_axi_gmem_B_AWLEN,
        m_axi_gmem_B_AWSIZE,
        m_axi_gmem_B_AWBURST,
        m_axi_gmem_B_AWLOCK,
        m_axi_gmem_B_AWCACHE,
        m_axi_gmem_B_AWPROT,
        m_axi_gmem_B_AWQOS,
        m_axi_gmem_B_AWREGION,
        m_axi_gmem_B_AWUSER,
        m_axi_gmem_B_WVALID,
        m_axi_gmem_B_WREADY,
        m_axi_gmem_B_WDATA,
        m_axi_gmem_B_WSTRB,
        m_axi_gmem_B_WLAST,
        m_axi_gmem_B_WID,
        m_axi_gmem_B_WUSER,
        m_axi_gmem_B_ARVALID,
        m_axi_gmem_B_ARREADY,
        m_axi_gmem_B_ARADDR,
        m_axi_gmem_B_ARID,
        m_axi_gmem_B_ARLEN,
        m_axi_gmem_B_ARSIZE,
        m_axi_gmem_B_ARBURST,
        m_axi_gmem_B_ARLOCK,
        m_axi_gmem_B_ARCACHE,
        m_axi_gmem_B_ARPROT,
        m_axi_gmem_B_ARQOS,
        m_axi_gmem_B_ARREGION,
        m_axi_gmem_B_ARUSER,
        m_axi_gmem_B_RVALID,
        m_axi_gmem_B_RREADY,
        m_axi_gmem_B_RDATA,
        m_axi_gmem_B_RLAST,
        m_axi_gmem_B_RID,
        m_axi_gmem_B_RUSER,
        m_axi_gmem_B_RRESP,
        m_axi_gmem_B_BVALID,
        m_axi_gmem_B_BREADY,
        m_axi_gmem_B_BRESP,
        m_axi_gmem_B_BID,
        m_axi_gmem_B_BUSER,
        m_axi_gmem_C_AWVALID,
        m_axi_gmem_C_AWREADY,
        m_axi_gmem_C_AWADDR,
        m_axi_gmem_C_AWID,
        m_axi_gmem_C_AWLEN,
        m_axi_gmem_C_AWSIZE,
        m_axi_gmem_C_AWBURST,
        m_axi_gmem_C_AWLOCK,
        m_axi_gmem_C_AWCACHE,
        m_axi_gmem_C_AWPROT,
        m_axi_gmem_C_AWQOS,
        m_axi_gmem_C_AWREGION,
        m_axi_gmem_C_AWUSER,
        m_axi_gmem_C_WVALID,
        m_axi_gmem_C_WREADY,
        m_axi_gmem_C_WDATA,
        m_axi_gmem_C_WSTRB,
        m_axi_gmem_C_WLAST,
        m_axi_gmem_C_WID,
        m_axi_gmem_C_WUSER,
        m_axi_gmem_C_ARVALID,
        m_axi_gmem_C_ARREADY,
        m_axi_gmem_C_ARADDR,
        m_axi_gmem_C_ARID,
        m_axi_gmem_C_ARLEN,
        m_axi_gmem_C_ARSIZE,
        m_axi_gmem_C_ARBURST,
        m_axi_gmem_C_ARLOCK,
        m_axi_gmem_C_ARCACHE,
        m_axi_gmem_C_ARPROT,
        m_axi_gmem_C_ARQOS,
        m_axi_gmem_C_ARREGION,
        m_axi_gmem_C_ARUSER,
        m_axi_gmem_C_RVALID,
        m_axi_gmem_C_RREADY,
        m_axi_gmem_C_RDATA,
        m_axi_gmem_C_RLAST,
        m_axi_gmem_C_RID,
        m_axi_gmem_C_RUSER,
        m_axi_gmem_C_RRESP,
        m_axi_gmem_C_BVALID,
        m_axi_gmem_C_BREADY,
        m_axi_gmem_C_BRESP,
        m_axi_gmem_C_BID,
        m_axi_gmem_C_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_A_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_A_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM_A_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_A_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_A_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_A_CACHE_VALUE = 3;
parameter    C_M_AXI_ID_WIDTH = 1;
parameter    C_M_AXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_B_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM_B_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_B_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_B_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_B_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM_C_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_C_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM_C_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_C_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_C_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_C_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_A_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_B_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_GMEM_C_WSTRB_WIDTH = (64 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem_A_AWVALID;
input   m_axi_gmem_A_AWREADY;
output  [C_M_AXI_GMEM_A_ADDR_WIDTH - 1:0] m_axi_gmem_A_AWADDR;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_AWID;
output  [7:0] m_axi_gmem_A_AWLEN;
output  [2:0] m_axi_gmem_A_AWSIZE;
output  [1:0] m_axi_gmem_A_AWBURST;
output  [1:0] m_axi_gmem_A_AWLOCK;
output  [3:0] m_axi_gmem_A_AWCACHE;
output  [2:0] m_axi_gmem_A_AWPROT;
output  [3:0] m_axi_gmem_A_AWQOS;
output  [3:0] m_axi_gmem_A_AWREGION;
output  [C_M_AXI_GMEM_A_AWUSER_WIDTH - 1:0] m_axi_gmem_A_AWUSER;
output   m_axi_gmem_A_WVALID;
input   m_axi_gmem_A_WREADY;
output  [C_M_AXI_GMEM_A_DATA_WIDTH - 1:0] m_axi_gmem_A_WDATA;
output  [C_M_AXI_GMEM_A_WSTRB_WIDTH - 1:0] m_axi_gmem_A_WSTRB;
output   m_axi_gmem_A_WLAST;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_WID;
output  [C_M_AXI_GMEM_A_WUSER_WIDTH - 1:0] m_axi_gmem_A_WUSER;
output   m_axi_gmem_A_ARVALID;
input   m_axi_gmem_A_ARREADY;
output  [C_M_AXI_GMEM_A_ADDR_WIDTH - 1:0] m_axi_gmem_A_ARADDR;
output  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_ARID;
output  [7:0] m_axi_gmem_A_ARLEN;
output  [2:0] m_axi_gmem_A_ARSIZE;
output  [1:0] m_axi_gmem_A_ARBURST;
output  [1:0] m_axi_gmem_A_ARLOCK;
output  [3:0] m_axi_gmem_A_ARCACHE;
output  [2:0] m_axi_gmem_A_ARPROT;
output  [3:0] m_axi_gmem_A_ARQOS;
output  [3:0] m_axi_gmem_A_ARREGION;
output  [C_M_AXI_GMEM_A_ARUSER_WIDTH - 1:0] m_axi_gmem_A_ARUSER;
input   m_axi_gmem_A_RVALID;
output   m_axi_gmem_A_RREADY;
input  [C_M_AXI_GMEM_A_DATA_WIDTH - 1:0] m_axi_gmem_A_RDATA;
input   m_axi_gmem_A_RLAST;
input  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_RID;
input  [C_M_AXI_GMEM_A_RUSER_WIDTH - 1:0] m_axi_gmem_A_RUSER;
input  [1:0] m_axi_gmem_A_RRESP;
input   m_axi_gmem_A_BVALID;
output   m_axi_gmem_A_BREADY;
input  [1:0] m_axi_gmem_A_BRESP;
input  [C_M_AXI_GMEM_A_ID_WIDTH - 1:0] m_axi_gmem_A_BID;
input  [C_M_AXI_GMEM_A_BUSER_WIDTH - 1:0] m_axi_gmem_A_BUSER;
output   m_axi_gmem_B_AWVALID;
input   m_axi_gmem_B_AWREADY;
output  [C_M_AXI_GMEM_B_ADDR_WIDTH - 1:0] m_axi_gmem_B_AWADDR;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_AWID;
output  [7:0] m_axi_gmem_B_AWLEN;
output  [2:0] m_axi_gmem_B_AWSIZE;
output  [1:0] m_axi_gmem_B_AWBURST;
output  [1:0] m_axi_gmem_B_AWLOCK;
output  [3:0] m_axi_gmem_B_AWCACHE;
output  [2:0] m_axi_gmem_B_AWPROT;
output  [3:0] m_axi_gmem_B_AWQOS;
output  [3:0] m_axi_gmem_B_AWREGION;
output  [C_M_AXI_GMEM_B_AWUSER_WIDTH - 1:0] m_axi_gmem_B_AWUSER;
output   m_axi_gmem_B_WVALID;
input   m_axi_gmem_B_WREADY;
output  [C_M_AXI_GMEM_B_DATA_WIDTH - 1:0] m_axi_gmem_B_WDATA;
output  [C_M_AXI_GMEM_B_WSTRB_WIDTH - 1:0] m_axi_gmem_B_WSTRB;
output   m_axi_gmem_B_WLAST;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_WID;
output  [C_M_AXI_GMEM_B_WUSER_WIDTH - 1:0] m_axi_gmem_B_WUSER;
output   m_axi_gmem_B_ARVALID;
input   m_axi_gmem_B_ARREADY;
output  [C_M_AXI_GMEM_B_ADDR_WIDTH - 1:0] m_axi_gmem_B_ARADDR;
output  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_ARID;
output  [7:0] m_axi_gmem_B_ARLEN;
output  [2:0] m_axi_gmem_B_ARSIZE;
output  [1:0] m_axi_gmem_B_ARBURST;
output  [1:0] m_axi_gmem_B_ARLOCK;
output  [3:0] m_axi_gmem_B_ARCACHE;
output  [2:0] m_axi_gmem_B_ARPROT;
output  [3:0] m_axi_gmem_B_ARQOS;
output  [3:0] m_axi_gmem_B_ARREGION;
output  [C_M_AXI_GMEM_B_ARUSER_WIDTH - 1:0] m_axi_gmem_B_ARUSER;
input   m_axi_gmem_B_RVALID;
output   m_axi_gmem_B_RREADY;
input  [C_M_AXI_GMEM_B_DATA_WIDTH - 1:0] m_axi_gmem_B_RDATA;
input   m_axi_gmem_B_RLAST;
input  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_RID;
input  [C_M_AXI_GMEM_B_RUSER_WIDTH - 1:0] m_axi_gmem_B_RUSER;
input  [1:0] m_axi_gmem_B_RRESP;
input   m_axi_gmem_B_BVALID;
output   m_axi_gmem_B_BREADY;
input  [1:0] m_axi_gmem_B_BRESP;
input  [C_M_AXI_GMEM_B_ID_WIDTH - 1:0] m_axi_gmem_B_BID;
input  [C_M_AXI_GMEM_B_BUSER_WIDTH - 1:0] m_axi_gmem_B_BUSER;
output   m_axi_gmem_C_AWVALID;
input   m_axi_gmem_C_AWREADY;
output  [C_M_AXI_GMEM_C_ADDR_WIDTH - 1:0] m_axi_gmem_C_AWADDR;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_AWID;
output  [7:0] m_axi_gmem_C_AWLEN;
output  [2:0] m_axi_gmem_C_AWSIZE;
output  [1:0] m_axi_gmem_C_AWBURST;
output  [1:0] m_axi_gmem_C_AWLOCK;
output  [3:0] m_axi_gmem_C_AWCACHE;
output  [2:0] m_axi_gmem_C_AWPROT;
output  [3:0] m_axi_gmem_C_AWQOS;
output  [3:0] m_axi_gmem_C_AWREGION;
output  [C_M_AXI_GMEM_C_AWUSER_WIDTH - 1:0] m_axi_gmem_C_AWUSER;
output   m_axi_gmem_C_WVALID;
input   m_axi_gmem_C_WREADY;
output  [C_M_AXI_GMEM_C_DATA_WIDTH - 1:0] m_axi_gmem_C_WDATA;
output  [C_M_AXI_GMEM_C_WSTRB_WIDTH - 1:0] m_axi_gmem_C_WSTRB;
output   m_axi_gmem_C_WLAST;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_WID;
output  [C_M_AXI_GMEM_C_WUSER_WIDTH - 1:0] m_axi_gmem_C_WUSER;
output   m_axi_gmem_C_ARVALID;
input   m_axi_gmem_C_ARREADY;
output  [C_M_AXI_GMEM_C_ADDR_WIDTH - 1:0] m_axi_gmem_C_ARADDR;
output  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_ARID;
output  [7:0] m_axi_gmem_C_ARLEN;
output  [2:0] m_axi_gmem_C_ARSIZE;
output  [1:0] m_axi_gmem_C_ARBURST;
output  [1:0] m_axi_gmem_C_ARLOCK;
output  [3:0] m_axi_gmem_C_ARCACHE;
output  [2:0] m_axi_gmem_C_ARPROT;
output  [3:0] m_axi_gmem_C_ARQOS;
output  [3:0] m_axi_gmem_C_ARREGION;
output  [C_M_AXI_GMEM_C_ARUSER_WIDTH - 1:0] m_axi_gmem_C_ARUSER;
input   m_axi_gmem_C_RVALID;
output   m_axi_gmem_C_RREADY;
input  [C_M_AXI_GMEM_C_DATA_WIDTH - 1:0] m_axi_gmem_C_RDATA;
input   m_axi_gmem_C_RLAST;
input  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_RID;
input  [C_M_AXI_GMEM_C_RUSER_WIDTH - 1:0] m_axi_gmem_C_RUSER;
input  [1:0] m_axi_gmem_C_RRESP;
input   m_axi_gmem_C_BVALID;
output   m_axi_gmem_C_BREADY;
input  [1:0] m_axi_gmem_C_BRESP;
input  [C_M_AXI_GMEM_C_ID_WIDTH - 1:0] m_axi_gmem_C_BID;
input  [C_M_AXI_GMEM_C_BUSER_WIDTH - 1:0] m_axi_gmem_C_BUSER;

 reg    ap_rst_n_inv;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire   [31:0] A_V;
wire   [31:0] B_V;
wire   [31:0] C_V;
wire    gmem_A_AWREADY;
wire    gmem_A_WREADY;
wire    gmem_A_ARREADY;
wire    gmem_A_RVALID;
wire   [127:0] gmem_A_RDATA;
wire    gmem_A_RLAST;
wire   [0:0] gmem_A_RID;
wire   [0:0] gmem_A_RUSER;
wire   [1:0] gmem_A_RRESP;
wire    gmem_A_BVALID;
wire   [1:0] gmem_A_BRESP;
wire   [0:0] gmem_A_BID;
wire   [0:0] gmem_A_BUSER;
wire    gmem_B_AWREADY;
wire    gmem_B_WREADY;
wire    gmem_B_ARREADY;
wire    gmem_B_RVALID;
wire   [127:0] gmem_B_RDATA;
wire    gmem_B_RLAST;
wire   [0:0] gmem_B_RID;
wire   [0:0] gmem_B_RUSER;
wire   [1:0] gmem_B_RRESP;
wire    gmem_B_BVALID;
wire   [1:0] gmem_B_BRESP;
wire   [0:0] gmem_B_BID;
wire   [0:0] gmem_B_BUSER;
wire    gmem_C_AWREADY;
wire    gmem_C_WREADY;
wire    gmem_C_ARREADY;
wire    gmem_C_RVALID;
wire   [63:0] gmem_C_RDATA;
wire    gmem_C_RLAST;
wire   [0:0] gmem_C_RID;
wire   [0:0] gmem_C_RUSER;
wire   [1:0] gmem_C_RRESP;
wire    gmem_C_BVALID;
wire   [1:0] gmem_C_BRESP;
wire   [0:0] gmem_C_BID;
wire   [0:0] gmem_C_BUSER;
wire    kernel0_entry6_U0_ap_start;
wire    kernel0_entry6_U0_ap_done;
wire    kernel0_entry6_U0_ap_continue;
wire    kernel0_entry6_U0_ap_idle;
wire    kernel0_entry6_U0_ap_ready;
wire    kernel0_entry6_U0_start_out;
wire    kernel0_entry6_U0_start_write;
wire   [31:0] kernel0_entry6_U0_A_V_out_din;
wire    kernel0_entry6_U0_A_V_out_write;
wire   [31:0] kernel0_entry6_U0_B_V_out_din;
wire    kernel0_entry6_U0_B_V_out_write;
wire   [31:0] kernel0_entry6_U0_C_V_out_din;
wire    kernel0_entry6_U0_C_V_out_write;
wire    A_IO_L3_in_U0_ap_start;
wire    A_IO_L3_in_U0_ap_done;
wire    A_IO_L3_in_U0_ap_continue;
wire    A_IO_L3_in_U0_ap_idle;
wire    A_IO_L3_in_U0_ap_ready;
wire    A_IO_L3_in_U0_start_out;
wire    A_IO_L3_in_U0_start_write;
wire    A_IO_L3_in_U0_m_axi_A_V_AWVALID;
wire   [31:0] A_IO_L3_in_U0_m_axi_A_V_AWADDR;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_AWID;
wire   [31:0] A_IO_L3_in_U0_m_axi_A_V_AWLEN;
wire   [2:0] A_IO_L3_in_U0_m_axi_A_V_AWSIZE;
wire   [1:0] A_IO_L3_in_U0_m_axi_A_V_AWBURST;
wire   [1:0] A_IO_L3_in_U0_m_axi_A_V_AWLOCK;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_AWCACHE;
wire   [2:0] A_IO_L3_in_U0_m_axi_A_V_AWPROT;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_AWQOS;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_AWREGION;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_AWUSER;
wire    A_IO_L3_in_U0_m_axi_A_V_WVALID;
wire   [127:0] A_IO_L3_in_U0_m_axi_A_V_WDATA;
wire   [15:0] A_IO_L3_in_U0_m_axi_A_V_WSTRB;
wire    A_IO_L3_in_U0_m_axi_A_V_WLAST;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_WID;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_WUSER;
wire    A_IO_L3_in_U0_m_axi_A_V_ARVALID;
wire   [31:0] A_IO_L3_in_U0_m_axi_A_V_ARADDR;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_ARID;
wire   [31:0] A_IO_L3_in_U0_m_axi_A_V_ARLEN;
wire   [2:0] A_IO_L3_in_U0_m_axi_A_V_ARSIZE;
wire   [1:0] A_IO_L3_in_U0_m_axi_A_V_ARBURST;
wire   [1:0] A_IO_L3_in_U0_m_axi_A_V_ARLOCK;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_ARCACHE;
wire   [2:0] A_IO_L3_in_U0_m_axi_A_V_ARPROT;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_ARQOS;
wire   [3:0] A_IO_L3_in_U0_m_axi_A_V_ARREGION;
wire   [0:0] A_IO_L3_in_U0_m_axi_A_V_ARUSER;
wire    A_IO_L3_in_U0_m_axi_A_V_RREADY;
wire    A_IO_L3_in_U0_m_axi_A_V_BREADY;
wire    A_IO_L3_in_U0_A_V_offset_read;
wire   [127:0] A_IO_L3_in_U0_fifo_A_local_out_V_V_din;
wire    A_IO_L3_in_U0_fifo_A_local_out_V_V_write;
wire    A_IO_L2_in_U0_ap_start;
wire    A_IO_L2_in_U0_start_full_n;
wire    A_IO_L2_in_U0_ap_done;
wire    A_IO_L2_in_U0_ap_continue;
wire    A_IO_L2_in_U0_ap_idle;
wire    A_IO_L2_in_U0_ap_ready;
wire    A_IO_L2_in_U0_start_out;
wire    A_IO_L2_in_U0_start_write;
wire    A_IO_L2_in_U0_fifo_A_in_V_V_read;
wire   [127:0] A_IO_L2_in_U0_fifo_A_out_V_V_din;
wire    A_IO_L2_in_U0_fifo_A_out_V_V_write;
wire   [63:0] A_IO_L2_in_U0_fifo_A_local_out_V_V_din;
wire    A_IO_L2_in_U0_fifo_A_local_out_V_V_write;
wire    A_IO_L2_in_tail_U0_ap_start;
wire    A_IO_L2_in_tail_U0_ap_done;
wire    A_IO_L2_in_tail_U0_ap_continue;
wire    A_IO_L2_in_tail_U0_ap_idle;
wire    A_IO_L2_in_tail_U0_ap_ready;
wire    A_IO_L2_in_tail_U0_start_out;
wire    A_IO_L2_in_tail_U0_start_write;
wire    A_IO_L2_in_tail_U0_fifo_A_in_V_V_read;
wire   [63:0] A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_din;
wire    A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_write;
wire    B_IO_L3_in_U0_ap_start;
wire    B_IO_L3_in_U0_ap_done;
wire    B_IO_L3_in_U0_ap_continue;
wire    B_IO_L3_in_U0_ap_idle;
wire    B_IO_L3_in_U0_ap_ready;
wire    B_IO_L3_in_U0_start_out;
wire    B_IO_L3_in_U0_start_write;
wire    B_IO_L3_in_U0_m_axi_B_V_AWVALID;
wire   [31:0] B_IO_L3_in_U0_m_axi_B_V_AWADDR;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_AWID;
wire   [31:0] B_IO_L3_in_U0_m_axi_B_V_AWLEN;
wire   [2:0] B_IO_L3_in_U0_m_axi_B_V_AWSIZE;
wire   [1:0] B_IO_L3_in_U0_m_axi_B_V_AWBURST;
wire   [1:0] B_IO_L3_in_U0_m_axi_B_V_AWLOCK;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_AWCACHE;
wire   [2:0] B_IO_L3_in_U0_m_axi_B_V_AWPROT;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_AWQOS;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_AWREGION;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_AWUSER;
wire    B_IO_L3_in_U0_m_axi_B_V_WVALID;
wire   [127:0] B_IO_L3_in_U0_m_axi_B_V_WDATA;
wire   [15:0] B_IO_L3_in_U0_m_axi_B_V_WSTRB;
wire    B_IO_L3_in_U0_m_axi_B_V_WLAST;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_WID;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_WUSER;
wire    B_IO_L3_in_U0_m_axi_B_V_ARVALID;
wire   [31:0] B_IO_L3_in_U0_m_axi_B_V_ARADDR;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_ARID;
wire   [31:0] B_IO_L3_in_U0_m_axi_B_V_ARLEN;
wire   [2:0] B_IO_L3_in_U0_m_axi_B_V_ARSIZE;
wire   [1:0] B_IO_L3_in_U0_m_axi_B_V_ARBURST;
wire   [1:0] B_IO_L3_in_U0_m_axi_B_V_ARLOCK;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_ARCACHE;
wire   [2:0] B_IO_L3_in_U0_m_axi_B_V_ARPROT;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_ARQOS;
wire   [3:0] B_IO_L3_in_U0_m_axi_B_V_ARREGION;
wire   [0:0] B_IO_L3_in_U0_m_axi_B_V_ARUSER;
wire    B_IO_L3_in_U0_m_axi_B_V_RREADY;
wire    B_IO_L3_in_U0_m_axi_B_V_BREADY;
wire    B_IO_L3_in_U0_B_V_offset_read;
wire   [127:0] B_IO_L3_in_U0_fifo_B_local_out_V_V_din;
wire    B_IO_L3_in_U0_fifo_B_local_out_V_V_write;
wire    B_IO_L2_in_U0_ap_start;
wire    B_IO_L2_in_U0_ap_done;
wire    B_IO_L2_in_U0_ap_continue;
wire    B_IO_L2_in_U0_ap_idle;
wire    B_IO_L2_in_U0_ap_ready;
wire    B_IO_L2_in_U0_start_out;
wire    B_IO_L2_in_U0_start_write;
wire    B_IO_L2_in_U0_fifo_B_in_V_V_read;
wire   [127:0] B_IO_L2_in_U0_fifo_B_out_V_V_din;
wire    B_IO_L2_in_U0_fifo_B_out_V_V_write;
wire   [63:0] B_IO_L2_in_U0_fifo_B_local_out_V_V_din;
wire    B_IO_L2_in_U0_fifo_B_local_out_V_V_write;
wire    B_IO_L2_in_tail_U0_ap_start;
wire    B_IO_L2_in_tail_U0_ap_done;
wire    B_IO_L2_in_tail_U0_ap_continue;
wire    B_IO_L2_in_tail_U0_ap_idle;
wire    B_IO_L2_in_tail_U0_ap_ready;
wire    B_IO_L2_in_tail_U0_start_out;
wire    B_IO_L2_in_tail_U0_start_write;
wire    B_IO_L2_in_tail_U0_fifo_B_in_V_V_read;
wire   [63:0] B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_din;
wire    B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_write;
wire    PE139_U0_ap_start;
wire    PE139_U0_ap_done;
wire    PE139_U0_ap_continue;
wire    PE139_U0_ap_idle;
wire    PE139_U0_ap_ready;
wire    PE139_U0_start_out;
wire    PE139_U0_start_write;
wire    PE139_U0_fifo_A_in_V_V_read;
wire   [63:0] PE139_U0_fifo_A_out_V_V_din;
wire    PE139_U0_fifo_A_out_V_V_write;
wire    PE139_U0_fifo_B_in_V_V_read;
wire   [63:0] PE139_U0_fifo_B_out_V_V_din;
wire    PE139_U0_fifo_B_out_V_V_write;
wire   [31:0] PE139_U0_fifo_C_drain_out_V_din;
wire    PE139_U0_fifo_C_drain_out_V_write;
wire    PE140_U0_ap_start;
wire    PE140_U0_start_full_n;
wire    PE140_U0_ap_done;
wire    PE140_U0_ap_continue;
wire    PE140_U0_ap_idle;
wire    PE140_U0_ap_ready;
wire    PE140_U0_start_out;
wire    PE140_U0_start_write;
wire    PE140_U0_fifo_A_in_V_V_read;
wire   [63:0] PE140_U0_fifo_A_out_V_V_din;
wire    PE140_U0_fifo_A_out_V_V_write;
wire    PE140_U0_fifo_B_in_V_V_read;
wire   [63:0] PE140_U0_fifo_B_out_V_V_din;
wire    PE140_U0_fifo_B_out_V_V_write;
wire   [31:0] PE140_U0_fifo_C_drain_out_V_din;
wire    PE140_U0_fifo_C_drain_out_V_write;
wire    PE_A_dummy141_U0_ap_start;
wire    PE_A_dummy141_U0_ap_done;
wire    PE_A_dummy141_U0_ap_continue;
wire    PE_A_dummy141_U0_ap_idle;
wire    PE_A_dummy141_U0_ap_ready;
wire    PE_A_dummy141_U0_fifo_A_in_V_V_read;
wire    ap_sync_continue;
wire    PE142_U0_ap_start;
wire    PE142_U0_start_full_n;
wire    PE142_U0_ap_done;
wire    PE142_U0_ap_continue;
wire    PE142_U0_ap_idle;
wire    PE142_U0_ap_ready;
wire    PE142_U0_start_out;
wire    PE142_U0_start_write;
wire    PE142_U0_fifo_A_in_V_V_read;
wire   [63:0] PE142_U0_fifo_A_out_V_V_din;
wire    PE142_U0_fifo_A_out_V_V_write;
wire    PE142_U0_fifo_B_in_V_V_read;
wire   [63:0] PE142_U0_fifo_B_out_V_V_din;
wire    PE142_U0_fifo_B_out_V_V_write;
wire   [31:0] PE142_U0_fifo_C_drain_out_V_din;
wire    PE142_U0_fifo_C_drain_out_V_write;
wire    PE_B_dummy143_U0_ap_start;
wire    PE_B_dummy143_U0_ap_done;
wire    PE_B_dummy143_U0_ap_continue;
wire    PE_B_dummy143_U0_ap_idle;
wire    PE_B_dummy143_U0_ap_ready;
wire    PE_B_dummy143_U0_fifo_B_in_V_V_read;
wire    PE_U0_ap_start;
wire    PE_U0_start_full_n;
wire    PE_U0_ap_done;
wire    PE_U0_ap_continue;
wire    PE_U0_ap_idle;
wire    PE_U0_ap_ready;
wire    PE_U0_start_out;
wire    PE_U0_start_write;
wire    PE_U0_fifo_A_in_V_V_read;
wire   [63:0] PE_U0_fifo_A_out_V_V_din;
wire    PE_U0_fifo_A_out_V_V_write;
wire    PE_U0_fifo_B_in_V_V_read;
wire   [63:0] PE_U0_fifo_B_out_V_V_din;
wire    PE_U0_fifo_B_out_V_V_write;
wire   [31:0] PE_U0_fifo_C_drain_out_V_din;
wire    PE_U0_fifo_C_drain_out_V_write;
wire    PE_A_dummy_U0_ap_start;
wire    PE_A_dummy_U0_ap_done;
wire    PE_A_dummy_U0_ap_continue;
wire    PE_A_dummy_U0_ap_idle;
wire    PE_A_dummy_U0_ap_ready;
wire    PE_A_dummy_U0_fifo_A_in_V_V_read;
wire    PE_B_dummy_U0_ap_start;
wire    PE_B_dummy_U0_ap_done;
wire    PE_B_dummy_U0_ap_continue;
wire    PE_B_dummy_U0_ap_idle;
wire    PE_B_dummy_U0_ap_ready;
wire    PE_B_dummy_U0_fifo_B_in_V_V_read;
wire    C_drain_IO_L1_out_he_U0_ap_start;
wire    C_drain_IO_L1_out_he_U0_ap_done;
wire    C_drain_IO_L1_out_he_U0_ap_continue;
wire    C_drain_IO_L1_out_he_U0_ap_idle;
wire    C_drain_IO_L1_out_he_U0_ap_ready;
wire   [63:0] C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L1_out_he_U0_fifo_C_drain_local_in_V_read;
wire    C_drain_IO_L1_out145_U0_ap_start;
wire    C_drain_IO_L1_out145_U0_ap_done;
wire    C_drain_IO_L1_out145_U0_ap_continue;
wire    C_drain_IO_L1_out145_U0_ap_idle;
wire    C_drain_IO_L1_out145_U0_ap_ready;
wire    C_drain_IO_L1_out145_U0_start_out;
wire    C_drain_IO_L1_out145_U0_start_write;
wire    C_drain_IO_L1_out145_U0_fifo_C_drain_in_V_V_read;
wire   [63:0] C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L1_out145_U0_fifo_C_drain_local_in_V_read;
wire    C_drain_IO_L1_out_he_1_U0_ap_start;
wire    C_drain_IO_L1_out_he_1_U0_ap_done;
wire    C_drain_IO_L1_out_he_1_U0_ap_continue;
wire    C_drain_IO_L1_out_he_1_U0_ap_idle;
wire    C_drain_IO_L1_out_he_1_U0_ap_ready;
wire   [63:0] C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L1_out_he_1_U0_fifo_C_drain_local_in_V_read;
wire    C_drain_IO_L1_out_U0_ap_start;
wire    C_drain_IO_L1_out_U0_ap_done;
wire    C_drain_IO_L1_out_U0_ap_continue;
wire    C_drain_IO_L1_out_U0_ap_idle;
wire    C_drain_IO_L1_out_U0_ap_ready;
wire    C_drain_IO_L1_out_U0_start_out;
wire    C_drain_IO_L1_out_U0_start_write;
wire    C_drain_IO_L1_out_U0_fifo_C_drain_in_V_V_read;
wire   [63:0] C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L1_out_U0_fifo_C_drain_local_in_V_read;
wire    C_drain_IO_L2_out_he_U0_ap_start;
wire    C_drain_IO_L2_out_he_U0_ap_done;
wire    C_drain_IO_L2_out_he_U0_ap_continue;
wire    C_drain_IO_L2_out_he_U0_ap_idle;
wire    C_drain_IO_L2_out_he_U0_ap_ready;
wire   [63:0] C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L2_out_he_U0_fifo_C_drain_local_in_V_V_read;
wire    C_drain_IO_L2_out_U0_ap_start;
wire    C_drain_IO_L2_out_U0_ap_done;
wire    C_drain_IO_L2_out_U0_ap_continue;
wire    C_drain_IO_L2_out_U0_ap_idle;
wire    C_drain_IO_L2_out_U0_ap_ready;
wire    C_drain_IO_L2_out_U0_fifo_C_drain_in_V_V_read;
wire   [63:0] C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_din;
wire    C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_write;
wire    C_drain_IO_L2_out_U0_fifo_C_drain_local_in_V_V_read;
wire    C_drain_IO_L3_out_U0_ap_start;
wire    C_drain_IO_L3_out_U0_ap_done;
wire    C_drain_IO_L3_out_U0_ap_continue;
wire    C_drain_IO_L3_out_U0_ap_idle;
wire    C_drain_IO_L3_out_U0_ap_ready;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_AWVALID;
wire   [31:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWADDR;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWID;
wire   [31:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWLEN;
wire   [2:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWSIZE;
wire   [1:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWBURST;
wire   [1:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWLOCK;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWCACHE;
wire   [2:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWPROT;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWQOS;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWREGION;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_AWUSER;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_WVALID;
wire   [63:0] C_drain_IO_L3_out_U0_m_axi_C_V_WDATA;
wire   [7:0] C_drain_IO_L3_out_U0_m_axi_C_V_WSTRB;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_WLAST;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_WID;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_WUSER;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_ARVALID;
wire   [31:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARADDR;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARID;
wire   [31:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARLEN;
wire   [2:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARSIZE;
wire   [1:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARBURST;
wire   [1:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARLOCK;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARCACHE;
wire   [2:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARPROT;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARQOS;
wire   [3:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARREGION;
wire   [0:0] C_drain_IO_L3_out_U0_m_axi_C_V_ARUSER;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_RREADY;
wire    C_drain_IO_L3_out_U0_m_axi_C_V_BREADY;
wire    C_drain_IO_L3_out_U0_C_V_offset_read;
wire    C_drain_IO_L3_out_U0_fifo_C_drain_local_in_V_V_read;
wire    A_V_c_full_n;
wire   [31:0] A_V_c_dout;
wire    A_V_c_empty_n;
wire    B_V_c_full_n;
wire   [31:0] B_V_c_dout;
wire    B_V_c_empty_n;
wire    C_V_c_full_n;
wire   [31:0] C_V_c_dout;
wire    C_V_c_empty_n;
wire    fifo_A_A_IO_L2_in_0_s_full_n;
wire   [127:0] fifo_A_A_IO_L2_in_0_s_dout;
wire    fifo_A_A_IO_L2_in_0_s_empty_n;
wire    fifo_A_A_IO_L2_in_1_s_full_n;
wire   [127:0] fifo_A_A_IO_L2_in_1_s_dout;
wire    fifo_A_A_IO_L2_in_1_s_empty_n;
wire    fifo_A_PE_0_0_V_V_full_n;
wire   [63:0] fifo_A_PE_0_0_V_V_dout;
wire    fifo_A_PE_0_0_V_V_empty_n;
wire    fifo_A_PE_1_0_V_V_full_n;
wire   [63:0] fifo_A_PE_1_0_V_V_dout;
wire    fifo_A_PE_1_0_V_V_empty_n;
wire    fifo_B_B_IO_L2_in_0_s_full_n;
wire   [127:0] fifo_B_B_IO_L2_in_0_s_dout;
wire    fifo_B_B_IO_L2_in_0_s_empty_n;
wire    fifo_B_B_IO_L2_in_1_s_full_n;
wire   [127:0] fifo_B_B_IO_L2_in_1_s_dout;
wire    fifo_B_B_IO_L2_in_1_s_empty_n;
wire    fifo_B_PE_0_0_V_V_full_n;
wire   [63:0] fifo_B_PE_0_0_V_V_dout;
wire    fifo_B_PE_0_0_V_V_empty_n;
wire    fifo_B_PE_0_1_V_V_full_n;
wire   [63:0] fifo_B_PE_0_1_V_V_dout;
wire    fifo_B_PE_0_1_V_V_empty_n;
wire    fifo_A_PE_0_1_V_V_full_n;
wire   [63:0] fifo_A_PE_0_1_V_V_dout;
wire    fifo_A_PE_0_1_V_V_empty_n;
wire    fifo_B_PE_1_0_V_V_full_n;
wire   [63:0] fifo_B_PE_1_0_V_V_dout;
wire    fifo_B_PE_1_0_V_V_empty_n;
wire    fifo_C_drain_PE_0_0_s_full_n;
wire   [31:0] fifo_C_drain_PE_0_0_s_dout;
wire    fifo_C_drain_PE_0_0_s_empty_n;
wire    fifo_A_PE_0_2_V_V_full_n;
wire   [63:0] fifo_A_PE_0_2_V_V_dout;
wire    fifo_A_PE_0_2_V_V_empty_n;
wire    fifo_B_PE_1_1_V_V_full_n;
wire   [63:0] fifo_B_PE_1_1_V_V_dout;
wire    fifo_B_PE_1_1_V_V_empty_n;
wire    fifo_C_drain_PE_0_1_s_full_n;
wire   [31:0] fifo_C_drain_PE_0_1_s_dout;
wire    fifo_C_drain_PE_0_1_s_empty_n;
wire    fifo_A_PE_1_1_V_V_full_n;
wire   [63:0] fifo_A_PE_1_1_V_V_dout;
wire    fifo_A_PE_1_1_V_V_empty_n;
wire    fifo_B_PE_2_0_V_V_full_n;
wire   [63:0] fifo_B_PE_2_0_V_V_dout;
wire    fifo_B_PE_2_0_V_V_empty_n;
wire    fifo_C_drain_PE_1_0_s_full_n;
wire   [31:0] fifo_C_drain_PE_1_0_s_dout;
wire    fifo_C_drain_PE_1_0_s_empty_n;
wire    fifo_A_PE_1_2_V_V_full_n;
wire   [63:0] fifo_A_PE_1_2_V_V_dout;
wire    fifo_A_PE_1_2_V_V_empty_n;
wire    fifo_B_PE_2_1_V_V_full_n;
wire   [63:0] fifo_B_PE_2_1_V_V_dout;
wire    fifo_B_PE_2_1_V_V_empty_n;
wire    fifo_C_drain_PE_1_1_s_full_n;
wire   [31:0] fifo_C_drain_PE_1_1_s_dout;
wire    fifo_C_drain_PE_1_1_s_empty_n;
wire    fifo_C_drain_C_drain_6_full_n;
wire   [63:0] fifo_C_drain_C_drain_6_dout;
wire    fifo_C_drain_C_drain_6_empty_n;
wire    fifo_C_drain_C_drain_7_full_n;
wire   [63:0] fifo_C_drain_C_drain_7_dout;
wire    fifo_C_drain_C_drain_7_empty_n;
wire    fifo_C_drain_C_drain_8_full_n;
wire   [63:0] fifo_C_drain_C_drain_8_dout;
wire    fifo_C_drain_C_drain_8_empty_n;
wire    fifo_C_drain_C_drain_9_full_n;
wire   [63:0] fifo_C_drain_C_drain_9_dout;
wire    fifo_C_drain_C_drain_9_empty_n;
wire    fifo_C_drain_C_drain_10_full_n;
wire   [63:0] fifo_C_drain_C_drain_10_dout;
wire    fifo_C_drain_C_drain_10_empty_n;
wire    fifo_C_drain_C_drain_11_full_n;
wire   [63:0] fifo_C_drain_C_drain_11_dout;
wire    fifo_C_drain_C_drain_11_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_kernel0_entry6_U0_ap_ready;
wire    ap_sync_kernel0_entry6_U0_ap_ready;
reg   [1:0] kernel0_entry6_U0_ap_ready_count;
reg    ap_sync_reg_A_IO_L3_in_U0_ap_ready;
wire    ap_sync_A_IO_L3_in_U0_ap_ready;
reg   [1:0] A_IO_L3_in_U0_ap_ready_count;
reg    ap_sync_reg_B_IO_L3_in_U0_ap_ready;
wire    ap_sync_B_IO_L3_in_U0_ap_ready;
reg   [1:0] B_IO_L3_in_U0_ap_ready_count;
wire   [0:0] start_for_C_drain_IO_L3_out_U0_din;
wire    start_for_C_drain_IO_L3_out_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L3_out_U0_dout;
wire    start_for_C_drain_IO_L3_out_U0_empty_n;
wire   [0:0] start_for_A_IO_L2_in_U0_din;
wire    start_for_A_IO_L2_in_U0_full_n;
wire   [0:0] start_for_A_IO_L2_in_U0_dout;
wire    start_for_A_IO_L2_in_U0_empty_n;
wire   [0:0] start_for_A_IO_L2_in_tail_U0_din;
wire    start_for_A_IO_L2_in_tail_U0_full_n;
wire   [0:0] start_for_A_IO_L2_in_tail_U0_dout;
wire    start_for_A_IO_L2_in_tail_U0_empty_n;
wire   [0:0] start_for_PE139_U0_din;
wire    start_for_PE139_U0_full_n;
wire   [0:0] start_for_PE139_U0_dout;
wire    start_for_PE139_U0_empty_n;
wire   [0:0] start_for_PE142_U0_din;
wire    start_for_PE142_U0_full_n;
wire   [0:0] start_for_PE142_U0_dout;
wire    start_for_PE142_U0_empty_n;
wire   [0:0] start_for_B_IO_L2_in_U0_din;
wire    start_for_B_IO_L2_in_U0_full_n;
wire   [0:0] start_for_B_IO_L2_in_U0_dout;
wire    start_for_B_IO_L2_in_U0_empty_n;
wire   [0:0] start_for_B_IO_L2_in_tail_U0_din;
wire    start_for_B_IO_L2_in_tail_U0_full_n;
wire   [0:0] start_for_B_IO_L2_in_tail_U0_dout;
wire    start_for_B_IO_L2_in_tail_U0_empty_n;
wire   [0:0] start_for_PE140_U0_din;
wire    start_for_PE140_U0_full_n;
wire   [0:0] start_for_PE140_U0_dout;
wire    start_for_PE140_U0_empty_n;
wire   [0:0] start_for_C_drain_IO_L1_out_he_U0_din;
wire    start_for_C_drain_IO_L1_out_he_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L1_out_he_U0_dout;
wire    start_for_C_drain_IO_L1_out_he_U0_empty_n;
wire   [0:0] start_for_PE_A_dummy141_U0_din;
wire    start_for_PE_A_dummy141_U0_full_n;
wire   [0:0] start_for_PE_A_dummy141_U0_dout;
wire    start_for_PE_A_dummy141_U0_empty_n;
wire   [0:0] start_for_PE_U0_din;
wire    start_for_PE_U0_full_n;
wire   [0:0] start_for_PE_U0_dout;
wire    start_for_PE_U0_empty_n;
wire   [0:0] start_for_C_drain_IO_L1_out_he_1_U0_din;
wire    start_for_C_drain_IO_L1_out_he_1_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L1_out_he_1_U0_dout;
wire    start_for_C_drain_IO_L1_out_he_1_U0_empty_n;
wire    PE_A_dummy141_U0_start_full_n;
wire    PE_A_dummy141_U0_start_write;
wire   [0:0] start_for_PE_B_dummy143_U0_din;
wire    start_for_PE_B_dummy143_U0_full_n;
wire   [0:0] start_for_PE_B_dummy143_U0_dout;
wire    start_for_PE_B_dummy143_U0_empty_n;
wire   [0:0] start_for_C_drain_IO_L1_out145_U0_din;
wire    start_for_C_drain_IO_L1_out145_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L1_out145_U0_dout;
wire    start_for_C_drain_IO_L1_out145_U0_empty_n;
wire    PE_B_dummy143_U0_start_full_n;
wire    PE_B_dummy143_U0_start_write;
wire   [0:0] start_for_PE_A_dummy_U0_din;
wire    start_for_PE_A_dummy_U0_full_n;
wire   [0:0] start_for_PE_A_dummy_U0_dout;
wire    start_for_PE_A_dummy_U0_empty_n;
wire   [0:0] start_for_PE_B_dummy_U0_din;
wire    start_for_PE_B_dummy_U0_full_n;
wire   [0:0] start_for_PE_B_dummy_U0_dout;
wire    start_for_PE_B_dummy_U0_empty_n;
wire   [0:0] start_for_C_drain_IO_L1_out_U0_din;
wire    start_for_C_drain_IO_L1_out_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L1_out_U0_dout;
wire    start_for_C_drain_IO_L1_out_U0_empty_n;
wire    PE_A_dummy_U0_start_full_n;
wire    PE_A_dummy_U0_start_write;
wire    PE_B_dummy_U0_start_full_n;
wire    PE_B_dummy_U0_start_write;
wire    C_drain_IO_L1_out_he_U0_start_full_n;
wire    C_drain_IO_L1_out_he_U0_start_write;
wire   [0:0] start_for_C_drain_IO_L2_out_he_U0_din;
wire    start_for_C_drain_IO_L2_out_he_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L2_out_he_U0_dout;
wire    start_for_C_drain_IO_L2_out_he_U0_empty_n;
wire    C_drain_IO_L1_out_he_1_U0_start_full_n;
wire    C_drain_IO_L1_out_he_1_U0_start_write;
wire   [0:0] start_for_C_drain_IO_L2_out_U0_din;
wire    start_for_C_drain_IO_L2_out_U0_full_n;
wire   [0:0] start_for_C_drain_IO_L2_out_U0_dout;
wire    start_for_C_drain_IO_L2_out_U0_empty_n;
wire    C_drain_IO_L2_out_he_U0_start_full_n;
wire    C_drain_IO_L2_out_he_U0_start_write;
wire    C_drain_IO_L2_out_U0_start_full_n;
wire    C_drain_IO_L2_out_U0_start_write;
wire    C_drain_IO_L3_out_U0_start_full_n;
wire    C_drain_IO_L3_out_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_kernel0_entry6_U0_ap_ready = 1'b0;
#0 kernel0_entry6_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_A_IO_L3_in_U0_ap_ready = 1'b0;
#0 A_IO_L3_in_U0_ap_ready_count = 2'd0;
#0 ap_sync_reg_B_IO_L3_in_U0_ap_ready = 1'b0;
#0 B_IO_L3_in_U0_ap_ready_count = 2'd0;
end

kernel0_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
kernel0_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .A_V(A_V),
    .B_V(B_V),
    .C_V(C_V)
);

kernel0_gmem_A_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_A_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_A_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_A_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_A_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_A_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_A_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_A_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_A_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_A_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_A_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_A_CACHE_VALUE ))
kernel0_gmem_A_m_axi_U(
    .AWVALID(m_axi_gmem_A_AWVALID),
    .AWREADY(m_axi_gmem_A_AWREADY),
    .AWADDR(m_axi_gmem_A_AWADDR),
    .AWID(m_axi_gmem_A_AWID),
    .AWLEN(m_axi_gmem_A_AWLEN),
    .AWSIZE(m_axi_gmem_A_AWSIZE),
    .AWBURST(m_axi_gmem_A_AWBURST),
    .AWLOCK(m_axi_gmem_A_AWLOCK),
    .AWCACHE(m_axi_gmem_A_AWCACHE),
    .AWPROT(m_axi_gmem_A_AWPROT),
    .AWQOS(m_axi_gmem_A_AWQOS),
    .AWREGION(m_axi_gmem_A_AWREGION),
    .AWUSER(m_axi_gmem_A_AWUSER),
    .WVALID(m_axi_gmem_A_WVALID),
    .WREADY(m_axi_gmem_A_WREADY),
    .WDATA(m_axi_gmem_A_WDATA),
    .WSTRB(m_axi_gmem_A_WSTRB),
    .WLAST(m_axi_gmem_A_WLAST),
    .WID(m_axi_gmem_A_WID),
    .WUSER(m_axi_gmem_A_WUSER),
    .ARVALID(m_axi_gmem_A_ARVALID),
    .ARREADY(m_axi_gmem_A_ARREADY),
    .ARADDR(m_axi_gmem_A_ARADDR),
    .ARID(m_axi_gmem_A_ARID),
    .ARLEN(m_axi_gmem_A_ARLEN),
    .ARSIZE(m_axi_gmem_A_ARSIZE),
    .ARBURST(m_axi_gmem_A_ARBURST),
    .ARLOCK(m_axi_gmem_A_ARLOCK),
    .ARCACHE(m_axi_gmem_A_ARCACHE),
    .ARPROT(m_axi_gmem_A_ARPROT),
    .ARQOS(m_axi_gmem_A_ARQOS),
    .ARREGION(m_axi_gmem_A_ARREGION),
    .ARUSER(m_axi_gmem_A_ARUSER),
    .RVALID(m_axi_gmem_A_RVALID),
    .RREADY(m_axi_gmem_A_RREADY),
    .RDATA(m_axi_gmem_A_RDATA),
    .RLAST(m_axi_gmem_A_RLAST),
    .RID(m_axi_gmem_A_RID),
    .RUSER(m_axi_gmem_A_RUSER),
    .RRESP(m_axi_gmem_A_RRESP),
    .BVALID(m_axi_gmem_A_BVALID),
    .BREADY(m_axi_gmem_A_BREADY),
    .BRESP(m_axi_gmem_A_BRESP),
    .BID(m_axi_gmem_A_BID),
    .BUSER(m_axi_gmem_A_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(A_IO_L3_in_U0_m_axi_A_V_ARVALID),
    .I_ARREADY(gmem_A_ARREADY),
    .I_ARADDR(A_IO_L3_in_U0_m_axi_A_V_ARADDR),
    .I_ARID(A_IO_L3_in_U0_m_axi_A_V_ARID),
    .I_ARLEN(A_IO_L3_in_U0_m_axi_A_V_ARLEN),
    .I_ARSIZE(A_IO_L3_in_U0_m_axi_A_V_ARSIZE),
    .I_ARLOCK(A_IO_L3_in_U0_m_axi_A_V_ARLOCK),
    .I_ARCACHE(A_IO_L3_in_U0_m_axi_A_V_ARCACHE),
    .I_ARQOS(A_IO_L3_in_U0_m_axi_A_V_ARQOS),
    .I_ARPROT(A_IO_L3_in_U0_m_axi_A_V_ARPROT),
    .I_ARUSER(A_IO_L3_in_U0_m_axi_A_V_ARUSER),
    .I_ARBURST(A_IO_L3_in_U0_m_axi_A_V_ARBURST),
    .I_ARREGION(A_IO_L3_in_U0_m_axi_A_V_ARREGION),
    .I_RVALID(gmem_A_RVALID),
    .I_RREADY(A_IO_L3_in_U0_m_axi_A_V_RREADY),
    .I_RDATA(gmem_A_RDATA),
    .I_RID(gmem_A_RID),
    .I_RUSER(gmem_A_RUSER),
    .I_RRESP(gmem_A_RRESP),
    .I_RLAST(gmem_A_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_A_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_A_WREADY),
    .I_WDATA(128'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(16'd0),
    .I_BVALID(gmem_A_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_A_BRESP),
    .I_BID(gmem_A_BID),
    .I_BUSER(gmem_A_BUSER)
);

kernel0_gmem_B_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 128 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_B_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_B_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_B_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_B_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_B_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_B_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_B_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_B_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_B_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_B_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_B_CACHE_VALUE ))
kernel0_gmem_B_m_axi_U(
    .AWVALID(m_axi_gmem_B_AWVALID),
    .AWREADY(m_axi_gmem_B_AWREADY),
    .AWADDR(m_axi_gmem_B_AWADDR),
    .AWID(m_axi_gmem_B_AWID),
    .AWLEN(m_axi_gmem_B_AWLEN),
    .AWSIZE(m_axi_gmem_B_AWSIZE),
    .AWBURST(m_axi_gmem_B_AWBURST),
    .AWLOCK(m_axi_gmem_B_AWLOCK),
    .AWCACHE(m_axi_gmem_B_AWCACHE),
    .AWPROT(m_axi_gmem_B_AWPROT),
    .AWQOS(m_axi_gmem_B_AWQOS),
    .AWREGION(m_axi_gmem_B_AWREGION),
    .AWUSER(m_axi_gmem_B_AWUSER),
    .WVALID(m_axi_gmem_B_WVALID),
    .WREADY(m_axi_gmem_B_WREADY),
    .WDATA(m_axi_gmem_B_WDATA),
    .WSTRB(m_axi_gmem_B_WSTRB),
    .WLAST(m_axi_gmem_B_WLAST),
    .WID(m_axi_gmem_B_WID),
    .WUSER(m_axi_gmem_B_WUSER),
    .ARVALID(m_axi_gmem_B_ARVALID),
    .ARREADY(m_axi_gmem_B_ARREADY),
    .ARADDR(m_axi_gmem_B_ARADDR),
    .ARID(m_axi_gmem_B_ARID),
    .ARLEN(m_axi_gmem_B_ARLEN),
    .ARSIZE(m_axi_gmem_B_ARSIZE),
    .ARBURST(m_axi_gmem_B_ARBURST),
    .ARLOCK(m_axi_gmem_B_ARLOCK),
    .ARCACHE(m_axi_gmem_B_ARCACHE),
    .ARPROT(m_axi_gmem_B_ARPROT),
    .ARQOS(m_axi_gmem_B_ARQOS),
    .ARREGION(m_axi_gmem_B_ARREGION),
    .ARUSER(m_axi_gmem_B_ARUSER),
    .RVALID(m_axi_gmem_B_RVALID),
    .RREADY(m_axi_gmem_B_RREADY),
    .RDATA(m_axi_gmem_B_RDATA),
    .RLAST(m_axi_gmem_B_RLAST),
    .RID(m_axi_gmem_B_RID),
    .RUSER(m_axi_gmem_B_RUSER),
    .RRESP(m_axi_gmem_B_RRESP),
    .BVALID(m_axi_gmem_B_BVALID),
    .BREADY(m_axi_gmem_B_BREADY),
    .BRESP(m_axi_gmem_B_BRESP),
    .BID(m_axi_gmem_B_BID),
    .BUSER(m_axi_gmem_B_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(B_IO_L3_in_U0_m_axi_B_V_ARVALID),
    .I_ARREADY(gmem_B_ARREADY),
    .I_ARADDR(B_IO_L3_in_U0_m_axi_B_V_ARADDR),
    .I_ARID(B_IO_L3_in_U0_m_axi_B_V_ARID),
    .I_ARLEN(B_IO_L3_in_U0_m_axi_B_V_ARLEN),
    .I_ARSIZE(B_IO_L3_in_U0_m_axi_B_V_ARSIZE),
    .I_ARLOCK(B_IO_L3_in_U0_m_axi_B_V_ARLOCK),
    .I_ARCACHE(B_IO_L3_in_U0_m_axi_B_V_ARCACHE),
    .I_ARQOS(B_IO_L3_in_U0_m_axi_B_V_ARQOS),
    .I_ARPROT(B_IO_L3_in_U0_m_axi_B_V_ARPROT),
    .I_ARUSER(B_IO_L3_in_U0_m_axi_B_V_ARUSER),
    .I_ARBURST(B_IO_L3_in_U0_m_axi_B_V_ARBURST),
    .I_ARREGION(B_IO_L3_in_U0_m_axi_B_V_ARREGION),
    .I_RVALID(gmem_B_RVALID),
    .I_RREADY(B_IO_L3_in_U0_m_axi_B_V_RREADY),
    .I_RDATA(gmem_B_RDATA),
    .I_RID(gmem_B_RID),
    .I_RUSER(gmem_B_RUSER),
    .I_RRESP(gmem_B_RRESP),
    .I_RLAST(gmem_B_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem_B_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem_B_WREADY),
    .I_WDATA(128'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(16'd0),
    .I_BVALID(gmem_B_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem_B_BRESP),
    .I_BID(gmem_B_BID),
    .I_BUSER(gmem_B_BUSER)
);

kernel0_gmem_C_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 64 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_C_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_C_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_C_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_C_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_C_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_C_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_C_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_C_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_C_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_C_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_C_CACHE_VALUE ))
kernel0_gmem_C_m_axi_U(
    .AWVALID(m_axi_gmem_C_AWVALID),
    .AWREADY(m_axi_gmem_C_AWREADY),
    .AWADDR(m_axi_gmem_C_AWADDR),
    .AWID(m_axi_gmem_C_AWID),
    .AWLEN(m_axi_gmem_C_AWLEN),
    .AWSIZE(m_axi_gmem_C_AWSIZE),
    .AWBURST(m_axi_gmem_C_AWBURST),
    .AWLOCK(m_axi_gmem_C_AWLOCK),
    .AWCACHE(m_axi_gmem_C_AWCACHE),
    .AWPROT(m_axi_gmem_C_AWPROT),
    .AWQOS(m_axi_gmem_C_AWQOS),
    .AWREGION(m_axi_gmem_C_AWREGION),
    .AWUSER(m_axi_gmem_C_AWUSER),
    .WVALID(m_axi_gmem_C_WVALID),
    .WREADY(m_axi_gmem_C_WREADY),
    .WDATA(m_axi_gmem_C_WDATA),
    .WSTRB(m_axi_gmem_C_WSTRB),
    .WLAST(m_axi_gmem_C_WLAST),
    .WID(m_axi_gmem_C_WID),
    .WUSER(m_axi_gmem_C_WUSER),
    .ARVALID(m_axi_gmem_C_ARVALID),
    .ARREADY(m_axi_gmem_C_ARREADY),
    .ARADDR(m_axi_gmem_C_ARADDR),
    .ARID(m_axi_gmem_C_ARID),
    .ARLEN(m_axi_gmem_C_ARLEN),
    .ARSIZE(m_axi_gmem_C_ARSIZE),
    .ARBURST(m_axi_gmem_C_ARBURST),
    .ARLOCK(m_axi_gmem_C_ARLOCK),
    .ARCACHE(m_axi_gmem_C_ARCACHE),
    .ARPROT(m_axi_gmem_C_ARPROT),
    .ARQOS(m_axi_gmem_C_ARQOS),
    .ARREGION(m_axi_gmem_C_ARREGION),
    .ARUSER(m_axi_gmem_C_ARUSER),
    .RVALID(m_axi_gmem_C_RVALID),
    .RREADY(m_axi_gmem_C_RREADY),
    .RDATA(m_axi_gmem_C_RDATA),
    .RLAST(m_axi_gmem_C_RLAST),
    .RID(m_axi_gmem_C_RID),
    .RUSER(m_axi_gmem_C_RUSER),
    .RRESP(m_axi_gmem_C_RRESP),
    .BVALID(m_axi_gmem_C_BVALID),
    .BREADY(m_axi_gmem_C_BREADY),
    .BRESP(m_axi_gmem_C_BRESP),
    .BID(m_axi_gmem_C_BID),
    .BUSER(m_axi_gmem_C_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem_C_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_C_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem_C_RDATA),
    .I_RID(gmem_C_RID),
    .I_RUSER(gmem_C_RUSER),
    .I_RRESP(gmem_C_RRESP),
    .I_RLAST(gmem_C_RLAST),
    .I_AWVALID(C_drain_IO_L3_out_U0_m_axi_C_V_AWVALID),
    .I_AWREADY(gmem_C_AWREADY),
    .I_AWADDR(C_drain_IO_L3_out_U0_m_axi_C_V_AWADDR),
    .I_AWID(C_drain_IO_L3_out_U0_m_axi_C_V_AWID),
    .I_AWLEN(C_drain_IO_L3_out_U0_m_axi_C_V_AWLEN),
    .I_AWSIZE(C_drain_IO_L3_out_U0_m_axi_C_V_AWSIZE),
    .I_AWLOCK(C_drain_IO_L3_out_U0_m_axi_C_V_AWLOCK),
    .I_AWCACHE(C_drain_IO_L3_out_U0_m_axi_C_V_AWCACHE),
    .I_AWQOS(C_drain_IO_L3_out_U0_m_axi_C_V_AWQOS),
    .I_AWPROT(C_drain_IO_L3_out_U0_m_axi_C_V_AWPROT),
    .I_AWUSER(C_drain_IO_L3_out_U0_m_axi_C_V_AWUSER),
    .I_AWBURST(C_drain_IO_L3_out_U0_m_axi_C_V_AWBURST),
    .I_AWREGION(C_drain_IO_L3_out_U0_m_axi_C_V_AWREGION),
    .I_WVALID(C_drain_IO_L3_out_U0_m_axi_C_V_WVALID),
    .I_WREADY(gmem_C_WREADY),
    .I_WDATA(C_drain_IO_L3_out_U0_m_axi_C_V_WDATA),
    .I_WID(C_drain_IO_L3_out_U0_m_axi_C_V_WID),
    .I_WUSER(C_drain_IO_L3_out_U0_m_axi_C_V_WUSER),
    .I_WLAST(C_drain_IO_L3_out_U0_m_axi_C_V_WLAST),
    .I_WSTRB(C_drain_IO_L3_out_U0_m_axi_C_V_WSTRB),
    .I_BVALID(gmem_C_BVALID),
    .I_BREADY(C_drain_IO_L3_out_U0_m_axi_C_V_BREADY),
    .I_BRESP(gmem_C_BRESP),
    .I_BID(gmem_C_BID),
    .I_BUSER(gmem_C_BUSER)
);

kernel0_entry6 kernel0_entry6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(kernel0_entry6_U0_ap_start),
    .start_full_n(start_for_C_drain_IO_L3_out_U0_full_n),
    .ap_done(kernel0_entry6_U0_ap_done),
    .ap_continue(kernel0_entry6_U0_ap_continue),
    .ap_idle(kernel0_entry6_U0_ap_idle),
    .ap_ready(kernel0_entry6_U0_ap_ready),
    .start_out(kernel0_entry6_U0_start_out),
    .start_write(kernel0_entry6_U0_start_write),
    .A_V(A_V),
    .B_V(B_V),
    .C_V(C_V),
    .A_V_out_din(kernel0_entry6_U0_A_V_out_din),
    .A_V_out_full_n(A_V_c_full_n),
    .A_V_out_write(kernel0_entry6_U0_A_V_out_write),
    .B_V_out_din(kernel0_entry6_U0_B_V_out_din),
    .B_V_out_full_n(B_V_c_full_n),
    .B_V_out_write(kernel0_entry6_U0_B_V_out_write),
    .C_V_out_din(kernel0_entry6_U0_C_V_out_din),
    .C_V_out_full_n(C_V_c_full_n),
    .C_V_out_write(kernel0_entry6_U0_C_V_out_write)
);

A_IO_L3_in A_IO_L3_in_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(A_IO_L3_in_U0_ap_start),
    .start_full_n(start_for_A_IO_L2_in_U0_full_n),
    .ap_done(A_IO_L3_in_U0_ap_done),
    .ap_continue(A_IO_L3_in_U0_ap_continue),
    .ap_idle(A_IO_L3_in_U0_ap_idle),
    .ap_ready(A_IO_L3_in_U0_ap_ready),
    .start_out(A_IO_L3_in_U0_start_out),
    .start_write(A_IO_L3_in_U0_start_write),
    .m_axi_A_V_AWVALID(A_IO_L3_in_U0_m_axi_A_V_AWVALID),
    .m_axi_A_V_AWREADY(1'b0),
    .m_axi_A_V_AWADDR(A_IO_L3_in_U0_m_axi_A_V_AWADDR),
    .m_axi_A_V_AWID(A_IO_L3_in_U0_m_axi_A_V_AWID),
    .m_axi_A_V_AWLEN(A_IO_L3_in_U0_m_axi_A_V_AWLEN),
    .m_axi_A_V_AWSIZE(A_IO_L3_in_U0_m_axi_A_V_AWSIZE),
    .m_axi_A_V_AWBURST(A_IO_L3_in_U0_m_axi_A_V_AWBURST),
    .m_axi_A_V_AWLOCK(A_IO_L3_in_U0_m_axi_A_V_AWLOCK),
    .m_axi_A_V_AWCACHE(A_IO_L3_in_U0_m_axi_A_V_AWCACHE),
    .m_axi_A_V_AWPROT(A_IO_L3_in_U0_m_axi_A_V_AWPROT),
    .m_axi_A_V_AWQOS(A_IO_L3_in_U0_m_axi_A_V_AWQOS),
    .m_axi_A_V_AWREGION(A_IO_L3_in_U0_m_axi_A_V_AWREGION),
    .m_axi_A_V_AWUSER(A_IO_L3_in_U0_m_axi_A_V_AWUSER),
    .m_axi_A_V_WVALID(A_IO_L3_in_U0_m_axi_A_V_WVALID),
    .m_axi_A_V_WREADY(1'b0),
    .m_axi_A_V_WDATA(A_IO_L3_in_U0_m_axi_A_V_WDATA),
    .m_axi_A_V_WSTRB(A_IO_L3_in_U0_m_axi_A_V_WSTRB),
    .m_axi_A_V_WLAST(A_IO_L3_in_U0_m_axi_A_V_WLAST),
    .m_axi_A_V_WID(A_IO_L3_in_U0_m_axi_A_V_WID),
    .m_axi_A_V_WUSER(A_IO_L3_in_U0_m_axi_A_V_WUSER),
    .m_axi_A_V_ARVALID(A_IO_L3_in_U0_m_axi_A_V_ARVALID),
    .m_axi_A_V_ARREADY(gmem_A_ARREADY),
    .m_axi_A_V_ARADDR(A_IO_L3_in_U0_m_axi_A_V_ARADDR),
    .m_axi_A_V_ARID(A_IO_L3_in_U0_m_axi_A_V_ARID),
    .m_axi_A_V_ARLEN(A_IO_L3_in_U0_m_axi_A_V_ARLEN),
    .m_axi_A_V_ARSIZE(A_IO_L3_in_U0_m_axi_A_V_ARSIZE),
    .m_axi_A_V_ARBURST(A_IO_L3_in_U0_m_axi_A_V_ARBURST),
    .m_axi_A_V_ARLOCK(A_IO_L3_in_U0_m_axi_A_V_ARLOCK),
    .m_axi_A_V_ARCACHE(A_IO_L3_in_U0_m_axi_A_V_ARCACHE),
    .m_axi_A_V_ARPROT(A_IO_L3_in_U0_m_axi_A_V_ARPROT),
    .m_axi_A_V_ARQOS(A_IO_L3_in_U0_m_axi_A_V_ARQOS),
    .m_axi_A_V_ARREGION(A_IO_L3_in_U0_m_axi_A_V_ARREGION),
    .m_axi_A_V_ARUSER(A_IO_L3_in_U0_m_axi_A_V_ARUSER),
    .m_axi_A_V_RVALID(gmem_A_RVALID),
    .m_axi_A_V_RREADY(A_IO_L3_in_U0_m_axi_A_V_RREADY),
    .m_axi_A_V_RDATA(gmem_A_RDATA),
    .m_axi_A_V_RLAST(gmem_A_RLAST),
    .m_axi_A_V_RID(gmem_A_RID),
    .m_axi_A_V_RUSER(gmem_A_RUSER),
    .m_axi_A_V_RRESP(gmem_A_RRESP),
    .m_axi_A_V_BVALID(1'b0),
    .m_axi_A_V_BREADY(A_IO_L3_in_U0_m_axi_A_V_BREADY),
    .m_axi_A_V_BRESP(2'd0),
    .m_axi_A_V_BID(1'd0),
    .m_axi_A_V_BUSER(1'd0),
    .A_V_offset_dout(A_V_c_dout),
    .A_V_offset_empty_n(A_V_c_empty_n),
    .A_V_offset_read(A_IO_L3_in_U0_A_V_offset_read),
    .fifo_A_local_out_V_V_din(A_IO_L3_in_U0_fifo_A_local_out_V_V_din),
    .fifo_A_local_out_V_V_full_n(fifo_A_A_IO_L2_in_0_s_full_n),
    .fifo_A_local_out_V_V_write(A_IO_L3_in_U0_fifo_A_local_out_V_V_write)
);

A_IO_L2_in A_IO_L2_in_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(A_IO_L2_in_U0_ap_start),
    .start_full_n(A_IO_L2_in_U0_start_full_n),
    .ap_done(A_IO_L2_in_U0_ap_done),
    .ap_continue(A_IO_L2_in_U0_ap_continue),
    .ap_idle(A_IO_L2_in_U0_ap_idle),
    .ap_ready(A_IO_L2_in_U0_ap_ready),
    .start_out(A_IO_L2_in_U0_start_out),
    .start_write(A_IO_L2_in_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_A_IO_L2_in_0_s_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_A_IO_L2_in_0_s_empty_n),
    .fifo_A_in_V_V_read(A_IO_L2_in_U0_fifo_A_in_V_V_read),
    .fifo_A_out_V_V_din(A_IO_L2_in_U0_fifo_A_out_V_V_din),
    .fifo_A_out_V_V_full_n(fifo_A_A_IO_L2_in_1_s_full_n),
    .fifo_A_out_V_V_write(A_IO_L2_in_U0_fifo_A_out_V_V_write),
    .fifo_A_local_out_V_V_din(A_IO_L2_in_U0_fifo_A_local_out_V_V_din),
    .fifo_A_local_out_V_V_full_n(fifo_A_PE_0_0_V_V_full_n),
    .fifo_A_local_out_V_V_write(A_IO_L2_in_U0_fifo_A_local_out_V_V_write)
);

A_IO_L2_in_tail A_IO_L2_in_tail_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(A_IO_L2_in_tail_U0_ap_start),
    .start_full_n(start_for_PE142_U0_full_n),
    .ap_done(A_IO_L2_in_tail_U0_ap_done),
    .ap_continue(A_IO_L2_in_tail_U0_ap_continue),
    .ap_idle(A_IO_L2_in_tail_U0_ap_idle),
    .ap_ready(A_IO_L2_in_tail_U0_ap_ready),
    .start_out(A_IO_L2_in_tail_U0_start_out),
    .start_write(A_IO_L2_in_tail_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_A_IO_L2_in_1_s_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_A_IO_L2_in_1_s_empty_n),
    .fifo_A_in_V_V_read(A_IO_L2_in_tail_U0_fifo_A_in_V_V_read),
    .fifo_A_local_out_V_V_din(A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_din),
    .fifo_A_local_out_V_V_full_n(fifo_A_PE_1_0_V_V_full_n),
    .fifo_A_local_out_V_V_write(A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_write)
);

B_IO_L3_in B_IO_L3_in_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(B_IO_L3_in_U0_ap_start),
    .start_full_n(start_for_B_IO_L2_in_U0_full_n),
    .ap_done(B_IO_L3_in_U0_ap_done),
    .ap_continue(B_IO_L3_in_U0_ap_continue),
    .ap_idle(B_IO_L3_in_U0_ap_idle),
    .ap_ready(B_IO_L3_in_U0_ap_ready),
    .start_out(B_IO_L3_in_U0_start_out),
    .start_write(B_IO_L3_in_U0_start_write),
    .m_axi_B_V_AWVALID(B_IO_L3_in_U0_m_axi_B_V_AWVALID),
    .m_axi_B_V_AWREADY(1'b0),
    .m_axi_B_V_AWADDR(B_IO_L3_in_U0_m_axi_B_V_AWADDR),
    .m_axi_B_V_AWID(B_IO_L3_in_U0_m_axi_B_V_AWID),
    .m_axi_B_V_AWLEN(B_IO_L3_in_U0_m_axi_B_V_AWLEN),
    .m_axi_B_V_AWSIZE(B_IO_L3_in_U0_m_axi_B_V_AWSIZE),
    .m_axi_B_V_AWBURST(B_IO_L3_in_U0_m_axi_B_V_AWBURST),
    .m_axi_B_V_AWLOCK(B_IO_L3_in_U0_m_axi_B_V_AWLOCK),
    .m_axi_B_V_AWCACHE(B_IO_L3_in_U0_m_axi_B_V_AWCACHE),
    .m_axi_B_V_AWPROT(B_IO_L3_in_U0_m_axi_B_V_AWPROT),
    .m_axi_B_V_AWQOS(B_IO_L3_in_U0_m_axi_B_V_AWQOS),
    .m_axi_B_V_AWREGION(B_IO_L3_in_U0_m_axi_B_V_AWREGION),
    .m_axi_B_V_AWUSER(B_IO_L3_in_U0_m_axi_B_V_AWUSER),
    .m_axi_B_V_WVALID(B_IO_L3_in_U0_m_axi_B_V_WVALID),
    .m_axi_B_V_WREADY(1'b0),
    .m_axi_B_V_WDATA(B_IO_L3_in_U0_m_axi_B_V_WDATA),
    .m_axi_B_V_WSTRB(B_IO_L3_in_U0_m_axi_B_V_WSTRB),
    .m_axi_B_V_WLAST(B_IO_L3_in_U0_m_axi_B_V_WLAST),
    .m_axi_B_V_WID(B_IO_L3_in_U0_m_axi_B_V_WID),
    .m_axi_B_V_WUSER(B_IO_L3_in_U0_m_axi_B_V_WUSER),
    .m_axi_B_V_ARVALID(B_IO_L3_in_U0_m_axi_B_V_ARVALID),
    .m_axi_B_V_ARREADY(gmem_B_ARREADY),
    .m_axi_B_V_ARADDR(B_IO_L3_in_U0_m_axi_B_V_ARADDR),
    .m_axi_B_V_ARID(B_IO_L3_in_U0_m_axi_B_V_ARID),
    .m_axi_B_V_ARLEN(B_IO_L3_in_U0_m_axi_B_V_ARLEN),
    .m_axi_B_V_ARSIZE(B_IO_L3_in_U0_m_axi_B_V_ARSIZE),
    .m_axi_B_V_ARBURST(B_IO_L3_in_U0_m_axi_B_V_ARBURST),
    .m_axi_B_V_ARLOCK(B_IO_L3_in_U0_m_axi_B_V_ARLOCK),
    .m_axi_B_V_ARCACHE(B_IO_L3_in_U0_m_axi_B_V_ARCACHE),
    .m_axi_B_V_ARPROT(B_IO_L3_in_U0_m_axi_B_V_ARPROT),
    .m_axi_B_V_ARQOS(B_IO_L3_in_U0_m_axi_B_V_ARQOS),
    .m_axi_B_V_ARREGION(B_IO_L3_in_U0_m_axi_B_V_ARREGION),
    .m_axi_B_V_ARUSER(B_IO_L3_in_U0_m_axi_B_V_ARUSER),
    .m_axi_B_V_RVALID(gmem_B_RVALID),
    .m_axi_B_V_RREADY(B_IO_L3_in_U0_m_axi_B_V_RREADY),
    .m_axi_B_V_RDATA(gmem_B_RDATA),
    .m_axi_B_V_RLAST(gmem_B_RLAST),
    .m_axi_B_V_RID(gmem_B_RID),
    .m_axi_B_V_RUSER(gmem_B_RUSER),
    .m_axi_B_V_RRESP(gmem_B_RRESP),
    .m_axi_B_V_BVALID(1'b0),
    .m_axi_B_V_BREADY(B_IO_L3_in_U0_m_axi_B_V_BREADY),
    .m_axi_B_V_BRESP(2'd0),
    .m_axi_B_V_BID(1'd0),
    .m_axi_B_V_BUSER(1'd0),
    .B_V_offset_dout(B_V_c_dout),
    .B_V_offset_empty_n(B_V_c_empty_n),
    .B_V_offset_read(B_IO_L3_in_U0_B_V_offset_read),
    .fifo_B_local_out_V_V_din(B_IO_L3_in_U0_fifo_B_local_out_V_V_din),
    .fifo_B_local_out_V_V_full_n(fifo_B_B_IO_L2_in_0_s_full_n),
    .fifo_B_local_out_V_V_write(B_IO_L3_in_U0_fifo_B_local_out_V_V_write)
);

B_IO_L2_in B_IO_L2_in_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(B_IO_L2_in_U0_ap_start),
    .start_full_n(start_for_B_IO_L2_in_tail_U0_full_n),
    .ap_done(B_IO_L2_in_U0_ap_done),
    .ap_continue(B_IO_L2_in_U0_ap_continue),
    .ap_idle(B_IO_L2_in_U0_ap_idle),
    .ap_ready(B_IO_L2_in_U0_ap_ready),
    .start_out(B_IO_L2_in_U0_start_out),
    .start_write(B_IO_L2_in_U0_start_write),
    .fifo_B_in_V_V_dout(fifo_B_B_IO_L2_in_0_s_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_B_IO_L2_in_0_s_empty_n),
    .fifo_B_in_V_V_read(B_IO_L2_in_U0_fifo_B_in_V_V_read),
    .fifo_B_out_V_V_din(B_IO_L2_in_U0_fifo_B_out_V_V_din),
    .fifo_B_out_V_V_full_n(fifo_B_B_IO_L2_in_1_s_full_n),
    .fifo_B_out_V_V_write(B_IO_L2_in_U0_fifo_B_out_V_V_write),
    .fifo_B_local_out_V_V_din(B_IO_L2_in_U0_fifo_B_local_out_V_V_din),
    .fifo_B_local_out_V_V_full_n(fifo_B_PE_0_0_V_V_full_n),
    .fifo_B_local_out_V_V_write(B_IO_L2_in_U0_fifo_B_local_out_V_V_write)
);

B_IO_L2_in_tail B_IO_L2_in_tail_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(B_IO_L2_in_tail_U0_ap_start),
    .start_full_n(start_for_PE140_U0_full_n),
    .ap_done(B_IO_L2_in_tail_U0_ap_done),
    .ap_continue(B_IO_L2_in_tail_U0_ap_continue),
    .ap_idle(B_IO_L2_in_tail_U0_ap_idle),
    .ap_ready(B_IO_L2_in_tail_U0_ap_ready),
    .start_out(B_IO_L2_in_tail_U0_start_out),
    .start_write(B_IO_L2_in_tail_U0_start_write),
    .fifo_B_in_V_V_dout(fifo_B_B_IO_L2_in_1_s_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_B_IO_L2_in_1_s_empty_n),
    .fifo_B_in_V_V_read(B_IO_L2_in_tail_U0_fifo_B_in_V_V_read),
    .fifo_B_local_out_V_V_din(B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_din),
    .fifo_B_local_out_V_V_full_n(fifo_B_PE_0_1_V_V_full_n),
    .fifo_B_local_out_V_V_write(B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_write)
);

PE139 PE139_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE139_U0_ap_start),
    .start_full_n(start_for_C_drain_IO_L1_out_he_U0_full_n),
    .ap_done(PE139_U0_ap_done),
    .ap_continue(PE139_U0_ap_continue),
    .ap_idle(PE139_U0_ap_idle),
    .ap_ready(PE139_U0_ap_ready),
    .start_out(PE139_U0_start_out),
    .start_write(PE139_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_PE_0_0_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_0_0_V_V_empty_n),
    .fifo_A_in_V_V_read(PE139_U0_fifo_A_in_V_V_read),
    .fifo_A_out_V_V_din(PE139_U0_fifo_A_out_V_V_din),
    .fifo_A_out_V_V_full_n(fifo_A_PE_0_1_V_V_full_n),
    .fifo_A_out_V_V_write(PE139_U0_fifo_A_out_V_V_write),
    .fifo_B_in_V_V_dout(fifo_B_PE_0_0_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_0_0_V_V_empty_n),
    .fifo_B_in_V_V_read(PE139_U0_fifo_B_in_V_V_read),
    .fifo_B_out_V_V_din(PE139_U0_fifo_B_out_V_V_din),
    .fifo_B_out_V_V_full_n(fifo_B_PE_1_0_V_V_full_n),
    .fifo_B_out_V_V_write(PE139_U0_fifo_B_out_V_V_write),
    .fifo_C_drain_out_V_din(PE139_U0_fifo_C_drain_out_V_din),
    .fifo_C_drain_out_V_full_n(fifo_C_drain_PE_0_0_s_full_n),
    .fifo_C_drain_out_V_write(PE139_U0_fifo_C_drain_out_V_write)
);

PE140 PE140_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE140_U0_ap_start),
    .start_full_n(PE140_U0_start_full_n),
    .ap_done(PE140_U0_ap_done),
    .ap_continue(PE140_U0_ap_continue),
    .ap_idle(PE140_U0_ap_idle),
    .ap_ready(PE140_U0_ap_ready),
    .start_out(PE140_U0_start_out),
    .start_write(PE140_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_PE_0_1_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_0_1_V_V_empty_n),
    .fifo_A_in_V_V_read(PE140_U0_fifo_A_in_V_V_read),
    .fifo_A_out_V_V_din(PE140_U0_fifo_A_out_V_V_din),
    .fifo_A_out_V_V_full_n(fifo_A_PE_0_2_V_V_full_n),
    .fifo_A_out_V_V_write(PE140_U0_fifo_A_out_V_V_write),
    .fifo_B_in_V_V_dout(fifo_B_PE_0_1_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_0_1_V_V_empty_n),
    .fifo_B_in_V_V_read(PE140_U0_fifo_B_in_V_V_read),
    .fifo_B_out_V_V_din(PE140_U0_fifo_B_out_V_V_din),
    .fifo_B_out_V_V_full_n(fifo_B_PE_1_1_V_V_full_n),
    .fifo_B_out_V_V_write(PE140_U0_fifo_B_out_V_V_write),
    .fifo_C_drain_out_V_din(PE140_U0_fifo_C_drain_out_V_din),
    .fifo_C_drain_out_V_full_n(fifo_C_drain_PE_0_1_s_full_n),
    .fifo_C_drain_out_V_write(PE140_U0_fifo_C_drain_out_V_write)
);

PE_A_dummy141 PE_A_dummy141_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE_A_dummy141_U0_ap_start),
    .ap_done(PE_A_dummy141_U0_ap_done),
    .ap_continue(PE_A_dummy141_U0_ap_continue),
    .ap_idle(PE_A_dummy141_U0_ap_idle),
    .ap_ready(PE_A_dummy141_U0_ap_ready),
    .fifo_A_in_V_V_dout(fifo_A_PE_0_2_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_0_2_V_V_empty_n),
    .fifo_A_in_V_V_read(PE_A_dummy141_U0_fifo_A_in_V_V_read)
);

PE142 PE142_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE142_U0_ap_start),
    .start_full_n(PE142_U0_start_full_n),
    .ap_done(PE142_U0_ap_done),
    .ap_continue(PE142_U0_ap_continue),
    .ap_idle(PE142_U0_ap_idle),
    .ap_ready(PE142_U0_ap_ready),
    .start_out(PE142_U0_start_out),
    .start_write(PE142_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_PE_1_0_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_1_0_V_V_empty_n),
    .fifo_A_in_V_V_read(PE142_U0_fifo_A_in_V_V_read),
    .fifo_A_out_V_V_din(PE142_U0_fifo_A_out_V_V_din),
    .fifo_A_out_V_V_full_n(fifo_A_PE_1_1_V_V_full_n),
    .fifo_A_out_V_V_write(PE142_U0_fifo_A_out_V_V_write),
    .fifo_B_in_V_V_dout(fifo_B_PE_1_0_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_1_0_V_V_empty_n),
    .fifo_B_in_V_V_read(PE142_U0_fifo_B_in_V_V_read),
    .fifo_B_out_V_V_din(PE142_U0_fifo_B_out_V_V_din),
    .fifo_B_out_V_V_full_n(fifo_B_PE_2_0_V_V_full_n),
    .fifo_B_out_V_V_write(PE142_U0_fifo_B_out_V_V_write),
    .fifo_C_drain_out_V_din(PE142_U0_fifo_C_drain_out_V_din),
    .fifo_C_drain_out_V_full_n(fifo_C_drain_PE_1_0_s_full_n),
    .fifo_C_drain_out_V_write(PE142_U0_fifo_C_drain_out_V_write)
);

PE_B_dummy143 PE_B_dummy143_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE_B_dummy143_U0_ap_start),
    .ap_done(PE_B_dummy143_U0_ap_done),
    .ap_continue(PE_B_dummy143_U0_ap_continue),
    .ap_idle(PE_B_dummy143_U0_ap_idle),
    .ap_ready(PE_B_dummy143_U0_ap_ready),
    .fifo_B_in_V_V_dout(fifo_B_PE_2_0_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_2_0_V_V_empty_n),
    .fifo_B_in_V_V_read(PE_B_dummy143_U0_fifo_B_in_V_V_read)
);

PE PE_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE_U0_ap_start),
    .start_full_n(PE_U0_start_full_n),
    .ap_done(PE_U0_ap_done),
    .ap_continue(PE_U0_ap_continue),
    .ap_idle(PE_U0_ap_idle),
    .ap_ready(PE_U0_ap_ready),
    .start_out(PE_U0_start_out),
    .start_write(PE_U0_start_write),
    .fifo_A_in_V_V_dout(fifo_A_PE_1_1_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_1_1_V_V_empty_n),
    .fifo_A_in_V_V_read(PE_U0_fifo_A_in_V_V_read),
    .fifo_A_out_V_V_din(PE_U0_fifo_A_out_V_V_din),
    .fifo_A_out_V_V_full_n(fifo_A_PE_1_2_V_V_full_n),
    .fifo_A_out_V_V_write(PE_U0_fifo_A_out_V_V_write),
    .fifo_B_in_V_V_dout(fifo_B_PE_1_1_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_1_1_V_V_empty_n),
    .fifo_B_in_V_V_read(PE_U0_fifo_B_in_V_V_read),
    .fifo_B_out_V_V_din(PE_U0_fifo_B_out_V_V_din),
    .fifo_B_out_V_V_full_n(fifo_B_PE_2_1_V_V_full_n),
    .fifo_B_out_V_V_write(PE_U0_fifo_B_out_V_V_write),
    .fifo_C_drain_out_V_din(PE_U0_fifo_C_drain_out_V_din),
    .fifo_C_drain_out_V_full_n(fifo_C_drain_PE_1_1_s_full_n),
    .fifo_C_drain_out_V_write(PE_U0_fifo_C_drain_out_V_write)
);

PE_A_dummy PE_A_dummy_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE_A_dummy_U0_ap_start),
    .ap_done(PE_A_dummy_U0_ap_done),
    .ap_continue(PE_A_dummy_U0_ap_continue),
    .ap_idle(PE_A_dummy_U0_ap_idle),
    .ap_ready(PE_A_dummy_U0_ap_ready),
    .fifo_A_in_V_V_dout(fifo_A_PE_1_2_V_V_dout),
    .fifo_A_in_V_V_empty_n(fifo_A_PE_1_2_V_V_empty_n),
    .fifo_A_in_V_V_read(PE_A_dummy_U0_fifo_A_in_V_V_read)
);

PE_B_dummy PE_B_dummy_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(PE_B_dummy_U0_ap_start),
    .ap_done(PE_B_dummy_U0_ap_done),
    .ap_continue(PE_B_dummy_U0_ap_continue),
    .ap_idle(PE_B_dummy_U0_ap_idle),
    .ap_ready(PE_B_dummy_U0_ap_ready),
    .fifo_B_in_V_V_dout(fifo_B_PE_2_1_V_V_dout),
    .fifo_B_in_V_V_empty_n(fifo_B_PE_2_1_V_V_empty_n),
    .fifo_B_in_V_V_read(PE_B_dummy_U0_fifo_B_in_V_V_read)
);

C_drain_IO_L1_out_he C_drain_IO_L1_out_he_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L1_out_he_U0_ap_start),
    .ap_done(C_drain_IO_L1_out_he_U0_ap_done),
    .ap_continue(C_drain_IO_L1_out_he_U0_ap_continue),
    .ap_idle(C_drain_IO_L1_out_he_U0_ap_idle),
    .ap_ready(C_drain_IO_L1_out_he_U0_ap_ready),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_6_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_dout(fifo_C_drain_PE_0_0_s_dout),
    .fifo_C_drain_local_in_V_empty_n(fifo_C_drain_PE_0_0_s_empty_n),
    .fifo_C_drain_local_in_V_read(C_drain_IO_L1_out_he_U0_fifo_C_drain_local_in_V_read)
);

C_drain_IO_L1_out145 C_drain_IO_L1_out145_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L1_out145_U0_ap_start),
    .start_full_n(start_for_C_drain_IO_L2_out_he_U0_full_n),
    .ap_done(C_drain_IO_L1_out145_U0_ap_done),
    .ap_continue(C_drain_IO_L1_out145_U0_ap_continue),
    .ap_idle(C_drain_IO_L1_out145_U0_ap_idle),
    .ap_ready(C_drain_IO_L1_out145_U0_ap_ready),
    .start_out(C_drain_IO_L1_out145_U0_start_out),
    .start_write(C_drain_IO_L1_out145_U0_start_write),
    .fifo_C_drain_in_V_V_dout(fifo_C_drain_C_drain_6_dout),
    .fifo_C_drain_in_V_V_empty_n(fifo_C_drain_C_drain_6_empty_n),
    .fifo_C_drain_in_V_V_read(C_drain_IO_L1_out145_U0_fifo_C_drain_in_V_V_read),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_7_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_dout(fifo_C_drain_PE_1_0_s_dout),
    .fifo_C_drain_local_in_V_empty_n(fifo_C_drain_PE_1_0_s_empty_n),
    .fifo_C_drain_local_in_V_read(C_drain_IO_L1_out145_U0_fifo_C_drain_local_in_V_read)
);

C_drain_IO_L1_out_he_1 C_drain_IO_L1_out_he_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L1_out_he_1_U0_ap_start),
    .ap_done(C_drain_IO_L1_out_he_1_U0_ap_done),
    .ap_continue(C_drain_IO_L1_out_he_1_U0_ap_continue),
    .ap_idle(C_drain_IO_L1_out_he_1_U0_ap_idle),
    .ap_ready(C_drain_IO_L1_out_he_1_U0_ap_ready),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_8_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_dout(fifo_C_drain_PE_0_1_s_dout),
    .fifo_C_drain_local_in_V_empty_n(fifo_C_drain_PE_0_1_s_empty_n),
    .fifo_C_drain_local_in_V_read(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_local_in_V_read)
);

C_drain_IO_L1_out C_drain_IO_L1_out_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L1_out_U0_ap_start),
    .start_full_n(start_for_C_drain_IO_L2_out_U0_full_n),
    .ap_done(C_drain_IO_L1_out_U0_ap_done),
    .ap_continue(C_drain_IO_L1_out_U0_ap_continue),
    .ap_idle(C_drain_IO_L1_out_U0_ap_idle),
    .ap_ready(C_drain_IO_L1_out_U0_ap_ready),
    .start_out(C_drain_IO_L1_out_U0_start_out),
    .start_write(C_drain_IO_L1_out_U0_start_write),
    .fifo_C_drain_in_V_V_dout(fifo_C_drain_C_drain_8_dout),
    .fifo_C_drain_in_V_V_empty_n(fifo_C_drain_C_drain_8_empty_n),
    .fifo_C_drain_in_V_V_read(C_drain_IO_L1_out_U0_fifo_C_drain_in_V_V_read),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_9_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_dout(fifo_C_drain_PE_1_1_s_dout),
    .fifo_C_drain_local_in_V_empty_n(fifo_C_drain_PE_1_1_s_empty_n),
    .fifo_C_drain_local_in_V_read(C_drain_IO_L1_out_U0_fifo_C_drain_local_in_V_read)
);

C_drain_IO_L2_out_he C_drain_IO_L2_out_he_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L2_out_he_U0_ap_start),
    .ap_done(C_drain_IO_L2_out_he_U0_ap_done),
    .ap_continue(C_drain_IO_L2_out_he_U0_ap_continue),
    .ap_idle(C_drain_IO_L2_out_he_U0_ap_idle),
    .ap_ready(C_drain_IO_L2_out_he_U0_ap_ready),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_10_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_V_dout(fifo_C_drain_C_drain_7_dout),
    .fifo_C_drain_local_in_V_V_empty_n(fifo_C_drain_C_drain_7_empty_n),
    .fifo_C_drain_local_in_V_V_read(C_drain_IO_L2_out_he_U0_fifo_C_drain_local_in_V_V_read)
);

C_drain_IO_L2_out C_drain_IO_L2_out_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L2_out_U0_ap_start),
    .ap_done(C_drain_IO_L2_out_U0_ap_done),
    .ap_continue(C_drain_IO_L2_out_U0_ap_continue),
    .ap_idle(C_drain_IO_L2_out_U0_ap_idle),
    .ap_ready(C_drain_IO_L2_out_U0_ap_ready),
    .fifo_C_drain_in_V_V_dout(fifo_C_drain_C_drain_10_dout),
    .fifo_C_drain_in_V_V_empty_n(fifo_C_drain_C_drain_10_empty_n),
    .fifo_C_drain_in_V_V_read(C_drain_IO_L2_out_U0_fifo_C_drain_in_V_V_read),
    .fifo_C_drain_out_V_V_din(C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_din),
    .fifo_C_drain_out_V_V_full_n(fifo_C_drain_C_drain_11_full_n),
    .fifo_C_drain_out_V_V_write(C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_write),
    .fifo_C_drain_local_in_V_V_dout(fifo_C_drain_C_drain_9_dout),
    .fifo_C_drain_local_in_V_V_empty_n(fifo_C_drain_C_drain_9_empty_n),
    .fifo_C_drain_local_in_V_V_read(C_drain_IO_L2_out_U0_fifo_C_drain_local_in_V_V_read)
);

C_drain_IO_L3_out C_drain_IO_L3_out_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(C_drain_IO_L3_out_U0_ap_start),
    .ap_done(C_drain_IO_L3_out_U0_ap_done),
    .ap_continue(C_drain_IO_L3_out_U0_ap_continue),
    .ap_idle(C_drain_IO_L3_out_U0_ap_idle),
    .ap_ready(C_drain_IO_L3_out_U0_ap_ready),
    .m_axi_C_V_AWVALID(C_drain_IO_L3_out_U0_m_axi_C_V_AWVALID),
    .m_axi_C_V_AWREADY(gmem_C_AWREADY),
    .m_axi_C_V_AWADDR(C_drain_IO_L3_out_U0_m_axi_C_V_AWADDR),
    .m_axi_C_V_AWID(C_drain_IO_L3_out_U0_m_axi_C_V_AWID),
    .m_axi_C_V_AWLEN(C_drain_IO_L3_out_U0_m_axi_C_V_AWLEN),
    .m_axi_C_V_AWSIZE(C_drain_IO_L3_out_U0_m_axi_C_V_AWSIZE),
    .m_axi_C_V_AWBURST(C_drain_IO_L3_out_U0_m_axi_C_V_AWBURST),
    .m_axi_C_V_AWLOCK(C_drain_IO_L3_out_U0_m_axi_C_V_AWLOCK),
    .m_axi_C_V_AWCACHE(C_drain_IO_L3_out_U0_m_axi_C_V_AWCACHE),
    .m_axi_C_V_AWPROT(C_drain_IO_L3_out_U0_m_axi_C_V_AWPROT),
    .m_axi_C_V_AWQOS(C_drain_IO_L3_out_U0_m_axi_C_V_AWQOS),
    .m_axi_C_V_AWREGION(C_drain_IO_L3_out_U0_m_axi_C_V_AWREGION),
    .m_axi_C_V_AWUSER(C_drain_IO_L3_out_U0_m_axi_C_V_AWUSER),
    .m_axi_C_V_WVALID(C_drain_IO_L3_out_U0_m_axi_C_V_WVALID),
    .m_axi_C_V_WREADY(gmem_C_WREADY),
    .m_axi_C_V_WDATA(C_drain_IO_L3_out_U0_m_axi_C_V_WDATA),
    .m_axi_C_V_WSTRB(C_drain_IO_L3_out_U0_m_axi_C_V_WSTRB),
    .m_axi_C_V_WLAST(C_drain_IO_L3_out_U0_m_axi_C_V_WLAST),
    .m_axi_C_V_WID(C_drain_IO_L3_out_U0_m_axi_C_V_WID),
    .m_axi_C_V_WUSER(C_drain_IO_L3_out_U0_m_axi_C_V_WUSER),
    .m_axi_C_V_ARVALID(C_drain_IO_L3_out_U0_m_axi_C_V_ARVALID),
    .m_axi_C_V_ARREADY(1'b0),
    .m_axi_C_V_ARADDR(C_drain_IO_L3_out_U0_m_axi_C_V_ARADDR),
    .m_axi_C_V_ARID(C_drain_IO_L3_out_U0_m_axi_C_V_ARID),
    .m_axi_C_V_ARLEN(C_drain_IO_L3_out_U0_m_axi_C_V_ARLEN),
    .m_axi_C_V_ARSIZE(C_drain_IO_L3_out_U0_m_axi_C_V_ARSIZE),
    .m_axi_C_V_ARBURST(C_drain_IO_L3_out_U0_m_axi_C_V_ARBURST),
    .m_axi_C_V_ARLOCK(C_drain_IO_L3_out_U0_m_axi_C_V_ARLOCK),
    .m_axi_C_V_ARCACHE(C_drain_IO_L3_out_U0_m_axi_C_V_ARCACHE),
    .m_axi_C_V_ARPROT(C_drain_IO_L3_out_U0_m_axi_C_V_ARPROT),
    .m_axi_C_V_ARQOS(C_drain_IO_L3_out_U0_m_axi_C_V_ARQOS),
    .m_axi_C_V_ARREGION(C_drain_IO_L3_out_U0_m_axi_C_V_ARREGION),
    .m_axi_C_V_ARUSER(C_drain_IO_L3_out_U0_m_axi_C_V_ARUSER),
    .m_axi_C_V_RVALID(1'b0),
    .m_axi_C_V_RREADY(C_drain_IO_L3_out_U0_m_axi_C_V_RREADY),
    .m_axi_C_V_RDATA(64'd0),
    .m_axi_C_V_RLAST(1'b0),
    .m_axi_C_V_RID(1'd0),
    .m_axi_C_V_RUSER(1'd0),
    .m_axi_C_V_RRESP(2'd0),
    .m_axi_C_V_BVALID(gmem_C_BVALID),
    .m_axi_C_V_BREADY(C_drain_IO_L3_out_U0_m_axi_C_V_BREADY),
    .m_axi_C_V_BRESP(gmem_C_BRESP),
    .m_axi_C_V_BID(gmem_C_BID),
    .m_axi_C_V_BUSER(gmem_C_BUSER),
    .C_V_offset_dout(C_V_c_dout),
    .C_V_offset_empty_n(C_V_c_empty_n),
    .C_V_offset_read(C_drain_IO_L3_out_U0_C_V_offset_read),
    .fifo_C_drain_local_in_V_V_dout(fifo_C_drain_C_drain_11_dout),
    .fifo_C_drain_local_in_V_V_empty_n(fifo_C_drain_C_drain_11_empty_n),
    .fifo_C_drain_local_in_V_V_read(C_drain_IO_L3_out_U0_fifo_C_drain_local_in_V_V_read)
);

fifo_w32_d2_A A_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(kernel0_entry6_U0_A_V_out_din),
    .if_full_n(A_V_c_full_n),
    .if_write(kernel0_entry6_U0_A_V_out_write),
    .if_dout(A_V_c_dout),
    .if_empty_n(A_V_c_empty_n),
    .if_read(A_IO_L3_in_U0_A_V_offset_read)
);

fifo_w32_d2_A B_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(kernel0_entry6_U0_B_V_out_din),
    .if_full_n(B_V_c_full_n),
    .if_write(kernel0_entry6_U0_B_V_out_write),
    .if_dout(B_V_c_dout),
    .if_empty_n(B_V_c_empty_n),
    .if_read(B_IO_L3_in_U0_B_V_offset_read)
);

fifo_w32_d9_A C_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(kernel0_entry6_U0_C_V_out_din),
    .if_full_n(C_V_c_full_n),
    .if_write(kernel0_entry6_U0_C_V_out_write),
    .if_dout(C_V_c_dout),
    .if_empty_n(C_V_c_empty_n),
    .if_read(C_drain_IO_L3_out_U0_C_V_offset_read)
);

fifo_w128_d1_A fifo_A_A_IO_L2_in_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(A_IO_L3_in_U0_fifo_A_local_out_V_V_din),
    .if_full_n(fifo_A_A_IO_L2_in_0_s_full_n),
    .if_write(A_IO_L3_in_U0_fifo_A_local_out_V_V_write),
    .if_dout(fifo_A_A_IO_L2_in_0_s_dout),
    .if_empty_n(fifo_A_A_IO_L2_in_0_s_empty_n),
    .if_read(A_IO_L2_in_U0_fifo_A_in_V_V_read)
);

fifo_w128_d1_A fifo_A_A_IO_L2_in_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(A_IO_L2_in_U0_fifo_A_out_V_V_din),
    .if_full_n(fifo_A_A_IO_L2_in_1_s_full_n),
    .if_write(A_IO_L2_in_U0_fifo_A_out_V_V_write),
    .if_dout(fifo_A_A_IO_L2_in_1_s_dout),
    .if_empty_n(fifo_A_A_IO_L2_in_1_s_empty_n),
    .if_read(A_IO_L2_in_tail_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_A_PE_0_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(A_IO_L2_in_U0_fifo_A_local_out_V_V_din),
    .if_full_n(fifo_A_PE_0_0_V_V_full_n),
    .if_write(A_IO_L2_in_U0_fifo_A_local_out_V_V_write),
    .if_dout(fifo_A_PE_0_0_V_V_dout),
    .if_empty_n(fifo_A_PE_0_0_V_V_empty_n),
    .if_read(PE139_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_A_PE_1_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_din),
    .if_full_n(fifo_A_PE_1_0_V_V_full_n),
    .if_write(A_IO_L2_in_tail_U0_fifo_A_local_out_V_V_write),
    .if_dout(fifo_A_PE_1_0_V_V_dout),
    .if_empty_n(fifo_A_PE_1_0_V_V_empty_n),
    .if_read(PE142_U0_fifo_A_in_V_V_read)
);

fifo_w128_d1_A fifo_B_B_IO_L2_in_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(B_IO_L3_in_U0_fifo_B_local_out_V_V_din),
    .if_full_n(fifo_B_B_IO_L2_in_0_s_full_n),
    .if_write(B_IO_L3_in_U0_fifo_B_local_out_V_V_write),
    .if_dout(fifo_B_B_IO_L2_in_0_s_dout),
    .if_empty_n(fifo_B_B_IO_L2_in_0_s_empty_n),
    .if_read(B_IO_L2_in_U0_fifo_B_in_V_V_read)
);

fifo_w128_d1_A fifo_B_B_IO_L2_in_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(B_IO_L2_in_U0_fifo_B_out_V_V_din),
    .if_full_n(fifo_B_B_IO_L2_in_1_s_full_n),
    .if_write(B_IO_L2_in_U0_fifo_B_out_V_V_write),
    .if_dout(fifo_B_B_IO_L2_in_1_s_dout),
    .if_empty_n(fifo_B_B_IO_L2_in_1_s_empty_n),
    .if_read(B_IO_L2_in_tail_U0_fifo_B_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_0_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(B_IO_L2_in_U0_fifo_B_local_out_V_V_din),
    .if_full_n(fifo_B_PE_0_0_V_V_full_n),
    .if_write(B_IO_L2_in_U0_fifo_B_local_out_V_V_write),
    .if_dout(fifo_B_PE_0_0_V_V_dout),
    .if_empty_n(fifo_B_PE_0_0_V_V_empty_n),
    .if_read(PE139_U0_fifo_B_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_0_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_din),
    .if_full_n(fifo_B_PE_0_1_V_V_full_n),
    .if_write(B_IO_L2_in_tail_U0_fifo_B_local_out_V_V_write),
    .if_dout(fifo_B_PE_0_1_V_V_dout),
    .if_empty_n(fifo_B_PE_0_1_V_V_empty_n),
    .if_read(PE140_U0_fifo_B_in_V_V_read)
);

fifo_w64_d1_A fifo_A_PE_0_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE139_U0_fifo_A_out_V_V_din),
    .if_full_n(fifo_A_PE_0_1_V_V_full_n),
    .if_write(PE139_U0_fifo_A_out_V_V_write),
    .if_dout(fifo_A_PE_0_1_V_V_dout),
    .if_empty_n(fifo_A_PE_0_1_V_V_empty_n),
    .if_read(PE140_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_1_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE139_U0_fifo_B_out_V_V_din),
    .if_full_n(fifo_B_PE_1_0_V_V_full_n),
    .if_write(PE139_U0_fifo_B_out_V_V_write),
    .if_dout(fifo_B_PE_1_0_V_V_dout),
    .if_empty_n(fifo_B_PE_1_0_V_V_empty_n),
    .if_read(PE142_U0_fifo_B_in_V_V_read)
);

fifo_w32_d1_A fifo_C_drain_PE_0_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE139_U0_fifo_C_drain_out_V_din),
    .if_full_n(fifo_C_drain_PE_0_0_s_full_n),
    .if_write(PE139_U0_fifo_C_drain_out_V_write),
    .if_dout(fifo_C_drain_PE_0_0_s_dout),
    .if_empty_n(fifo_C_drain_PE_0_0_s_empty_n),
    .if_read(C_drain_IO_L1_out_he_U0_fifo_C_drain_local_in_V_read)
);

fifo_w64_d1_A fifo_A_PE_0_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE140_U0_fifo_A_out_V_V_din),
    .if_full_n(fifo_A_PE_0_2_V_V_full_n),
    .if_write(PE140_U0_fifo_A_out_V_V_write),
    .if_dout(fifo_A_PE_0_2_V_V_dout),
    .if_empty_n(fifo_A_PE_0_2_V_V_empty_n),
    .if_read(PE_A_dummy141_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_1_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE140_U0_fifo_B_out_V_V_din),
    .if_full_n(fifo_B_PE_1_1_V_V_full_n),
    .if_write(PE140_U0_fifo_B_out_V_V_write),
    .if_dout(fifo_B_PE_1_1_V_V_dout),
    .if_empty_n(fifo_B_PE_1_1_V_V_empty_n),
    .if_read(PE_U0_fifo_B_in_V_V_read)
);

fifo_w32_d1_A fifo_C_drain_PE_0_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE140_U0_fifo_C_drain_out_V_din),
    .if_full_n(fifo_C_drain_PE_0_1_s_full_n),
    .if_write(PE140_U0_fifo_C_drain_out_V_write),
    .if_dout(fifo_C_drain_PE_0_1_s_dout),
    .if_empty_n(fifo_C_drain_PE_0_1_s_empty_n),
    .if_read(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_local_in_V_read)
);

fifo_w64_d1_A fifo_A_PE_1_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE142_U0_fifo_A_out_V_V_din),
    .if_full_n(fifo_A_PE_1_1_V_V_full_n),
    .if_write(PE142_U0_fifo_A_out_V_V_write),
    .if_dout(fifo_A_PE_1_1_V_V_dout),
    .if_empty_n(fifo_A_PE_1_1_V_V_empty_n),
    .if_read(PE_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_2_0_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE142_U0_fifo_B_out_V_V_din),
    .if_full_n(fifo_B_PE_2_0_V_V_full_n),
    .if_write(PE142_U0_fifo_B_out_V_V_write),
    .if_dout(fifo_B_PE_2_0_V_V_dout),
    .if_empty_n(fifo_B_PE_2_0_V_V_empty_n),
    .if_read(PE_B_dummy143_U0_fifo_B_in_V_V_read)
);

fifo_w32_d1_A fifo_C_drain_PE_1_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE142_U0_fifo_C_drain_out_V_din),
    .if_full_n(fifo_C_drain_PE_1_0_s_full_n),
    .if_write(PE142_U0_fifo_C_drain_out_V_write),
    .if_dout(fifo_C_drain_PE_1_0_s_dout),
    .if_empty_n(fifo_C_drain_PE_1_0_s_empty_n),
    .if_read(C_drain_IO_L1_out145_U0_fifo_C_drain_local_in_V_read)
);

fifo_w64_d1_A fifo_A_PE_1_2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_U0_fifo_A_out_V_V_din),
    .if_full_n(fifo_A_PE_1_2_V_V_full_n),
    .if_write(PE_U0_fifo_A_out_V_V_write),
    .if_dout(fifo_A_PE_1_2_V_V_dout),
    .if_empty_n(fifo_A_PE_1_2_V_V_empty_n),
    .if_read(PE_A_dummy_U0_fifo_A_in_V_V_read)
);

fifo_w64_d1_A fifo_B_PE_2_1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_U0_fifo_B_out_V_V_din),
    .if_full_n(fifo_B_PE_2_1_V_V_full_n),
    .if_write(PE_U0_fifo_B_out_V_V_write),
    .if_dout(fifo_B_PE_2_1_V_V_dout),
    .if_empty_n(fifo_B_PE_2_1_V_V_empty_n),
    .if_read(PE_B_dummy_U0_fifo_B_in_V_V_read)
);

fifo_w32_d1_A fifo_C_drain_PE_1_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(PE_U0_fifo_C_drain_out_V_din),
    .if_full_n(fifo_C_drain_PE_1_1_s_full_n),
    .if_write(PE_U0_fifo_C_drain_out_V_write),
    .if_dout(fifo_C_drain_PE_1_1_s_dout),
    .if_empty_n(fifo_C_drain_PE_1_1_s_empty_n),
    .if_read(C_drain_IO_L1_out_U0_fifo_C_drain_local_in_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_6_full_n),
    .if_write(C_drain_IO_L1_out_he_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_6_dout),
    .if_empty_n(fifo_C_drain_C_drain_6_empty_n),
    .if_read(C_drain_IO_L1_out145_U0_fifo_C_drain_in_V_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_7_full_n),
    .if_write(C_drain_IO_L1_out145_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_7_dout),
    .if_empty_n(fifo_C_drain_C_drain_7_empty_n),
    .if_read(C_drain_IO_L2_out_he_U0_fifo_C_drain_local_in_V_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_8_full_n),
    .if_write(C_drain_IO_L1_out_he_1_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_8_dout),
    .if_empty_n(fifo_C_drain_C_drain_8_empty_n),
    .if_read(C_drain_IO_L1_out_U0_fifo_C_drain_in_V_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_9_full_n),
    .if_write(C_drain_IO_L1_out_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_9_dout),
    .if_empty_n(fifo_C_drain_C_drain_9_empty_n),
    .if_read(C_drain_IO_L2_out_U0_fifo_C_drain_local_in_V_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_10_full_n),
    .if_write(C_drain_IO_L2_out_he_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_10_dout),
    .if_empty_n(fifo_C_drain_C_drain_10_empty_n),
    .if_read(C_drain_IO_L2_out_U0_fifo_C_drain_in_V_V_read)
);

fifo_w64_d1_A fifo_C_drain_C_drain_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_din),
    .if_full_n(fifo_C_drain_C_drain_11_full_n),
    .if_write(C_drain_IO_L2_out_U0_fifo_C_drain_out_V_V_write),
    .if_dout(fifo_C_drain_C_drain_11_dout),
    .if_empty_n(fifo_C_drain_C_drain_11_empty_n),
    .if_read(C_drain_IO_L3_out_U0_fifo_C_drain_local_in_V_V_read)
);

start_for_C_drainrcU start_for_C_drainrcU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L3_out_U0_din),
    .if_full_n(start_for_C_drain_IO_L3_out_U0_full_n),
    .if_write(kernel0_entry6_U0_start_write),
    .if_dout(start_for_C_drain_IO_L3_out_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L3_out_U0_empty_n),
    .if_read(C_drain_IO_L3_out_U0_ap_ready)
);

start_for_A_IO_L2sc4 start_for_A_IO_L2sc4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_A_IO_L2_in_U0_din),
    .if_full_n(start_for_A_IO_L2_in_U0_full_n),
    .if_write(A_IO_L3_in_U0_start_write),
    .if_dout(start_for_A_IO_L2_in_U0_dout),
    .if_empty_n(start_for_A_IO_L2_in_U0_empty_n),
    .if_read(A_IO_L2_in_U0_ap_ready)
);

start_for_A_IO_L2tde start_for_A_IO_L2tde_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_A_IO_L2_in_tail_U0_din),
    .if_full_n(start_for_A_IO_L2_in_tail_U0_full_n),
    .if_write(A_IO_L2_in_U0_start_write),
    .if_dout(start_for_A_IO_L2_in_tail_U0_dout),
    .if_empty_n(start_for_A_IO_L2_in_tail_U0_empty_n),
    .if_read(A_IO_L2_in_tail_U0_ap_ready)
);

start_for_PE139_U0 start_for_PE139_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE139_U0_din),
    .if_full_n(start_for_PE139_U0_full_n),
    .if_write(A_IO_L2_in_U0_start_write),
    .if_dout(start_for_PE139_U0_dout),
    .if_empty_n(start_for_PE139_U0_empty_n),
    .if_read(PE139_U0_ap_ready)
);

start_for_PE142_U0 start_for_PE142_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE142_U0_din),
    .if_full_n(start_for_PE142_U0_full_n),
    .if_write(A_IO_L2_in_tail_U0_start_write),
    .if_dout(start_for_PE142_U0_dout),
    .if_empty_n(start_for_PE142_U0_empty_n),
    .if_read(PE142_U0_ap_ready)
);

start_for_B_IO_L2udo start_for_B_IO_L2udo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_B_IO_L2_in_U0_din),
    .if_full_n(start_for_B_IO_L2_in_U0_full_n),
    .if_write(B_IO_L3_in_U0_start_write),
    .if_dout(start_for_B_IO_L2_in_U0_dout),
    .if_empty_n(start_for_B_IO_L2_in_U0_empty_n),
    .if_read(B_IO_L2_in_U0_ap_ready)
);

start_for_B_IO_L2vdy start_for_B_IO_L2vdy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_B_IO_L2_in_tail_U0_din),
    .if_full_n(start_for_B_IO_L2_in_tail_U0_full_n),
    .if_write(B_IO_L2_in_U0_start_write),
    .if_dout(start_for_B_IO_L2_in_tail_U0_dout),
    .if_empty_n(start_for_B_IO_L2_in_tail_U0_empty_n),
    .if_read(B_IO_L2_in_tail_U0_ap_ready)
);

start_for_PE140_U0 start_for_PE140_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE140_U0_din),
    .if_full_n(start_for_PE140_U0_full_n),
    .if_write(B_IO_L2_in_tail_U0_start_write),
    .if_dout(start_for_PE140_U0_dout),
    .if_empty_n(start_for_PE140_U0_empty_n),
    .if_read(PE140_U0_ap_ready)
);

start_for_C_drainwdI start_for_C_drainwdI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L1_out_he_U0_din),
    .if_full_n(start_for_C_drain_IO_L1_out_he_U0_full_n),
    .if_write(PE139_U0_start_write),
    .if_dout(start_for_C_drain_IO_L1_out_he_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L1_out_he_U0_empty_n),
    .if_read(C_drain_IO_L1_out_he_U0_ap_ready)
);

start_for_PE_A_duxdS start_for_PE_A_duxdS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_A_dummy141_U0_din),
    .if_full_n(start_for_PE_A_dummy141_U0_full_n),
    .if_write(PE140_U0_start_write),
    .if_dout(start_for_PE_A_dummy141_U0_dout),
    .if_empty_n(start_for_PE_A_dummy141_U0_empty_n),
    .if_read(PE_A_dummy141_U0_ap_ready)
);

start_for_PE_U0 start_for_PE_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_U0_din),
    .if_full_n(start_for_PE_U0_full_n),
    .if_write(PE140_U0_start_write),
    .if_dout(start_for_PE_U0_dout),
    .if_empty_n(start_for_PE_U0_empty_n),
    .if_read(PE_U0_ap_ready)
);

start_for_C_drainyd2 start_for_C_drainyd2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L1_out_he_1_U0_din),
    .if_full_n(start_for_C_drain_IO_L1_out_he_1_U0_full_n),
    .if_write(PE140_U0_start_write),
    .if_dout(start_for_C_drain_IO_L1_out_he_1_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L1_out_he_1_U0_empty_n),
    .if_read(C_drain_IO_L1_out_he_1_U0_ap_ready)
);

start_for_PE_B_duzec start_for_PE_B_duzec_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_B_dummy143_U0_din),
    .if_full_n(start_for_PE_B_dummy143_U0_full_n),
    .if_write(PE142_U0_start_write),
    .if_dout(start_for_PE_B_dummy143_U0_dout),
    .if_empty_n(start_for_PE_B_dummy143_U0_empty_n),
    .if_read(PE_B_dummy143_U0_ap_ready)
);

start_for_C_drainAem start_for_C_drainAem_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L1_out145_U0_din),
    .if_full_n(start_for_C_drain_IO_L1_out145_U0_full_n),
    .if_write(PE142_U0_start_write),
    .if_dout(start_for_C_drain_IO_L1_out145_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L1_out145_U0_empty_n),
    .if_read(C_drain_IO_L1_out145_U0_ap_ready)
);

start_for_PE_A_duBew start_for_PE_A_duBew_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_A_dummy_U0_din),
    .if_full_n(start_for_PE_A_dummy_U0_full_n),
    .if_write(PE_U0_start_write),
    .if_dout(start_for_PE_A_dummy_U0_dout),
    .if_empty_n(start_for_PE_A_dummy_U0_empty_n),
    .if_read(PE_A_dummy_U0_ap_ready)
);

start_for_PE_B_duCeG start_for_PE_B_duCeG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_PE_B_dummy_U0_din),
    .if_full_n(start_for_PE_B_dummy_U0_full_n),
    .if_write(PE_U0_start_write),
    .if_dout(start_for_PE_B_dummy_U0_dout),
    .if_empty_n(start_for_PE_B_dummy_U0_empty_n),
    .if_read(PE_B_dummy_U0_ap_ready)
);

start_for_C_drainDeQ start_for_C_drainDeQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L1_out_U0_din),
    .if_full_n(start_for_C_drain_IO_L1_out_U0_full_n),
    .if_write(PE_U0_start_write),
    .if_dout(start_for_C_drain_IO_L1_out_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L1_out_U0_empty_n),
    .if_read(C_drain_IO_L1_out_U0_ap_ready)
);

start_for_C_drainEe0 start_for_C_drainEe0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L2_out_he_U0_din),
    .if_full_n(start_for_C_drain_IO_L2_out_he_U0_full_n),
    .if_write(C_drain_IO_L1_out145_U0_start_write),
    .if_dout(start_for_C_drain_IO_L2_out_he_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L2_out_he_U0_empty_n),
    .if_read(C_drain_IO_L2_out_he_U0_ap_ready)
);

start_for_C_drainFfa start_for_C_drainFfa_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_C_drain_IO_L2_out_U0_din),
    .if_full_n(start_for_C_drain_IO_L2_out_U0_full_n),
    .if_write(C_drain_IO_L1_out_U0_start_write),
    .if_dout(start_for_C_drain_IO_L2_out_U0_dout),
    .if_empty_n(start_for_C_drain_IO_L2_out_U0_empty_n),
    .if_read(C_drain_IO_L2_out_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_A_IO_L3_in_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_A_IO_L3_in_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_A_IO_L3_in_U0_ap_ready <= ap_sync_A_IO_L3_in_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_B_IO_L3_in_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_B_IO_L3_in_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_B_IO_L3_in_U0_ap_ready <= ap_sync_B_IO_L3_in_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_kernel0_entry6_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_kernel0_entry6_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_kernel0_entry6_U0_ap_ready <= ap_sync_kernel0_entry6_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == A_IO_L3_in_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        A_IO_L3_in_U0_ap_ready_count <= (A_IO_L3_in_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == A_IO_L3_in_U0_ap_ready))) begin
        A_IO_L3_in_U0_ap_ready_count <= (A_IO_L3_in_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == B_IO_L3_in_U0_ap_ready) & (ap_sync_ready == 1'b1))) begin
        B_IO_L3_in_U0_ap_ready_count <= (B_IO_L3_in_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (1'b1 == B_IO_L3_in_U0_ap_ready))) begin
        B_IO_L3_in_U0_ap_ready_count <= (B_IO_L3_in_U0_ap_ready_count + 2'd1);
    end
end

always @ (posedge ap_clk) begin
    if (((kernel0_entry6_U0_ap_ready == 1'b0) & (ap_sync_ready == 1'b1))) begin
        kernel0_entry6_U0_ap_ready_count <= (kernel0_entry6_U0_ap_ready_count - 2'd1);
    end else if (((ap_sync_ready == 1'b0) & (kernel0_entry6_U0_ap_ready == 1'b1))) begin
        kernel0_entry6_U0_ap_ready_count <= (kernel0_entry6_U0_ap_ready_count + 2'd1);
    end
end

assign A_IO_L2_in_U0_ap_continue = 1'b1;

assign A_IO_L2_in_U0_ap_start = start_for_A_IO_L2_in_U0_empty_n;

assign A_IO_L2_in_U0_start_full_n = (start_for_PE139_U0_full_n & start_for_A_IO_L2_in_tail_U0_full_n);

assign A_IO_L2_in_tail_U0_ap_continue = 1'b1;

assign A_IO_L2_in_tail_U0_ap_start = start_for_A_IO_L2_in_tail_U0_empty_n;

assign A_IO_L3_in_U0_ap_continue = 1'b1;

assign A_IO_L3_in_U0_ap_start = ((ap_sync_reg_A_IO_L3_in_U0_ap_ready ^ 1'b1) & ap_start);

assign B_IO_L2_in_U0_ap_continue = 1'b1;

assign B_IO_L2_in_U0_ap_start = start_for_B_IO_L2_in_U0_empty_n;

assign B_IO_L2_in_tail_U0_ap_continue = 1'b1;

assign B_IO_L2_in_tail_U0_ap_start = start_for_B_IO_L2_in_tail_U0_empty_n;

assign B_IO_L3_in_U0_ap_continue = 1'b1;

assign B_IO_L3_in_U0_ap_start = ((ap_sync_reg_B_IO_L3_in_U0_ap_ready ^ 1'b1) & ap_start);

assign C_drain_IO_L1_out145_U0_ap_continue = 1'b1;

assign C_drain_IO_L1_out145_U0_ap_start = start_for_C_drain_IO_L1_out145_U0_empty_n;

assign C_drain_IO_L1_out_U0_ap_continue = 1'b1;

assign C_drain_IO_L1_out_U0_ap_start = start_for_C_drain_IO_L1_out_U0_empty_n;

assign C_drain_IO_L1_out_he_1_U0_ap_continue = 1'b1;

assign C_drain_IO_L1_out_he_1_U0_ap_start = start_for_C_drain_IO_L1_out_he_1_U0_empty_n;

assign C_drain_IO_L1_out_he_1_U0_start_full_n = 1'b1;

assign C_drain_IO_L1_out_he_1_U0_start_write = 1'b0;

assign C_drain_IO_L1_out_he_U0_ap_continue = 1'b1;

assign C_drain_IO_L1_out_he_U0_ap_start = start_for_C_drain_IO_L1_out_he_U0_empty_n;

assign C_drain_IO_L1_out_he_U0_start_full_n = 1'b1;

assign C_drain_IO_L1_out_he_U0_start_write = 1'b0;

assign C_drain_IO_L2_out_U0_ap_continue = 1'b1;

assign C_drain_IO_L2_out_U0_ap_start = start_for_C_drain_IO_L2_out_U0_empty_n;

assign C_drain_IO_L2_out_U0_start_full_n = 1'b1;

assign C_drain_IO_L2_out_U0_start_write = 1'b0;

assign C_drain_IO_L2_out_he_U0_ap_continue = 1'b1;

assign C_drain_IO_L2_out_he_U0_ap_start = start_for_C_drain_IO_L2_out_he_U0_empty_n;

assign C_drain_IO_L2_out_he_U0_start_full_n = 1'b1;

assign C_drain_IO_L2_out_he_U0_start_write = 1'b0;

assign C_drain_IO_L3_out_U0_ap_continue = ap_sync_done;

assign C_drain_IO_L3_out_U0_ap_start = start_for_C_drain_IO_L3_out_U0_empty_n;

assign C_drain_IO_L3_out_U0_start_full_n = 1'b1;

assign C_drain_IO_L3_out_U0_start_write = 1'b0;

assign PE139_U0_ap_continue = 1'b1;

assign PE139_U0_ap_start = start_for_PE139_U0_empty_n;

assign PE140_U0_ap_continue = 1'b1;

assign PE140_U0_ap_start = start_for_PE140_U0_empty_n;

assign PE140_U0_start_full_n = (start_for_PE_U0_full_n & start_for_PE_A_dummy141_U0_full_n & start_for_C_drain_IO_L1_out_he_1_U0_full_n);

assign PE142_U0_ap_continue = 1'b1;

assign PE142_U0_ap_start = start_for_PE142_U0_empty_n;

assign PE142_U0_start_full_n = (start_for_PE_B_dummy143_U0_full_n & start_for_C_drain_IO_L1_out145_U0_full_n);

assign PE_A_dummy141_U0_ap_continue = ap_sync_done;

assign PE_A_dummy141_U0_ap_start = start_for_PE_A_dummy141_U0_empty_n;

assign PE_A_dummy141_U0_start_full_n = 1'b1;

assign PE_A_dummy141_U0_start_write = 1'b0;

assign PE_A_dummy_U0_ap_continue = ap_sync_done;

assign PE_A_dummy_U0_ap_start = start_for_PE_A_dummy_U0_empty_n;

assign PE_A_dummy_U0_start_full_n = 1'b1;

assign PE_A_dummy_U0_start_write = 1'b0;

assign PE_B_dummy143_U0_ap_continue = ap_sync_done;

assign PE_B_dummy143_U0_ap_start = start_for_PE_B_dummy143_U0_empty_n;

assign PE_B_dummy143_U0_start_full_n = 1'b1;

assign PE_B_dummy143_U0_start_write = 1'b0;

assign PE_B_dummy_U0_ap_continue = ap_sync_done;

assign PE_B_dummy_U0_ap_start = start_for_PE_B_dummy_U0_empty_n;

assign PE_B_dummy_U0_start_full_n = 1'b1;

assign PE_B_dummy_U0_start_write = 1'b0;

assign PE_U0_ap_continue = 1'b1;

assign PE_U0_ap_start = start_for_PE_U0_empty_n;

assign PE_U0_start_full_n = (start_for_PE_B_dummy_U0_full_n & start_for_PE_A_dummy_U0_full_n & start_for_C_drain_IO_L1_out_U0_full_n);

assign ap_done = ap_sync_done;

assign ap_idle = (kernel0_entry6_U0_ap_idle & PE_U0_ap_idle & PE_B_dummy_U0_ap_idle & PE_B_dummy143_U0_ap_idle & PE_A_dummy_U0_ap_idle & PE_A_dummy141_U0_ap_idle & PE142_U0_ap_idle & PE140_U0_ap_idle & PE139_U0_ap_idle & C_drain_IO_L3_out_U0_ap_idle & C_drain_IO_L2_out_he_U0_ap_idle & C_drain_IO_L2_out_U0_ap_idle & C_drain_IO_L1_out_he_U0_ap_idle & C_drain_IO_L1_out_he_1_U0_ap_idle & C_drain_IO_L1_out_U0_ap_idle & C_drain_IO_L1_out145_U0_ap_idle & B_IO_L3_in_U0_ap_idle & B_IO_L2_in_tail_U0_ap_idle & B_IO_L2_in_U0_ap_idle & A_IO_L3_in_U0_ap_idle & A_IO_L2_in_tail_U0_ap_idle & A_IO_L2_in_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_A_IO_L3_in_U0_ap_ready = (ap_sync_reg_A_IO_L3_in_U0_ap_ready | A_IO_L3_in_U0_ap_ready);

assign ap_sync_B_IO_L3_in_U0_ap_ready = (ap_sync_reg_B_IO_L3_in_U0_ap_ready | B_IO_L3_in_U0_ap_ready);

assign ap_sync_continue = ap_sync_done;

assign ap_sync_done = (PE_B_dummy_U0_ap_done & PE_B_dummy143_U0_ap_done & PE_A_dummy_U0_ap_done & PE_A_dummy141_U0_ap_done & C_drain_IO_L3_out_U0_ap_done);

assign ap_sync_kernel0_entry6_U0_ap_ready = (kernel0_entry6_U0_ap_ready | ap_sync_reg_kernel0_entry6_U0_ap_ready);

assign ap_sync_ready = (ap_sync_kernel0_entry6_U0_ap_ready & ap_sync_B_IO_L3_in_U0_ap_ready & ap_sync_A_IO_L3_in_U0_ap_ready);

assign kernel0_entry6_U0_ap_continue = 1'b1;

assign kernel0_entry6_U0_ap_start = ((ap_sync_reg_kernel0_entry6_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_A_IO_L2_in_U0_din = 1'b1;

assign start_for_A_IO_L2_in_tail_U0_din = 1'b1;

assign start_for_B_IO_L2_in_U0_din = 1'b1;

assign start_for_B_IO_L2_in_tail_U0_din = 1'b1;

assign start_for_C_drain_IO_L1_out145_U0_din = 1'b1;

assign start_for_C_drain_IO_L1_out_U0_din = 1'b1;

assign start_for_C_drain_IO_L1_out_he_1_U0_din = 1'b1;

assign start_for_C_drain_IO_L1_out_he_U0_din = 1'b1;

assign start_for_C_drain_IO_L2_out_U0_din = 1'b1;

assign start_for_C_drain_IO_L2_out_he_U0_din = 1'b1;

assign start_for_C_drain_IO_L3_out_U0_din = 1'b1;

assign start_for_PE139_U0_din = 1'b1;

assign start_for_PE140_U0_din = 1'b1;

assign start_for_PE142_U0_din = 1'b1;

assign start_for_PE_A_dummy141_U0_din = 1'b1;

assign start_for_PE_A_dummy_U0_din = 1'b1;

assign start_for_PE_B_dummy143_U0_din = 1'b1;

assign start_for_PE_B_dummy_U0_din = 1'b1;

assign start_for_PE_U0_din = 1'b1;

endmodule //kernel0
