--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml ad9767_test.twx ad9767_test.ncd -o ad9767_test.twr
ad9767_test.pcf -ucf ad9767_test.ucf

Design file:              ad9767_test.ncd
Physical constraint file: ad9767_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: PLL_inst/dcm_sp_inst/CLKFX
  Logical resource: PLL_inst/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: PLL_inst/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: PLL_inst/dcm_sp_inst/CLKIN
  Logical resource: PLL_inst/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_inst/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" 
TS_sys_clk * 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 301 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.778ns.
--------------------------------------------------------------------------------

Paths for end point trig_data_12 (SLICE_X24Y5.B1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_2 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_2 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.DQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_2
    SLICE_X22Y4.C2       net (fanout=4)        0.941   trig_data<2>
    SLICE_X22Y4.COUT     Topcyc                0.328   Mcount_trig_data_cy<3>
                                                       trig_data<2>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.AMUX     Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.B1       net (fanout=1)        0.986   Result<12>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.608ns logic, 1.936ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_1 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.CQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_1
    SLICE_X22Y4.B4       net (fanout=17)       0.755   trig_data<1>
    SLICE_X22Y4.COUT     Topcyb                0.483   Mcount_trig_data_cy<3>
                                                       trig_data<1>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.AMUX     Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.B1       net (fanout=1)        0.986   Result<12>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.513ns (1.763ns logic, 1.750ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_0 to trig_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_0
    SLICE_X22Y4.A4       net (fanout=17)       0.753   trig_data<0>
    SLICE_X22Y4.COUT     Topcya                0.474   Mcount_trig_data_cy<3>
                                                       Mcount_trig_data_lut<0>_INV_0
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.AMUX     Tcina                 0.220   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.B1       net (fanout=1)        0.986   Result<12>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_12_rstpot
                                                       trig_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.754ns logic, 1.748ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_13 (SLICE_X24Y5.C3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_2 (FF)
  Destination:          trig_data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_2 to trig_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.DQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_2
    SLICE_X22Y4.C2       net (fanout=4)        0.941   trig_data<2>
    SLICE_X22Y4.COUT     Topcyc                0.328   Mcount_trig_data_cy<3>
                                                       trig_data<2>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.BMUX     Tcinb                 0.310   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.C3       net (fanout=1)        0.831   Result<13>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_13_rstpot
                                                       trig_data_13
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.698ns logic, 1.781ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_1 to trig_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.CQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_1
    SLICE_X22Y4.B4       net (fanout=17)       0.755   trig_data<1>
    SLICE_X22Y4.COUT     Topcyb                0.483   Mcount_trig_data_cy<3>
                                                       trig_data<1>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.BMUX     Tcinb                 0.310   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.C3       net (fanout=1)        0.831   Result<13>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_13_rstpot
                                                       trig_data_13
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.853ns logic, 1.595ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.305 - 0.324)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_0 to trig_data_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_0
    SLICE_X22Y4.A4       net (fanout=17)       0.753   trig_data<0>
    SLICE_X22Y4.COUT     Topcya                0.474   Mcount_trig_data_cy<3>
                                                       Mcount_trig_data_lut<0>_INV_0
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.COUT     Tbyp                  0.093   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X22Y7.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<11>
    SLICE_X22Y7.BMUX     Tcinb                 0.310   Result<13>
                                                       Mcount_trig_data_xor<13>
    SLICE_X24Y5.C3       net (fanout=1)        0.831   Result<13>
    SLICE_X24Y5.CLK      Tas                   0.349   trig_data<13>
                                                       trig_data_13_rstpot
                                                       trig_data_13
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.844ns logic, 1.593ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_10 (SLICE_X23Y6.D2), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_2 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_2 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.DQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_2
    SLICE_X22Y4.C2       net (fanout=4)        0.941   trig_data<2>
    SLICE_X22Y4.COUT     Topcyc                0.328   Mcount_trig_data_cy<3>
                                                       trig_data<2>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.CMUX     Tcinc                 0.279   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X23Y6.D2       net (fanout=1)        0.757   Result<10>
    SLICE_X23Y6.CLK      Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (1.598ns logic, 1.704ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_1 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.CQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_1
    SLICE_X22Y4.B4       net (fanout=17)       0.755   trig_data<1>
    SLICE_X22Y4.COUT     Topcyb                0.483   Mcount_trig_data_cy<3>
                                                       trig_data<1>_rt
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.CMUX     Tcinc                 0.279   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X23Y6.D2       net (fanout=1)        0.757   Result<10>
    SLICE_X23Y6.CLK      Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.753ns logic, 1.518ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.186 - 0.206)
  Source Clock:         da2_wrt_OBUF falling at 4.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trig_data_0 to trig_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.525   trig_data<2>
                                                       trig_data_0
    SLICE_X22Y4.A4       net (fanout=17)       0.753   trig_data<0>
    SLICE_X22Y4.COUT     Topcya                0.474   Mcount_trig_data_cy<3>
                                                       Mcount_trig_data_lut<0>_INV_0
                                                       Mcount_trig_data_cy<3>
    SLICE_X22Y5.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<3>
    SLICE_X22Y5.COUT     Tbyp                  0.093   Mcount_trig_data_cy<7>
                                                       Mcount_trig_data_cy<7>
    SLICE_X22Y6.CIN      net (fanout=1)        0.003   Mcount_trig_data_cy<7>
    SLICE_X22Y6.CMUX     Tcinc                 0.279   Mcount_trig_data_cy<11>
                                                       Mcount_trig_data_cy<11>
    SLICE_X23Y6.D2       net (fanout=1)        0.757   Result<10>
    SLICE_X23Y6.CLK      Tas                   0.373   trig_data<10>
                                                       trig_data_10_rstpot
                                                       trig_data_10
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.744ns logic, 1.516ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" TS_sys_clk * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trig_data_0 (SLICE_X22Y1.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_0 (FF)
  Destination:          trig_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_0 to trig_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.AQ       Tcko                  0.234   trig_data<2>
                                                       trig_data_0
    SLICE_X22Y1.A6       net (fanout=17)       0.047   trig_data<0>
    SLICE_X22Y1.CLK      Tah         (-Th)    -0.197   trig_data<2>
                                                       trig_data_0_rstpot
                                                       trig_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.431ns logic, 0.047ns route)
                                                       (90.2% logic, 9.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_1 (SLICE_X22Y1.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_1 to trig_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.CQ       Tcko                  0.234   trig_data<2>
                                                       trig_data_1
    SLICE_X22Y1.C5       net (fanout=17)       0.088   trig_data<1>
    SLICE_X22Y1.CLK      Tah         (-Th)    -0.197   trig_data<2>
                                                       trig_data_1_rstpot
                                                       trig_data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.431ns logic, 0.088ns route)
                                                       (83.0% logic, 17.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_data_0 (SLICE_X22Y1.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trig_data_1 (FF)
  Destination:          trig_data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         da2_wrt_OBUF falling at 12.000ns
  Destination Clock:    da2_wrt_OBUF falling at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trig_data_1 to trig_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y1.CQ       Tcko                  0.234   trig_data<2>
                                                       trig_data_1
    SLICE_X22Y1.A4       net (fanout=17)       0.136   trig_data<1>
    SLICE_X22Y1.CLK      Tah         (-Th)    -0.197   trig_data<2>
                                                       trig_data_0_rstpot
                                                       trig_data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.431ns logic, 0.136ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_inst_clkfx = PERIOD TIMEGRP "PLL_inst_clkfx" TS_sys_clk * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.334ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: PLL_inst/clkout2_buf/I0
  Logical resource: PLL_inst/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: PLL_inst/clkfx
--------------------------------------------------------------------------------
Slack: 7.520ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trig_data<2>/CLK
  Logical resource: trig_data_0/CK
  Location pin: SLICE_X22Y1.CLK
  Clock network: da2_wrt_OBUF
--------------------------------------------------------------------------------
Slack: 7.520ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: trig_data<2>/CLK
  Logical resource: trig_data_1/CK
  Location pin: SLICE_X22Y1.CLK
  Clock network: da2_wrt_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     20.000ns|      8.000ns|      9.445ns|            0|            0|            0|          301|
| TS_PLL_inst_clkfx             |      8.000ns|      3.778ns|          N/A|            0|            0|          301|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    3.778|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 301 paths, 0 nets, and 109 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 03 11:43:03 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



