-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
-- Date        : Mon Nov 28 11:36:42 2016
-- Host        : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/raph/zed-design/opencv/opencv.srcs/sources_1/bd/system_top/ip/system_top_axi_perf_mon_1_9/system_top_axi_perf_mon_1_9_sim_netlist.vhdl
-- Design      : system_top_axi_perf_mon_1_9
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => D(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_513\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_526\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_539\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_552\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_565\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_578\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_591\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_604\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_617\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_630\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_643\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_656\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_669\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_682\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_695\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_708\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_721\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_734\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_747\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_760\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_773\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_786\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_799\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_812\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_825\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_838\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_851\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_864\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_877\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_890\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_903\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_916\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[0]_1\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[0]_1\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[0]_1\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[0]_1\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[0]_1\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[0]_1\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[0]_1\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[0]_1\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[0]_1\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[0]_1\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[0]_1\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[0]_1\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[0]_1\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[0]_1\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[0]_1\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[0]_1\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[0]_1\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[0]_1\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[0]_1\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[0]_1\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[0]_1\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[0]_1\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[0]_1\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[0]_1\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[0]_1\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[0]_1\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[0]_1\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[0]_1\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[0]_1\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[0]_1\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[0]_1\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[0]_1\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[0]_1\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\,
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0)
    );
\Accum_i[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \out\(0),
      I2 => Rtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Latency(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => S1_Read_Latency(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[12]_25\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_501\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_518\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_531\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_544\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_557\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_570\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_583\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_596\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_609\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_622\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_635\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_648\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_661\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_674\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_687\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_700\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_713\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_726\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_739\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_752\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_765\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_778\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_791\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_804\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_817\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_830\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_843\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_856\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_869\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_882\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_895\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_908\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[12]_25\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[12]_25\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[12]_25\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[12]_25\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[12]_25\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[12]_25\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[12]_25\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[12]_25\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[12]_25\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[12]_25\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[12]_25\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[12]_25\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[12]_25\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[12]_25\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[12]_25\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[12]_25\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[12]_25\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[12]_25\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[12]_25\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[12]_25\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[12]_25\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[12]_25\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[12]_25\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[12]_25\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[12]_25\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[12]_25\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[12]_25\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[12]_25\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[12]_25\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[12]_25\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[12]_25\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[12]_25\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[12]_25\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[13]_27\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\,
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(2 downto 0)
    );
\Accum_i[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => Wtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_500\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_517\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_530\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_543\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_556\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_569\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_582\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_595\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_608\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_621\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_634\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_647\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_660\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_673\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_686\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_699\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_712\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_725\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_738\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_751\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_764\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_777\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_790\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_803\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_816\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_829\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_842\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_855\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_868\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_881\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_894\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_907\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[13]_27\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(0),
      Q => \Sample_Metric_Cnt[13]_27\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(10),
      Q => \Sample_Metric_Cnt[13]_27\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(11),
      Q => \Sample_Metric_Cnt[13]_27\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(12),
      Q => \Sample_Metric_Cnt[13]_27\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(13),
      Q => \Sample_Metric_Cnt[13]_27\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(14),
      Q => \Sample_Metric_Cnt[13]_27\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(15),
      Q => \Sample_Metric_Cnt[13]_27\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(16),
      Q => \Sample_Metric_Cnt[13]_27\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(17),
      Q => \Sample_Metric_Cnt[13]_27\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(18),
      Q => \Sample_Metric_Cnt[13]_27\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(19),
      Q => \Sample_Metric_Cnt[13]_27\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(1),
      Q => \Sample_Metric_Cnt[13]_27\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(20),
      Q => \Sample_Metric_Cnt[13]_27\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(21),
      Q => \Sample_Metric_Cnt[13]_27\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(22),
      Q => \Sample_Metric_Cnt[13]_27\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(23),
      Q => \Sample_Metric_Cnt[13]_27\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(24),
      Q => \Sample_Metric_Cnt[13]_27\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(25),
      Q => \Sample_Metric_Cnt[13]_27\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(26),
      Q => \Sample_Metric_Cnt[13]_27\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(27),
      Q => \Sample_Metric_Cnt[13]_27\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(28),
      Q => \Sample_Metric_Cnt[13]_27\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(29),
      Q => \Sample_Metric_Cnt[13]_27\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(2),
      Q => \Sample_Metric_Cnt[13]_27\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(30),
      Q => \Sample_Metric_Cnt[13]_27\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(31),
      Q => \Sample_Metric_Cnt[13]_27\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(3),
      Q => \Sample_Metric_Cnt[13]_27\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(4),
      Q => \Sample_Metric_Cnt[13]_27\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(5),
      Q => \Sample_Metric_Cnt[13]_27\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(6),
      Q => \Sample_Metric_Cnt[13]_27\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(7),
      Q => \Sample_Metric_Cnt[13]_27\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(8),
      Q => \Sample_Metric_Cnt[13]_27\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(9),
      Q => \Sample_Metric_Cnt[13]_27\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Write_Latency_Int_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    \Accum_i_reg[1]_0\ : in STD_LOGIC;
    \Accum_i_reg[2]_0\ : in STD_LOGIC;
    \Accum_i_reg[3]_1\ : in STD_LOGIC;
    \Accum_i_reg[4]_0\ : in STD_LOGIC;
    \Accum_i_reg[5]_0\ : in STD_LOGIC;
    \Accum_i_reg[6]_0\ : in STD_LOGIC;
    \Accum_i_reg[7]_1\ : in STD_LOGIC;
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[9]_0\ : in STD_LOGIC;
    \Accum_i_reg[10]_0\ : in STD_LOGIC;
    \Accum_i_reg[11]_1\ : in STD_LOGIC;
    \Accum_i_reg[12]_0\ : in STD_LOGIC;
    \Accum_i_reg[13]_0\ : in STD_LOGIC;
    \Accum_i_reg[14]_0\ : in STD_LOGIC;
    \Accum_i_reg[15]_1\ : in STD_LOGIC;
    \Accum_i_reg[16]_0\ : in STD_LOGIC;
    \Accum_i_reg[17]_0\ : in STD_LOGIC;
    \Accum_i_reg[18]_0\ : in STD_LOGIC;
    \Accum_i_reg[19]_1\ : in STD_LOGIC;
    \Accum_i_reg[20]_0\ : in STD_LOGIC;
    \Accum_i_reg[21]_0\ : in STD_LOGIC;
    \Accum_i_reg[22]_0\ : in STD_LOGIC;
    \Accum_i_reg[23]_1\ : in STD_LOGIC;
    \Accum_i_reg[24]_0\ : in STD_LOGIC;
    \Accum_i_reg[25]_0\ : in STD_LOGIC;
    \Accum_i_reg[26]_0\ : in STD_LOGIC;
    \Accum_i_reg[27]_1\ : in STD_LOGIC;
    \Accum_i_reg[28]_0\ : in STD_LOGIC;
    \Accum_i_reg[29]_0\ : in STD_LOGIC;
    \Accum_i_reg[30]_0\ : in STD_LOGIC;
    \Accum_i_reg[31]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[14]_29\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \Write_Latency_Int_reg[30]\(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(31),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I4 => \Accum_i_reg[31]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(30),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I4 => \Accum_i_reg[30]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(29),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I4 => \Accum_i_reg[29]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(28),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I4 => \Accum_i_reg[28]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(27),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I4 => \Accum_i_reg[27]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(26),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I4 => \Accum_i_reg[26]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(25),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I4 => \Accum_i_reg[25]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(24),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I4 => \Accum_i_reg[24]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(23),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I4 => \Accum_i_reg[23]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(22),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I4 => \Accum_i_reg[22]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(21),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I4 => \Accum_i_reg[21]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(20),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I4 => \Accum_i_reg[20]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(19),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I4 => \Accum_i_reg[19]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(18),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I4 => \Accum_i_reg[18]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(17),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I4 => \Accum_i_reg[17]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(16),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I4 => \Accum_i_reg[16]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(15),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I4 => \Accum_i_reg[15]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(14),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I4 => \Accum_i_reg[14]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(13),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I4 => \Accum_i_reg[13]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(12),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I4 => \Accum_i_reg[12]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(11),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I4 => \Accum_i_reg[11]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(10),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I4 => \Accum_i_reg[10]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(9),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I4 => \Accum_i_reg[9]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(8),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I4 => \Accum_i_reg[8]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(7),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I4 => \Accum_i_reg[7]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_423\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(6),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I4 => \Accum_i_reg[6]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_433\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(5),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I4 => \Accum_i_reg[5]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_443\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(4),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I4 => \Accum_i_reg[4]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_453\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(3),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I4 => \Accum_i_reg[3]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_463\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(2),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I4 => \Accum_i_reg[2]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_473\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(1),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I4 => \Accum_i_reg[1]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_483\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[14]_29\(0),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I4 => \Accum_i_reg[0]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[14]_29\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[14]_29\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[14]_29\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[14]_29\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[14]_29\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[14]_29\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[14]_29\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[14]_29\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[14]_29\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[14]_29\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[14]_29\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[14]_29\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[14]_29\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[14]_29\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[14]_29\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[14]_29\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[14]_29\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[14]_29\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[14]_29\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[14]_29\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[14]_29\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[14]_29\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[14]_29\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[14]_29\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[14]_29\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[14]_29\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[14]_29\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[14]_29\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[14]_29\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[14]_29\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[14]_29\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[14]_29\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    \Accum_i_reg[1]_0\ : in STD_LOGIC;
    \Accum_i_reg[2]_0\ : in STD_LOGIC;
    \Accum_i_reg[3]_0\ : in STD_LOGIC;
    \Accum_i_reg[4]_0\ : in STD_LOGIC;
    \Accum_i_reg[5]_0\ : in STD_LOGIC;
    \Accum_i_reg[6]_0\ : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[9]_0\ : in STD_LOGIC;
    \Accum_i_reg[10]_0\ : in STD_LOGIC;
    \Accum_i_reg[11]_0\ : in STD_LOGIC;
    \Accum_i_reg[12]_0\ : in STD_LOGIC;
    \Accum_i_reg[13]_0\ : in STD_LOGIC;
    \Accum_i_reg[14]_0\ : in STD_LOGIC;
    \Accum_i_reg[15]_0\ : in STD_LOGIC;
    \Accum_i_reg[16]_0\ : in STD_LOGIC;
    \Accum_i_reg[17]_0\ : in STD_LOGIC;
    \Accum_i_reg[18]_0\ : in STD_LOGIC;
    \Accum_i_reg[19]_0\ : in STD_LOGIC;
    \Accum_i_reg[20]_0\ : in STD_LOGIC;
    \Accum_i_reg[21]_0\ : in STD_LOGIC;
    \Accum_i_reg[22]_0\ : in STD_LOGIC;
    \Accum_i_reg[23]_0\ : in STD_LOGIC;
    \Accum_i_reg[24]_0\ : in STD_LOGIC;
    \Accum_i_reg[25]_0\ : in STD_LOGIC;
    \Accum_i_reg[26]_0\ : in STD_LOGIC;
    \Accum_i_reg[27]_0\ : in STD_LOGIC;
    \Accum_i_reg[28]_0\ : in STD_LOGIC;
    \Accum_i_reg[29]_0\ : in STD_LOGIC;
    \Accum_i_reg[30]_0\ : in STD_LOGIC;
    \Accum_i_reg[31]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[15]_31\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(31),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I4 => \Accum_i_reg[31]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(30),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I4 => \Accum_i_reg[30]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(29),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I4 => \Accum_i_reg[29]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(28),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I4 => \Accum_i_reg[28]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(27),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I4 => \Accum_i_reg[27]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(26),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I4 => \Accum_i_reg[26]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(25),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I4 => \Accum_i_reg[25]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(24),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I4 => \Accum_i_reg[24]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(23),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I4 => \Accum_i_reg[23]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(22),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I4 => \Accum_i_reg[22]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(21),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I4 => \Accum_i_reg[21]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(20),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I4 => \Accum_i_reg[20]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(19),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I4 => \Accum_i_reg[19]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(18),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I4 => \Accum_i_reg[18]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(17),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I4 => \Accum_i_reg[17]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(16),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I4 => \Accum_i_reg[16]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(15),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I4 => \Accum_i_reg[15]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(14),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I4 => \Accum_i_reg[14]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(13),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I4 => \Accum_i_reg[13]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(12),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I4 => \Accum_i_reg[12]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(11),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I4 => \Accum_i_reg[11]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(10),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I4 => \Accum_i_reg[10]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(9),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I4 => \Accum_i_reg[9]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(8),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I4 => \Accum_i_reg[8]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(7),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I4 => \Accum_i_reg[7]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_422\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(6),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I4 => \Accum_i_reg[6]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_432\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(5),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I4 => \Accum_i_reg[5]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_442\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(4),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I4 => \Accum_i_reg[4]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_452\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(3),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I4 => \Accum_i_reg[3]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_462\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(2),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I4 => \Accum_i_reg[2]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_472\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(1),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I4 => \Accum_i_reg[1]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_482\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I1 => \Sample_Metric_Cnt[15]_31\(0),
      I2 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I3 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I4 => \Accum_i_reg[0]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[15]_31\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[15]_31\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[15]_31\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[15]_31\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[15]_31\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[15]_31\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[15]_31\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[15]_31\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[15]_31\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[15]_31\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[15]_31\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[15]_31\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[15]_31\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[15]_31\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[15]_31\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[15]_31\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[15]_31\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[15]_31\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[15]_31\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[15]_31\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[15]_31\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[15]_31\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[15]_31\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[15]_31\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[15]_31\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[15]_31\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[15]_31\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[15]_31\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[15]_31\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[15]_31\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[15]_31\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[15]_31\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\,
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0)
    );
\Accum_i[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => Rtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    S2_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    Lat_Addr_11downto2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0\ : STD_LOGIC;
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[17]_35\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Latency(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => S2_Read_Latency(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I2 => \Accum_i_reg[31]_1\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I2 => \Accum_i_reg[31]_1\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I2 => \Accum_i_reg[31]_1\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I2 => \Accum_i_reg[31]_1\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I2 => \Accum_i_reg[31]_1\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I2 => \Accum_i_reg[31]_1\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I2 => \Accum_i_reg[31]_1\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I2 => \Accum_i_reg[31]_1\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I2 => \Accum_i_reg[31]_1\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I2 => \Accum_i_reg[31]_1\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I2 => \Accum_i_reg[31]_1\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I2 => \Accum_i_reg[31]_1\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I2 => \Accum_i_reg[31]_1\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I2 => \Accum_i_reg[31]_1\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I2 => \Accum_i_reg[31]_1\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I2 => \Accum_i_reg[31]_1\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I2 => \Accum_i_reg[31]_1\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I2 => \Accum_i_reg[31]_1\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I2 => \Accum_i_reg[31]_1\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I2 => \Accum_i_reg[31]_1\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I2 => \Accum_i_reg[31]_1\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I2 => \Accum_i_reg[31]_1\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I2 => \Accum_i_reg[31]_1\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I2 => \Accum_i_reg[31]_1\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I2 => \Accum_i_reg[31]_1\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_421\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I2 => \Accum_i_reg[31]_1\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_431\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I2 => \Accum_i_reg[31]_1\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_441\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I2 => \Accum_i_reg[31]_1\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_451\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I2 => \Accum_i_reg[31]_1\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_461\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I2 => \Accum_i_reg[31]_1\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_471\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I2 => \Accum_i_reg[31]_1\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_481\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0\,
      I1 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I2 => \Accum_i_reg[31]_1\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(31),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_497_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(30),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(30),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_516_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(29),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(29),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_529_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(28),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(28),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_542_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(27),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(27),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_555_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(26),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(26),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_568_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(25),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(25),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_581_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(24),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(24),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_594_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(23),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(23),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_607_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(22),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(22),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_620_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(21),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(21),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_633_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(20),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(20),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_646_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(19),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(19),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_659_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(18),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(18),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_672_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(17),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(17),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_685_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(16),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(16),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_698_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(15),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(15),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_711_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(14),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(14),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_724_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(13),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(13),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_737_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(12),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(12),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_750_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(11),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(11),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_763_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(10),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(10),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_776_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(9),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(9),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_789_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(8),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(8),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_802_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(7),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(7),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_815_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(6),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(6),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_828_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(5),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(5),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_841_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(4),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(4),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_854_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(3),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(3),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_867_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(2),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(2),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_880_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(1),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(1),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_893_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \Sample_Metric_Cnt[17]_35\(0),
      I1 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(0),
      I2 => \Lat_Addr_11downto2_CDC_reg[6]\,
      I3 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_906_n_0\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[17]_35\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[17]_35\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[17]_35\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[17]_35\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[17]_35\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[17]_35\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[17]_35\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[17]_35\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[17]_35\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[17]_35\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[17]_35\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[17]_35\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[17]_35\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[17]_35\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[17]_35\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[17]_35\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[17]_35\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[17]_35\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[17]_35\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[17]_35\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[17]_35\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[17]_35\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[17]_35\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[17]_35\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[17]_35\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[17]_35\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[17]_35\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[17]_35\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[17]_35\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[17]_35\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[17]_35\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[17]_35\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[1]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\,
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(2 downto 0)
    );
\Accum_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => Wtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_507\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_521\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_534\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_547\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_560\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_573\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_586\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_599\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_612\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_625\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_638\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_651\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_664\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_677\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_690\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_703\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_716\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_729\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_742\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_755\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_768\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_781\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_794\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_807\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_820\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_833\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_846\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_859\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_872\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_885\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_898\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_911\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[1]_3\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(0),
      Q => \Sample_Metric_Cnt[1]_3\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(10),
      Q => \Sample_Metric_Cnt[1]_3\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(11),
      Q => \Sample_Metric_Cnt[1]_3\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(12),
      Q => \Sample_Metric_Cnt[1]_3\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(13),
      Q => \Sample_Metric_Cnt[1]_3\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(14),
      Q => \Sample_Metric_Cnt[1]_3\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(15),
      Q => \Sample_Metric_Cnt[1]_3\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(16),
      Q => \Sample_Metric_Cnt[1]_3\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(17),
      Q => \Sample_Metric_Cnt[1]_3\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(18),
      Q => \Sample_Metric_Cnt[1]_3\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(19),
      Q => \Sample_Metric_Cnt[1]_3\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(1),
      Q => \Sample_Metric_Cnt[1]_3\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(20),
      Q => \Sample_Metric_Cnt[1]_3\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(21),
      Q => \Sample_Metric_Cnt[1]_3\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(22),
      Q => \Sample_Metric_Cnt[1]_3\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(23),
      Q => \Sample_Metric_Cnt[1]_3\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(24),
      Q => \Sample_Metric_Cnt[1]_3\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(25),
      Q => \Sample_Metric_Cnt[1]_3\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(26),
      Q => \Sample_Metric_Cnt[1]_3\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(27),
      Q => \Sample_Metric_Cnt[1]_3\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(28),
      Q => \Sample_Metric_Cnt[1]_3\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(29),
      Q => \Sample_Metric_Cnt[1]_3\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(2),
      Q => \Sample_Metric_Cnt[1]_3\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(30),
      Q => \Sample_Metric_Cnt[1]_3\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(31),
      Q => \Sample_Metric_Cnt[1]_3\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(3),
      Q => \Sample_Metric_Cnt[1]_3\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(4),
      Q => \Sample_Metric_Cnt[1]_3\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(5),
      Q => \Sample_Metric_Cnt[1]_3\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(6),
      Q => \Sample_Metric_Cnt[1]_3\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(7),
      Q => \Sample_Metric_Cnt[1]_3\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(8),
      Q => \Sample_Metric_Cnt[1]_3\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(9),
      Q => \Sample_Metric_Cnt[1]_3\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[2]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_512\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_525\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_538\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_551\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_564\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_577\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_590\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_603\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_616\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_629\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_642\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_655\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_668\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_681\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_694\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_707\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_720\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_733\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_746\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_759\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_772\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_785\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_798\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_811\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_824\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_837\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_850\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_863\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_876\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_889\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_902\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_915\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[2]_5\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[2]_5\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[2]_5\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[2]_5\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[2]_5\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[2]_5\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[2]_5\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[2]_5\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[2]_5\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[2]_5\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[2]_5\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[2]_5\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[2]_5\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[2]_5\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[2]_5\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[2]_5\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[2]_5\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[2]_5\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[2]_5\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[2]_5\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[2]_5\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[2]_5\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[2]_5\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[2]_5\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[2]_5\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[2]_5\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[2]_5\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[2]_5\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[2]_5\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[2]_5\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[2]_5\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[2]_5\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[2]_5\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27 is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[4]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\,
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0)
    );
\Accum_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(0),
      I2 => Rtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^q\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_511\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_524\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_537\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_550\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_563\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_576\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_589\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_602\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_615\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_628\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_641\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_654\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_667\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_680\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_693\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_706\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_719\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_732\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_745\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_758\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_771\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_784\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_797\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_810\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_823\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_836\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_849\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_862\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_875\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_888\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_901\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_914\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[4]_9\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(0),
      Q => \Sample_Metric_Cnt[4]_9\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(10),
      Q => \Sample_Metric_Cnt[4]_9\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(11),
      Q => \Sample_Metric_Cnt[4]_9\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(12),
      Q => \Sample_Metric_Cnt[4]_9\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(13),
      Q => \Sample_Metric_Cnt[4]_9\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(14),
      Q => \Sample_Metric_Cnt[4]_9\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(15),
      Q => \Sample_Metric_Cnt[4]_9\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(16),
      Q => \Sample_Metric_Cnt[4]_9\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(17),
      Q => \Sample_Metric_Cnt[4]_9\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(18),
      Q => \Sample_Metric_Cnt[4]_9\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(19),
      Q => \Sample_Metric_Cnt[4]_9\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(1),
      Q => \Sample_Metric_Cnt[4]_9\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(20),
      Q => \Sample_Metric_Cnt[4]_9\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(21),
      Q => \Sample_Metric_Cnt[4]_9\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(22),
      Q => \Sample_Metric_Cnt[4]_9\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(23),
      Q => \Sample_Metric_Cnt[4]_9\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(24),
      Q => \Sample_Metric_Cnt[4]_9\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(25),
      Q => \Sample_Metric_Cnt[4]_9\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(26),
      Q => \Sample_Metric_Cnt[4]_9\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(27),
      Q => \Sample_Metric_Cnt[4]_9\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(28),
      Q => \Sample_Metric_Cnt[4]_9\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(29),
      Q => \Sample_Metric_Cnt[4]_9\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(2),
      Q => \Sample_Metric_Cnt[4]_9\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(30),
      Q => \Sample_Metric_Cnt[4]_9\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(31),
      Q => \Sample_Metric_Cnt[4]_9\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(3),
      Q => \Sample_Metric_Cnt[4]_9\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(4),
      Q => \Sample_Metric_Cnt[4]_9\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(5),
      Q => \Sample_Metric_Cnt[4]_9\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(6),
      Q => \Sample_Metric_Cnt[4]_9\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(7),
      Q => \Sample_Metric_Cnt[4]_9\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(8),
      Q => \Sample_Metric_Cnt[4]_9\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^q\(9),
      Q => \Sample_Metric_Cnt[4]_9\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    S0_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[5]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Latency(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => S0_Read_Latency(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_509\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_522\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_535\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_548\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_561\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_574\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_587\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_600\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_613\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_626\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_639\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_652\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_665\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_678\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_691\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_704\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_717\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_730\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_743\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_756\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_769\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_782\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_795\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_808\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_821\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_834\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_847\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_860\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_873\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_886\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_899\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_912\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[5]_11\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[5]_11\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[5]_11\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[5]_11\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[5]_11\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[5]_11\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[5]_11\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[5]_11\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[5]_11\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[5]_11\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[5]_11\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[5]_11\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[5]_11\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[5]_11\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[5]_11\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[5]_11\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[5]_11\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[5]_11\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[5]_11\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[5]_11\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[5]_11\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[5]_11\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[5]_11\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[5]_11\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[5]_11\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[5]_11\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[5]_11\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[5]_11\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[5]_11\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[5]_11\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[5]_11\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[5]_11\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[5]_11\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    \Accum_i_reg[0]_1\ : in STD_LOGIC;
    \Accum_i_reg[0]_2\ : in STD_LOGIC;
    Lat_Addr_11downto2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    \Accum_i_reg[1]_0\ : in STD_LOGIC;
    \Accum_i_reg[1]_1\ : in STD_LOGIC;
    \Accum_i_reg[1]_2\ : in STD_LOGIC;
    \Accum_i_reg[2]_0\ : in STD_LOGIC;
    \Accum_i_reg[2]_1\ : in STD_LOGIC;
    \Accum_i_reg[2]_2\ : in STD_LOGIC;
    \Accum_i_reg[3]_0\ : in STD_LOGIC;
    \Accum_i_reg[3]_1\ : in STD_LOGIC;
    \Accum_i_reg[3]_2\ : in STD_LOGIC;
    \Accum_i_reg[4]_0\ : in STD_LOGIC;
    \Accum_i_reg[4]_1\ : in STD_LOGIC;
    \Accum_i_reg[4]_2\ : in STD_LOGIC;
    \Accum_i_reg[5]_0\ : in STD_LOGIC;
    \Accum_i_reg[5]_1\ : in STD_LOGIC;
    \Accum_i_reg[5]_2\ : in STD_LOGIC;
    \Accum_i_reg[6]_0\ : in STD_LOGIC;
    \Accum_i_reg[6]_1\ : in STD_LOGIC;
    \Accum_i_reg[6]_2\ : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC;
    \Accum_i_reg[7]_1\ : in STD_LOGIC;
    \Accum_i_reg[7]_2\ : in STD_LOGIC;
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_1\ : in STD_LOGIC;
    \Accum_i_reg[8]_2\ : in STD_LOGIC;
    \Accum_i_reg[9]_0\ : in STD_LOGIC;
    \Accum_i_reg[9]_1\ : in STD_LOGIC;
    \Accum_i_reg[9]_2\ : in STD_LOGIC;
    \Accum_i_reg[10]_0\ : in STD_LOGIC;
    \Accum_i_reg[10]_1\ : in STD_LOGIC;
    \Accum_i_reg[10]_2\ : in STD_LOGIC;
    \Accum_i_reg[11]_0\ : in STD_LOGIC;
    \Accum_i_reg[11]_1\ : in STD_LOGIC;
    \Accum_i_reg[11]_2\ : in STD_LOGIC;
    \Accum_i_reg[12]_0\ : in STD_LOGIC;
    \Accum_i_reg[12]_1\ : in STD_LOGIC;
    \Accum_i_reg[12]_2\ : in STD_LOGIC;
    \Accum_i_reg[13]_0\ : in STD_LOGIC;
    \Accum_i_reg[13]_1\ : in STD_LOGIC;
    \Accum_i_reg[13]_2\ : in STD_LOGIC;
    \Accum_i_reg[14]_0\ : in STD_LOGIC;
    \Accum_i_reg[14]_1\ : in STD_LOGIC;
    \Accum_i_reg[14]_2\ : in STD_LOGIC;
    \Accum_i_reg[15]_0\ : in STD_LOGIC;
    \Accum_i_reg[15]_1\ : in STD_LOGIC;
    \Accum_i_reg[15]_2\ : in STD_LOGIC;
    \Accum_i_reg[16]_0\ : in STD_LOGIC;
    \Accum_i_reg[16]_1\ : in STD_LOGIC;
    \Accum_i_reg[16]_2\ : in STD_LOGIC;
    \Accum_i_reg[17]_0\ : in STD_LOGIC;
    \Accum_i_reg[17]_1\ : in STD_LOGIC;
    \Accum_i_reg[17]_2\ : in STD_LOGIC;
    \Accum_i_reg[18]_0\ : in STD_LOGIC;
    \Accum_i_reg[18]_1\ : in STD_LOGIC;
    \Accum_i_reg[18]_2\ : in STD_LOGIC;
    \Accum_i_reg[19]_0\ : in STD_LOGIC;
    \Accum_i_reg[19]_1\ : in STD_LOGIC;
    \Accum_i_reg[19]_2\ : in STD_LOGIC;
    \Accum_i_reg[20]_0\ : in STD_LOGIC;
    \Accum_i_reg[20]_1\ : in STD_LOGIC;
    \Accum_i_reg[20]_2\ : in STD_LOGIC;
    \Accum_i_reg[21]_0\ : in STD_LOGIC;
    \Accum_i_reg[21]_1\ : in STD_LOGIC;
    \Accum_i_reg[21]_2\ : in STD_LOGIC;
    \Accum_i_reg[22]_0\ : in STD_LOGIC;
    \Accum_i_reg[22]_1\ : in STD_LOGIC;
    \Accum_i_reg[22]_2\ : in STD_LOGIC;
    \Accum_i_reg[23]_0\ : in STD_LOGIC;
    \Accum_i_reg[23]_1\ : in STD_LOGIC;
    \Accum_i_reg[23]_2\ : in STD_LOGIC;
    \Accum_i_reg[24]_0\ : in STD_LOGIC;
    \Accum_i_reg[24]_1\ : in STD_LOGIC;
    \Accum_i_reg[24]_2\ : in STD_LOGIC;
    \Accum_i_reg[25]_0\ : in STD_LOGIC;
    \Accum_i_reg[25]_1\ : in STD_LOGIC;
    \Accum_i_reg[25]_2\ : in STD_LOGIC;
    \Accum_i_reg[26]_0\ : in STD_LOGIC;
    \Accum_i_reg[26]_1\ : in STD_LOGIC;
    \Accum_i_reg[26]_2\ : in STD_LOGIC;
    \Accum_i_reg[27]_0\ : in STD_LOGIC;
    \Accum_i_reg[27]_1\ : in STD_LOGIC;
    \Accum_i_reg[27]_2\ : in STD_LOGIC;
    \Accum_i_reg[28]_0\ : in STD_LOGIC;
    \Accum_i_reg[28]_1\ : in STD_LOGIC;
    \Accum_i_reg[28]_2\ : in STD_LOGIC;
    \Accum_i_reg[29]_0\ : in STD_LOGIC;
    \Accum_i_reg[29]_1\ : in STD_LOGIC;
    \Accum_i_reg[29]_2\ : in STD_LOGIC;
    \Accum_i_reg[30]_0\ : in STD_LOGIC;
    \Accum_i_reg[30]_1\ : in STD_LOGIC;
    \Accum_i_reg[30]_2\ : in STD_LOGIC;
    \Accum_i_reg[31]_0\ : in STD_LOGIC;
    \Accum_i_reg[31]_1\ : in STD_LOGIC;
    \Accum_i_reg[31]_2\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29 is
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0\ : STD_LOGIC;
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[6]_13\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0\,
      I1 => \Accum_i_reg[31]_0\,
      I2 => \Accum_i_reg[31]_1\,
      I3 => \Accum_i_reg[31]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0\,
      I1 => \Accum_i_reg[30]_0\,
      I2 => \Accum_i_reg[30]_1\,
      I3 => \Accum_i_reg[30]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0\,
      I1 => \Accum_i_reg[29]_0\,
      I2 => \Accum_i_reg[29]_1\,
      I3 => \Accum_i_reg[29]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0\,
      I1 => \Accum_i_reg[28]_0\,
      I2 => \Accum_i_reg[28]_1\,
      I3 => \Accum_i_reg[28]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0\,
      I1 => \Accum_i_reg[27]_0\,
      I2 => \Accum_i_reg[27]_1\,
      I3 => \Accum_i_reg[27]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0\,
      I1 => \Accum_i_reg[26]_0\,
      I2 => \Accum_i_reg[26]_1\,
      I3 => \Accum_i_reg[26]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0\,
      I1 => \Accum_i_reg[25]_0\,
      I2 => \Accum_i_reg[25]_1\,
      I3 => \Accum_i_reg[25]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0\,
      I1 => \Accum_i_reg[24]_0\,
      I2 => \Accum_i_reg[24]_1\,
      I3 => \Accum_i_reg[24]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0\,
      I1 => \Accum_i_reg[23]_0\,
      I2 => \Accum_i_reg[23]_1\,
      I3 => \Accum_i_reg[23]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0\,
      I1 => \Accum_i_reg[22]_0\,
      I2 => \Accum_i_reg[22]_1\,
      I3 => \Accum_i_reg[22]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0\,
      I1 => \Accum_i_reg[21]_0\,
      I2 => \Accum_i_reg[21]_1\,
      I3 => \Accum_i_reg[21]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0\,
      I1 => \Accum_i_reg[20]_0\,
      I2 => \Accum_i_reg[20]_1\,
      I3 => \Accum_i_reg[20]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0\,
      I1 => \Accum_i_reg[19]_0\,
      I2 => \Accum_i_reg[19]_1\,
      I3 => \Accum_i_reg[19]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0\,
      I1 => \Accum_i_reg[18]_0\,
      I2 => \Accum_i_reg[18]_1\,
      I3 => \Accum_i_reg[18]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0\,
      I1 => \Accum_i_reg[17]_0\,
      I2 => \Accum_i_reg[17]_1\,
      I3 => \Accum_i_reg[17]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0\,
      I1 => \Accum_i_reg[16]_0\,
      I2 => \Accum_i_reg[16]_1\,
      I3 => \Accum_i_reg[16]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0\,
      I1 => \Accum_i_reg[15]_0\,
      I2 => \Accum_i_reg[15]_1\,
      I3 => \Accum_i_reg[15]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0\,
      I1 => \Accum_i_reg[14]_0\,
      I2 => \Accum_i_reg[14]_1\,
      I3 => \Accum_i_reg[14]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0\,
      I1 => \Accum_i_reg[13]_0\,
      I2 => \Accum_i_reg[13]_1\,
      I3 => \Accum_i_reg[13]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0\,
      I1 => \Accum_i_reg[12]_0\,
      I2 => \Accum_i_reg[12]_1\,
      I3 => \Accum_i_reg[12]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0\,
      I1 => \Accum_i_reg[11]_0\,
      I2 => \Accum_i_reg[11]_1\,
      I3 => \Accum_i_reg[11]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0\,
      I1 => \Accum_i_reg[10]_0\,
      I2 => \Accum_i_reg[10]_1\,
      I3 => \Accum_i_reg[10]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0\,
      I1 => \Accum_i_reg[9]_0\,
      I2 => \Accum_i_reg[9]_1\,
      I3 => \Accum_i_reg[9]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0\,
      I1 => \Accum_i_reg[8]_0\,
      I2 => \Accum_i_reg[8]_1\,
      I3 => \Accum_i_reg[8]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_418\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0\,
      I1 => \Accum_i_reg[7]_0\,
      I2 => \Accum_i_reg[7]_1\,
      I3 => \Accum_i_reg[7]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_428\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0\,
      I1 => \Accum_i_reg[6]_0\,
      I2 => \Accum_i_reg[6]_1\,
      I3 => \Accum_i_reg[6]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_438\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0\,
      I1 => \Accum_i_reg[5]_0\,
      I2 => \Accum_i_reg[5]_1\,
      I3 => \Accum_i_reg[5]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_448\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0\,
      I1 => \Accum_i_reg[4]_0\,
      I2 => \Accum_i_reg[4]_1\,
      I3 => \Accum_i_reg[4]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_458\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0\,
      I1 => \Accum_i_reg[3]_0\,
      I2 => \Accum_i_reg[3]_1\,
      I3 => \Accum_i_reg[3]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_468\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0\,
      I1 => \Accum_i_reg[2]_0\,
      I2 => \Accum_i_reg[2]_1\,
      I3 => \Accum_i_reg[2]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_478\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0\,
      I1 => \Accum_i_reg[1]_0\,
      I2 => \Accum_i_reg[1]_1\,
      I3 => \Accum_i_reg[1]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_488\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EEEE0000FFF0"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0\,
      I1 => \Accum_i_reg[0]_0\,
      I2 => \Accum_i_reg[0]_1\,
      I3 => \Accum_i_reg[0]_2\,
      I4 => Lat_Addr_11downto2(0),
      I5 => Lat_Addr_11downto2(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_510_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_523_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_536_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_549_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_562_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_575_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_588_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_601_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_614_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_627_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_640_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_653_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_666_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_679_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_692_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_705_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_718_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_731_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_744_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_757_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_770_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_783_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_796_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_809_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_822_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_835_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_848_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_861_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_874_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_887_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_900_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[6]_13\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_913_n_0\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[6]_13\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[6]_13\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[6]_13\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[6]_13\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[6]_13\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[6]_13\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[6]_13\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[6]_13\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[6]_13\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[6]_13\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[6]_13\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[6]_13\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[6]_13\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[6]_13\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[6]_13\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[6]_13\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[6]_13\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[6]_13\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[6]_13\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[6]_13\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[6]_13\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[6]_13\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[6]_13\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[6]_13\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[6]_13\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[6]_13\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[6]_13\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[6]_13\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[6]_13\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[6]_13\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[6]_13\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[6]_13\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\,
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(4 downto 1),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(8 downto 5),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(12 downto 9),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(16 downto 13),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(20 downto 17),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(24 downto 21),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(28 downto 25),
      S(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\(1 downto 0),
      O(3) => \NLW_Accum_i0_inferred__0/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => Accum_i1_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(2 downto 0)
    );
\Accum_i[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \out\(0),
      I2 => Wtrans_Cnt_En(0),
      O => Accum_i1_in(0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Write_Latency_Int_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31 is
  signal \Accum_i0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \Accum_i0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal Accum_i1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[8]_17\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(3 downto 0),
      O(3 downto 0) => Accum_i1_in(3 downto 0),
      S(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__0_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__0_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(7 downto 4),
      O(3 downto 0) => Accum_i1_in(7 downto 4),
      S(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__0_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__1_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__1_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(11 downto 8),
      O(3 downto 0) => Accum_i1_in(11 downto 8),
      S(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__1_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__2_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__2_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(15 downto 12),
      O(3 downto 0) => Accum_i1_in(15 downto 12),
      S(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__2_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__3_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__3_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(19 downto 16),
      O(3 downto 0) => Accum_i1_in(19 downto 16),
      S(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__3_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__4_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__4_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(23 downto 20),
      O(3 downto 0) => Accum_i1_in(23 downto 20),
      S(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__4_n_0\,
      CO(3) => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(2) => \Accum_i0_inferred__0/i__carry__5_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__5_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Write_Latency_Int_reg[30]\(27 downto 24),
      O(3 downto 0) => Accum_i1_in(27 downto 24),
      S(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0)
    );
\Accum_i0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_Accum_i0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i0_inferred__0/i__carry__6_n_1\,
      CO(1) => \Accum_i0_inferred__0/i__carry__6_n_2\,
      CO(0) => \Accum_i0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \Write_Latency_Int_reg[30]\(30 downto 28),
      O(3 downto 0) => Accum_i1_in(31 downto 28),
      S(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0)
    );
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => Accum_i1_in(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_503\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_519\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_532\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_545\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_558\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_571\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_584\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_597\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_610\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_623\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_636\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_649\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_662\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_675\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_688\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_701\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_714\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_727\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_740\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_753\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_766\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_779\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_792\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_805\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_818\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_831\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_844\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_857\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_870\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_883\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_896\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_909\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[8]_17\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[8]_17\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[8]_17\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[8]_17\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[8]_17\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[8]_17\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[8]_17\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[8]_17\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[8]_17\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[8]_17\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[8]_17\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[8]_17\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[8]_17\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[8]_17\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[8]_17\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[8]_17\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[8]_17\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[8]_17\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[8]_17\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[8]_17\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[8]_17\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[8]_17\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[8]_17\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[8]_17\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[8]_17\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[8]_17\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[8]_17\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[8]_17\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[8]_17\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[8]_17\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[8]_17\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[8]_17\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[8]_17\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32 is
  port (
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[9]_19\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_505\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(31),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_520\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(30),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_533\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(29),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_546\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(28),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_559\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(27),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_572\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(26),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_585\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(25),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_598\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(24),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_611\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(23),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_624\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(22),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_637\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(21),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_650\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(20),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_663\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(19),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_676\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(18),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_689\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(17),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_702\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(16),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_715\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(15),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_728\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(14),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_741\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(13),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_754\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(12),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_767\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(11),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_780\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(10),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_793\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(9),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_806\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(8),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_819\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(7),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_832\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(6),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_845\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(5),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_858\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(4),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_871\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(3),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_884\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(2),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_897\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(1),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_910\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      I1 => \Lat_Addr_11downto2_CDC_reg[7]\,
      I2 => \Sample_Metric_Cnt[9]_19\(0),
      I3 => \Lat_Addr_11downto2_CDC_reg[6]\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \Sample_Metric_Cnt[9]_19\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \Sample_Metric_Cnt[9]_19\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \Sample_Metric_Cnt[9]_19\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \Sample_Metric_Cnt[9]_19\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \Sample_Metric_Cnt[9]_19\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \Sample_Metric_Cnt[9]_19\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \Sample_Metric_Cnt[9]_19\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \Sample_Metric_Cnt[9]_19\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \Sample_Metric_Cnt[9]_19\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \Sample_Metric_Cnt[9]_19\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \Sample_Metric_Cnt[9]_19\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \Sample_Metric_Cnt[9]_19\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \Sample_Metric_Cnt[9]_19\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \Sample_Metric_Cnt[9]_19\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \Sample_Metric_Cnt[9]_19\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \Sample_Metric_Cnt[9]_19\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \Sample_Metric_Cnt[9]_19\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \Sample_Metric_Cnt[9]_19\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \Sample_Metric_Cnt[9]_19\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \Sample_Metric_Cnt[9]_19\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \Sample_Metric_Cnt[9]_19\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \Sample_Metric_Cnt[9]_19\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \Sample_Metric_Cnt[9]_19\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \Sample_Metric_Cnt[9]_19\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \Sample_Metric_Cnt[9]_19\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \Sample_Metric_Cnt[9]_19\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \Sample_Metric_Cnt[9]_19\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \Sample_Metric_Cnt[9]_19\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \Sample_Metric_Cnt[9]_19\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \Sample_Metric_Cnt[9]_19\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \Sample_Metric_Cnt[9]_19\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \Sample_Metric_Cnt[9]_19\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Write_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38 is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38 : entity is "axi_perf_mon_v5_0_12_acc_sample_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38 is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31 downto 0);
\Accum_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(0),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      R => SR(0)
    );
\Accum_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(10),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      R => SR(0)
    );
\Accum_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(11),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      R => SR(0)
    );
\Accum_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(12),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      R => SR(0)
    );
\Accum_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(13),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      R => SR(0)
    );
\Accum_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(14),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      R => SR(0)
    );
\Accum_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(15),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      R => SR(0)
    );
\Accum_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(16),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      R => SR(0)
    );
\Accum_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(17),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      R => SR(0)
    );
\Accum_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(18),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      R => SR(0)
    );
\Accum_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(19),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      R => SR(0)
    );
\Accum_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(1),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      R => SR(0)
    );
\Accum_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(20),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      R => SR(0)
    );
\Accum_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(21),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      R => SR(0)
    );
\Accum_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(22),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      R => SR(0)
    );
\Accum_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(23),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      R => SR(0)
    );
\Accum_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(24),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      R => SR(0)
    );
\Accum_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(25),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      R => SR(0)
    );
\Accum_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(26),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      R => SR(0)
    );
\Accum_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(27),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      R => SR(0)
    );
\Accum_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(28),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      R => SR(0)
    );
\Accum_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(29),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      R => SR(0)
    );
\Accum_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(2),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      R => SR(0)
    );
\Accum_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(30),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      R => SR(0)
    );
\Accum_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(31),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      R => SR(0)
    );
\Accum_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(3),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      R => SR(0)
    );
\Accum_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(4),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      R => SR(0)
    );
\Accum_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(5),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      R => SR(0)
    );
\Accum_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(6),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      R => SR(0)
    );
\Accum_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(7),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      R => SR(0)
    );
\Accum_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(8),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      R => SR(0)
    );
\Accum_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \s_level_out_bus_d4_reg[0]\(0),
      D => \Max_Read_Latency_Int_reg[15]\(9),
      Q => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      R => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(0),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(0),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(10),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(10),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(11),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(11),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(12),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(12),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(13),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(13),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(14),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(14),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(15),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(15),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(16),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(16),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(17),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(17),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(18),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(18),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(19),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(19),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(1),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(1),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(20),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(20),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(21),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(21),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(22),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(22),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(23),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(23),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(24),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(24),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(25),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(25),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(26),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(26),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(27),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(27),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(28),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(28),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(29),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(29),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(2),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(2),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(30),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(30),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(31),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(3),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(3),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(4),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(4),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(5),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(5),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(6),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(6),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(7),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(7),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(8),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(8),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      D => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_0\(9),
      Q => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(9),
      R => \s_level_out_bus_d4_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface is
  port (
    Bus2IP_RdCE : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Lat_Intr_Reg_GIE_Rd_En_reg : out STD_LOGIC;
    Intr_Reg_Set_Rd_En : out STD_LOGIC;
    Lat_Intr_Reg_IER_Rd_En_reg : out STD_LOGIC;
    Lat_Intr_Reg_ISR_Rd_En_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    Global_Intr_En_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Trace_ctrl_reg_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Addr_3downto0_is_0x8 : out STD_LOGIC;
    Control_Set_Wr_En : out STD_LOGIC;
    Event_Log_Set_Rd_En : out STD_LOGIC;
    Addr_3downto0_is_0x4 : out STD_LOGIC;
    Trace_Filter_Rd_En : out STD_LOGIC;
    Samp_Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Status_Reg_WIF_Rd_En : out STD_LOGIC;
    Status_Reg_Set_Rd_En : out STD_LOGIC;
    Status_Reg_FOC_Rd_En : out STD_LOGIC;
    Lat_Sample_Reg_Rd_En_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_14_in : out STD_LOGIC;
    Metric_Cnt_Reg_Set_Rd_En : out STD_LOGIC;
    Control_Set_Rd_En : out STD_LOGIC;
    Addr_3downto0_is_0xC : out STD_LOGIC;
    Global_Intr_En_reg_0 : out STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_level_out_bus_d6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    IP2Bus_DataValid_reg : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Global_Intr_En : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    IP2Bus_DataValid_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface : entity is "axi_perf_mon_v5_0_12_axi_interface";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface is
  signal \^addr_3downto0_is_0x4\ : STD_LOGIC;
  signal \^addr_3downto0_is_0x8\ : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^bus2ip_rdce\ : STD_LOGIC;
  signal Bus2IP_WrCE : STD_LOGIC;
  signal \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0\ : STD_LOGIC;
  signal \^global_intr_en_reg\ : STD_LOGIC;
  signal \^intr_reg_set_rd_en\ : STD_LOGIC;
  signal Lat_Control_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0 : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0 : STD_LOGIC;
  signal Lat_Status_Reg_Set_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Lat_Trace_Filter_Rd_En_i_2_n_0 : STD_LOGIC;
  signal Metrics_Cnt_En_i_2_n_0 : STD_LOGIC;
  signal Metrics_Cnt_En_i_3_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^status_reg_set_rd_en\ : STD_LOGIC;
  signal \Trace_ctrl_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \Trace_ctrl_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal arready_i0 : STD_LOGIC;
  signal arready_i_i_1_n_0 : STD_LOGIC;
  signal awready_i_i_1_n_0 : STD_LOGIC;
  signal \bus2ip_addr_i[15]_i_1_n_0\ : STD_LOGIC;
  signal bvalid_i_2_n_0 : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal p_1_out_i_2_n_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_4_in : STD_LOGIC;
  signal rd_in_progress : STD_LOGIC;
  signal rd_in_progress_i_1_n_0 : STD_LOGIC;
  signal \register_module_inst/Interval_Cnt_En_int0\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal wr_req_pend : STD_LOGIC;
  signal wr_req_pend_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_req_pend_i_1_n_0 : STD_LOGIC;
  signal wr_req_pend_pulse : STD_LOGIC;
  signal write_req : STD_LOGIC;
  signal write_req_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0x4_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0x8_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of Lat_Addr_3downto0_is_0xC_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of Lat_Control_Set_Rd_En_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_GIE_Rd_En_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_IER_Rd_En_i_1 : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_ISR_Rd_En_i_1 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of Lat_Intr_Reg_Set_Rd_En_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of Lat_Metric_Cnt_Reg_Set_Rd_En_i_2 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of Lat_Sample_Interval_Rd_En_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of Lat_Sample_Reg_Rd_En_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of Lat_Status_Reg_FOC_Rd_En_i_1 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of Lat_Status_Reg_Set_Rd_En_i_1 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of Lat_Status_Reg_WIF_Rd_En_i_1 : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of Metrics_Cnt_En_i_1 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of Metrics_Cnt_En_i_2 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of Metrics_Cnt_En_i_3 : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \Trace_ctrl_reg[30]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \Trace_ctrl_reg[30]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of awready_i_i_2 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of bvalid_i_2 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of p_1_out_i_1 : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of p_1_out_i_3 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of write_req_i_1 : label is "soft_lutpair224";
begin
  Addr_3downto0_is_0x4 <= \^addr_3downto0_is_0x4\;
  Addr_3downto0_is_0x8 <= \^addr_3downto0_is_0x8\;
  Bus2IP_RdCE <= \^bus2ip_rdce\;
  Global_Intr_En_reg <= \^global_intr_en_reg\;
  Intr_Reg_Set_Rd_En <= \^intr_reg_set_rd_en\;
  Q(9 downto 0) <= \^q\(9 downto 0);
  Status_Reg_Set_Rd_En <= \^status_reg_set_rd_en\;
  p_14_in <= \^p_14_in\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \register_module_inst/Interval_Cnt_En_int0\,
      I2 => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(0),
      O => \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg\
    );
\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0\,
      O => \register_module_inst/Interval_Cnt_En_int0\
    );
\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \register_module_inst/Interval_Cnt_En_int0\,
      I2 => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(1),
      O => \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg\
    );
\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => \register_module_inst/Interval_Cnt_En_int0\,
      I2 => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(2),
      O => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Bus2IP_Addr(0),
      I1 => Bus2IP_Addr(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0\,
      O => E(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => p_1_out_i_2_n_0,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC[31]_i_2_n_0\
    );
Global_Intr_En_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => Metrics_Cnt_En_i_2_n_0,
      I2 => \^global_intr_en_reg\,
      I3 => Global_Intr_En,
      O => Global_Intr_En_reg_0
    );
\IP2Bus_Data_sampled_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(0),
      Q => s_axi_rdata(0),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(10),
      Q => s_axi_rdata(10),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(11),
      Q => s_axi_rdata(11),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(12),
      Q => s_axi_rdata(12),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(13),
      Q => s_axi_rdata(13),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(14),
      Q => s_axi_rdata(14),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(15),
      Q => s_axi_rdata(15),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(16),
      Q => s_axi_rdata(16),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(17),
      Q => s_axi_rdata(17),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(18),
      Q => s_axi_rdata(18),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(19),
      Q => s_axi_rdata(19),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(1),
      Q => s_axi_rdata(1),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(20),
      Q => s_axi_rdata(20),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(21),
      Q => s_axi_rdata(21),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(22),
      Q => s_axi_rdata(22),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(23),
      Q => s_axi_rdata(23),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(24),
      Q => s_axi_rdata(24),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(25),
      Q => s_axi_rdata(25),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(26),
      Q => s_axi_rdata(26),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(27),
      Q => s_axi_rdata(27),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(28),
      Q => s_axi_rdata(28),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(29),
      Q => s_axi_rdata(29),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(2),
      Q => s_axi_rdata(2),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(30),
      Q => s_axi_rdata(30),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(31),
      Q => s_axi_rdata(31),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(3),
      Q => s_axi_rdata(3),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(4),
      Q => s_axi_rdata(4),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(5),
      Q => s_axi_rdata(5),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(6),
      Q => s_axi_rdata(6),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(7),
      Q => s_axi_rdata(7),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(8),
      Q => s_axi_rdata(8),
      R => s_level_out_bus_d6(0)
    );
\IP2Bus_Data_sampled_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => IP2Bus_DataValid_reg_0(0),
      D => D(9),
      Q => s_axi_rdata(9),
      R => s_level_out_bus_d6(0)
    );
Lat_Addr_3downto0_is_0x4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => Bus2IP_Addr(1),
      I3 => Bus2IP_Addr(0),
      O => \^addr_3downto0_is_0x4\
    );
Lat_Addr_3downto0_is_0x8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(0),
      O => \^addr_3downto0_is_0x8\
    );
Lat_Addr_3downto0_is_0xC_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => Bus2IP_Addr(1),
      I3 => Bus2IP_Addr(0),
      O => Addr_3downto0_is_0xC
    );
Lat_Control_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => Lat_Control_Set_Rd_En_i_2_n_0,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Control_Set_Rd_En
    );
Lat_Control_Set_Rd_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => Metrics_Cnt_En_i_2_n_0,
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => Lat_Control_Set_Rd_En_i_2_n_0
    );
Lat_Event_Log_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En_i_2_n_0,
      I1 => \^addr_3downto0_is_0x4\,
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => Event_Log_Set_Rd_En
    );
Lat_Intr_Reg_GIE_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^intr_reg_set_rd_en\,
      O => Lat_Intr_Reg_GIE_Rd_En_reg
    );
Lat_Intr_Reg_IER_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Bus2IP_Addr(0),
      I1 => Bus2IP_Addr(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^intr_reg_set_rd_en\,
      O => Lat_Intr_Reg_IER_Rd_En_reg
    );
Lat_Intr_Reg_ISR_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => Bus2IP_Addr(1),
      I2 => Bus2IP_Addr(0),
      I3 => \^q\(1),
      I4 => \^intr_reg_set_rd_en\,
      O => Lat_Intr_Reg_ISR_Rd_En_reg
    );
Lat_Intr_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En_i_2_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => \^intr_reg_set_rd_en\
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000888"
    )
        port map (
      I0 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      I1 => \^bus2ip_rdce\,
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      O => Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => Bus2IP_Addr(13),
      I1 => Bus2IP_Addr(15),
      I2 => Bus2IP_Addr(12),
      I3 => Bus2IP_Addr(14),
      I4 => \^q\(6),
      O => Lat_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0,
      I1 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      I2 => \^q\(9),
      I3 => \^q\(7),
      I4 => \^q\(6),
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0,
      O => Samp_Metric_Cnt_Reg_Set_Rd_En
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAEA"
    )
        port map (
      I0 => Metrics_Cnt_En_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \^q\(3),
      O => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Bus2IP_Addr(14),
      I1 => Bus2IP_Addr(12),
      I2 => Bus2IP_Addr(15),
      I3 => Bus2IP_Addr(13),
      O => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => \^bus2ip_rdce\,
      O => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_4_n_0
    );
Lat_Sample_Interval_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En_i_2_n_0,
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \^p_14_in\
    );
Lat_Sample_Reg_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => Lat_Sample_Reg_Rd_En_reg(0)
    );
Lat_Status_Reg_FOC_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^status_reg_set_rd_en\,
      I1 => \^q\(0),
      I2 => Bus2IP_Addr(1),
      I3 => Bus2IP_Addr(0),
      I4 => \^q\(1),
      O => Status_Reg_FOC_Rd_En
    );
Lat_Status_Reg_Set_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => Lat_Status_Reg_Set_Rd_En_i_2_n_0,
      O => \^status_reg_set_rd_en\
    );
Lat_Status_Reg_Set_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      I5 => \^bus2ip_rdce\,
      O => Lat_Status_Reg_Set_Rd_En_i_2_n_0
    );
Lat_Status_Reg_WIF_Rd_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Bus2IP_Addr(0),
      I1 => Bus2IP_Addr(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^status_reg_set_rd_en\,
      O => Status_Reg_WIF_Rd_En
    );
Lat_Trace_Filter_Rd_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^addr_3downto0_is_0x8\,
      I5 => Lat_Trace_Filter_Rd_En_i_2_n_0,
      O => Trace_Filter_Rd_En
    );
Lat_Trace_Filter_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => \^q\(7),
      I2 => \^q\(9),
      I3 => \^q\(8),
      I4 => \^q\(6),
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      O => Lat_Trace_Filter_Rd_En_i_2_n_0
    );
Metrics_Cnt_En_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \Trace_ctrl_reg[30]_i_2_n_0\,
      I1 => Metrics_Cnt_En_i_2_n_0,
      I2 => s_axi_wvalid,
      I3 => write_req,
      I4 => Metrics_Cnt_En_i_3_n_0,
      O => Control_Set_Wr_En
    );
Metrics_Cnt_En_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IP_Addr(0),
      I2 => Bus2IP_Addr(1),
      I3 => \^q\(0),
      O => Metrics_Cnt_En_i_2_n_0
    );
Metrics_Cnt_En_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \^q\(6),
      I1 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => Metrics_Cnt_En_i_3_n_0
    );
\Trace_ctrl_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \Trace_ctrl_reg[30]_i_2_n_0\,
      I1 => \^addr_3downto0_is_0x8\,
      I2 => s_axi_wvalid,
      I3 => write_req,
      I4 => \Trace_ctrl_reg[30]_i_3_n_0\,
      O => \Trace_ctrl_reg_reg[30]\(0)
    );
\Trace_ctrl_reg[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \^q\(3),
      O => \Trace_ctrl_reg[30]_i_2_n_0\
    );
\Trace_ctrl_reg[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(7),
      O => \Trace_ctrl_reg[30]_i_3_n_0\
    );
arready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => rd_in_progress,
      I1 => \^bus2ip_rdce\,
      I2 => s_axi_awvalid,
      I3 => write_req,
      I4 => s_axi_aresetn,
      I5 => arready_i0,
      O => arready_i_i_1_n_0
    );
arready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i_i_1_n_0,
      Q => \^s_axi_arready\,
      R => '0'
    );
awready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_arvalid,
      I2 => \^bus2ip_rdce\,
      I3 => write_req,
      I4 => s_axi_aresetn,
      I5 => p_4_in,
      O => awready_i_i_1_n_0
    );
awready_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      O => p_4_in
    );
awready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => awready_i_i_1_n_0,
      Q => \^s_axi_awready\,
      R => '0'
    );
\bus2ip_addr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_awaddr(0),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(0),
      I5 => arready_i0,
      O => p_2_in(0)
    );
\bus2ip_addr_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(10),
      I1 => s_axi_awaddr(10),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(10),
      I5 => arready_i0,
      O => p_2_in(10)
    );
\bus2ip_addr_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(11),
      I1 => s_axi_awaddr(11),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(11),
      I5 => arready_i0,
      O => p_2_in(11)
    );
\bus2ip_addr_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(12),
      I1 => s_axi_awaddr(12),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(12),
      I5 => arready_i0,
      O => p_2_in(12)
    );
\bus2ip_addr_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(13),
      I1 => s_axi_awaddr(13),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(13),
      I5 => arready_i0,
      O => p_2_in(13)
    );
\bus2ip_addr_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(14),
      I1 => s_axi_awaddr(14),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(14),
      I5 => arready_i0,
      O => p_2_in(14)
    );
\bus2ip_addr_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_arready\,
      I3 => s_axi_arvalid,
      I4 => wr_req_pend,
      O => \bus2ip_addr_i[15]_i_1_n_0\
    );
\bus2ip_addr_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(15),
      I1 => s_axi_awaddr(15),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(15),
      I5 => arready_i0,
      O => p_2_in(15)
    );
\bus2ip_addr_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_awaddr(1),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(1),
      I5 => arready_i0,
      O => p_2_in(1)
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_awaddr(2),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(2),
      I5 => arready_i0,
      O => p_2_in(2)
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_awaddr(3),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(3),
      I5 => arready_i0,
      O => p_2_in(3)
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_awaddr(4),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(4),
      I5 => arready_i0,
      O => p_2_in(4)
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(5),
      I1 => s_axi_awaddr(5),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(5),
      I5 => arready_i0,
      O => p_2_in(5)
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(6),
      I1 => s_axi_awaddr(6),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(6),
      I5 => arready_i0,
      O => p_2_in(6)
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(7),
      I1 => s_axi_awaddr(7),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(7),
      I5 => arready_i0,
      O => p_2_in(7)
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(8),
      I1 => s_axi_awaddr(8),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(8),
      I5 => arready_i0,
      O => p_2_in(8)
    );
\bus2ip_addr_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAACFFFC000"
    )
        port map (
      I0 => s_axi_araddr(9),
      I1 => s_axi_awaddr(9),
      I2 => \^s_axi_awready\,
      I3 => s_axi_awvalid,
      I4 => wr_req_pend_addr(9),
      I5 => arready_i0,
      O => p_2_in(9)
    );
\bus2ip_addr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(0),
      Q => Bus2IP_Addr(0),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(10),
      Q => \^q\(8),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(11),
      Q => \^q\(9),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(12),
      Q => Bus2IP_Addr(12),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(13),
      Q => Bus2IP_Addr(13),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(14),
      Q => Bus2IP_Addr(14),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(15),
      Q => Bus2IP_Addr(15),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(1),
      Q => Bus2IP_Addr(1),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(2),
      Q => \^q\(0),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(3),
      Q => \^q\(1),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(4),
      Q => \^q\(2),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(5),
      Q => \^q\(3),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(6),
      Q => \^q\(4),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(7),
      Q => \^q\(5),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(8),
      Q => \^q\(6),
      R => s_level_out_bus_d6(0)
    );
\bus2ip_addr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[15]_i_1_n_0\,
      D => p_2_in(9),
      Q => \^q\(7),
      R => s_level_out_bus_d6(0)
    );
bvalid_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      I2 => s_axi_wvalid,
      I3 => s_axi_bready,
      I4 => \^s_axi_bvalid\,
      O => bvalid_i_2_n_0
    );
bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => s_level_out_bus_d6(0)
    );
p_1_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => p_1_out_i_2_n_0,
      O => \^global_intr_en_reg\
    );
p_1_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_3_n_0,
      I5 => Bus2IP_WrCE,
      O => p_1_out_i_2_n_0
    );
p_1_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => write_req,
      O => Bus2IP_WrCE
    );
rd_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \^bus2ip_rdce\,
      I1 => \^s_axi_rvalid\,
      I2 => s_axi_rready,
      I3 => rd_in_progress,
      O => rd_in_progress_i_1_n_0
    );
rd_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_in_progress_i_1_n_0,
      Q => rd_in_progress,
      R => s_level_out_bus_d6(0)
    );
read_req_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s_axi_arvalid,
      O => arready_i0
    );
read_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arready_i0,
      Q => \^bus2ip_rdce\,
      R => s_level_out_bus_d6(0)
    );
rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => IP2Bus_DataValid_reg,
      Q => \^s_axi_rvalid\,
      R => s_level_out_bus_d6(0)
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => write_req,
      I1 => \^bus2ip_rdce\,
      O => s_axi_wready
    );
\wr_req_pend_addr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => s_axi_awvalid,
      I3 => \^s_axi_awready\,
      O => wr_req_pend_pulse
    );
\wr_req_pend_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(0),
      Q => wr_req_pend_addr(0),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(10),
      Q => wr_req_pend_addr(10),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(11),
      Q => wr_req_pend_addr(11),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(12),
      Q => wr_req_pend_addr(12),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(13),
      Q => wr_req_pend_addr(13),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(14),
      Q => wr_req_pend_addr(14),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(15),
      Q => wr_req_pend_addr(15),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(1),
      Q => wr_req_pend_addr(1),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(2),
      Q => wr_req_pend_addr(2),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(3),
      Q => wr_req_pend_addr(3),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(4),
      Q => wr_req_pend_addr(4),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(5),
      Q => wr_req_pend_addr(5),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(6),
      Q => wr_req_pend_addr(6),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(7),
      Q => wr_req_pend_addr(7),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(8),
      Q => wr_req_pend_addr(8),
      R => s_level_out_bus_d6(0)
    );
\wr_req_pend_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => wr_req_pend_pulse,
      D => s_axi_awaddr(9),
      Q => wr_req_pend_addr(9),
      R => s_level_out_bus_d6(0)
    );
wr_req_pend_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_arready\,
      I3 => s_axi_arvalid,
      I4 => \^bus2ip_rdce\,
      I5 => wr_req_pend,
      O => wr_req_pend_i_1_n_0
    );
wr_req_pend_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => wr_req_pend_i_1_n_0,
      Q => wr_req_pend,
      R => s_level_out_bus_d6(0)
    );
write_req_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => write_req,
      I3 => s_axi_wvalid,
      O => write_req_i_1_n_0
    );
write_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => write_req_i_1_n_0,
      Q => write_req,
      R => s_level_out_bus_d6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync is
  port (
    \out\ : out STD_LOGIC;
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    Bus2IP_RdCE : in STD_LOGIC;
    p_in_d1_cdc_from_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_in_d1_cdc_from_reg0_0 : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  \out\ <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => Bus2IP_RdCE,
      O => p_in_d1_cdc_from_reg0_0
    );
\p_in_d1_cdc_from_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => scndry_out_int_d1,
      I1 => p_in_d1_cdc_from_reg_0,
      O => p_in_d1_cdc_from_reg0
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0_0,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => core_aresetn(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => core_aresetn(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => core_aresetn(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => core_aresetn(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => core_aresetn(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => core_aresetn(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => core_aresetn(0)
    );
scndry_out_int_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => core_aresetn(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3 is
  port (
    \out\ : out STD_LOGIC;
    IP2Bus_DataValid_reg : out STD_LOGIC;
    \IP2Bus_Data_reg[4]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[5]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[6]\ : out STD_LOGIC;
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4]\ : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En : in STD_LOGIC;
    Wr_Lat_Start_CDC_reg : in STD_LOGIC;
    Lat_Control_Set_Rd_En : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5]\ : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6]\ : in STD_LOGIC;
    Rd_Lat_Start_CDC_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3 : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3 is
  signal \^ip2bus_data_reg[1]\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  IP2Bus_DataValid_reg <= scndry_out_int_d1;
  \IP2Bus_Data_reg[1]\ <= \^ip2bus_data_reg[1]\;
  \out\ <= p_in_d1_cdc_from;
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => scndry_out_int_d1,
      O => \^ip2bus_data_reg[1]\
    );
\IP2Bus_Data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F0FFFCFC"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4]\,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      I2 => \^ip2bus_data_reg[1]\,
      I3 => Wr_Lat_Start_CDC_reg,
      I4 => Lat_Control_Set_Rd_En,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data_reg[4]\
    );
\IP2Bus_Data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F0FFFCFC"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5]\,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      I2 => \^ip2bus_data_reg[1]\,
      I3 => Wr_Lat_End,
      I4 => Lat_Control_Set_Rd_En,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data_reg[5]\
    );
\IP2Bus_Data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F5F0FFFCFC"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6]\,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      I2 => \^ip2bus_data_reg[1]\,
      I3 => Rd_Lat_Start_CDC_reg,
      I4 => Lat_Control_Set_Rd_En,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data_reg[6]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => core_aresetn(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => SR(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => SR(0)
    );
\scndry_out_int_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39 is
  port (
    \out\ : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    s_level_out_bus_d6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39 : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6_0 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6_0 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
  \out\ <= p_in_d1_cdc_from;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6_0
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from_reg0,
      Q => p_in_d1_cdc_from,
      R => core_aresetn(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => s_level_out_bus_d6(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => s_level_out_bus_d6(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => s_level_out_bus_d6(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => s_level_out_bus_d6(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => s_level_out_bus_d6(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => s_level_out_bus_d6(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => s_level_out_bus_d6(0)
    );
\scndry_out_int_d1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => s_level_out_bus_d6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40 is
  port (
    Intr_In_sync : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    s_level_out_bus_d6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40 : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40 is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6_0 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6_0 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal s_out_re : STD_LOGIC;
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of p_in_d1_cdc_from_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of p_in_d1_cdc_from_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP of s_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_out_d6_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_out_d7_reg : label is std.standard.true;
  attribute KEEP of s_out_d7_reg : label is "yes";
  attribute ASYNC_REG_boolean of scndry_out_int_d1_reg : label is std.standard.true;
  attribute KEEP of scndry_out_int_d1_reg : label is "yes";
begin
  Intr_In_sync(0) <= scndry_out_int_d1;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6_0
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
p_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => p_in_d1_cdc_from,
      R => core_aresetn(0)
    );
s_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => s_level_out_bus_d6(0)
    );
s_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => s_level_out_bus_d6(0)
    );
s_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => s_level_out_bus_d6(0)
    );
s_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => s_level_out_bus_d6(0)
    );
s_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => s_level_out_bus_d6(0)
    );
s_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d5,
      Q => s_out_d6,
      R => s_level_out_bus_d6(0)
    );
s_out_d7_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_d6,
      Q => s_out_d7,
      R => s_level_out_bus_d6(0)
    );
\scndry_out_int_d1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      O => s_out_re
    );
scndry_out_int_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_out_re,
      Q => scndry_out_int_d1,
      R => s_level_out_bus_d6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n_reg : out STD_LOGIC;
    Wtrans_Cnt_En0 : out STD_LOGIC;
    Rtrans_Cnt_En0 : out STD_LOGIC;
    Write_Beat_Cnt_En10 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En0_0 : out STD_LOGIC;
    Rtrans_Cnt_En0_1 : out STD_LOGIC;
    Write_Beat_Cnt_En10_2 : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En0_3 : out STD_LOGIC;
    Rtrans_Cnt_En0_4 : out STD_LOGIC;
    Write_Beat_Cnt_En10_5 : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Accum_i_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d5_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    reset_event_sync : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    Ext_Trig_Metric_en : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_awvalid : in STD_LOGIC;
    Ext_Trig_Metric_en_6 : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_awvalid : in STD_LOGIC;
    Ext_Trig_Metric_en_7 : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    Write_Beat_Cnt_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Write_Latency_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_Read_Byte_Cnt_En : in STD_LOGIC;
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Read_Latency_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_Read_Byte_Cnt_En : in STD_LOGIC;
    S2_Read_Byte_Cnt_En : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \MinMax_Read_Latency_En_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal \^s_level_out_bus_d5_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
begin
  \out\(2) <= s_level_out_bus_d4(4);
  \out\(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
  \s_level_out_bus_d5_reg[0]_0\(0) <= \^s_level_out_bus_d5_reg[0]_0\(0);
\Accum_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Wtrans_Cnt_En(0),
      O => \Accum_i_reg[0]_0\(0)
    );
\Accum_i[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Latency_En(0),
      O => \Accum_i_reg[0]_1\(0)
    );
\Accum_i[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => S0_Read_Byte_Cnt_En,
      O => \Accum_i_reg[0]_2\(0)
    );
\Accum_i[31]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Beat_Cnt_En(2),
      O => \Accum_i_reg[0]_11\(0)
    );
\Accum_i[31]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Wtrans_Cnt_En(2),
      O => \Accum_i_reg[0]_12\(0)
    );
\Accum_i[31]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Latency_En(2),
      O => \Accum_i_reg[0]_13\(0)
    );
\Accum_i[31]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => S2_Read_Byte_Cnt_En,
      O => \Accum_i_reg[0]_14\(0)
    );
\Accum_i[31]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Rtrans_Cnt_En(2),
      O => \Accum_i_reg[0]_15\(0)
    );
\Accum_i[31]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Read_Latency_En(2),
      O => \Accum_i_reg[0]_16\(0)
    );
\Accum_i[31]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Q(0),
      O => \Accum_i_reg[0]_17\(0)
    );
\Accum_i[31]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => \MinMax_Read_Latency_En_reg[2]\(0),
      O => \Accum_i_reg[0]_18\(0)
    );
\Accum_i[31]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Q(1),
      O => \Accum_i_reg[0]_19\(0)
    );
\Accum_i[31]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => \MinMax_Read_Latency_En_reg[2]\(1),
      O => \Accum_i_reg[0]_20\(0)
    );
\Accum_i[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Rtrans_Cnt_En(0),
      O => \Accum_i_reg[0]_3\(0)
    );
\Accum_i[31]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Q(2),
      O => \Accum_i_reg[0]_21\(0)
    );
\Accum_i[31]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => \MinMax_Read_Latency_En_reg[2]\(2),
      O => \Accum_i_reg[0]_22\(0)
    );
\Accum_i[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Read_Latency_En(0),
      O => \Accum_i_reg[0]_4\(0)
    );
\Accum_i[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Beat_Cnt_En(1),
      O => \Accum_i_reg[0]_5\(0)
    );
\Accum_i[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Wtrans_Cnt_En(1),
      O => \Accum_i_reg[0]_6\(0)
    );
\Accum_i[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Latency_En(1),
      O => \Accum_i_reg[0]_7\(0)
    );
\Accum_i[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => S1_Read_Byte_Cnt_En,
      O => \Accum_i_reg[0]_8\(0)
    );
\Accum_i[31]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Rtrans_Cnt_En(1),
      O => \Accum_i_reg[0]_9\(0)
    );
\Accum_i[31]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Read_Latency_En(1),
      O => \Accum_i_reg[0]_10\(0)
    );
\Accum_i[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Write_Beat_Cnt_En(0),
      O => \Accum_i_reg[0]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(4),
      I2 => Ext_Trig_Metric_en,
      O => E(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(4),
      I2 => Ext_Trig_Metric_en_6,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => s_level_out_bus_d4(4),
      I2 => Ext_Trig_Metric_en_7,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0)
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_0_axi_arvalid,
      I1 => slot_0_axi_arready,
      I2 => Ext_Trig_Metric_en,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Rtrans_Cnt_En0
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_1_axi_arvalid,
      I1 => slot_1_axi_arready,
      I2 => Ext_Trig_Metric_en_6,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Rtrans_Cnt_En0_1
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_2_axi_arvalid,
      I1 => slot_2_axi_arready,
      I2 => Ext_Trig_Metric_en_7,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Rtrans_Cnt_En0_4
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => Ext_Trig_Metric_en,
      I1 => s_level_out_bus_d4(4),
      I2 => s_level_out_bus_d4(0),
      I3 => slot_0_axi_wvalid,
      I4 => slot_0_axi_wready,
      O => Write_Beat_Cnt_En10
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_6,
      I1 => s_level_out_bus_d4(4),
      I2 => s_level_out_bus_d4(0),
      I3 => slot_1_axi_wvalid,
      I4 => slot_1_axi_wready,
      O => Write_Beat_Cnt_En10_2
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => Ext_Trig_Metric_en_7,
      I1 => s_level_out_bus_d4(4),
      I2 => s_level_out_bus_d4(0),
      I3 => slot_2_axi_wvalid,
      I4 => slot_2_axi_wready,
      O => Write_Beat_Cnt_En10_5
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_0_axi_awready,
      I1 => slot_0_axi_awvalid,
      I2 => Ext_Trig_Metric_en,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Wtrans_Cnt_En0
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_1_axi_awready,
      I1 => slot_1_axi_awvalid,
      I2 => Ext_Trig_Metric_en_6,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Wtrans_Cnt_En0_0
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80880000"
    )
        port map (
      I0 => slot_2_axi_awready,
      I1 => slot_2_axi_awvalid,
      I2 => Ext_Trig_Metric_en_7,
      I3 => s_level_out_bus_d4(4),
      I4 => s_level_out_bus_d4(0),
      O => Wtrans_Cnt_En0_3
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => core_aresetn,
      I1 => s_level_out_bus_d4(1),
      I2 => reset_event_sync,
      O => SR(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
rst_int_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => core_aresetn,
      I1 => s_level_out_bus_d4(1),
      O => rst_int_n_reg
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(3),
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(4),
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => D(5),
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
trigger_in_ack_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => core_aresetn,
      O => \^s_level_out_bus_d5_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n : in STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1\ is
  signal \Ext_Trig_Metric_en_i_2__1_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
\Ext_Trig_Metric_en_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => \Ext_Trig_Metric_en_i_2__1_n_0\,
      O => Ext_Trig_Metric_en_reg
    );
\Ext_Trig_Metric_en_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => Q(1),
      I1 => s_level_out_bus_d4(1),
      I2 => \out\(0),
      I3 => rst_int_n,
      O => \Ext_Trig_Metric_en_i_2__1_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n : in STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11\ is
  signal Ext_Trig_Metric_en_i_2_n_0 : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
Ext_Trig_Metric_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => Ext_Trig_Metric_en_i_2_n_0,
      O => Ext_Trig_Metric_en_reg
    );
Ext_Trig_Metric_en_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => Q(1),
      I1 => s_level_out_bus_d4(1),
      I2 => \out\(0),
      I3 => rst_int_n,
      O => Ext_Trig_Metric_en_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_int_n : in STD_LOGIC;
    Ext_Trig_Metric_en_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2\ is
  signal \Ext_Trig_Metric_en_i_2__0_n_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
begin
  D(1 downto 0) <= s_level_out_bus_d4(1 downto 0);
\Ext_Trig_Metric_en_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => Ext_Trig_Metric_en_reg_0,
      I1 => s_level_out_bus_d4(0),
      I2 => Q(0),
      I3 => \Ext_Trig_Metric_en_i_2__0_n_0\,
      O => Ext_Trig_Metric_en_reg
    );
\Ext_Trig_Metric_en_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => Q(1),
      I1 => s_level_out_bus_d4(1),
      I2 => \out\(0),
      I3 => rst_int_n,
      O => \Ext_Trig_Metric_en_i_2__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => UNCONN_IN(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Cnt_Ld : out STD_LOGIC;
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
begin
  D(2 downto 0) <= s_level_out_bus_d4(2 downto 0);
\Count_Out_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => Sample_Interval_Cnt_Lapse,
      I1 => s_level_out_bus_d4(1),
      I2 => \out\(0),
      I3 => s_level_out_bus_d4(0),
      O => E(0)
    );
\Count_Out_i[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_bus_d4(1),
      I1 => Sample_Interval_Cnt_Lapse,
      O => Sample_Cnt_Ld
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(0),
      Q => s_level_out_bus_d1_cdc_to(0),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(1),
      Q => s_level_out_bus_d1_cdc_to(1),
      R => SR(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(2),
      Q => s_level_out_bus_d1_cdc_to(2),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => SR(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => SR(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => SR(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => SR(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => SR(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4\ is
  port (
    \out\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Lat_Sample_Reg_Rd_En : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    Lat_Sample_Reg_Rd_En_d3 : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    capture_event_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
\Accum_i[31]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88A8FFFFFFFF"
    )
        port map (
      I0 => \s_level_out_bus_d4_reg[2]\(0),
      I1 => Sample_Interval_Cnt_Lapse,
      I2 => s_level_out_d4,
      I3 => Lat_Sample_Reg_Rd_En_d3,
      I4 => \s_level_out_bus_d4_reg[1]\(0),
      I5 => core_aresetn,
      O => SR(0)
    );
\GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => Lat_Sample_Reg_Rd_En_d3,
      I1 => s_level_out_d4,
      I2 => capture_event_sync,
      I3 => Sample_Interval_Cnt_Lapse,
      O => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Lat_Sample_Reg_Rd_En,
      Q => s_level_out_d1_cdc_to,
      R => core_aresetn_0(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_aresetn_0(0)
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_aresetn_0(0)
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_aresetn_0(0)
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_aresetn_0(0)
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \IP2Bus_Data_reg[2]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[1]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[8]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[9]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[12]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[13]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[14]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[16]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[17]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[18]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[20]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[21]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[22]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[24]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[25]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[26]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[28]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[30]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[3]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[11]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[15]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[19]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[23]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[27]\ : out STD_LOGIC;
    \IP2Bus_Data_reg[31]\ : out STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC_reg : in STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En : in STD_LOGIC;
    scndry_out_int_d1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Lat_Event_Log_Set_Rd_En_reg : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En_reg : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En_reg : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Sample_Interval_Rd_En_reg_1 : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En_reg_1 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7]\ : in STD_LOGIC;
    Lat_Control_Set_Rd_En : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    scndry_out_int_d1_reg_0 : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC_reg_0 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Lat_Status_Reg_Set_Rd_En_reg : in STD_LOGIC;
    \GEN_ISR_REG[1].ISR_reg[1]\ : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC_reg_1 : in STD_LOGIC;
    Use_Ext_Trigger_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Lat_Intr_Reg_GIE_Rd_En_reg : in STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : in STD_LOGIC;
    Lat_Status_Reg_WIF_Rd_En : in STD_LOGIC;
    Lat_Status_Reg_Set_Rd_En : in STD_LOGIC;
    Lat_Status_Reg_FOC_Rd_En : in STD_LOGIC;
    Lat_Control_Set_Rd_En_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Lat_Event_Log_Set_Rd_En : in STD_LOGIC;
    IP2Bus_Data1 : in STD_LOGIC;
    Lat_Control_Set_Rd_En_reg_0 : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg : in STD_LOGIC;
    Lat_Control_Set_Rd_En_reg_1 : in STD_LOGIC;
    Lat_Addr_3downto0_is_0xC_reg_2 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_0 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_1 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_2 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_3 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_4 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_5 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_6 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_7 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_8 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_9 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_10 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_11 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_12 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_13 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_14 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_15 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30]\ : in STD_LOGIC;
    Lat_Trace_Filter_Rd_En_reg_16 : in STD_LOGIC;
    Lat_Addr_3downto0_is_0x4 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg : in STD_LOGIC;
    Lat_Metric_Cnt_Reg_Set_Rd_En_reg : in STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : in STD_LOGIC;
    Lat_Intr_Reg_Set_Rd_En : in STD_LOGIC;
    Metrics_Cnt_En_reg : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5\ is
  signal \IP2Bus_Data[0]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[11]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[15]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[19]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[23]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[27]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[3]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_3_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d1_cdc_to_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d2_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d3_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d3_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d4_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d4_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d5_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d5_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[10]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[11]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[12]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[13]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[14]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[15]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[16]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[17]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[18]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[19]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[1]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[20]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[21]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[22]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[23]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[24]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[25]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[26]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[27]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[28]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[29]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[2]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[30]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[31]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[3]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[4]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[5]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[6]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[7]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[8]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \s_level_out_bus_d6_reg[9]\ : label is std.standard.true;
  attribute KEEP of \s_level_out_bus_d6_reg[9]\ : label is "yes";
begin
  SR(0) <= \^sr\(0);
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3F000000000000"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\,
      I2 => \IP2Bus_Data[0]_i_4_n_0\,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => s_axi_aresetn,
      I5 => scndry_out_int_d1_reg,
      O => D(0)
    );
\IP2Bus_Data[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF7F"
    )
        port map (
      I0 => s_level_out_bus_d4(0),
      I1 => Lat_Status_Reg_FOC_Rd_En,
      I2 => Lat_Status_Reg_Set_Rd_En,
      I3 => Lat_Intr_Reg_Set_Rd_En,
      I4 => Lat_Control_Set_Rd_En,
      I5 => Metrics_Cnt_En_reg,
      O => \IP2Bus_Data[0]_i_4_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_1,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(10),
      O => \IP2Bus_Data_reg[10]\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(2),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(2),
      I5 => \IP2Bus_Data[11]_i_2_n_0\,
      O => \IP2Bus_Data_reg[11]\
    );
\IP2Bus_Data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(11),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(4),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[11]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_2,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(12),
      O => \IP2Bus_Data_reg[12]\
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_3,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(13),
      O => \IP2Bus_Data_reg[13]\
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_4,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(14),
      O => \IP2Bus_Data_reg[14]\
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(3),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(3),
      I5 => \IP2Bus_Data[15]_i_2_n_0\,
      O => \IP2Bus_Data_reg[15]\
    );
\IP2Bus_Data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(15),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(5),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[15]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_5,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(16),
      O => \IP2Bus_Data_reg[16]\
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_6,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(17),
      O => \IP2Bus_Data_reg[17]\
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_7,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(18),
      O => \IP2Bus_Data_reg[18]\
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(4),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(4),
      I5 => \IP2Bus_Data[19]_i_2_n_0\,
      O => \IP2Bus_Data_reg[19]\
    );
\IP2Bus_Data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(19),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(6),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[19]_i_2_n_0\
    );
\IP2Bus_Data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAEAEA"
    )
        port map (
      I0 => \IP2Bus_Data[1]_i_2_n_0\,
      I1 => Lat_Addr_3downto0_is_0xC_reg_1,
      I2 => Lat_Sample_Interval_Rd_En,
      I3 => Lat_Control_Set_Rd_En,
      I4 => Use_Ext_Trigger_reg(0),
      I5 => Lat_Intr_Reg_GIE_Rd_En_reg,
      O => \IP2Bus_Data_reg[1]\
    );
\IP2Bus_Data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFAAA00000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\,
      I1 => s_level_out_bus_d4(1),
      I2 => Lat_Status_Reg_WIF_Rd_En,
      I3 => Lat_Status_Reg_Set_Rd_En,
      I4 => Lat_Status_Reg_FOC_Rd_En,
      I5 => Lat_Control_Set_Rd_En_reg,
      O => \IP2Bus_Data[1]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_8,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(20),
      O => \IP2Bus_Data_reg[20]\
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_9,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(21),
      O => \IP2Bus_Data_reg[21]\
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_10,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(22),
      O => \IP2Bus_Data_reg[22]\
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(5),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(5),
      I5 => \IP2Bus_Data[23]_i_2_n_0\,
      O => \IP2Bus_Data_reg[23]\
    );
\IP2Bus_Data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(23),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(7),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[23]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_11,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(24),
      O => \IP2Bus_Data_reg[24]\
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_12,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(25),
      O => \IP2Bus_Data_reg[25]\
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_13,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(26),
      O => \IP2Bus_Data_reg[26]\
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(6),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(6),
      I5 => \IP2Bus_Data[27]_i_2_n_0\,
      O => \IP2Bus_Data_reg[27]\
    );
\IP2Bus_Data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(27),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(8),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[27]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_14,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(28),
      O => \IP2Bus_Data_reg[28]\
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_15,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(29),
      O => \IP2Bus_Data_reg[29]\
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(0),
      I2 => \IP2Bus_Data[2]_i_2_n_0\,
      I3 => Lat_Status_Reg_Set_Rd_En_reg,
      I4 => \GEN_ISR_REG[1].ISR_reg[1]\,
      O => \IP2Bus_Data_reg[2]\
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEA404040"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      I2 => Use_Ext_Trigger_reg(1),
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(0),
      I5 => \IP2Bus_Data[2]_i_5_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En,
      I1 => Lat_Status_Reg_FOC_Rd_En,
      I2 => s_level_out_bus_d4(2),
      I3 => Lat_Intr_Reg_Set_Rd_En,
      I4 => Lat_Sample_Interval_Rd_En,
      I5 => Lat_Control_Set_Rd_En,
      O => \IP2Bus_Data[2]_i_5_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_16,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(30),
      O => \IP2Bus_Data_reg[30]\
    );
\IP2Bus_Data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(7),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(7),
      I5 => \IP2Bus_Data[31]_i_4_n_0\,
      O => \IP2Bus_Data_reg[31]\
    );
\IP2Bus_Data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(31),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(9),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[31]_i_4_n_0\
    );
\IP2Bus_Data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC_reg_0,
      I1 => \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(1),
      I2 => Lat_Addr_3downto0_is_0x4,
      I3 => Lat_Sample_Interval_Rd_En,
      I4 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(1),
      I5 => \IP2Bus_Data[3]_i_2_n_0\,
      O => \IP2Bus_Data_reg[3]\
    );
\IP2Bus_Data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888F8FF88888888"
    )
        port map (
      I0 => s_level_out_bus_d4(3),
      I1 => Lat_Control_Set_Rd_En_reg_1,
      I2 => DOADO(0),
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En_reg,
      I5 => Lat_Control_Set_Rd_En_reg_0,
      O => \IP2Bus_Data[3]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF8"
    )
        port map (
      I0 => Q(0),
      I1 => Lat_Event_Log_Set_Rd_En_reg,
      I2 => Lat_Sample_Interval_Rd_En_reg,
      I3 => \IP2Bus_Data[4]_i_3_n_0\,
      I4 => Lat_Intr_Reg_Set_Rd_En_reg,
      O => D(1)
    );
\IP2Bus_Data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800F088880000"
    )
        port map (
      I0 => Lat_Status_Reg_FOC_Rd_En,
      I1 => s_level_out_bus_d4(4),
      I2 => DOADO(1),
      I3 => Lat_Event_Log_Set_Rd_En,
      I4 => Lat_Status_Reg_Set_Rd_En,
      I5 => IP2Bus_Data1,
      O => \IP2Bus_Data[4]_i_3_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF8"
    )
        port map (
      I0 => Q(1),
      I1 => Lat_Event_Log_Set_Rd_En_reg,
      I2 => Lat_Sample_Interval_Rd_En_reg_0,
      I3 => \IP2Bus_Data[5]_i_3_n_0\,
      I4 => Lat_Intr_Reg_Set_Rd_En_reg_0,
      O => D(2)
    );
\IP2Bus_Data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800F088880000"
    )
        port map (
      I0 => Lat_Status_Reg_FOC_Rd_En,
      I1 => s_level_out_bus_d4(5),
      I2 => DOADO(2),
      I3 => Lat_Event_Log_Set_Rd_En,
      I4 => Lat_Status_Reg_Set_Rd_En,
      I5 => IP2Bus_Data1,
      O => \IP2Bus_Data[5]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFF8"
    )
        port map (
      I0 => Q(2),
      I1 => Lat_Event_Log_Set_Rd_En_reg,
      I2 => Lat_Sample_Interval_Rd_En_reg_1,
      I3 => \IP2Bus_Data[6]_i_4_n_0\,
      I4 => Lat_Intr_Reg_Set_Rd_En_reg_1,
      O => D(3)
    );
\IP2Bus_Data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888800F088880000"
    )
        port map (
      I0 => Lat_Status_Reg_FOC_Rd_En,
      I1 => s_level_out_bus_d4(6),
      I2 => DOADO(3),
      I3 => Lat_Event_Log_Set_Rd_En,
      I4 => Lat_Status_Reg_Set_Rd_En,
      I5 => IP2Bus_Data1,
      O => \IP2Bus_Data[6]_i_4_n_0\
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000FCCC"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7]\,
      I1 => \IP2Bus_Data[7]_i_3_n_0\,
      I2 => Lat_Control_Set_Rd_En,
      I3 => Rd_Lat_End,
      I4 => scndry_out_int_d1_reg_0,
      I5 => Lat_Sample_Interval_Rd_En,
      O => D(4)
    );
\IP2Bus_Data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000880000000F"
    )
        port map (
      I0 => s_level_out_bus_d4(7),
      I1 => Lat_Status_Reg_FOC_Rd_En,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\,
      I3 => Lat_Intr_Reg_Set_Rd_En,
      I4 => Lat_Control_Set_Rd_En,
      I5 => Lat_Status_Reg_Set_Rd_En,
      O => \IP2Bus_Data[7]_i_3_n_0\
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => Lat_Control_Set_Rd_En_reg_0,
      I1 => Lat_Trace_Filter_Rd_En_reg,
      I2 => Lat_Control_Set_Rd_En_reg_1,
      I3 => s_level_out_bus_d4(8),
      I4 => Lat_Sample_Interval_Rd_En,
      I5 => Lat_Addr_3downto0_is_0xC_reg_2,
      O => \IP2Bus_Data_reg[8]\
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9]\,
      I1 => Lat_Control_Set_Rd_En_reg_0,
      I2 => Lat_Trace_Filter_Rd_En_reg_0,
      I3 => Lat_Control_Set_Rd_En_reg_1,
      I4 => s_level_out_bus_d4(9),
      O => \IP2Bus_Data_reg[9]\
    );
bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
\s_level_out_bus_d1_cdc_to_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => '0',
      Q => s_level_out_bus_d1_cdc_to(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(0),
      Q => s_level_out_bus_d2(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(10),
      Q => s_level_out_bus_d2(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(11),
      Q => s_level_out_bus_d2(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(12),
      Q => s_level_out_bus_d2(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(13),
      Q => s_level_out_bus_d2(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(14),
      Q => s_level_out_bus_d2(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(15),
      Q => s_level_out_bus_d2(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(16),
      Q => s_level_out_bus_d2(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(17),
      Q => s_level_out_bus_d2(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(18),
      Q => s_level_out_bus_d2(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(19),
      Q => s_level_out_bus_d2(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(1),
      Q => s_level_out_bus_d2(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(20),
      Q => s_level_out_bus_d2(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(21),
      Q => s_level_out_bus_d2(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(22),
      Q => s_level_out_bus_d2(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(23),
      Q => s_level_out_bus_d2(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(24),
      Q => s_level_out_bus_d2(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(25),
      Q => s_level_out_bus_d2(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(26),
      Q => s_level_out_bus_d2(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(27),
      Q => s_level_out_bus_d2(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(28),
      Q => s_level_out_bus_d2(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(29),
      Q => s_level_out_bus_d2(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(2),
      Q => s_level_out_bus_d2(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(30),
      Q => s_level_out_bus_d2(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(31),
      Q => s_level_out_bus_d2(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(3),
      Q => s_level_out_bus_d2(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(4),
      Q => s_level_out_bus_d2(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(5),
      Q => s_level_out_bus_d2(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(6),
      Q => s_level_out_bus_d2(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(7),
      Q => s_level_out_bus_d2(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(8),
      Q => s_level_out_bus_d2(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d1_cdc_to(9),
      Q => s_level_out_bus_d2(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(0),
      Q => s_level_out_bus_d3(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(10),
      Q => s_level_out_bus_d3(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(11),
      Q => s_level_out_bus_d3(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(12),
      Q => s_level_out_bus_d3(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(13),
      Q => s_level_out_bus_d3(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(14),
      Q => s_level_out_bus_d3(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(15),
      Q => s_level_out_bus_d3(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(16),
      Q => s_level_out_bus_d3(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(17),
      Q => s_level_out_bus_d3(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(18),
      Q => s_level_out_bus_d3(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(19),
      Q => s_level_out_bus_d3(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(1),
      Q => s_level_out_bus_d3(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(20),
      Q => s_level_out_bus_d3(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(21),
      Q => s_level_out_bus_d3(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(22),
      Q => s_level_out_bus_d3(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(23),
      Q => s_level_out_bus_d3(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(24),
      Q => s_level_out_bus_d3(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(25),
      Q => s_level_out_bus_d3(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(26),
      Q => s_level_out_bus_d3(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(27),
      Q => s_level_out_bus_d3(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(28),
      Q => s_level_out_bus_d3(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(29),
      Q => s_level_out_bus_d3(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(2),
      Q => s_level_out_bus_d3(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(30),
      Q => s_level_out_bus_d3(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(31),
      Q => s_level_out_bus_d3(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(3),
      Q => s_level_out_bus_d3(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(4),
      Q => s_level_out_bus_d3(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(5),
      Q => s_level_out_bus_d3(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(6),
      Q => s_level_out_bus_d3(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(7),
      Q => s_level_out_bus_d3(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(8),
      Q => s_level_out_bus_d3(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d2(9),
      Q => s_level_out_bus_d3(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(0),
      Q => s_level_out_bus_d4(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(10),
      Q => s_level_out_bus_d4(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(11),
      Q => s_level_out_bus_d4(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(12),
      Q => s_level_out_bus_d4(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(13),
      Q => s_level_out_bus_d4(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(14),
      Q => s_level_out_bus_d4(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(15),
      Q => s_level_out_bus_d4(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(16),
      Q => s_level_out_bus_d4(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(17),
      Q => s_level_out_bus_d4(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(18),
      Q => s_level_out_bus_d4(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(19),
      Q => s_level_out_bus_d4(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(1),
      Q => s_level_out_bus_d4(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(20),
      Q => s_level_out_bus_d4(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(21),
      Q => s_level_out_bus_d4(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(22),
      Q => s_level_out_bus_d4(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(23),
      Q => s_level_out_bus_d4(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(24),
      Q => s_level_out_bus_d4(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(25),
      Q => s_level_out_bus_d4(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(26),
      Q => s_level_out_bus_d4(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(27),
      Q => s_level_out_bus_d4(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(28),
      Q => s_level_out_bus_d4(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(29),
      Q => s_level_out_bus_d4(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(2),
      Q => s_level_out_bus_d4(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(30),
      Q => s_level_out_bus_d4(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(31),
      Q => s_level_out_bus_d4(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(3),
      Q => s_level_out_bus_d4(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(4),
      Q => s_level_out_bus_d4(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(5),
      Q => s_level_out_bus_d4(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(6),
      Q => s_level_out_bus_d4(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(7),
      Q => s_level_out_bus_d4(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(8),
      Q => s_level_out_bus_d4(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d3(9),
      Q => s_level_out_bus_d4(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(0),
      Q => s_level_out_bus_d5(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(10),
      Q => s_level_out_bus_d5(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(11),
      Q => s_level_out_bus_d5(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(12),
      Q => s_level_out_bus_d5(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(13),
      Q => s_level_out_bus_d5(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(14),
      Q => s_level_out_bus_d5(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(15),
      Q => s_level_out_bus_d5(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(16),
      Q => s_level_out_bus_d5(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(17),
      Q => s_level_out_bus_d5(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(18),
      Q => s_level_out_bus_d5(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(19),
      Q => s_level_out_bus_d5(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(1),
      Q => s_level_out_bus_d5(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(20),
      Q => s_level_out_bus_d5(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(21),
      Q => s_level_out_bus_d5(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(22),
      Q => s_level_out_bus_d5(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(23),
      Q => s_level_out_bus_d5(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(24),
      Q => s_level_out_bus_d5(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(25),
      Q => s_level_out_bus_d5(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(26),
      Q => s_level_out_bus_d5(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(27),
      Q => s_level_out_bus_d5(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(28),
      Q => s_level_out_bus_d5(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(29),
      Q => s_level_out_bus_d5(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(2),
      Q => s_level_out_bus_d5(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(30),
      Q => s_level_out_bus_d5(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(31),
      Q => s_level_out_bus_d5(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(3),
      Q => s_level_out_bus_d5(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(4),
      Q => s_level_out_bus_d5(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(5),
      Q => s_level_out_bus_d5(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(6),
      Q => s_level_out_bus_d5(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(7),
      Q => s_level_out_bus_d5(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(8),
      Q => s_level_out_bus_d5(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d4(9),
      Q => s_level_out_bus_d5(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(0),
      Q => s_level_out_bus_d6(0),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(10),
      Q => s_level_out_bus_d6(10),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(11),
      Q => s_level_out_bus_d6(11),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(12),
      Q => s_level_out_bus_d6(12),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(13),
      Q => s_level_out_bus_d6(13),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(14),
      Q => s_level_out_bus_d6(14),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(15),
      Q => s_level_out_bus_d6(15),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(16),
      Q => s_level_out_bus_d6(16),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(17),
      Q => s_level_out_bus_d6(17),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(18),
      Q => s_level_out_bus_d6(18),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(19),
      Q => s_level_out_bus_d6(19),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(1),
      Q => s_level_out_bus_d6(1),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(20),
      Q => s_level_out_bus_d6(20),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(21),
      Q => s_level_out_bus_d6(21),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(22),
      Q => s_level_out_bus_d6(22),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(23),
      Q => s_level_out_bus_d6(23),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(24),
      Q => s_level_out_bus_d6(24),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(25),
      Q => s_level_out_bus_d6(25),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(26),
      Q => s_level_out_bus_d6(26),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(27),
      Q => s_level_out_bus_d6(27),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(28),
      Q => s_level_out_bus_d6(28),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(29),
      Q => s_level_out_bus_d6(29),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(2),
      Q => s_level_out_bus_d6(2),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(30),
      Q => s_level_out_bus_d6(30),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(31),
      Q => s_level_out_bus_d6(31),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(3),
      Q => s_level_out_bus_d6(3),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(4),
      Q => s_level_out_bus_d6(4),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(5),
      Q => s_level_out_bus_d6(5),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(6),
      Q => s_level_out_bus_d6(6),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(7),
      Q => s_level_out_bus_d6(7),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(8),
      Q => s_level_out_bus_d6(8),
      R => \^sr\(0)
    );
\s_level_out_bus_d6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_bus_d5(9),
      Q => s_level_out_bus_d6(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6\ is
  port (
    \out\ : out STD_LOGIC;
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    trigger_in : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in,
      Q => s_level_out_d1_cdc_to,
      R => core_aresetn(0)
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_aresetn(0)
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_aresetn(0)
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_aresetn(0)
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_aresetn(0)
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_aresetn(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    q_reg : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8\ is
  port (
    \out\ : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    q_reg : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8\ : entity is "axi_perf_mon_v5_0_12_cdc_sync";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of p_in_d1_cdc_from : signal is "true";
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  attribute async_reg of p_level_in_d1_cdc_from : signal is "true";
  signal p_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of p_level_out_d1_cdc_to : signal is "true";
  signal p_level_out_d2 : STD_LOGIC;
  attribute async_reg of p_level_out_d2 : signal is "true";
  signal p_level_out_d3 : STD_LOGIC;
  attribute async_reg of p_level_out_d3 : signal is "true";
  signal p_level_out_d4 : STD_LOGIC;
  attribute async_reg of p_level_out_d4 : signal is "true";
  signal p_level_out_d5 : STD_LOGIC;
  attribute async_reg of p_level_out_d5 : signal is "true";
  signal p_level_out_d6 : STD_LOGIC;
  attribute async_reg of p_level_out_d6 : signal is "true";
  signal p_level_out_d7 : STD_LOGIC;
  attribute async_reg of p_level_out_d7 : signal is "true";
  signal prmry_ack_int : STD_LOGIC;
  attribute async_reg of prmry_ack_int : signal is "true";
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  signal s_level_out_bus_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  signal s_level_out_bus_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  signal s_level_out_bus_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  signal s_level_out_bus_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  signal s_level_out_bus_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  signal scndry_out_int_d1 : STD_LOGIC;
  attribute async_reg of scndry_out_int_d1 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
begin
  \out\ <= s_level_out_d4;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_d1_cdc_from
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => prmry_ack_int
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => scndry_out_int_d1
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d1_cdc_to
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d4
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d5
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d6
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_out_d7
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_in_d1_cdc_from
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg,
      Q => s_level_out_d1_cdc_to,
      R => p_0_in
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => p_0_in
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => p_0_in
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => p_0_in
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => p_0_in
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter : entity is "axi_perf_mon_v5_0_12_counter";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Count_Out_i[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_5_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_Out_i_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => Count_Out_i(0)
    );
\Count_Out_i[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i[12]_i_2_n_0\
    );
\Count_Out_i[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i[12]_i_3_n_0\
    );
\Count_Out_i[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i[12]_i_4_n_0\
    );
\Count_Out_i[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i[16]_i_2_n_0\
    );
\Count_Out_i[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i[16]_i_3_n_0\
    );
\Count_Out_i[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i[16]_i_4_n_0\
    );
\Count_Out_i[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i[20]_i_2_n_0\
    );
\Count_Out_i[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i[20]_i_3_n_0\
    );
\Count_Out_i[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i[20]_i_4_n_0\
    );
\Count_Out_i[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i[24]_i_2_n_0\
    );
\Count_Out_i[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i[24]_i_3_n_0\
    );
\Count_Out_i[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i[24]_i_4_n_0\
    );
\Count_Out_i[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i[28]_i_2_n_0\
    );
\Count_Out_i[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i[28]_i_3_n_0\
    );
\Count_Out_i[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i[28]_i_4_n_0\
    );
\Count_Out_i[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i[31]_i_2_n_0\
    );
\Count_Out_i[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i[31]_i_3_n_0\
    );
\Count_Out_i[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i[4]_i_2_n_0\
    );
\Count_Out_i[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i[4]_i_3_n_0\
    );
\Count_Out_i[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i[4]_i_4_n_0\
    );
\Count_Out_i[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i[4]_i_5_n_0\
    );
\Count_Out_i[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i[8]_i_2_n_0\
    );
\Count_Out_i[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i[8]_i_3_n_0\
    );
\Count_Out_i[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i[8]_i_4_n_0\
    );
\Count_Out_i[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(0),
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(10),
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(11),
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(12),
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[12]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[12]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i[12]_i_2_n_0\,
      S(2) => \Count_Out_i[12]_i_3_n_0\,
      S(1) => \Count_Out_i[12]_i_4_n_0\,
      S(0) => \Count_Out_i[12]_i_5_n_0\
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(13),
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(14),
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(15),
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(16),
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[12]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[16]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[16]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i[16]_i_2_n_0\,
      S(2) => \Count_Out_i[16]_i_3_n_0\,
      S(1) => \Count_Out_i[16]_i_4_n_0\,
      S(0) => \Count_Out_i[16]_i_5_n_0\
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(17),
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(18),
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(19),
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(1),
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(20),
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[16]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[20]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[20]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i[20]_i_2_n_0\,
      S(2) => \Count_Out_i[20]_i_3_n_0\,
      S(1) => \Count_Out_i[20]_i_4_n_0\,
      S(0) => \Count_Out_i[20]_i_5_n_0\
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(21),
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(22),
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(23),
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(24),
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[20]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[24]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[24]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i[24]_i_2_n_0\,
      S(2) => \Count_Out_i[24]_i_3_n_0\,
      S(1) => \Count_Out_i[24]_i_4_n_0\,
      S(0) => \Count_Out_i[24]_i_5_n_0\
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(25),
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(26),
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(27),
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(28),
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[24]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[28]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[28]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i[28]_i_2_n_0\,
      S(2) => \Count_Out_i[28]_i_3_n_0\,
      S(1) => \Count_Out_i[28]_i_4_n_0\,
      S(0) => \Count_Out_i[28]_i_5_n_0\
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(29),
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(2),
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(30),
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(31),
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Count_Out_i_reg[31]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => Count_Out_i(31 downto 29),
      S(3) => '0',
      S(2) => \Count_Out_i[31]_i_2_n_0\,
      S(1) => \Count_Out_i[31]_i_3_n_0\,
      S(0) => \Count_Out_i[31]_i_4_n_0\
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(3),
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(4),
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[4]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[4]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => \Count_Out_i[4]_i_2_n_0\,
      S(2) => \Count_Out_i[4]_i_3_n_0\,
      S(1) => \Count_Out_i[4]_i_4_n_0\,
      S(0) => \Count_Out_i[4]_i_5_n_0\
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(5),
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(6),
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(7),
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(8),
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i_reg[4]_i_1_n_0\,
      CO(3) => \Count_Out_i_reg[8]_i_1_n_0\,
      CO(2) => \Count_Out_i_reg[8]_i_1_n_1\,
      CO(1) => \Count_Out_i_reg[8]_i_1_n_2\,
      CO(0) => \Count_Out_i_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i[8]_i_2_n_0\,
      S(2) => \Count_Out_i[8]_i_3_n_0\,
      S(1) => \Count_Out_i[8]_i_4_n_0\,
      S(0) => \Count_Out_i[8]_i_5_n_0\
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => Count_Out_i(9),
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15 is
  port (
    p_in_d1_cdc_from_reg : out STD_LOGIC;
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Sample_Cnt_Ld : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15 : entity is "axi_perf_mon_v5_0_12_counter";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15 is
  signal Carry_Out_i_1_n_0 : STD_LOGIC;
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \Count_Out_i0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal Count_Out_i0_carry_i_1_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_2_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_3_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_i_4_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[15]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[16]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[17]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[18]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[19]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[20]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[21]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[22]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[24]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[25]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[26]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[27]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[28]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[29]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[30]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[31]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \Count_Out_i_reg_n_0_[9]\ : STD_LOGIC;
  signal Overflow : STD_LOGIC;
  signal Overflow_D1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^p_in_d1_cdc_from_reg\ : STD_LOGIC;
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_in_d1_cdc_from_i_1__1\ : label is "soft_lutpair0";
begin
  p_in_d1_cdc_from_reg <= \^p_in_d1_cdc_from_reg\;
Carry_Out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Overflow,
      I1 => Overflow_D1,
      O => Carry_Out_i_1_n_0
    );
Carry_Out_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Carry_Out_i_1_n_0,
      Q => \^p_in_d1_cdc_from_reg\,
      R => core_aresetn_0(0)
    );
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \Count_Out_i_reg_n_0_[0]\,
      DI(3) => \Count_Out_i_reg_n_0_[4]\,
      DI(2) => \Count_Out_i_reg_n_0_[3]\,
      DI(1) => \Count_Out_i_reg_n_0_[2]\,
      DI(0) => \Count_Out_i_reg_n_0_[1]\,
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => Count_Out_i0_carry_i_1_n_0,
      S(2) => Count_Out_i0_carry_i_2_n_0,
      S(1) => Count_Out_i0_carry_i_3_n_0,
      S(0) => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[8]\,
      DI(2) => \Count_Out_i_reg_n_0_[7]\,
      DI(1) => \Count_Out_i_reg_n_0_[6]\,
      DI(0) => \Count_Out_i_reg_n_0_[5]\,
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[8]\,
      O => \Count_Out_i0_carry__0_i_1_n_0\
    );
\Count_Out_i0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[7]\,
      O => \Count_Out_i0_carry__0_i_2_n_0\
    );
\Count_Out_i0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[6]\,
      O => \Count_Out_i0_carry__0_i_3_n_0\
    );
\Count_Out_i0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[5]\,
      O => \Count_Out_i0_carry__0_i_4_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[12]\,
      DI(2) => \Count_Out_i_reg_n_0_[11]\,
      DI(1) => \Count_Out_i_reg_n_0_[10]\,
      DI(0) => \Count_Out_i_reg_n_0_[9]\,
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[12]\,
      O => \Count_Out_i0_carry__1_i_1_n_0\
    );
\Count_Out_i0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[11]\,
      O => \Count_Out_i0_carry__1_i_2_n_0\
    );
\Count_Out_i0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[10]\,
      O => \Count_Out_i0_carry__1_i_3_n_0\
    );
\Count_Out_i0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[9]\,
      O => \Count_Out_i0_carry__1_i_4_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[16]\,
      DI(2) => \Count_Out_i_reg_n_0_[15]\,
      DI(1) => \Count_Out_i_reg_n_0_[14]\,
      DI(0) => \Count_Out_i_reg_n_0_[13]\,
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[16]\,
      O => \Count_Out_i0_carry__2_i_1_n_0\
    );
\Count_Out_i0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[15]\,
      O => \Count_Out_i0_carry__2_i_2_n_0\
    );
\Count_Out_i0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[14]\,
      O => \Count_Out_i0_carry__2_i_3_n_0\
    );
\Count_Out_i0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[13]\,
      O => \Count_Out_i0_carry__2_i_4_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[20]\,
      DI(2) => \Count_Out_i_reg_n_0_[19]\,
      DI(1) => \Count_Out_i_reg_n_0_[18]\,
      DI(0) => \Count_Out_i_reg_n_0_[17]\,
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[20]\,
      O => \Count_Out_i0_carry__3_i_1_n_0\
    );
\Count_Out_i0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[19]\,
      O => \Count_Out_i0_carry__3_i_2_n_0\
    );
\Count_Out_i0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[18]\,
      O => \Count_Out_i0_carry__3_i_3_n_0\
    );
\Count_Out_i0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[17]\,
      O => \Count_Out_i0_carry__3_i_4_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[24]\,
      DI(2) => \Count_Out_i_reg_n_0_[23]\,
      DI(1) => \Count_Out_i_reg_n_0_[22]\,
      DI(0) => \Count_Out_i_reg_n_0_[21]\,
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[24]\,
      O => \Count_Out_i0_carry__4_i_1_n_0\
    );
\Count_Out_i0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[23]\,
      O => \Count_Out_i0_carry__4_i_2_n_0\
    );
\Count_Out_i0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[22]\,
      O => \Count_Out_i0_carry__4_i_3_n_0\
    );
\Count_Out_i0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[21]\,
      O => \Count_Out_i0_carry__4_i_4_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \Count_Out_i_reg_n_0_[28]\,
      DI(2) => \Count_Out_i_reg_n_0_[27]\,
      DI(1) => \Count_Out_i_reg_n_0_[26]\,
      DI(0) => \Count_Out_i_reg_n_0_[25]\,
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[28]\,
      O => \Count_Out_i0_carry__5_i_1_n_0\
    );
\Count_Out_i0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[27]\,
      O => \Count_Out_i0_carry__5_i_2_n_0\
    );
\Count_Out_i0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[26]\,
      O => \Count_Out_i0_carry__5_i_3_n_0\
    );
\Count_Out_i0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[25]\,
      O => \Count_Out_i0_carry__5_i_4_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Count_Out_i_reg_n_0_[31]\,
      DI(1) => \Count_Out_i_reg_n_0_[30]\,
      DI(0) => \Count_Out_i_reg_n_0_[29]\,
      O(3 downto 0) => Count_Out_i(32 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4_n_0\
    );
\Count_Out_i0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Overflow,
      O => \Count_Out_i0_carry__6_i_1_n_0\
    );
\Count_Out_i0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[31]\,
      O => \Count_Out_i0_carry__6_i_2_n_0\
    );
\Count_Out_i0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[30]\,
      O => \Count_Out_i0_carry__6_i_3_n_0\
    );
\Count_Out_i0_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[29]\,
      O => \Count_Out_i0_carry__6_i_4_n_0\
    );
Count_Out_i0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[4]\,
      O => Count_Out_i0_carry_i_1_n_0
    );
Count_Out_i0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[3]\,
      O => Count_Out_i0_carry_i_2_n_0
    );
Count_Out_i0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[2]\,
      O => Count_Out_i0_carry_i_3_n_0
    );
Count_Out_i0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_Out_i_reg_n_0_[1]\,
      O => Count_Out_i0_carry_i_4_n_0
    );
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA3"
    )
        port map (
      I0 => Sample_Interval(0),
      I1 => \Count_Out_i_reg_n_0_[0]\,
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(0)
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(10),
      I1 => Count_Out_i(10),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(10)
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(11),
      I1 => Count_Out_i(11),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(11)
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(12),
      I1 => Count_Out_i(12),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(12)
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(13),
      I1 => Count_Out_i(13),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(13)
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(14),
      I1 => Count_Out_i(14),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(14)
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(15),
      I1 => Count_Out_i(15),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(15)
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(16),
      I1 => Count_Out_i(16),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(16)
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(17),
      I1 => Count_Out_i(17),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(17)
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(18),
      I1 => Count_Out_i(18),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(18)
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(19),
      I1 => Count_Out_i(19),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(19)
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(1),
      I1 => Count_Out_i(1),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(1)
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(20),
      I1 => Count_Out_i(20),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(20)
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(21),
      I1 => Count_Out_i(21),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(21)
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(22),
      I1 => Count_Out_i(22),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(22)
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(23),
      I1 => Count_Out_i(23),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(23)
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(24),
      I1 => Count_Out_i(24),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(24)
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(25),
      I1 => Count_Out_i(25),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(25)
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(26),
      I1 => Count_Out_i(26),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(26)
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(27),
      I1 => Count_Out_i(27),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(27)
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(28),
      I1 => Count_Out_i(28),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(28)
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(29),
      I1 => Count_Out_i(29),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(29)
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(2),
      I1 => Count_Out_i(2),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(2)
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(30),
      I1 => Count_Out_i(30),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(30)
    );
\Count_Out_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(31),
      I1 => Count_Out_i(31),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(31)
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EA2A0000"
    )
        port map (
      I0 => Overflow,
      I1 => D(0),
      I2 => \s_level_out_bus_d4_reg[0]\(0),
      I3 => Count_Out_i(32),
      I4 => core_aresetn,
      I5 => Sample_Cnt_Ld,
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(3),
      I1 => Count_Out_i(3),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(3)
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(4),
      I1 => Count_Out_i(4),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(4)
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(5),
      I1 => Count_Out_i(5),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(5)
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(6),
      I1 => Count_Out_i(6),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(6)
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(7),
      I1 => Count_Out_i(7),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(7)
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(8),
      I1 => Count_Out_i(8),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(8)
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => Sample_Interval(9),
      I1 => Count_Out_i(9),
      I2 => D(1),
      I3 => \^p_in_d1_cdc_from_reg\,
      O => p_1_in(9)
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(0),
      Q => \Count_Out_i_reg_n_0_[0]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(10),
      Q => \Count_Out_i_reg_n_0_[10]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(11),
      Q => \Count_Out_i_reg_n_0_[11]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(12),
      Q => \Count_Out_i_reg_n_0_[12]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(13),
      Q => \Count_Out_i_reg_n_0_[13]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(14),
      Q => \Count_Out_i_reg_n_0_[14]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(15),
      Q => \Count_Out_i_reg_n_0_[15]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(16),
      Q => \Count_Out_i_reg_n_0_[16]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(17),
      Q => \Count_Out_i_reg_n_0_[17]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(18),
      Q => \Count_Out_i_reg_n_0_[18]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(19),
      Q => \Count_Out_i_reg_n_0_[19]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(1),
      Q => \Count_Out_i_reg_n_0_[1]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(20),
      Q => \Count_Out_i_reg_n_0_[20]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(21),
      Q => \Count_Out_i_reg_n_0_[21]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(22),
      Q => \Count_Out_i_reg_n_0_[22]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(23),
      Q => \Count_Out_i_reg_n_0_[23]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(24),
      Q => \Count_Out_i_reg_n_0_[24]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(25),
      Q => \Count_Out_i_reg_n_0_[25]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(26),
      Q => \Count_Out_i_reg_n_0_[26]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(27),
      Q => \Count_Out_i_reg_n_0_[27]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(28),
      Q => \Count_Out_i_reg_n_0_[28]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(29),
      Q => \Count_Out_i_reg_n_0_[29]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(2),
      Q => \Count_Out_i_reg_n_0_[2]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(30),
      Q => \Count_Out_i_reg_n_0_[30]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(31),
      Q => \Count_Out_i_reg_n_0_[31]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Count_Out_i[32]_i_1_n_0\,
      Q => Overflow,
      R => '0'
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(3),
      Q => \Count_Out_i_reg_n_0_[3]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(4),
      Q => \Count_Out_i_reg_n_0_[4]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(5),
      Q => \Count_Out_i_reg_n_0_[5]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(6),
      Q => \Count_Out_i_reg_n_0_[6]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(7),
      Q => \Count_Out_i_reg_n_0_[7]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(8),
      Q => \Count_Out_i_reg_n_0_[8]\,
      R => core_aresetn_0(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => p_1_in(9),
      Q => \Count_Out_i_reg_n_0_[9]\,
      R => core_aresetn_0(0)
    );
Overflow_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Overflow,
      Q => Overflow_D1,
      R => core_aresetn_0(0)
    );
\p_in_d1_cdc_from_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_in_d1_cdc_from_reg\,
      I1 => \out\,
      O => p_in_d1_cdc_from_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Rd_Lat_Start : in STD_LOGIC;
    Data_valid_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf is
  signal \Count_Out_i0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__3\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__3\ : label is "soft_lutpair175";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => Count_Out_i0_carry_n_4,
      O(2) => Count_Out_i0_carry_n_5,
      O(1) => Count_Out_i0_carry_n_6,
      O(0) => Count_Out_i0_carry_n_7,
      S(3) => \Count_Out_i0_carry_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__5_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__0_n_4\,
      O(2) => \Count_Out_i0_carry__0_n_5\,
      O(1) => \Count_Out_i0_carry__0_n_6\,
      O(0) => \Count_Out_i0_carry__0_n_7\,
      S(3) => \Count_Out_i0_carry__0_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__5_n_0\
    );
\Count_Out_i0_carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__5_n_0\
    );
\Count_Out_i0_carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__5_n_0\
    );
\Count_Out_i0_carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__5_n_0\
    );
\Count_Out_i0_carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__5_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__1_n_4\,
      O(2) => \Count_Out_i0_carry__1_n_5\,
      O(1) => \Count_Out_i0_carry__1_n_6\,
      O(0) => \Count_Out_i0_carry__1_n_7\,
      S(3) => \Count_Out_i0_carry__1_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__5_n_0\
    );
\Count_Out_i0_carry__1_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__5_n_0\
    );
\Count_Out_i0_carry__1_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__5_n_0\
    );
\Count_Out_i0_carry__1_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__5_n_0\
    );
\Count_Out_i0_carry__1_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__5_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__2_n_4\,
      O(2) => \Count_Out_i0_carry__2_n_5\,
      O(1) => \Count_Out_i0_carry__2_n_6\,
      O(0) => \Count_Out_i0_carry__2_n_7\,
      S(3) => \Count_Out_i0_carry__2_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__5_n_0\
    );
\Count_Out_i0_carry__2_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__5_n_0\
    );
\Count_Out_i0_carry__2_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__5_n_0\
    );
\Count_Out_i0_carry__2_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__5_n_0\
    );
\Count_Out_i0_carry__2_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__5_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__3_n_4\,
      O(2) => \Count_Out_i0_carry__3_n_5\,
      O(1) => \Count_Out_i0_carry__3_n_6\,
      O(0) => \Count_Out_i0_carry__3_n_7\,
      S(3) => \Count_Out_i0_carry__3_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__5_n_0\
    );
\Count_Out_i0_carry__3_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__5_n_0\
    );
\Count_Out_i0_carry__3_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__5_n_0\
    );
\Count_Out_i0_carry__3_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__5_n_0\
    );
\Count_Out_i0_carry__3_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__5_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__4_n_4\,
      O(2) => \Count_Out_i0_carry__4_n_5\,
      O(1) => \Count_Out_i0_carry__4_n_6\,
      O(0) => \Count_Out_i0_carry__4_n_7\,
      S(3) => \Count_Out_i0_carry__4_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__5_n_0\
    );
\Count_Out_i0_carry__4_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__5_n_0\
    );
\Count_Out_i0_carry__4_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__5_n_0\
    );
\Count_Out_i0_carry__4_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__5_n_0\
    );
\Count_Out_i0_carry__4_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__5_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__5_n_4\,
      O(2) => \Count_Out_i0_carry__5_n_5\,
      O(1) => \Count_Out_i0_carry__5_n_6\,
      O(0) => \Count_Out_i0_carry__5_n_7\,
      S(3) => \Count_Out_i0_carry__5_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__5_n_0\
    );
\Count_Out_i0_carry__5_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__5_n_0\
    );
\Count_Out_i0_carry__5_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__5_n_0\
    );
\Count_Out_i0_carry__5_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__5_n_0\
    );
\Count_Out_i0_carry__5_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__5_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__6_n_4\,
      O(2) => \Count_Out_i0_carry__6_n_5\,
      O(1) => \Count_Out_i0_carry__6_n_6\,
      O(0) => \Count_Out_i0_carry__6_n_7\,
      S(3) => \Count_Out_i0_carry__6_i_1__5_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__5_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__5_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__5_n_0\
    );
\Count_Out_i0_carry__6_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__5_n_0\
    );
\Count_Out_i0_carry__6_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__5_n_0\
    );
\Count_Out_i0_carry__6_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__5_n_0\
    );
\Count_Out_i0_carry__6_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__5_n_0\
    );
\Count_Out_i0_carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__5_n_0\
    );
\Count_Out_i0_carry_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__5_n_0\
    );
\Count_Out_i0_carry_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__5_n_0\
    );
\Count_Out_i0_carry_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__5_n_0\
    );
\Count_Out_i[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1__4_n_0\
    );
\Count_Out_i[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1__3_n_0\
    );
\Count_Out_i[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1__3_n_0\
    );
\Count_Out_i[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1__3_n_0\
    );
\Count_Out_i[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1__3_n_0\
    );
\Count_Out_i[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1__3_n_0\
    );
\Count_Out_i[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1__3_n_0\
    );
\Count_Out_i[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1__3_n_0\
    );
\Count_Out_i[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1__3_n_0\
    );
\Count_Out_i[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1__3_n_0\
    );
\Count_Out_i[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1__3_n_0\
    );
\Count_Out_i[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_7,
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1__3_n_0\
    );
\Count_Out_i[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1__3_n_0\
    );
\Count_Out_i[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1__3_n_0\
    );
\Count_Out_i[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1__3_n_0\
    );
\Count_Out_i[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1__3_n_0\
    );
\Count_Out_i[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1__3_n_0\
    );
\Count_Out_i[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1__3_n_0\
    );
\Count_Out_i[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1__3_n_0\
    );
\Count_Out_i[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1__3_n_0\
    );
\Count_Out_i[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1__3_n_0\
    );
\Count_Out_i[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1__3_n_0\
    );
\Count_Out_i[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_6,
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1__3_n_0\
    );
\Count_Out_i[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1__3_n_0\
    );
\Count_Out_i[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__4_n_0\
    );
\Count_Out_i[32]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0FFFFFFFF"
    )
        port map (
      I0 => Rd_Lat_Start,
      I1 => Data_valid_reg,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Ext_Trig_Metric_en_reg,
      I5 => rst_int_n,
      O => \Count_Out_i[32]_i_1__3_n_0\
    );
\Count_Out_i[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__4_n_0\
    );
\Count_Out_i[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_5,
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1__3_n_0\
    );
\Count_Out_i[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_4,
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1__3_n_0\
    );
\Count_Out_i[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1__3_n_0\
    );
\Count_Out_i[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1__3_n_0\
    );
\Count_Out_i[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1__3_n_0\
    );
\Count_Out_i[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1__3_n_0\
    );
\Count_Out_i[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1__3_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[10]_i_1__3_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[11]_i_1__3_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[12]_i_1__3_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[13]_i_1__3_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[14]_i_1__3_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[15]_i_1__3_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[16]_i_1__3_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[17]_i_1__3_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[18]_i_1__3_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[19]_i_1__3_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[20]_i_1__3_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[21]_i_1__3_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[22]_i_1__3_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[23]_i_1__3_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[24]_i_1__3_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[25]_i_1__3_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[26]_i_1__3_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[27]_i_1__3_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[28]_i_1__3_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[29]_i_1__3_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[30]_i_1__3_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[31]_i_1__4_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[32]_i_2__4_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[6]_i_1__3_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[7]_i_1__3_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[8]_i_1__3_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__3_n_0\,
      D => \Count_Out_i[9]_i_1__3_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Rd_Lat_Start : in STD_LOGIC;
    Data_valid_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12 : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12 is
  signal \Count_Out_i0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1\ : label is "soft_lutpair36";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => Count_Out_i0_carry_n_4,
      O(2) => Count_Out_i0_carry_n_5,
      O(1) => Count_Out_i0_carry_n_6,
      O(0) => Count_Out_i0_carry_n_7,
      S(3) => \Count_Out_i0_carry_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__1_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__0_n_4\,
      O(2) => \Count_Out_i0_carry__0_n_5\,
      O(1) => \Count_Out_i0_carry__0_n_6\,
      O(0) => \Count_Out_i0_carry__0_n_7\,
      S(3) => \Count_Out_i0_carry__0_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__1_n_0\
    );
\Count_Out_i0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__1_n_0\
    );
\Count_Out_i0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__1_n_0\
    );
\Count_Out_i0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__1_n_0\
    );
\Count_Out_i0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__1_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__1_n_4\,
      O(2) => \Count_Out_i0_carry__1_n_5\,
      O(1) => \Count_Out_i0_carry__1_n_6\,
      O(0) => \Count_Out_i0_carry__1_n_7\,
      S(3) => \Count_Out_i0_carry__1_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__1_n_0\
    );
\Count_Out_i0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__1_n_0\
    );
\Count_Out_i0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__1_n_0\
    );
\Count_Out_i0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__1_n_0\
    );
\Count_Out_i0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__1_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__2_n_4\,
      O(2) => \Count_Out_i0_carry__2_n_5\,
      O(1) => \Count_Out_i0_carry__2_n_6\,
      O(0) => \Count_Out_i0_carry__2_n_7\,
      S(3) => \Count_Out_i0_carry__2_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__1_n_0\
    );
\Count_Out_i0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__1_n_0\
    );
\Count_Out_i0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__1_n_0\
    );
\Count_Out_i0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__1_n_0\
    );
\Count_Out_i0_carry__2_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__1_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__3_n_4\,
      O(2) => \Count_Out_i0_carry__3_n_5\,
      O(1) => \Count_Out_i0_carry__3_n_6\,
      O(0) => \Count_Out_i0_carry__3_n_7\,
      S(3) => \Count_Out_i0_carry__3_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__1_n_0\
    );
\Count_Out_i0_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__1_n_0\
    );
\Count_Out_i0_carry__3_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__1_n_0\
    );
\Count_Out_i0_carry__3_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__1_n_0\
    );
\Count_Out_i0_carry__3_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__1_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__4_n_4\,
      O(2) => \Count_Out_i0_carry__4_n_5\,
      O(1) => \Count_Out_i0_carry__4_n_6\,
      O(0) => \Count_Out_i0_carry__4_n_7\,
      S(3) => \Count_Out_i0_carry__4_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__1_n_0\
    );
\Count_Out_i0_carry__4_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__1_n_0\
    );
\Count_Out_i0_carry__4_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__1_n_0\
    );
\Count_Out_i0_carry__4_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__1_n_0\
    );
\Count_Out_i0_carry__4_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__1_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__5_n_4\,
      O(2) => \Count_Out_i0_carry__5_n_5\,
      O(1) => \Count_Out_i0_carry__5_n_6\,
      O(0) => \Count_Out_i0_carry__5_n_7\,
      S(3) => \Count_Out_i0_carry__5_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__1_n_0\
    );
\Count_Out_i0_carry__5_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__1_n_0\
    );
\Count_Out_i0_carry__5_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__1_n_0\
    );
\Count_Out_i0_carry__5_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__1_n_0\
    );
\Count_Out_i0_carry__5_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__1_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__6_n_4\,
      O(2) => \Count_Out_i0_carry__6_n_5\,
      O(1) => \Count_Out_i0_carry__6_n_6\,
      O(0) => \Count_Out_i0_carry__6_n_7\,
      S(3) => \Count_Out_i0_carry__6_i_1__1_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__1_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__1_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__1_n_0\
    );
\Count_Out_i0_carry__6_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__1_n_0\
    );
\Count_Out_i0_carry__6_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__1_n_0\
    );
\Count_Out_i0_carry__6_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__1_n_0\
    );
\Count_Out_i0_carry__6_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__1_n_0\
    );
\Count_Out_i0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__1_n_0\
    );
\Count_Out_i0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__1_n_0\
    );
\Count_Out_i0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__1_n_0\
    );
\Count_Out_i0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__1_n_0\
    );
\Count_Out_i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1__0_n_0\
    );
\Count_Out_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1_n_0\
    );
\Count_Out_i[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1_n_0\
    );
\Count_Out_i[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1_n_0\
    );
\Count_Out_i[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1_n_0\
    );
\Count_Out_i[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1_n_0\
    );
\Count_Out_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1_n_0\
    );
\Count_Out_i[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1_n_0\
    );
\Count_Out_i[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1_n_0\
    );
\Count_Out_i[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1_n_0\
    );
\Count_Out_i[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1_n_0\
    );
\Count_Out_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_7,
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1_n_0\
    );
\Count_Out_i[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1_n_0\
    );
\Count_Out_i[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1_n_0\
    );
\Count_Out_i[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1_n_0\
    );
\Count_Out_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1_n_0\
    );
\Count_Out_i[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1_n_0\
    );
\Count_Out_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1_n_0\
    );
\Count_Out_i[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1_n_0\
    );
\Count_Out_i[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1_n_0\
    );
\Count_Out_i[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1_n_0\
    );
\Count_Out_i[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1_n_0\
    );
\Count_Out_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_6,
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1_n_0\
    );
\Count_Out_i[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1_n_0\
    );
\Count_Out_i[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__0_n_0\
    );
\Count_Out_i[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0FFFFFFFF"
    )
        port map (
      I0 => Rd_Lat_Start,
      I1 => Data_valid_reg,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Ext_Trig_Metric_en_reg,
      I5 => rst_int_n,
      O => \Count_Out_i[32]_i_1_n_0\
    );
\Count_Out_i[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__0_n_0\
    );
\Count_Out_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_5,
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1_n_0\
    );
\Count_Out_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_4,
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1_n_0\
    );
\Count_Out_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1_n_0\
    );
\Count_Out_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1_n_0\
    );
\Count_Out_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1_n_0\
    );
\Count_Out_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1_n_0\
    );
\Count_Out_i[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[10]_i_1_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[11]_i_1_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[12]_i_1_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[13]_i_1_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[14]_i_1_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[15]_i_1_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[16]_i_1_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[17]_i_1_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[18]_i_1_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[19]_i_1_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[20]_i_1_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[21]_i_1_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[22]_i_1_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[23]_i_1_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[24]_i_1_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[25]_i_1_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[26]_i_1_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[27]_i_1_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[28]_i_1_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[29]_i_1_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[30]_i_1_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[31]_i_1__0_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[32]_i_2__0_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1_n_0\,
      D => \Count_Out_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_valid_reg : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14 : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14 is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \Count_Out_i0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__0\ : label is "soft_lutpair58";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => \Count_Out_i0_carry_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__0_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__0_n_0\
    );
\Count_Out_i0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__0_n_0\
    );
\Count_Out_i0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__0_n_0\
    );
\Count_Out_i0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__0_n_0\
    );
\Count_Out_i0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__0_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__0_n_0\
    );
\Count_Out_i0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__0_n_0\
    );
\Count_Out_i0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__0_n_0\
    );
\Count_Out_i0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__0_n_0\
    );
\Count_Out_i0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__0_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__0_n_0\
    );
\Count_Out_i0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__0_n_0\
    );
\Count_Out_i0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__0_n_0\
    );
\Count_Out_i0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__0_n_0\
    );
\Count_Out_i0_carry__2_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__0_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__0_n_0\
    );
\Count_Out_i0_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__0_n_0\
    );
\Count_Out_i0_carry__3_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__0_n_0\
    );
\Count_Out_i0_carry__3_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__0_n_0\
    );
\Count_Out_i0_carry__3_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__0_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__0_n_0\
    );
\Count_Out_i0_carry__4_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__0_n_0\
    );
\Count_Out_i0_carry__4_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__0_n_0\
    );
\Count_Out_i0_carry__4_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__0_n_0\
    );
\Count_Out_i0_carry__4_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__0_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__0_n_0\
    );
\Count_Out_i0_carry__5_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__0_n_0\
    );
\Count_Out_i0_carry__5_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__0_n_0\
    );
\Count_Out_i0_carry__5_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__0_n_0\
    );
\Count_Out_i0_carry__5_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__0_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(32 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1__0_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__0_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__0_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__0_n_0\
    );
\Count_Out_i0_carry__6_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__0_n_0\
    );
\Count_Out_i0_carry__6_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__0_n_0\
    );
\Count_Out_i0_carry__6_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__0_n_0\
    );
\Count_Out_i0_carry__6_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__0_n_0\
    );
\Count_Out_i0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__0_n_0\
    );
\Count_Out_i0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__0_n_0\
    );
\Count_Out_i0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__0_n_0\
    );
\Count_Out_i0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__0_n_0\
    );
\Count_Out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1_n_0\
    );
\Count_Out_i[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(10),
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1__0_n_0\
    );
\Count_Out_i[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(11),
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1__0_n_0\
    );
\Count_Out_i[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(12),
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1__0_n_0\
    );
\Count_Out_i[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(13),
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1__0_n_0\
    );
\Count_Out_i[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(14),
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1__0_n_0\
    );
\Count_Out_i[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(15),
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1__0_n_0\
    );
\Count_Out_i[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(16),
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1__0_n_0\
    );
\Count_Out_i[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(17),
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1__0_n_0\
    );
\Count_Out_i[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(18),
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1__0_n_0\
    );
\Count_Out_i[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(19),
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1__0_n_0\
    );
\Count_Out_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(1),
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1__0_n_0\
    );
\Count_Out_i[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(20),
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1__0_n_0\
    );
\Count_Out_i[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(21),
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1__0_n_0\
    );
\Count_Out_i[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(22),
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1__0_n_0\
    );
\Count_Out_i[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(23),
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1__0_n_0\
    );
\Count_Out_i[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(24),
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1__0_n_0\
    );
\Count_Out_i[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(25),
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1__0_n_0\
    );
\Count_Out_i[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(26),
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1__0_n_0\
    );
\Count_Out_i[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(27),
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1__0_n_0\
    );
\Count_Out_i[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(28),
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1__0_n_0\
    );
\Count_Out_i[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(29),
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1__0_n_0\
    );
\Count_Out_i[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(2),
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1__0_n_0\
    );
\Count_Out_i[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(30),
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1__0_n_0\
    );
\Count_Out_i[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(31),
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__1_n_0\
    );
\Count_Out_i[32]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => E(0),
      I1 => Data_valid_reg,
      I2 => Wr_Lat_Start,
      I3 => Data_valid_reg1,
      I4 => rst_int_n,
      O => \Count_Out_i[32]_i_1__0_n_0\
    );
\Count_Out_i[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(32),
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__1_n_0\
    );
\Count_Out_i[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(3),
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1__0_n_0\
    );
\Count_Out_i[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(4),
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1__0_n_0\
    );
\Count_Out_i[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(5),
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1__0_n_0\
    );
\Count_Out_i[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(6),
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1__0_n_0\
    );
\Count_Out_i[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(7),
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1__0_n_0\
    );
\Count_Out_i[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(8),
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1__0_n_0\
    );
\Count_Out_i[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(9),
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1__0_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[10]_i_1__0_n_0\,
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[11]_i_1__0_n_0\,
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[12]_i_1__0_n_0\,
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[13]_i_1__0_n_0\,
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[14]_i_1__0_n_0\,
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[15]_i_1__0_n_0\,
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[16]_i_1__0_n_0\,
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[17]_i_1__0_n_0\,
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[18]_i_1__0_n_0\,
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[19]_i_1__0_n_0\,
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[20]_i_1__0_n_0\,
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[21]_i_1__0_n_0\,
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[22]_i_1__0_n_0\,
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[23]_i_1__0_n_0\,
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[24]_i_1__0_n_0\,
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[25]_i_1__0_n_0\,
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[26]_i_1__0_n_0\,
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[27]_i_1__0_n_0\,
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[28]_i_1__0_n_0\,
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[29]_i_1__0_n_0\,
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[30]_i_1__0_n_0\,
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[31]_i_1__1_n_0\,
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[32]_i_2__1_n_0\,
      Q => \^q\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__0_n_0\,
      D => \Count_Out_i[9]_i_1__0_n_0\,
      Q => \^q\(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_valid_reg : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4 : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4 is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \Count_Out_i0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__4\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__4\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__4\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__4\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__5\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__4\ : label is "soft_lutpair197";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => \Count_Out_i0_carry_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__4_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__4_n_0\
    );
\Count_Out_i0_carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__4_n_0\
    );
\Count_Out_i0_carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__4_n_0\
    );
\Count_Out_i0_carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__4_n_0\
    );
\Count_Out_i0_carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__4_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__4_n_0\
    );
\Count_Out_i0_carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__4_n_0\
    );
\Count_Out_i0_carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__4_n_0\
    );
\Count_Out_i0_carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__4_n_0\
    );
\Count_Out_i0_carry__1_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__4_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__4_n_0\
    );
\Count_Out_i0_carry__2_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__4_n_0\
    );
\Count_Out_i0_carry__2_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__4_n_0\
    );
\Count_Out_i0_carry__2_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__4_n_0\
    );
\Count_Out_i0_carry__2_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__4_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__4_n_0\
    );
\Count_Out_i0_carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__4_n_0\
    );
\Count_Out_i0_carry__3_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__4_n_0\
    );
\Count_Out_i0_carry__3_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__4_n_0\
    );
\Count_Out_i0_carry__3_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__4_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__4_n_0\
    );
\Count_Out_i0_carry__4_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__4_n_0\
    );
\Count_Out_i0_carry__4_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__4_n_0\
    );
\Count_Out_i0_carry__4_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__4_n_0\
    );
\Count_Out_i0_carry__4_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__4_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__4_n_0\
    );
\Count_Out_i0_carry__5_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__4_n_0\
    );
\Count_Out_i0_carry__5_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__4_n_0\
    );
\Count_Out_i0_carry__5_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__4_n_0\
    );
\Count_Out_i0_carry__5_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__4_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(32 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1__4_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__4_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__4_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__4_n_0\
    );
\Count_Out_i0_carry__6_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__4_n_0\
    );
\Count_Out_i0_carry__6_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__4_n_0\
    );
\Count_Out_i0_carry__6_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__4_n_0\
    );
\Count_Out_i0_carry__6_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__4_n_0\
    );
\Count_Out_i0_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__4_n_0\
    );
\Count_Out_i0_carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__4_n_0\
    );
\Count_Out_i0_carry_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__4_n_0\
    );
\Count_Out_i0_carry_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__4_n_0\
    );
\Count_Out_i[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1__3_n_0\
    );
\Count_Out_i[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(10),
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1__4_n_0\
    );
\Count_Out_i[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(11),
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1__4_n_0\
    );
\Count_Out_i[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(12),
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1__4_n_0\
    );
\Count_Out_i[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(13),
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1__4_n_0\
    );
\Count_Out_i[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(14),
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1__4_n_0\
    );
\Count_Out_i[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(15),
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1__4_n_0\
    );
\Count_Out_i[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(16),
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1__4_n_0\
    );
\Count_Out_i[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(17),
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1__4_n_0\
    );
\Count_Out_i[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(18),
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1__4_n_0\
    );
\Count_Out_i[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(19),
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1__4_n_0\
    );
\Count_Out_i[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(1),
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1__4_n_0\
    );
\Count_Out_i[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(20),
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1__4_n_0\
    );
\Count_Out_i[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(21),
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1__4_n_0\
    );
\Count_Out_i[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(22),
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1__4_n_0\
    );
\Count_Out_i[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(23),
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1__4_n_0\
    );
\Count_Out_i[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(24),
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1__4_n_0\
    );
\Count_Out_i[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(25),
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1__4_n_0\
    );
\Count_Out_i[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(26),
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1__4_n_0\
    );
\Count_Out_i[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(27),
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1__4_n_0\
    );
\Count_Out_i[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(28),
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1__4_n_0\
    );
\Count_Out_i[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(29),
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1__4_n_0\
    );
\Count_Out_i[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(2),
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1__4_n_0\
    );
\Count_Out_i[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(30),
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1__4_n_0\
    );
\Count_Out_i[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(31),
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__5_n_0\
    );
\Count_Out_i[32]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => E(0),
      I1 => Data_valid_reg,
      I2 => Wr_Lat_Start,
      I3 => Data_valid_reg1,
      I4 => rst_int_n,
      O => \Count_Out_i[32]_i_1__4_n_0\
    );
\Count_Out_i[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(32),
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__5_n_0\
    );
\Count_Out_i[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(3),
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1__4_n_0\
    );
\Count_Out_i[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(4),
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1__4_n_0\
    );
\Count_Out_i[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(5),
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1__4_n_0\
    );
\Count_Out_i[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(6),
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1__4_n_0\
    );
\Count_Out_i[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(7),
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1__4_n_0\
    );
\Count_Out_i[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(8),
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1__4_n_0\
    );
\Count_Out_i[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(9),
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1__4_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[10]_i_1__4_n_0\,
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[11]_i_1__4_n_0\,
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[12]_i_1__4_n_0\,
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[13]_i_1__4_n_0\,
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[14]_i_1__4_n_0\,
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[15]_i_1__4_n_0\,
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[16]_i_1__4_n_0\,
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[17]_i_1__4_n_0\,
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[18]_i_1__4_n_0\,
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[19]_i_1__4_n_0\,
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[20]_i_1__4_n_0\,
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[21]_i_1__4_n_0\,
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[22]_i_1__4_n_0\,
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[23]_i_1__4_n_0\,
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[24]_i_1__4_n_0\,
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[25]_i_1__4_n_0\,
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[26]_i_1__4_n_0\,
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[27]_i_1__4_n_0\,
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[28]_i_1__4_n_0\,
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[29]_i_1__4_n_0\,
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[30]_i_1__4_n_0\,
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[31]_i_1__5_n_0\,
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[32]_i_2__5_n_0\,
      Q => \^q\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[3]_i_1__4_n_0\,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[4]_i_1__4_n_0\,
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[5]_i_1__4_n_0\,
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[6]_i_1__4_n_0\,
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[7]_i_1__4_n_0\,
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[8]_i_1__4_n_0\,
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__4_n_0\,
      D => \Count_Out_i[9]_i_1__4_n_0\,
      Q => \^q\(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    Rd_Lat_Start : in STD_LOGIC;
    Data_valid_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Ext_Trig_Metric_en_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6 : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6 is
  signal \Count_Out_i0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_4\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_5\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_6\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_7\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal Count_Out_i0_carry_n_4 : STD_LOGIC;
  signal Count_Out_i0_carry_n_5 : STD_LOGIC;
  signal Count_Out_i0_carry_n_6 : STD_LOGIC;
  signal Count_Out_i0_carry_n_7 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__1\ : label is "soft_lutpair106";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => Count_Out_i0_carry_n_4,
      O(2) => Count_Out_i0_carry_n_5,
      O(1) => Count_Out_i0_carry_n_6,
      O(0) => Count_Out_i0_carry_n_7,
      S(3) => \Count_Out_i0_carry_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__3_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__0_n_4\,
      O(2) => \Count_Out_i0_carry__0_n_5\,
      O(1) => \Count_Out_i0_carry__0_n_6\,
      O(0) => \Count_Out_i0_carry__0_n_7\,
      S(3) => \Count_Out_i0_carry__0_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__3_n_0\
    );
\Count_Out_i0_carry__0_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__3_n_0\
    );
\Count_Out_i0_carry__0_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__3_n_0\
    );
\Count_Out_i0_carry__0_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__3_n_0\
    );
\Count_Out_i0_carry__0_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__3_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__1_n_4\,
      O(2) => \Count_Out_i0_carry__1_n_5\,
      O(1) => \Count_Out_i0_carry__1_n_6\,
      O(0) => \Count_Out_i0_carry__1_n_7\,
      S(3) => \Count_Out_i0_carry__1_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__3_n_0\
    );
\Count_Out_i0_carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__3_n_0\
    );
\Count_Out_i0_carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__3_n_0\
    );
\Count_Out_i0_carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__3_n_0\
    );
\Count_Out_i0_carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__3_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__2_n_4\,
      O(2) => \Count_Out_i0_carry__2_n_5\,
      O(1) => \Count_Out_i0_carry__2_n_6\,
      O(0) => \Count_Out_i0_carry__2_n_7\,
      S(3) => \Count_Out_i0_carry__2_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__3_n_0\
    );
\Count_Out_i0_carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__3_n_0\
    );
\Count_Out_i0_carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__3_n_0\
    );
\Count_Out_i0_carry__2_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__3_n_0\
    );
\Count_Out_i0_carry__2_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__3_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__3_n_4\,
      O(2) => \Count_Out_i0_carry__3_n_5\,
      O(1) => \Count_Out_i0_carry__3_n_6\,
      O(0) => \Count_Out_i0_carry__3_n_7\,
      S(3) => \Count_Out_i0_carry__3_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__3_n_0\
    );
\Count_Out_i0_carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__3_n_0\
    );
\Count_Out_i0_carry__3_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__3_n_0\
    );
\Count_Out_i0_carry__3_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__3_n_0\
    );
\Count_Out_i0_carry__3_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__3_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__4_n_4\,
      O(2) => \Count_Out_i0_carry__4_n_5\,
      O(1) => \Count_Out_i0_carry__4_n_6\,
      O(0) => \Count_Out_i0_carry__4_n_7\,
      S(3) => \Count_Out_i0_carry__4_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__3_n_0\
    );
\Count_Out_i0_carry__4_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__3_n_0\
    );
\Count_Out_i0_carry__4_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__3_n_0\
    );
\Count_Out_i0_carry__4_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__3_n_0\
    );
\Count_Out_i0_carry__4_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__3_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__5_n_4\,
      O(2) => \Count_Out_i0_carry__5_n_5\,
      O(1) => \Count_Out_i0_carry__5_n_6\,
      O(0) => \Count_Out_i0_carry__5_n_7\,
      S(3) => \Count_Out_i0_carry__5_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__3_n_0\
    );
\Count_Out_i0_carry__5_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__3_n_0\
    );
\Count_Out_i0_carry__5_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__3_n_0\
    );
\Count_Out_i0_carry__5_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__3_n_0\
    );
\Count_Out_i0_carry__5_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__3_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_Out_i0_carry__6_n_4\,
      O(2) => \Count_Out_i0_carry__6_n_5\,
      O(1) => \Count_Out_i0_carry__6_n_6\,
      O(0) => \Count_Out_i0_carry__6_n_7\,
      S(3) => \Count_Out_i0_carry__6_i_1__3_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__3_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__3_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__3_n_0\
    );
\Count_Out_i0_carry__6_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__3_n_0\
    );
\Count_Out_i0_carry__6_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__3_n_0\
    );
\Count_Out_i0_carry__6_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__3_n_0\
    );
\Count_Out_i0_carry__6_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__3_n_0\
    );
\Count_Out_i0_carry_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__3_n_0\
    );
\Count_Out_i0_carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__3_n_0\
    );
\Count_Out_i0_carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__3_n_0\
    );
\Count_Out_i0_carry_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__3_n_0\
    );
\Count_Out_i[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1__2_n_0\
    );
\Count_Out_i[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1__1_n_0\
    );
\Count_Out_i[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1__1_n_0\
    );
\Count_Out_i[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1__1_n_0\
    );
\Count_Out_i[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1__1_n_0\
    );
\Count_Out_i[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1__1_n_0\
    );
\Count_Out_i[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1__1_n_0\
    );
\Count_Out_i[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__2_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1__1_n_0\
    );
\Count_Out_i[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1__1_n_0\
    );
\Count_Out_i[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1__1_n_0\
    );
\Count_Out_i[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1__1_n_0\
    );
\Count_Out_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_7,
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1__1_n_0\
    );
\Count_Out_i[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__3_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1__1_n_0\
    );
\Count_Out_i[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1__1_n_0\
    );
\Count_Out_i[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1__1_n_0\
    );
\Count_Out_i[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1__1_n_0\
    );
\Count_Out_i[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__4_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1__1_n_0\
    );
\Count_Out_i[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1__1_n_0\
    );
\Count_Out_i[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1__1_n_0\
    );
\Count_Out_i[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1__1_n_0\
    );
\Count_Out_i[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__5_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1__1_n_0\
    );
\Count_Out_i[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1__1_n_0\
    );
\Count_Out_i[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_6,
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1__1_n_0\
    );
\Count_Out_i[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1__1_n_0\
    );
\Count_Out_i[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__2_n_0\
    );
\Count_Out_i[32]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E000E0FFFFFFFF"
    )
        port map (
      I0 => Rd_Lat_Start,
      I1 => Data_valid_reg,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => Ext_Trig_Metric_en_reg,
      I5 => rst_int_n,
      O => \Count_Out_i[32]_i_1__1_n_0\
    );
\Count_Out_i[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__6_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__2_n_0\
    );
\Count_Out_i[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_5,
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1__1_n_0\
    );
\Count_Out_i[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i0_carry_n_4,
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1__1_n_0\
    );
\Count_Out_i[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1__1_n_0\
    );
\Count_Out_i[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_6\,
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1__1_n_0\
    );
\Count_Out_i[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_5\,
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1__1_n_0\
    );
\Count_Out_i[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__0_n_4\,
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1__1_n_0\
    );
\Count_Out_i[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Count_Out_i0_carry__1_n_7\,
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1__1_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[10]_i_1__1_n_0\,
      Q => \^q\(10),
      R => SR(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[11]_i_1__1_n_0\,
      Q => \^q\(11),
      R => SR(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[12]_i_1__1_n_0\,
      Q => \^q\(12),
      R => SR(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[13]_i_1__1_n_0\,
      Q => \^q\(13),
      R => SR(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[14]_i_1__1_n_0\,
      Q => \^q\(14),
      R => SR(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[15]_i_1__1_n_0\,
      Q => \^q\(15),
      R => SR(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[16]_i_1__1_n_0\,
      Q => \^q\(16),
      R => SR(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[17]_i_1__1_n_0\,
      Q => \^q\(17),
      R => SR(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[18]_i_1__1_n_0\,
      Q => \^q\(18),
      R => SR(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[19]_i_1__1_n_0\,
      Q => \^q\(19),
      R => SR(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[20]_i_1__1_n_0\,
      Q => \^q\(20),
      R => SR(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[21]_i_1__1_n_0\,
      Q => \^q\(21),
      R => SR(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[22]_i_1__1_n_0\,
      Q => \^q\(22),
      R => SR(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[23]_i_1__1_n_0\,
      Q => \^q\(23),
      R => SR(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[24]_i_1__1_n_0\,
      Q => \^q\(24),
      R => SR(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[25]_i_1__1_n_0\,
      Q => \^q\(25),
      R => SR(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[26]_i_1__1_n_0\,
      Q => \^q\(26),
      R => SR(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[27]_i_1__1_n_0\,
      Q => \^q\(27),
      R => SR(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[28]_i_1__1_n_0\,
      Q => \^q\(28),
      R => SR(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[29]_i_1__1_n_0\,
      Q => \^q\(29),
      R => SR(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[30]_i_1__1_n_0\,
      Q => \^q\(30),
      R => SR(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[31]_i_1__2_n_0\,
      Q => \^q\(31),
      R => SR(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[32]_i_2__2_n_0\,
      Q => \^q\(32),
      R => SR(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => SR(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => SR(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => SR(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => SR(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => SR(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => SR(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__1_n_0\,
      D => \Count_Out_i[9]_i_1__1_n_0\,
      Q => \^q\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Data_valid_reg : in STD_LOGIC;
    Wr_Lat_Start : in STD_LOGIC;
    Data_valid_reg1 : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    core_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7 : entity is "axi_perf_mon_v5_0_12_counter_ovf";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7 is
  signal Count_Out_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal \Count_Out_i0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__0_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__1_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__2_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__3_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__4_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__5_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_1\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_2\ : STD_LOGIC;
  signal \Count_Out_i0_carry__6_n_3\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal Count_Out_i0_carry_n_0 : STD_LOGIC;
  signal Count_Out_i0_carry_n_1 : STD_LOGIC;
  signal Count_Out_i0_carry_n_2 : STD_LOGIC;
  signal Count_Out_i0_carry_n_3 : STD_LOGIC;
  signal \Count_Out_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_Out_i[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[21]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[22]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[25]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[26]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[29]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[30]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[32]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_Out_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_Out_i[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of Count_Out_i0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Count_Out_i0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_Out_i[10]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Count_Out_i[11]_i_1__2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \Count_Out_i[12]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \Count_Out_i[13]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Count_Out_i[14]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Count_Out_i[15]_i_1__2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \Count_Out_i[16]_i_1__2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Count_Out_i[17]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Count_Out_i[18]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Count_Out_i[19]_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Count_Out_i[1]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Count_Out_i[20]_i_1__2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \Count_Out_i[21]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Count_Out_i[22]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Count_Out_i[23]_i_1__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \Count_Out_i[24]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \Count_Out_i[25]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Count_Out_i[26]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Count_Out_i[27]_i_1__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \Count_Out_i[28]_i_1__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \Count_Out_i[29]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Count_Out_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \Count_Out_i[30]_i_1__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Count_Out_i[31]_i_1__3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Count_Out_i[32]_i_2__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \Count_Out_i[3]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Count_Out_i[4]_i_1__2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \Count_Out_i[5]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Count_Out_i[6]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Count_Out_i[7]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Count_Out_i[8]_i_1__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Count_Out_i[9]_i_1__2\ : label is "soft_lutpair128";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  SR(0) <= \^sr\(0);
Count_Out_i0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Count_Out_i0_carry_n_0,
      CO(2) => Count_Out_i0_carry_n_1,
      CO(1) => Count_Out_i0_carry_n_2,
      CO(0) => Count_Out_i0_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(4 downto 1),
      S(3) => \Count_Out_i0_carry_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry_i_4__2_n_0\
    );
\Count_Out_i0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => Count_Out_i0_carry_n_0,
      CO(3) => \Count_Out_i0_carry__0_n_0\,
      CO(2) => \Count_Out_i0_carry__0_n_1\,
      CO(1) => \Count_Out_i0_carry__0_n_2\,
      CO(0) => \Count_Out_i0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(8 downto 5),
      S(3) => \Count_Out_i0_carry__0_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__0_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__0_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__0_i_4__2_n_0\
    );
\Count_Out_i0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      O => \Count_Out_i0_carry__0_i_1__2_n_0\
    );
\Count_Out_i0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      O => \Count_Out_i0_carry__0_i_2__2_n_0\
    );
\Count_Out_i0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      O => \Count_Out_i0_carry__0_i_3__2_n_0\
    );
\Count_Out_i0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      O => \Count_Out_i0_carry__0_i_4__2_n_0\
    );
\Count_Out_i0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__0_n_0\,
      CO(3) => \Count_Out_i0_carry__1_n_0\,
      CO(2) => \Count_Out_i0_carry__1_n_1\,
      CO(1) => \Count_Out_i0_carry__1_n_2\,
      CO(0) => \Count_Out_i0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(12 downto 9),
      S(3) => \Count_Out_i0_carry__1_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__1_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__1_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__1_i_4__2_n_0\
    );
\Count_Out_i0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      O => \Count_Out_i0_carry__1_i_1__2_n_0\
    );
\Count_Out_i0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      O => \Count_Out_i0_carry__1_i_2__2_n_0\
    );
\Count_Out_i0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      O => \Count_Out_i0_carry__1_i_3__2_n_0\
    );
\Count_Out_i0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      O => \Count_Out_i0_carry__1_i_4__2_n_0\
    );
\Count_Out_i0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__1_n_0\,
      CO(3) => \Count_Out_i0_carry__2_n_0\,
      CO(2) => \Count_Out_i0_carry__2_n_1\,
      CO(1) => \Count_Out_i0_carry__2_n_2\,
      CO(0) => \Count_Out_i0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(16 downto 13),
      S(3) => \Count_Out_i0_carry__2_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__2_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__2_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__2_i_4__2_n_0\
    );
\Count_Out_i0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(16),
      O => \Count_Out_i0_carry__2_i_1__2_n_0\
    );
\Count_Out_i0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      O => \Count_Out_i0_carry__2_i_2__2_n_0\
    );
\Count_Out_i0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      O => \Count_Out_i0_carry__2_i_3__2_n_0\
    );
\Count_Out_i0_carry__2_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      O => \Count_Out_i0_carry__2_i_4__2_n_0\
    );
\Count_Out_i0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__2_n_0\,
      CO(3) => \Count_Out_i0_carry__3_n_0\,
      CO(2) => \Count_Out_i0_carry__3_n_1\,
      CO(1) => \Count_Out_i0_carry__3_n_2\,
      CO(0) => \Count_Out_i0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(20 downto 17),
      S(3) => \Count_Out_i0_carry__3_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__3_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__3_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__3_i_4__2_n_0\
    );
\Count_Out_i0_carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(20),
      O => \Count_Out_i0_carry__3_i_1__2_n_0\
    );
\Count_Out_i0_carry__3_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(19),
      O => \Count_Out_i0_carry__3_i_2__2_n_0\
    );
\Count_Out_i0_carry__3_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(18),
      O => \Count_Out_i0_carry__3_i_3__2_n_0\
    );
\Count_Out_i0_carry__3_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(17),
      O => \Count_Out_i0_carry__3_i_4__2_n_0\
    );
\Count_Out_i0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__3_n_0\,
      CO(3) => \Count_Out_i0_carry__4_n_0\,
      CO(2) => \Count_Out_i0_carry__4_n_1\,
      CO(1) => \Count_Out_i0_carry__4_n_2\,
      CO(0) => \Count_Out_i0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(24 downto 21),
      S(3) => \Count_Out_i0_carry__4_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__4_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__4_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__4_i_4__2_n_0\
    );
\Count_Out_i0_carry__4_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(24),
      O => \Count_Out_i0_carry__4_i_1__2_n_0\
    );
\Count_Out_i0_carry__4_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(23),
      O => \Count_Out_i0_carry__4_i_2__2_n_0\
    );
\Count_Out_i0_carry__4_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(22),
      O => \Count_Out_i0_carry__4_i_3__2_n_0\
    );
\Count_Out_i0_carry__4_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(21),
      O => \Count_Out_i0_carry__4_i_4__2_n_0\
    );
\Count_Out_i0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__4_n_0\,
      CO(3) => \Count_Out_i0_carry__5_n_0\,
      CO(2) => \Count_Out_i0_carry__5_n_1\,
      CO(1) => \Count_Out_i0_carry__5_n_2\,
      CO(0) => \Count_Out_i0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(28 downto 25),
      S(3) => \Count_Out_i0_carry__5_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__5_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__5_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__5_i_4__2_n_0\
    );
\Count_Out_i0_carry__5_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(28),
      O => \Count_Out_i0_carry__5_i_1__2_n_0\
    );
\Count_Out_i0_carry__5_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(27),
      O => \Count_Out_i0_carry__5_i_2__2_n_0\
    );
\Count_Out_i0_carry__5_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(26),
      O => \Count_Out_i0_carry__5_i_3__2_n_0\
    );
\Count_Out_i0_carry__5_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(25),
      O => \Count_Out_i0_carry__5_i_4__2_n_0\
    );
\Count_Out_i0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_Out_i0_carry__5_n_0\,
      CO(3) => \NLW_Count_Out_i0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_Out_i0_carry__6_n_1\,
      CO(1) => \Count_Out_i0_carry__6_n_2\,
      CO(0) => \Count_Out_i0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => Count_Out_i(32 downto 29),
      S(3) => \Count_Out_i0_carry__6_i_1__2_n_0\,
      S(2) => \Count_Out_i0_carry__6_i_2__2_n_0\,
      S(1) => \Count_Out_i0_carry__6_i_3__2_n_0\,
      S(0) => \Count_Out_i0_carry__6_i_4__2_n_0\
    );
\Count_Out_i0_carry__6_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(32),
      O => \Count_Out_i0_carry__6_i_1__2_n_0\
    );
\Count_Out_i0_carry__6_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(31),
      O => \Count_Out_i0_carry__6_i_2__2_n_0\
    );
\Count_Out_i0_carry__6_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(30),
      O => \Count_Out_i0_carry__6_i_3__2_n_0\
    );
\Count_Out_i0_carry__6_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(29),
      O => \Count_Out_i0_carry__6_i_4__2_n_0\
    );
\Count_Out_i0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      O => \Count_Out_i0_carry_i_1__2_n_0\
    );
\Count_Out_i0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      O => \Count_Out_i0_carry_i_2__2_n_0\
    );
\Count_Out_i0_carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      O => \Count_Out_i0_carry_i_3__2_n_0\
    );
\Count_Out_i0_carry_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      O => \Count_Out_i0_carry_i_4__2_n_0\
    );
\Count_Out_i[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_int_n,
      O => \Count_Out_i[0]_i_1__1_n_0\
    );
\Count_Out_i[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(10),
      I1 => rst_int_n,
      O => \Count_Out_i[10]_i_1__2_n_0\
    );
\Count_Out_i[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(11),
      I1 => rst_int_n,
      O => \Count_Out_i[11]_i_1__2_n_0\
    );
\Count_Out_i[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(12),
      I1 => rst_int_n,
      O => \Count_Out_i[12]_i_1__2_n_0\
    );
\Count_Out_i[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(13),
      I1 => rst_int_n,
      O => \Count_Out_i[13]_i_1__2_n_0\
    );
\Count_Out_i[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(14),
      I1 => rst_int_n,
      O => \Count_Out_i[14]_i_1__2_n_0\
    );
\Count_Out_i[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(15),
      I1 => rst_int_n,
      O => \Count_Out_i[15]_i_1__2_n_0\
    );
\Count_Out_i[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(16),
      I1 => rst_int_n,
      O => \Count_Out_i[16]_i_1__2_n_0\
    );
\Count_Out_i[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(17),
      I1 => rst_int_n,
      O => \Count_Out_i[17]_i_1__2_n_0\
    );
\Count_Out_i[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(18),
      I1 => rst_int_n,
      O => \Count_Out_i[18]_i_1__2_n_0\
    );
\Count_Out_i[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(19),
      I1 => rst_int_n,
      O => \Count_Out_i[19]_i_1__2_n_0\
    );
\Count_Out_i[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(1),
      I1 => rst_int_n,
      O => \Count_Out_i[1]_i_1__2_n_0\
    );
\Count_Out_i[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(20),
      I1 => rst_int_n,
      O => \Count_Out_i[20]_i_1__2_n_0\
    );
\Count_Out_i[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(21),
      I1 => rst_int_n,
      O => \Count_Out_i[21]_i_1__2_n_0\
    );
\Count_Out_i[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(22),
      I1 => rst_int_n,
      O => \Count_Out_i[22]_i_1__2_n_0\
    );
\Count_Out_i[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(23),
      I1 => rst_int_n,
      O => \Count_Out_i[23]_i_1__2_n_0\
    );
\Count_Out_i[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(24),
      I1 => rst_int_n,
      O => \Count_Out_i[24]_i_1__2_n_0\
    );
\Count_Out_i[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(25),
      I1 => rst_int_n,
      O => \Count_Out_i[25]_i_1__2_n_0\
    );
\Count_Out_i[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(26),
      I1 => rst_int_n,
      O => \Count_Out_i[26]_i_1__2_n_0\
    );
\Count_Out_i[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(27),
      I1 => rst_int_n,
      O => \Count_Out_i[27]_i_1__2_n_0\
    );
\Count_Out_i[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(28),
      I1 => rst_int_n,
      O => \Count_Out_i[28]_i_1__2_n_0\
    );
\Count_Out_i[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(29),
      I1 => rst_int_n,
      O => \Count_Out_i[29]_i_1__2_n_0\
    );
\Count_Out_i[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(2),
      I1 => rst_int_n,
      O => \Count_Out_i[2]_i_1__2_n_0\
    );
\Count_Out_i[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(30),
      I1 => rst_int_n,
      O => \Count_Out_i[30]_i_1__2_n_0\
    );
\Count_Out_i[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(31),
      I1 => rst_int_n,
      O => \Count_Out_i[31]_i_1__3_n_0\
    );
\Count_Out_i[32]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80FFFF"
    )
        port map (
      I0 => E(0),
      I1 => Data_valid_reg,
      I2 => Wr_Lat_Start,
      I3 => Data_valid_reg1,
      I4 => rst_int_n,
      O => \Count_Out_i[32]_i_1__2_n_0\
    );
\Count_Out_i[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(32),
      I1 => rst_int_n,
      O => \Count_Out_i[32]_i_2__3_n_0\
    );
\Count_Out_i[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(3),
      I1 => rst_int_n,
      O => \Count_Out_i[3]_i_1__2_n_0\
    );
\Count_Out_i[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(4),
      I1 => rst_int_n,
      O => \Count_Out_i[4]_i_1__2_n_0\
    );
\Count_Out_i[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(5),
      I1 => rst_int_n,
      O => \Count_Out_i[5]_i_1__2_n_0\
    );
\Count_Out_i[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(6),
      I1 => rst_int_n,
      O => \Count_Out_i[6]_i_1__2_n_0\
    );
\Count_Out_i[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(7),
      I1 => rst_int_n,
      O => \Count_Out_i[7]_i_1__2_n_0\
    );
\Count_Out_i[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(8),
      I1 => rst_int_n,
      O => \Count_Out_i[8]_i_1__2_n_0\
    );
\Count_Out_i[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Count_Out_i(9),
      I1 => rst_int_n,
      O => \Count_Out_i[9]_i_1__2_n_0\
    );
\Count_Out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\Count_Out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[10]_i_1__2_n_0\,
      Q => \^q\(10),
      R => \^sr\(0)
    );
\Count_Out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[11]_i_1__2_n_0\,
      Q => \^q\(11),
      R => \^sr\(0)
    );
\Count_Out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[12]_i_1__2_n_0\,
      Q => \^q\(12),
      R => \^sr\(0)
    );
\Count_Out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[13]_i_1__2_n_0\,
      Q => \^q\(13),
      R => \^sr\(0)
    );
\Count_Out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[14]_i_1__2_n_0\,
      Q => \^q\(14),
      R => \^sr\(0)
    );
\Count_Out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[15]_i_1__2_n_0\,
      Q => \^q\(15),
      R => \^sr\(0)
    );
\Count_Out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[16]_i_1__2_n_0\,
      Q => \^q\(16),
      R => \^sr\(0)
    );
\Count_Out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[17]_i_1__2_n_0\,
      Q => \^q\(17),
      R => \^sr\(0)
    );
\Count_Out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[18]_i_1__2_n_0\,
      Q => \^q\(18),
      R => \^sr\(0)
    );
\Count_Out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[19]_i_1__2_n_0\,
      Q => \^q\(19),
      R => \^sr\(0)
    );
\Count_Out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \^sr\(0)
    );
\Count_Out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[20]_i_1__2_n_0\,
      Q => \^q\(20),
      R => \^sr\(0)
    );
\Count_Out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[21]_i_1__2_n_0\,
      Q => \^q\(21),
      R => \^sr\(0)
    );
\Count_Out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[22]_i_1__2_n_0\,
      Q => \^q\(22),
      R => \^sr\(0)
    );
\Count_Out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[23]_i_1__2_n_0\,
      Q => \^q\(23),
      R => \^sr\(0)
    );
\Count_Out_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[24]_i_1__2_n_0\,
      Q => \^q\(24),
      R => \^sr\(0)
    );
\Count_Out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[25]_i_1__2_n_0\,
      Q => \^q\(25),
      R => \^sr\(0)
    );
\Count_Out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[26]_i_1__2_n_0\,
      Q => \^q\(26),
      R => \^sr\(0)
    );
\Count_Out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[27]_i_1__2_n_0\,
      Q => \^q\(27),
      R => \^sr\(0)
    );
\Count_Out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[28]_i_1__2_n_0\,
      Q => \^q\(28),
      R => \^sr\(0)
    );
\Count_Out_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[29]_i_1__2_n_0\,
      Q => \^q\(29),
      R => \^sr\(0)
    );
\Count_Out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \^sr\(0)
    );
\Count_Out_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[30]_i_1__2_n_0\,
      Q => \^q\(30),
      R => \^sr\(0)
    );
\Count_Out_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[31]_i_1__3_n_0\,
      Q => \^q\(31),
      R => \^sr\(0)
    );
\Count_Out_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[32]_i_2__3_n_0\,
      Q => \^q\(32),
      R => \^sr\(0)
    );
\Count_Out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \^sr\(0)
    );
\Count_Out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \^sr\(0)
    );
\Count_Out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \^sr\(0)
    );
\Count_Out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \^sr\(0)
    );
\Count_Out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[7]_i_1__2_n_0\,
      Q => \^q\(7),
      R => \^sr\(0)
    );
\Count_Out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[8]_i_1__2_n_0\,
      Q => \^q\(8),
      R => \^sr\(0)
    );
\Count_Out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \Count_Out_i[32]_i_1__2_n_0\,
      D => \Count_Out_i[9]_i_1__2_n_0\,
      Q => \^q\(9),
      R => \^sr\(0)
    );
\s_level_out_bus_d1_cdc_to[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_int_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset : entity is "axi_perf_mon_v5_0_12_dff_async_reset";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0 is
  port (
    \out\ : out STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0 : entity is "axi_perf_mon_v5_0_12_dff_async_reset";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => '0',
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    capture_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1 : entity is "axi_perf_mon_v5_0_12_dff_async_reset";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => capture_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2 is
  port (
    \out\ : out STD_LOGIC;
    q_reg_0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    reset_event : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2 : entity is "axi_perf_mon_v5_0_12_dff_async_reset";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2 is
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of q_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of q_reg : label is "yes";
begin
q_reg: unisim.vcomponents.FDPE
     port map (
      C => core_aclk,
      CE => '1',
      D => q_reg_0,
      PRE => reset_event,
      Q => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module is
  port (
    Intr_Reg_ISR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    \IER_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    s_level_out_bus_d6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Addr_3downto0_is_0x4 : in STD_LOGIC;
    \bus2ip_addr_i_reg[4]\ : in STD_LOGIC;
    Addr_3downto0_is_0x8 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Intr_In_sync : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Global_Intr_En : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module : entity is "axi_perf_mon_v5_0_12_interrupt_module";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module is
  signal \IER[0]_i_1_n_0\ : STD_LOGIC;
  signal \IER[1]_i_1_n_0\ : STD_LOGIC;
  signal \^ier_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Interrupt0 : STD_LOGIC;
  signal Intr_Reg_IER : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^intr_reg_isr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \p_0_out__0\ : STD_LOGIC;
  signal \p_1_out__0\ : STD_LOGIC;
begin
  \IER_reg[0]_0\(0) <= \^ier_reg[0]_0\(0);
  Intr_Reg_ISR(1 downto 0) <= \^intr_reg_isr\(1 downto 0);
\GEN_ISR_REG[0].ISR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_1_out__0\,
      Q => \^intr_reg_isr\(0),
      R => '0'
    );
\GEN_ISR_REG[1].ISR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_out__0\,
      Q => \^intr_reg_isr\(1),
      R => '0'
    );
\IER[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => Addr_3downto0_is_0x4,
      I2 => \bus2ip_addr_i_reg[4]\,
      I3 => \^ier_reg[0]_0\(0),
      O => \IER[0]_i_1_n_0\
    );
\IER[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => Addr_3downto0_is_0x4,
      I2 => \bus2ip_addr_i_reg[4]\,
      I3 => Intr_Reg_IER(1),
      O => \IER[1]_i_1_n_0\
    );
\IER_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IER[0]_i_1_n_0\,
      Q => \^ier_reg[0]_0\(0),
      R => s_level_out_bus_d6(0)
    );
\IER_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IER[1]_i_1_n_0\,
      Q => Intr_Reg_IER(1),
      R => s_level_out_bus_d6(0)
    );
Interrupt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \^intr_reg_isr\(0),
      I1 => \^ier_reg[0]_0\(0),
      I2 => \^intr_reg_isr\(1),
      I3 => Intr_Reg_IER(1),
      I4 => Global_Intr_En,
      O => Interrupt0
    );
Interrupt_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Interrupt0,
      Q => interrupt,
      R => s_level_out_bus_d6(0)
    );
p_0_out: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[4]\,
      I1 => Addr_3downto0_is_0x8,
      I2 => s_axi_wdata(1),
      I3 => s_axi_aresetn,
      I4 => Intr_In_sync(1),
      I5 => \^intr_reg_isr\(1),
      O => \p_0_out__0\
    );
p_1_out: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF00BF000000"
    )
        port map (
      I0 => \bus2ip_addr_i_reg[4]\,
      I1 => Addr_3downto0_is_0x8,
      I2 => s_axi_wdata(0),
      I3 => s_axi_aresetn,
      I4 => Intr_In_sync(0),
      I5 => \^intr_reg_isr\(0),
      O => \p_1_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_reg_0_31_0_5_i_3__1_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_42_in : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1\ : label is "soft_lutpair158";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_7 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__7\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__7\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__7\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__7\ : label is "soft_lutpair147";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\;
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2 downto 0);
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(2),
      I2 => \dout_reg[5]_0\(2),
      I3 => \dout_reg[2]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(1),
      I1 => \dout_reg[2]_1\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(1),
      I2 => \dout_reg[5]_0\(1),
      I3 => \dout_reg[2]_1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FFFFF7F800000"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \dout_reg[2]_0\(0),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(0),
      I2 => \dout_reg[5]_0\(0),
      I3 => \dout_reg[2]_0\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(6),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(4),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(3),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0\,
      I3 => Q(1),
      I4 => O(0),
      I5 => \dout_reg[2]_0\(0),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__1_n_0\,
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I2 => Q(2),
      I3 => \dout_reg[2]_0\(0),
      I4 => O(0),
      I5 => Q(1),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \dout_reg[2]_0\(1),
      I1 => \dout_reg[5]_0\(0),
      I2 => Q(0),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(4),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(3),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA959555"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__1_n_0\,
      I1 => Q(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => \dout_reg[2]_0\(1),
      I4 => \dout_reg[5]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__1_n_0\,
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => O(0),
      I4 => \dout_reg[2]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_1\(0),
      I1 => \dout_reg[2]_2\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(4),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(4),
      I2 => \dout_reg[5]_1\(0),
      I3 => \dout_reg[2]_2\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(3),
      I1 => \dout_reg[2]_1\(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(3),
      I2 => \dout_reg[5]_0\(3),
      I3 => \dout_reg[2]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(2),
      I1 => \dout_reg[2]_1\(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(7),
      I2 => CO(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__1_n_0\,
      I1 => \dout_reg[5]_1\(2),
      I2 => Q(6),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(1),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__1_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__1_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(8),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(6),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__1_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(5),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__1_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0\,
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(2),
      I5 => Q(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => S(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(2),
      O => S(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(0),
      O => S(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => S(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__1_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(4),
      O => \^di\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(3),
      O => \^di\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => O(0),
      I1 => \dout_reg[2]_0\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(6),
      O => \^di\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(5),
      O => \^di\(2)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(0),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(1),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(2),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(3),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(4),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(5),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(6),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(7),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      R => '0'
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1) => p_1_out(0),
      DIA(0) => \mem_reg_0_31_0_5_i_3__1_n_0\,
      DIB(1 downto 0) => p_1_out(2 downto 1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
\mem_reg_0_31_0_5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_2_axi_arready,
      I1 => slot_2_axi_arvalid,
      O => p_42_in
    );
\mem_reg_0_31_0_5_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slot_2_axi_arsize(1),
      I1 => slot_2_axi_arsize(2),
      I2 => slot_2_axi_arsize(0),
      O => \mem_reg_0_31_0_5_i_3__1_n_0\
    );
mem_reg_0_31_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
\num_rd_beats[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_2_axi_rlast,
      I1 => slot_2_axi_rready,
      I2 => slot_2_axi_rvalid,
      O => \^e\(0)
    );
\rptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \p_0_in__0\(0)
    );
\rptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => \p_0_in__0\(1)
    );
\rptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \p_0_in__0\(2)
    );
\rptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      I2 => rptr_reg(2),
      I3 => rptr_reg(3),
      O => \p_0_in__0\(3)
    );
\rptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \p_0_in__0\(4)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => rptr_reg(4),
      R => SR(0)
    );
\wptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__1\(4)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    p_1_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10 : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mem_reg_0_31_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_42_in : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19\ : label is "soft_lutpair19";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_7 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rptr[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \rptr[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rptr[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wptr[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wptr[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \wptr[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wptr[4]_i_1\ : label is "soft_lutpair8";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\;
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2 downto 0);
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(2),
      I2 => \dout_reg[5]_0\(2),
      I3 => \dout_reg[2]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(1),
      I1 => \dout_reg[2]_1\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(1),
      I2 => \dout_reg[5]_0\(1),
      I3 => \dout_reg[2]_1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FFFFF7F800000"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \dout_reg[2]_0\(0),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(0),
      I2 => \dout_reg[5]_0\(0),
      I3 => \dout_reg[2]_0\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(6),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(4),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(3),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      I3 => Q(1),
      I4 => O(0),
      I5 => \dout_reg[2]_0\(0),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0\,
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I2 => Q(2),
      I3 => \dout_reg[2]_0\(0),
      I4 => O(0),
      I5 => Q(1),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \dout_reg[2]_0\(1),
      I1 => \dout_reg[5]_0\(0),
      I2 => Q(0),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(4),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(3),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA959555"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0\,
      I1 => Q(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => \dout_reg[2]_0\(1),
      I4 => \dout_reg[5]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0\,
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => O(0),
      I4 => \dout_reg[2]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_1\(0),
      I1 => \dout_reg[2]_2\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(4),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(4),
      I2 => \dout_reg[5]_1\(0),
      I3 => \dout_reg[2]_2\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(3),
      I1 => \dout_reg[2]_1\(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(3),
      I2 => \dout_reg[5]_0\(3),
      I3 => \dout_reg[2]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(2),
      I1 => \dout_reg[2]_1\(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(7),
      I2 => CO(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10_n_0\,
      I1 => \dout_reg[5]_1\(2),
      I2 => Q(6),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(1),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(8),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(6),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(5),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\,
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(2),
      I5 => Q(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => S(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(2),
      O => S(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(0),
      O => S(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => S(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(4),
      O => \^di\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(3),
      O => \^di\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => O(0),
      I1 => \dout_reg[2]_0\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(6),
      O => \^di\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(5),
      O => \^di\(2)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(0),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(1),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(2),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(3),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(4),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(5),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(6),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(7),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      R => '0'
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1) => p_1_out(0),
      DIA(0) => \mem_reg_0_31_0_5_i_3__0_n_0\,
      DIB(1 downto 0) => p_1_out(2 downto 1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
mem_reg_0_31_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_0_axi_arready,
      I1 => slot_0_axi_arvalid,
      O => p_42_in
    );
\mem_reg_0_31_0_5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slot_0_axi_arsize(1),
      I1 => slot_0_axi_arsize(2),
      I2 => slot_0_axi_arsize(0),
      O => \mem_reg_0_31_0_5_i_3__0_n_0\
    );
mem_reg_0_31_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
\num_rd_beats[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_0_axi_rlast,
      I1 => slot_0_axi_rready,
      I2 => slot_0_axi_rvalid,
      O => \^e\(0)
    );
\rptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \p_0_in__0\(0)
    );
\rptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => \p_0_in__0\(1)
    );
\rptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \p_0_in__0\(2)
    );
\rptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      I2 => rptr_reg(2),
      I3 => rptr_reg(3),
      O => \p_0_in__0\(3)
    );
\rptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \p_0_in__0\(4)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => rptr_reg(4),
      R => SR(0)
    );
\wptr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__1\(4)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ : out STD_LOGIC;
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dout_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5 : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5 is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\ : STD_LOGIC;
  signal \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dout0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mem_reg_0_31_0_5_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_3_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_4_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_42_in : STD_LOGIC;
  signal rptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0\ : label is "soft_lutpair89";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_7 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__3\ : label is "soft_lutpair78";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3 downto 0);
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ <= \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\;
  \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2 downto 0) <= \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2 downto 0);
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(2),
      I2 => \dout_reg[5]_0\(2),
      I3 => \dout_reg[2]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(1),
      I1 => \dout_reg[2]_1\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(1),
      I2 => \dout_reg[5]_0\(1),
      I3 => \dout_reg[2]_1\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"807FFFFF7F800000"
    )
        port map (
      I0 => Q(1),
      I1 => O(0),
      I2 => \dout_reg[2]_0\(0),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(0),
      I2 => \dout_reg[5]_0\(0),
      I3 => \dout_reg[2]_0\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(6),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(4),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(3),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_1\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_24__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_25__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_26__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_27__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(3),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A08080808080808"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(2),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      I3 => Q(1),
      I4 => O(0),
      I5 => \dout_reg[2]_0\(0),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5995959595959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12__0_n_0\,
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I2 => Q(2),
      I3 => \dout_reg[2]_0\(0),
      I4 => O(0),
      I5 => Q(1),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \dout_reg[2]_0\(1),
      I1 => \dout_reg[5]_0\(0),
      I2 => Q(0),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(4),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]_3\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(3),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA959555"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14__0_n_0\,
      I1 => Q(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => \dout_reg[2]_0\(1),
      I4 => \dout_reg[5]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A959595"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15__0_n_0\,
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => O(0),
      I4 => \dout_reg[2]_0\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(7),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_1\(0),
      I1 => \dout_reg[2]_2\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(4),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(4),
      I2 => \dout_reg[5]_1\(0),
      I3 => \dout_reg[2]_2\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(3),
      I1 => \dout_reg[2]_1\(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(3),
      I2 => \dout_reg[5]_0\(3),
      I3 => \dout_reg[2]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E888"
    )
        port map (
      I0 => \dout_reg[5]_0\(2),
      I1 => \dout_reg[2]_1\(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I3 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(7),
      I2 => CO(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(5),
      I2 => \dout_reg[5]_1\(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_27__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_10__0_n_0\,
      I1 => \dout_reg[5]_1\(2),
      I2 => Q(6),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(1),
      I5 => Q(5),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8F8F808808080"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(5),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F08"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I1 => Q(4),
      I2 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_14__0_n_0\,
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_15__0_n_0\,
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(3),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_16__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(8),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_17__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(7),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_18__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(1),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_19__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(6),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_11__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666999"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[14]_2\(0),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_12__0_n_0\,
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(5),
      I4 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_13__0_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(6),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(7),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(5),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(6),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(7),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(8),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I2 => Q(7),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\,
      I4 => Q(8),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(6),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_15__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D44144414441444"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\,
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I4 => \dout_reg[5]_1\(2),
      I5 => Q(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(8),
      I1 => CO(0),
      I2 => Q(7),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(8),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      I1 => Q(6),
      I2 => \dout_reg[5]_1\(2),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[14]_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I1 => Q(7),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(8),
      O => \^gen_arsize_axi4.read_byte_cnt_reg[16]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => S(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(2),
      O => S(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(0),
      O => S(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => S(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10__0_n_0\,
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => Q(0),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      I2 => Q(1),
      I3 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I5 => Q(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(2),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(3),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(4),
      O => \^di\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(1),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(2),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(3),
      O => \^di\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(6),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\,
      I4 => Q(7),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(5),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\,
      I4 => Q(6),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(4),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\,
      I4 => Q(5),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I2 => Q(3),
      I3 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\,
      I4 => Q(4),
      I5 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(5),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_16__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(4),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_17__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(3),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_18__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(2),
      I1 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_19__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => O(0),
      I1 => \dout_reg[2]_0\(0),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      I3 => Q(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(4),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(5),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(6),
      O => \^di\(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      I1 => Q(3),
      I2 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      I3 => Q(4),
      I4 => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      I5 => Q(5),
      O => \^di\(2)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(0),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(0),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(1),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(1),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(2),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(2),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(3),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(4),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(5),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(6),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => dout0(7),
      Q => \^gen_arsize_axi4.read_byte_cnt_reg[10]\(7),
      R => '0'
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1) => mem_reg_0_31_0_5_i_2_n_0,
      DIA(0) => mem_reg_0_31_0_5_i_3_n_0,
      DIB(1) => '0',
      DIB(0) => mem_reg_0_31_0_5_i_4_n_0,
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(1 downto 0),
      DOB(1 downto 0) => dout0(3 downto 2),
      DOC(1 downto 0) => dout0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
\mem_reg_0_31_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_1_axi_arready,
      I1 => slot_1_axi_arvalid,
      O => p_42_in
    );
mem_reg_0_31_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_1_axi_arsize(0),
      I1 => slot_1_axi_arsize(2),
      I2 => slot_1_axi_arsize(1),
      O => mem_reg_0_31_0_5_i_2_n_0
    );
mem_reg_0_31_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => slot_1_axi_arsize(2),
      I1 => slot_1_axi_arsize(1),
      I2 => slot_1_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_3_n_0
    );
mem_reg_0_31_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => slot_1_axi_arsize(1),
      I1 => slot_1_axi_arsize(2),
      O => mem_reg_0_31_0_5_i_4_n_0
    );
mem_reg_0_31_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4 downto 0) => wptr_reg(4 downto 0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout0(7 downto 6),
      DOB(1 downto 0) => NLW_mem_reg_0_31_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_mem_reg_0_31_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => p_42_in
    );
\num_rd_beats[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_1_axi_rlast,
      I1 => slot_1_axi_rready,
      I2 => slot_1_axi_rvalid,
      O => \^e\(0)
    );
\rptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rptr_reg(0),
      O => \p_0_in__0\(0)
    );
\rptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      O => \p_0_in__0\(1)
    );
\rptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rptr_reg(0),
      I1 => rptr_reg(1),
      I2 => rptr_reg(2),
      O => \p_0_in__0\(2)
    );
\rptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rptr_reg(1),
      I1 => rptr_reg(0),
      I2 => rptr_reg(2),
      I3 => rptr_reg(3),
      O => \p_0_in__0\(3)
    );
\rptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rptr_reg(2),
      I1 => rptr_reg(0),
      I2 => rptr_reg(1),
      I3 => rptr_reg(3),
      I4 => rptr_reg(4),
      O => \p_0_in__0\(4)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(0),
      Q => rptr_reg(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(1),
      Q => rptr_reg(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(2),
      Q => rptr_reg(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(3),
      Q => rptr_reg(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \^e\(0),
      D => \p_0_in__0\(4),
      Q => rptr_reg(4),
      R => SR(0)
    );
\wptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wptr_reg(0),
      O => \p_0_in__1\(0)
    );
\wptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      O => \p_0_in__1\(1)
    );
\wptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wptr_reg(0),
      I1 => wptr_reg(1),
      I2 => wptr_reg(2),
      O => \p_0_in__1\(2)
    );
\wptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wptr_reg(1),
      I1 => wptr_reg(0),
      I2 => wptr_reg(2),
      I3 => wptr_reg(3),
      O => \p_0_in__1\(3)
    );
\wptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wptr_reg(2),
      I1 => wptr_reg(0),
      I2 => wptr_reg(1),
      I3 => wptr_reg(3),
      I4 => wptr_reg(4),
      O => \p_0_in__1\(4)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(0),
      Q => wptr_reg(0),
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(1),
      Q => wptr_reg(1),
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(2),
      Q => wptr_reg(2),
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(3),
      Q => wptr_reg(3),
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => p_42_in,
      D => \p_0_in__1\(4),
      Q => wptr_reg(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0\ is
  port (
    F3_Empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    empty_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_i_1__6_n_0\ : STD_LOGIC;
  signal \empty_i_2__6_n_0\ : STD_LOGIC;
  signal \empty_i_3__6_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rptr[1]_i_1__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__7\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__7\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__7\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__8\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__8\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__8\ : label is "soft_lutpair141";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  dout(31 downto 0) <= \^dout\(31 downto 0);
\Wr_Lat_Cnt_Diff_reg[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \dout_reg[32]_0\(31),
      I3 => \^dout\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \dout_reg[32]_0\(29),
      I3 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \dout_reg[32]_0\(27),
      I3 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \dout_reg[32]_0\(25),
      I3 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \^dout\(31),
      I3 => \dout_reg[32]_0\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \^dout\(29),
      I3 => \dout_reg[32]_0\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \^dout\(27),
      I3 => \dout_reg[32]_0\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \^dout\(25),
      I3 => \dout_reg[32]_0\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \dout_reg[32]_0\(23),
      I3 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \dout_reg[32]_0\(21),
      I3 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \dout_reg[32]_0\(19),
      I3 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \dout_reg[32]_0\(17),
      I3 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \^dout\(23),
      I3 => \dout_reg[32]_0\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \^dout\(21),
      I3 => \dout_reg[32]_0\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \^dout\(19),
      I3 => \dout_reg[32]_0\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \^dout\(17),
      I3 => \dout_reg[32]_0\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \dout_reg[32]_0\(15),
      I3 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \dout_reg[32]_0\(13),
      I3 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \dout_reg[32]_0\(11),
      I3 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \dout_reg[32]_0\(9),
      I3 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \^dout\(15),
      I3 => \dout_reg[32]_0\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \^dout\(13),
      I3 => \dout_reg[32]_0\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \^dout\(11),
      I3 => \dout_reg[32]_0\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \^dout\(9),
      I3 => \dout_reg[32]_0\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \dout_reg[32]_0\(7),
      I3 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \dout_reg[32]_0\(5),
      I3 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \dout_reg[32]_0\(3),
      I3 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \dout_reg[32]_0\(1),
      I3 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \^dout\(7),
      I3 => \dout_reg[32]_0\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \^dout\(5),
      I3 => \dout_reg[32]_0\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \^dout\(3),
      I3 => \dout_reg[32]_0\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \^dout\(1),
      I3 => \dout_reg[32]_0\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      I4 => \^dout\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(11 downto 8),
      S(3 downto 0) => \dout_reg[11]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(15 downto 12),
      S(3 downto 0) => \dout_reg[15]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(23 downto 20),
      S(3 downto 0) => \dout_reg[23]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(27 downto 24),
      S(3 downto 0) => \dout_reg[27]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23__1_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24__1_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25__1_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26__1_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32__1_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33__1_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34__1_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35__1_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 28),
      S(3 downto 0) => \dout_reg[31]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40__1_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41__1_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42__1_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43__1_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14__1_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15__1_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16__1_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17__1_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18__1_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2__1_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3__1_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4__1_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5__1_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(7 downto 4),
      S(3 downto 0) => \dout_reg[7]_0\(3 downto 0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^dout\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^dout\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^dout\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^dout\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^dout\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^dout\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^dout\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^dout\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^dout\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^dout\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^dout\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^dout\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^dout\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^dout\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^dout\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^dout\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^dout\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^dout\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^dout\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^dout\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^dout\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^dout\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^dout\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^dout\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^dout\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^dout\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^dout\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^dout\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^dout\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^dout\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^dout\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^dout\(9),
      R => '0'
    );
\empty_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0F8"
    )
        port map (
      I0 => \empty_i_2__6_n_0\,
      I1 => \empty_i_3__6_n_0\,
      I2 => \^f3_empty\,
      I3 => F4_Empty,
      I4 => E(0),
      O => \empty_i_1__6_n_0\
    );
\empty_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \^d\(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__6_n_0\
    );
\empty_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__6_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__6_n_0\,
      Q => \^f3_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \rptr[0]_i_1__7_n_0\
    );
\rptr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \rptr[1]_i_1__7_n_0\
    );
\rptr[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \rptr[2]_i_1__7_n_0\
    );
\rptr[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \^d\(0)
    );
\rptr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \^d\(1)
    );
\rptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \rptr_reg_n_0_[5]\,
      O => \^d\(2)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[0]_i_1__7_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[1]_i_1__7_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[2]_i_1__7_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(0),
      Q => \^q\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(1),
      Q => \^q\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(2),
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8\ is
  port (
    F3_Empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    empty_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_i_3__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rptr[1]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__0\ : label is "soft_lutpair2";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  dout(31 downto 0) <= \^dout\(31 downto 0);
\Wr_Lat_Cnt_Diff_reg[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \dout_reg[32]_0\(31),
      I3 => \^dout\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \dout_reg[32]_0\(29),
      I3 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \dout_reg[32]_0\(27),
      I3 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \dout_reg[32]_0\(25),
      I3 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \^dout\(31),
      I3 => \dout_reg[32]_0\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \^dout\(29),
      I3 => \dout_reg[32]_0\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \^dout\(27),
      I3 => \dout_reg[32]_0\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \^dout\(25),
      I3 => \dout_reg[32]_0\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \dout_reg[32]_0\(23),
      I3 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \dout_reg[32]_0\(21),
      I3 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \dout_reg[32]_0\(19),
      I3 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \dout_reg[32]_0\(17),
      I3 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \^dout\(23),
      I3 => \dout_reg[32]_0\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \^dout\(21),
      I3 => \dout_reg[32]_0\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \^dout\(19),
      I3 => \dout_reg[32]_0\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \^dout\(17),
      I3 => \dout_reg[32]_0\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \dout_reg[32]_0\(15),
      I3 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \dout_reg[32]_0\(13),
      I3 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \dout_reg[32]_0\(11),
      I3 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \dout_reg[32]_0\(9),
      I3 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \^dout\(15),
      I3 => \dout_reg[32]_0\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \^dout\(13),
      I3 => \dout_reg[32]_0\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \^dout\(11),
      I3 => \dout_reg[32]_0\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \^dout\(9),
      I3 => \dout_reg[32]_0\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \dout_reg[32]_0\(7),
      I3 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \dout_reg[32]_0\(5),
      I3 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \dout_reg[32]_0\(3),
      I3 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \dout_reg[32]_0\(1),
      I3 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \^dout\(7),
      I3 => \dout_reg[32]_0\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \^dout\(5),
      I3 => \dout_reg[32]_0\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \^dout\(3),
      I3 => \dout_reg[32]_0\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \^dout\(1),
      I3 => \dout_reg[32]_0\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      I4 => \^dout\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(11 downto 8),
      S(3 downto 0) => \dout_reg[11]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(15 downto 12),
      S(3 downto 0) => \dout_reg[15]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(23 downto 20),
      S(3 downto 0) => \dout_reg[23]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(27 downto 24),
      S(3 downto 0) => \dout_reg[27]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 28),
      S(3 downto 0) => \dout_reg[31]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(7 downto 4),
      S(3 downto 0) => \dout_reg[7]_0\(3 downto 0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^dout\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^dout\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^dout\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^dout\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^dout\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^dout\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^dout\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^dout\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^dout\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^dout\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^dout\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^dout\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^dout\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^dout\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^dout\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^dout\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^dout\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^dout\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^dout\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^dout\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^dout\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^dout\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^dout\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^dout\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^dout\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^dout\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^dout\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^dout\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^dout\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^dout\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^dout\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^dout\(9),
      R => '0'
    );
\empty_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0F8"
    )
        port map (
      I0 => \empty_i_2__0_n_0\,
      I1 => \empty_i_3__0_n_0\,
      I2 => \^f3_empty\,
      I3 => F4_Empty,
      I4 => E(0),
      O => \empty_i_1__0_n_0\
    );
\empty_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \^d\(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__0_n_0\
    );
\empty_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__0_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__0_n_0\,
      Q => \^f3_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \rptr[0]_i_1__1_n_0\
    );
\rptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \rptr[1]_i_1__1_n_0\
    );
\rptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \rptr[2]_i_1__1_n_0\
    );
\rptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \^d\(0)
    );
\rptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \^d\(1)
    );
\rptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \rptr_reg_n_0_[5]\,
      O => \^d\(2)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(0),
      Q => \^q\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(1),
      Q => \^q\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(2),
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1\ is
  port (
    F4_Empty : out STD_LOGIC;
    \rptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rptr_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1\ is
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \empty_i_1__5_n_0\ : STD_LOGIC;
  signal \empty_i_2__7_n_0\ : STD_LOGIC;
  signal \empty_i_3__7_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \F34_Rd_Vld_i_1__1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \empty_i_1__5\ : label is "soft_lutpair144";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__9\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__9\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__9\ : label is "soft_lutpair145";
begin
  F4_Empty <= \^f4_empty\;
  Q(32 downto 0) <= \^q\(32 downto 0);
\F34_Rd_Vld_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f4_empty\,
      I1 => F3_Empty,
      O => \rptr_reg[0]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => dout(11),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => dout(10),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => dout(9),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => dout(8),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => dout(15),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => dout(14),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => dout(13),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => dout(12),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => dout(19),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => dout(18),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => dout(17),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => dout(16),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => dout(23),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => dout(22),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => dout(21),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => dout(20),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => dout(27),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => dout(26),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => dout(25),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => dout(24),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => dout(31),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => dout(30),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => dout(29),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => dout(28),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => dout(3),
      O => S(3)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => dout(2),
      O => S(2)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => dout(1),
      O => S(1)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => dout(0),
      O => S(0)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => dout(7),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => dout(6),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => dout(5),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => dout(4),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^q\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^q\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^q\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^q\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^q\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^q\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^q\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^q\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^q\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^q\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^q\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^q\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^q\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^q\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^q\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^q\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^q\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^q\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^q\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^q\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^q\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^q\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^q\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^q\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^q\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \^q\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^q\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^q\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^q\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^q\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^q\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^q\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^q\(9),
      R => '0'
    );
\empty_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \empty_i_2__7_n_0\,
      I1 => \empty_i_3__7_n_0\,
      I2 => F3_Empty,
      I3 => \^f4_empty\,
      I4 => E(0),
      O => \empty_i_1__5_n_0\
    );
\empty_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => D(0),
      I2 => D(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => D(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__7_n_0\
    );
\empty_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => rptr_reg(2),
      I2 => rptr_reg(1),
      I3 => rptr_reg(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__7_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__5_n_0\,
      Q => \^f4_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\wptr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9\ is
  port (
    F4_Empty : out STD_LOGIC;
    \rptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rptr_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9\ is
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal empty_i_1_n_0 : STD_LOGIC;
  signal \empty_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_i_3__1_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of F34_Rd_Vld_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of empty_i_1 : label is "soft_lutpair5";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__1\ : label is "soft_lutpair6";
begin
  F4_Empty <= \^f4_empty\;
  Q(32 downto 0) <= \^q\(32 downto 0);
F34_Rd_Vld_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f4_empty\,
      I1 => F3_Empty,
      O => \rptr_reg[0]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => dout(11),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => dout(10),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => dout(9),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => dout(8),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => dout(15),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => dout(14),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => dout(13),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => dout(12),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => dout(19),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => dout(18),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => dout(17),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => dout(16),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => dout(23),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => dout(22),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => dout(21),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => dout(20),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => dout(27),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => dout(26),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => dout(25),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => dout(24),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => dout(31),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => dout(30),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => dout(29),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => dout(28),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => dout(3),
      O => S(3)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => dout(2),
      O => S(2)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => dout(1),
      O => S(1)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => dout(0),
      O => S(0)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => dout(7),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => dout(6),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => dout(5),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => dout(4),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^q\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^q\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^q\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^q\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^q\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^q\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^q\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^q\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^q\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^q\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^q\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^q\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^q\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^q\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^q\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^q\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^q\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^q\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^q\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^q\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^q\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^q\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^q\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^q\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^q\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \^q\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^q\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^q\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^q\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^q\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^q\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^q\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^q\(9),
      R => '0'
    );
empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \empty_i_2__1_n_0\,
      I1 => \empty_i_3__1_n_0\,
      I2 => F3_Empty,
      I3 => \^f4_empty\,
      I4 => E(0),
      O => empty_i_1_n_0
    );
\empty_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => D(0),
      I2 => D(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => D(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__1_n_0\
    );
\empty_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => rptr_reg(2),
      I2 => rptr_reg(1),
      I3 => rptr_reg(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__1_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => empty_i_1_n_0,
      Q => \^f4_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\wptr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2\ is
  port (
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC;
    Rd_Latency_Fifo_Rd_En_reg : out STD_LOGIC;
    Read_Latency_One_D1_reg : out STD_LOGIC;
    Read_Latency_One : out STD_LOGIC;
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_One_D1 : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    Read_Latency_One_reg : in STD_LOGIC;
    Last_Read_buf : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    First_Read_reg : in STD_LOGIC;
    Read_going_on_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2\ is
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal \almost_full0__8\ : STD_LOGIC;
  signal \empty_i_1__7_n_0\ : STD_LOGIC;
  signal \empty_i_2__5_n_0\ : STD_LOGIC;
  signal \empty_i_3__5_n_0\ : STD_LOGIC;
  signal \full_i_1__1_n_0\ : STD_LOGIC;
  signal \full_i_3__1_n_0\ : STD_LOGIC;
  signal \full_i_4__1_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Rd_Latency_Fifo_Rd_En_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \Read_Latency_One_D1_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \full_i_4__1\ : label is "soft_lutpair182";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__6\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \wptr[0]_i_1__10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__10\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__10\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__10\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__10\ : label is "soft_lutpair180";
begin
\Rd_Latency_Fifo_Rd_En_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_latency_end,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Empty,
      O => Rd_Latency_Fifo_Rd_En_reg
    );
\Rd_Latency_Fifo_Wr_En_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F800000"
    )
        port map (
      I0 => slot_2_axi_arready,
      I1 => slot_2_axi_arvalid,
      I2 => Rd_Lat_Start,
      I3 => Rd_Add_Issue_reg,
      I4 => rst_int_n,
      I5 => Rd_Latency_Fifo_Full,
      O => Rd_Latency_Fifo_Wr_En_reg
    );
\Read_Latency_One_D1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_reg,
      I1 => Rd_Latency_Fifo_Empty,
      O => Read_Latency_One_D1_reg
    );
\Read_Latency_One_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => Last_Read_buf,
      I2 => Rd_Lat_End,
      I3 => First_Read_reg,
      I4 => Rd_Lat_Start,
      I5 => Read_going_on_reg,
      O => Read_Latency_One
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9),
      R => '0'
    );
\empty_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8880"
    )
        port map (
      I0 => \empty_i_2__5_n_0\,
      I1 => \empty_i_3__5_n_0\,
      I2 => Read_Latency_One_D1,
      I3 => Rd_Latency_Fifo_Rd_En,
      I4 => Rd_Latency_Fifo_Empty,
      I5 => E(0),
      O => \empty_i_1__7_n_0\
    );
\empty_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \rptr[3]_i_1__6_n_0\,
      I2 => \rptr[5]_i_2__1_n_0\,
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \rptr[4]_i_1__6_n_0\,
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__5_n_0\
    );
\empty_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[0]\,
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__5_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__7_n_0\,
      Q => Rd_Latency_Fifo_Empty,
      S => SR(0)
    );
\full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2800"
    )
        port map (
      I0 => E(0),
      I1 => \rptr_reg_n_0_[5]\,
      I2 => \p_0_in__4\(5),
      I3 => \almost_full0__8\,
      I4 => Rd_Latency_Fifo_Full,
      I5 => Rd_Latency_Fifo_Rd_En_out,
      O => \full_i_1__1_n_0\
    );
\full_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440800880084004"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => \full_i_3__1_n_0\,
      I2 => \rptr_reg_n_0_[4]\,
      I3 => \wptr_reg_n_0_[4]\,
      I4 => \wptr_reg_n_0_[3]\,
      I5 => \full_i_4__1_n_0\,
      O => \almost_full0__8\
    );
\full_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[1]\,
      I4 => \wptr_reg_n_0_[0]\,
      I5 => \rptr_reg_n_0_[1]\,
      O => \full_i_3__1_n_0\
    );
\full_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      O => \full_i_4__1_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \full_i_1__1_n_0\,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(31 downto 30),
      DIB(1) => '0',
      DIB(0) => Q(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      O => \rptr[0]_i_1__6_n_0\
    );
\rptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      O => \rptr[1]_i_1__6_n_0\
    );
\rptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[2]\,
      O => \rptr[2]_i_1__6_n_0\
    );
\rptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rptr_reg_n_0_[1]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[2]\,
      I3 => \rptr_reg_n_0_[3]\,
      O => \rptr[3]_i_1__6_n_0\
    );
\rptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rptr_reg_n_0_[2]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[3]\,
      I4 => \rptr_reg_n_0_[4]\,
      O => \rptr[4]_i_1__6_n_0\
    );
\rptr[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[0]\,
      I3 => \rptr_reg_n_0_[2]\,
      I4 => \rptr_reg_n_0_[4]\,
      I5 => \rptr_reg_n_0_[5]\,
      O => \rptr[5]_i_2__1_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__6_n_0\,
      Q => \rptr_reg_n_0_[0]\,
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__6_n_0\,
      Q => \rptr_reg_n_0_[1]\,
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__6_n_0\,
      Q => \rptr_reg_n_0_[2]\,
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__6_n_0\,
      Q => \rptr_reg_n_0_[3]\,
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__6_n_0\,
      Q => \rptr_reg_n_0_[4]\,
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2__1_n_0\,
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13\ is
  port (
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC;
    Rd_Latency_Fifo_Rd_En_reg : out STD_LOGIC;
    Read_Latency_One_D1_reg : out STD_LOGIC;
    Read_Latency_One : out STD_LOGIC;
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_One_D1 : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    Read_Latency_One_reg : in STD_LOGIC;
    Last_Read_buf : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    First_Read_reg : in STD_LOGIC;
    Read_going_on_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13\ is
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal \almost_full0__8\ : STD_LOGIC;
  signal \empty_i_1__1_n_0\ : STD_LOGIC;
  signal empty_i_2_n_0 : STD_LOGIC;
  signal empty_i_3_n_0 : STD_LOGIC;
  signal full_i_1_n_0 : STD_LOGIC;
  signal full_i_3_n_0 : STD_LOGIC;
  signal full_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Rd_Latency_Fifo_Rd_En_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of Read_Latency_One_D1_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of full_i_4 : label is "soft_lutpair43";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \wptr[0]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__2\ : label is "soft_lutpair41";
begin
Rd_Latency_Fifo_Rd_En_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_latency_end,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Empty,
      O => Rd_Latency_Fifo_Rd_En_reg
    );
Rd_Latency_Fifo_Wr_En_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F800000"
    )
        port map (
      I0 => slot_0_axi_arready,
      I1 => slot_0_axi_arvalid,
      I2 => Rd_Lat_Start,
      I3 => Rd_Add_Issue_reg,
      I4 => rst_int_n,
      I5 => Rd_Latency_Fifo_Full,
      O => Rd_Latency_Fifo_Wr_En_reg
    );
Read_Latency_One_D1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_reg,
      I1 => Rd_Latency_Fifo_Empty,
      O => Read_Latency_One_D1_reg
    );
Read_Latency_One_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => Last_Read_buf,
      I2 => Rd_Lat_End,
      I3 => First_Read_reg,
      I4 => Rd_Lat_Start,
      I5 => Read_going_on_reg,
      O => Read_Latency_One
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9),
      R => '0'
    );
\empty_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8880"
    )
        port map (
      I0 => empty_i_2_n_0,
      I1 => empty_i_3_n_0,
      I2 => Read_Latency_One_D1,
      I3 => Rd_Latency_Fifo_Rd_En,
      I4 => Rd_Latency_Fifo_Empty,
      I5 => E(0),
      O => \empty_i_1__1_n_0\
    );
empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \rptr[3]_i_1__0_n_0\,
      I2 => \rptr[5]_i_2_n_0\,
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \rptr[4]_i_1__0_n_0\,
      I5 => \wptr_reg_n_0_[4]\,
      O => empty_i_2_n_0
    );
empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[0]\,
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => empty_i_3_n_0
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__1_n_0\,
      Q => Rd_Latency_Fifo_Empty,
      S => SR(0)
    );
full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2800"
    )
        port map (
      I0 => E(0),
      I1 => \rptr_reg_n_0_[5]\,
      I2 => \p_0_in__4\(5),
      I3 => \almost_full0__8\,
      I4 => Rd_Latency_Fifo_Full,
      I5 => Rd_Latency_Fifo_Rd_En_out,
      O => full_i_1_n_0
    );
full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440800880084004"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => full_i_3_n_0,
      I2 => \rptr_reg_n_0_[4]\,
      I3 => \wptr_reg_n_0_[4]\,
      I4 => \wptr_reg_n_0_[3]\,
      I5 => full_i_4_n_0,
      O => \almost_full0__8\
    );
full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[1]\,
      I4 => \wptr_reg_n_0_[0]\,
      I5 => \rptr_reg_n_0_[1]\,
      O => full_i_3_n_0
    );
full_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      O => full_i_4_n_0
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => full_i_1_n_0,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(31 downto 30),
      DIB(1) => '0',
      DIB(0) => Q(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      O => \rptr[0]_i_1__0_n_0\
    );
\rptr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      O => \rptr[1]_i_1__0_n_0\
    );
\rptr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[2]\,
      O => \rptr[2]_i_1__0_n_0\
    );
\rptr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rptr_reg_n_0_[1]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[2]\,
      I3 => \rptr_reg_n_0_[3]\,
      O => \rptr[3]_i_1__0_n_0\
    );
\rptr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rptr_reg_n_0_[2]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[3]\,
      I4 => \rptr_reg_n_0_[4]\,
      O => \rptr[4]_i_1__0_n_0\
    );
\rptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[0]\,
      I3 => \rptr_reg_n_0_[2]\,
      I4 => \rptr_reg_n_0_[4]\,
      I5 => \rptr_reg_n_0_[5]\,
      O => \rptr[5]_i_2_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__0_n_0\,
      Q => \rptr_reg_n_0_[0]\,
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__0_n_0\,
      Q => \rptr_reg_n_0_[1]\,
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__0_n_0\,
      Q => \rptr_reg_n_0_[2]\,
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__0_n_0\,
      Q => \rptr_reg_n_0_[3]\,
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__0_n_0\,
      Q => \rptr_reg_n_0_[4]\,
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2_n_0\,
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3\ is
  port (
    F3_Empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F4_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    empty_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^f3_empty\ : STD_LOGIC;
  signal F3_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \empty_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_i_2__3_n_0\ : STD_LOGIC;
  signal \empty_i_3__3_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rptr[1]_i_1__4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__4\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__4\ : label is "soft_lutpair72";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  F3_Empty <= \^f3_empty\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  dout(31 downto 0) <= \^dout\(31 downto 0);
\Wr_Lat_Cnt_Diff_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(10),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(10),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(8),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(8),
      O => \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(14),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(14),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(12),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(12),
      O => \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(18),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(18),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(16),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(16),
      O => \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(22),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(22),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(20),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(20),
      O => \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(26),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(26),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(24),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(24),
      O => \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \dout_reg[32]_0\(31),
      I3 => \^dout\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \dout_reg[32]_0\(29),
      I3 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \dout_reg[32]_0\(27),
      I3 => \^dout\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \dout_reg[32]_0\(25),
      I3 => \^dout\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \dout_reg[32]_0\(30),
      I2 => \^dout\(31),
      I3 => \dout_reg[32]_0\(31),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(28),
      I1 => \dout_reg[32]_0\(28),
      I2 => \^dout\(29),
      I3 => \dout_reg[32]_0\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \dout_reg[32]_0\(26),
      I2 => \^dout\(27),
      I3 => \dout_reg[32]_0\(27),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \dout_reg[32]_0\(24),
      I2 => \^dout\(25),
      I3 => \dout_reg[32]_0\(25),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \dout_reg[32]_0\(23),
      I3 => \^dout\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \dout_reg[32]_0\(21),
      I3 => \^dout\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \dout_reg[32]_0\(19),
      I3 => \^dout\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \dout_reg[32]_0\(17),
      I3 => \^dout\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \dout_reg[32]_0\(22),
      I2 => \^dout\(23),
      I3 => \dout_reg[32]_0\(23),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \dout_reg[32]_0\(20),
      I2 => \^dout\(21),
      I3 => \dout_reg[32]_0\(21),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \dout_reg[32]_0\(18),
      I2 => \^dout\(19),
      I3 => \dout_reg[32]_0\(19),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \dout_reg[32]_0\(16),
      I2 => \^dout\(17),
      I3 => \dout_reg[32]_0\(17),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \dout_reg[32]_0\(15),
      I3 => \^dout\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(30),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(30),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \dout_reg[32]_0\(13),
      I3 => \^dout\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \dout_reg[32]_0\(11),
      I3 => \^dout\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \dout_reg[32]_0\(9),
      I3 => \^dout\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \dout_reg[32]_0\(14),
      I2 => \^dout\(15),
      I3 => \dout_reg[32]_0\(15),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \dout_reg[32]_0\(12),
      I2 => \^dout\(13),
      I3 => \dout_reg[32]_0\(13),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \dout_reg[32]_0\(10),
      I2 => \^dout\(11),
      I3 => \dout_reg[32]_0\(11),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \dout_reg[32]_0\(8),
      I2 => \^dout\(9),
      I3 => \dout_reg[32]_0\(9),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \dout_reg[32]_0\(7),
      I3 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \dout_reg[32]_0\(5),
      I3 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \dout_reg[32]_0\(3),
      I3 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(29),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \dout_reg[32]_0\(1),
      I3 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \dout_reg[32]_0\(6),
      I2 => \^dout\(7),
      I3 => \dout_reg[32]_0\(7),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \dout_reg[32]_0\(4),
      I2 => \^dout\(5),
      I3 => \dout_reg[32]_0\(5),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \dout_reg[32]_0\(2),
      I2 => \^dout\(3),
      I3 => \dout_reg[32]_0\(3),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \dout_reg[32]_0\(0),
      I2 => \^dout\(1),
      I3 => \dout_reg[32]_0\(1),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(28),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(28),
      O => \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(3),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(2),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(2),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(1),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(0),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(0),
      O => \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(7),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(6),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(6),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(5),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => F3_Rd_Data(32),
      I1 => \dout_reg[32]_0\(32),
      I2 => \dout_reg[32]_0\(4),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      I4 => \^dout\(4),
      O => \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[11]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[11]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[11]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[11]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(11 downto 8),
      S(3 downto 0) => \dout_reg[11]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[11]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[15]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[15]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[15]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[15]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(15 downto 12),
      S(3 downto 0) => \dout_reg[15]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[19]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[19]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[19]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[19]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(19 downto 16),
      S(3 downto 0) => \dout_reg[19]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[19]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[23]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[23]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[23]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[23]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(23 downto 20),
      S(3 downto 0) => \dout_reg[23]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[27]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[27]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[27]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[27]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(27 downto 24),
      S(3 downto 0) => \dout_reg[27]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_20__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_21__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_22__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_23__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_24__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_25__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_26__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_27__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_29__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_30__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_31__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_32__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_19__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_33__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_34__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_35__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_36__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_2__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_3__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_4__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 28),
      S(3 downto 0) => \dout_reg[31]_0\(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_37__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_38__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_39__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_40__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_28__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_41__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_42__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_43__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_44__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_10__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_11__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_12__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_13__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_14__0_n_0\,
      O(3 downto 0) => \NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_9__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Wr_Lat_Cnt_Diff_reg[31]_i_15__0_n_0\,
      S(2) => \Wr_Lat_Cnt_Diff_reg[31]_i_16__0_n_0\,
      S(1) => \Wr_Lat_Cnt_Diff_reg[31]_i_17__0_n_0\,
      S(0) => \Wr_Lat_Cnt_Diff_reg[31]_i_18__0_n_0\
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[3]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[3]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[3]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[3]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Wr_Lat_Cnt_Diff_reg_reg[3]_i_1__0_n_0\,
      CO(3) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_0\,
      CO(2) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_1\,
      CO(1) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_2\,
      CO(0) => \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Wr_Lat_Cnt_Diff_reg[7]_i_2__0_n_0\,
      DI(2) => \Wr_Lat_Cnt_Diff_reg[7]_i_3__0_n_0\,
      DI(1) => \Wr_Lat_Cnt_Diff_reg[7]_i_4__0_n_0\,
      DI(0) => \Wr_Lat_Cnt_Diff_reg[7]_i_5__0_n_0\,
      O(3 downto 0) => \Wr_Lat_Cnt_Diff_reg_reg[31]\(7 downto 4),
      S(3 downto 0) => \dout_reg[7]_0\(3 downto 0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^dout\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^dout\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^dout\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^dout\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^dout\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^dout\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^dout\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^dout\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^dout\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^dout\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^dout\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^dout\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^dout\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^dout\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^dout\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^dout\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^dout\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^dout\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^dout\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^dout\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^dout\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^dout\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^dout\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^dout\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^dout\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => F3_Rd_Data(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^dout\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^dout\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^dout\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^dout\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^dout\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^dout\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^dout\(9),
      R => '0'
    );
\empty_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F0F8"
    )
        port map (
      I0 => \empty_i_2__3_n_0\,
      I1 => \empty_i_3__3_n_0\,
      I2 => \^f3_empty\,
      I3 => F4_Empty,
      I4 => E(0),
      O => \empty_i_1__3_n_0\
    );
\empty_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \^d\(0),
      I2 => \^d\(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \^d\(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__3_n_0\
    );
\empty_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__3_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__3_n_0\,
      Q => \^f3_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \^q\(4 downto 0),
      ADDRB(4 downto 0) => \^q\(4 downto 0),
      ADDRC(4 downto 0) => \^q\(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \rptr[0]_i_1__4_n_0\
    );
\rptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \rptr[1]_i_1__4_n_0\
    );
\rptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \rptr[2]_i_1__4_n_0\
    );
\rptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \^d\(0)
    );
\rptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \^d\(1)
    );
\rptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \rptr_reg_n_0_[5]\,
      O => \^d\(2)
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \rptr[2]_i_1__4_n_0\,
      Q => \^q\(2),
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(0),
      Q => \^q\(3),
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(1),
      Q => \^q\(4),
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => empty_reg_0(0),
      D => \^d\(2),
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\wptr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\wptr[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\wptr[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\wptr[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\wptr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__2\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4\ is
  port (
    F4_Empty : out STD_LOGIC;
    \rptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Wr_Lat_Cnt_Diff_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    F3_Empty : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rptr_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Count_Out_i_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4\ is
  signal \^f4_empty\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \empty_i_1__2_n_0\ : STD_LOGIC;
  signal \empty_i_2__4_n_0\ : STD_LOGIC;
  signal \empty_i_3__4_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \F34_Rd_Vld_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \empty_i_1__2\ : label is "soft_lutpair75";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__5\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__5\ : label is "soft_lutpair76";
begin
  F4_Empty <= \^f4_empty\;
  Q(32 downto 0) <= \^q\(32 downto 0);
\F34_Rd_Vld_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^f4_empty\,
      I1 => F3_Empty,
      O => \rptr_reg[0]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => dout(11),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => dout(10),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => dout(9),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => dout(8),
      O => \Wr_Lat_Cnt_Diff_reg_reg[11]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => dout(15),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => dout(14),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => dout(13),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => dout(12),
      O => \Wr_Lat_Cnt_Diff_reg_reg[15]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => dout(19),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => dout(18),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => dout(17),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[19]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => dout(16),
      O => \Wr_Lat_Cnt_Diff_reg_reg[19]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => dout(23),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => dout(22),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => dout(21),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[23]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => dout(20),
      O => \Wr_Lat_Cnt_Diff_reg_reg[23]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => dout(27),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => dout(26),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => dout(25),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[27]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => dout(24),
      O => \Wr_Lat_Cnt_Diff_reg_reg[27]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => dout(31),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => dout(30),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => dout(29),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => dout(28),
      O => \Wr_Lat_Cnt_Diff_reg_reg[31]\(0)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => dout(3),
      O => S(3)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => dout(2),
      O => S(2)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => dout(1),
      O => S(1)
    );
\Wr_Lat_Cnt_Diff_reg[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => dout(0),
      O => S(0)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => dout(7),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(3)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => dout(6),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(2)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => dout(5),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(1)
    );
\Wr_Lat_Cnt_Diff_reg[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => dout(4),
      O => \Wr_Lat_Cnt_Diff_reg_reg[7]\(0)
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \^q\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \^q\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \^q\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \^q\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \^q\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \^q\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \^q\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \^q\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \^q\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \^q\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \^q\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \^q\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \^q\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \^q\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \^q\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \^q\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \^q\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \^q\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \^q\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \^q\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \^q\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \^q\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \^q\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \^q\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \^q\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \^q\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \^q\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \^q\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \^q\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \^q\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \^q\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \^q\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \^q\(9),
      R => '0'
    );
\empty_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \empty_i_2__4_n_0\,
      I1 => \empty_i_3__4_n_0\,
      I2 => F3_Empty,
      I3 => \^f4_empty\,
      I4 => E(0),
      O => \empty_i_1__2_n_0\
    );
\empty_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => D(0),
      I2 => D(2),
      I3 => \wptr_reg_n_0_[5]\,
      I4 => D(1),
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__4_n_0\
    );
\empty_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => rptr_reg(2),
      I2 => rptr_reg(1),
      I3 => rptr_reg(0),
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__4_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__2_n_0\,
      Q => \^f4_empty\,
      S => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(1 downto 0),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(3 downto 2),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(13 downto 12),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(15 downto 14),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(19 downto 18),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(21 downto 20),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(25 downto 24),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(27 downto 26),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(31 downto 30),
      DIB(1) => '0',
      DIB(0) => \Count_Out_i_reg[32]\(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => rptr_reg(4 downto 0),
      ADDRB(4 downto 0) => rptr_reg(4 downto 0),
      ADDRC(4 downto 0) => rptr_reg(4 downto 0),
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => \Count_Out_i_reg[32]\(7 downto 6),
      DIB(1 downto 0) => \Count_Out_i_reg[32]\(9 downto 8),
      DIC(1 downto 0) => \Count_Out_i_reg[32]\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\wptr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__3\(0)
    );
\wptr[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__3\(1)
    );
\wptr[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__3\(2)
    );
\wptr[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__3\(3)
    );
\wptr[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__3\(4)
    );
\wptr[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__3\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__3\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5\ is
  port (
    Rd_Latency_Fifo_Wr_En_reg : out STD_LOGIC;
    Rd_Latency_Fifo_Rd_En_reg : out STD_LOGIC;
    Read_Latency_One_D1_reg : out STD_LOGIC;
    Read_Latency_One : out STD_LOGIC;
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    rst_int_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_One_D1 : in STD_LOGIC;
    Rd_Latency_Fifo_Rd_En : in STD_LOGIC;
    rd_latency_end : in STD_LOGIC;
    Read_Latency_One_reg : in STD_LOGIC;
    Last_Read_buf : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    First_Read_reg : in STD_LOGIC;
    Read_going_on_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5\ : entity is "axi_perf_mon_v5_0_12_sync_fifo";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5\ is
  signal Rd_Latency_Fifo_Empty : STD_LOGIC;
  signal Rd_Latency_Fifo_Full : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_out : STD_LOGIC;
  signal \almost_full0__8\ : STD_LOGIC;
  signal \empty_i_1__4_n_0\ : STD_LOGIC;
  signal \empty_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_i_3__2_n_0\ : STD_LOGIC;
  signal \full_i_1__0_n_0\ : STD_LOGIC;
  signal \full_i_3__0_n_0\ : STD_LOGIC;
  signal \full_i_4__0_n_0\ : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_1 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_3 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_4 : STD_LOGIC;
  signal mem_reg_0_31_0_5_n_5 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_0 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_1 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_2 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_3 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_4 : STD_LOGIC;
  signal mem_reg_0_31_12_17_n_5 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_0 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_1 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_2 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_3 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_4 : STD_LOGIC;
  signal mem_reg_0_31_18_23_n_5 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_0 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_1 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_2 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_3 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_4 : STD_LOGIC;
  signal mem_reg_0_31_24_29_n_5 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_0 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_1 : STD_LOGIC;
  signal mem_reg_0_31_30_32_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_0 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_1 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_2 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_3 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_4 : STD_LOGIC;
  signal mem_reg_0_31_6_11_n_5 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rptr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rptr[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wptr_reg_n_0_[5]\ : STD_LOGIC;
  signal NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Rd_Latency_Fifo_Rd_En_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \Read_Latency_One_D1_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \full_i_4__0\ : label is "soft_lutpair113";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_30_32 : label is "";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_31_6_11 : label is "";
  attribute SOFT_HLUTNM of \rptr[1]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rptr[2]_i_1__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rptr[3]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rptr[4]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wptr[0]_i_1__6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wptr[1]_i_1__6\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wptr[2]_i_1__6\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wptr[3]_i_1__6\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wptr[4]_i_1__6\ : label is "soft_lutpair111";
begin
\Rd_Latency_Fifo_Rd_En_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_latency_end,
      I1 => rst_int_n,
      I2 => Rd_Latency_Fifo_Empty,
      O => Rd_Latency_Fifo_Rd_En_reg
    );
\Rd_Latency_Fifo_Wr_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F800000"
    )
        port map (
      I0 => slot_1_axi_arready,
      I1 => slot_1_axi_arvalid,
      I2 => Rd_Lat_Start,
      I3 => Rd_Add_Issue_reg,
      I4 => rst_int_n,
      I5 => Rd_Latency_Fifo_Full,
      O => Rd_Latency_Fifo_Wr_En_reg
    );
\Read_Latency_One_D1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Read_Latency_One_reg,
      I1 => Rd_Latency_Fifo_Empty,
      O => Read_Latency_One_D1_reg
    );
\Read_Latency_One_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8080808A808"
    )
        port map (
      I0 => Rd_Latency_Fifo_Empty,
      I1 => Last_Read_buf,
      I2 => Rd_Lat_End,
      I3 => First_Read_reg,
      I4 => Rd_Lat_Start,
      I5 => Read_going_on_reg,
      O => Read_Latency_One
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0),
      R => '0'
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10),
      R => '0'
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11),
      R => '0'
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12),
      R => '0'
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13),
      R => '0'
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14),
      R => '0'
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15),
      R => '0'
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16),
      R => '0'
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_12_17_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17),
      R => '0'
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18),
      R => '0'
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19),
      R => '0'
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1),
      R => '0'
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20),
      R => '0'
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21),
      R => '0'
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22),
      R => '0'
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_18_23_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23),
      R => '0'
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24),
      R => '0'
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25),
      R => '0'
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26),
      R => '0'
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27),
      R => '0'
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28),
      R => '0'
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_24_29_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29),
      R => '0'
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2),
      R => '0'
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30),
      R => '0'
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31),
      R => '0'
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_30_32_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32),
      R => '0'
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3),
      R => '0'
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4),
      R => '0'
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_0_5_n_4,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5),
      R => '0'
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_1,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6),
      R => '0'
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_0,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7),
      R => '0'
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_3,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8),
      R => '0'
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => mem_reg_0_31_6_11_n_2,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9),
      R => '0'
    );
\empty_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8880"
    )
        port map (
      I0 => \empty_i_2__2_n_0\,
      I1 => \empty_i_3__2_n_0\,
      I2 => Read_Latency_One_D1,
      I3 => Rd_Latency_Fifo_Rd_En,
      I4 => Rd_Latency_Fifo_Empty,
      I5 => E(0),
      O => \empty_i_1__4_n_0\
    );
\empty_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \rptr[3]_i_1__3_n_0\,
      I2 => \rptr[5]_i_2__0_n_0\,
      I3 => \wptr_reg_n_0_[5]\,
      I4 => \rptr[4]_i_1__3_n_0\,
      I5 => \wptr_reg_n_0_[4]\,
      O => \empty_i_2__2_n_0\
    );
\empty_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480012010084002"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[0]\,
      I4 => \wptr_reg_n_0_[2]\,
      I5 => \wptr_reg_n_0_[1]\,
      O => \empty_i_3__2_n_0\
    );
empty_reg: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => '1',
      D => \empty_i_1__4_n_0\,
      Q => Rd_Latency_Fifo_Empty,
      S => SR(0)
    );
\full_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF2800"
    )
        port map (
      I0 => E(0),
      I1 => \rptr_reg_n_0_[5]\,
      I2 => \p_0_in__4\(5),
      I3 => \almost_full0__8\,
      I4 => Rd_Latency_Fifo_Full,
      I5 => Rd_Latency_Fifo_Rd_En_out,
      O => \full_i_1__0_n_0\
    );
\full_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440800880084004"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => \full_i_3__0_n_0\,
      I2 => \rptr_reg_n_0_[4]\,
      I3 => \wptr_reg_n_0_[4]\,
      I4 => \wptr_reg_n_0_[3]\,
      I5 => \full_i_4__0_n_0\,
      O => \almost_full0__8\
    );
\full_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041820014000082"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[2]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[1]\,
      I4 => \wptr_reg_n_0_[0]\,
      I5 => \rptr_reg_n_0_[1]\,
      O => \full_i_3__0_n_0\
    );
\full_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      O => \full_i_4__0_n_0\
    );
full_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \full_i_1__0_n_0\,
      Q => Rd_Latency_Fifo_Full,
      R => SR(0)
    );
mem_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(1 downto 0),
      DIB(1 downto 0) => Q(3 downto 2),
      DIC(1 downto 0) => Q(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_0_5_n_0,
      DOA(0) => mem_reg_0_31_0_5_n_1,
      DOB(1) => mem_reg_0_31_0_5_n_2,
      DOB(0) => mem_reg_0_31_0_5_n_3,
      DOC(1) => mem_reg_0_31_0_5_n_4,
      DOC(0) => mem_reg_0_31_0_5_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(13 downto 12),
      DIB(1 downto 0) => Q(15 downto 14),
      DIC(1 downto 0) => Q(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_12_17_n_0,
      DOA(0) => mem_reg_0_31_12_17_n_1,
      DOB(1) => mem_reg_0_31_12_17_n_2,
      DOB(0) => mem_reg_0_31_12_17_n_3,
      DOC(1) => mem_reg_0_31_12_17_n_4,
      DOC(0) => mem_reg_0_31_12_17_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(19 downto 18),
      DIB(1 downto 0) => Q(21 downto 20),
      DIC(1 downto 0) => Q(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_18_23_n_0,
      DOA(0) => mem_reg_0_31_18_23_n_1,
      DOB(1) => mem_reg_0_31_18_23_n_2,
      DOB(0) => mem_reg_0_31_18_23_n_3,
      DOC(1) => mem_reg_0_31_18_23_n_4,
      DOC(0) => mem_reg_0_31_18_23_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(25 downto 24),
      DIB(1 downto 0) => Q(27 downto 26),
      DIC(1 downto 0) => Q(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_24_29_n_0,
      DOA(0) => mem_reg_0_31_24_29_n_1,
      DOB(1) => mem_reg_0_31_24_29_n_2,
      DOB(0) => mem_reg_0_31_24_29_n_3,
      DOC(1) => mem_reg_0_31_24_29_n_4,
      DOC(0) => mem_reg_0_31_24_29_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_30_32: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(31 downto 30),
      DIB(1) => '0',
      DIB(0) => Q(32),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_30_32_n_0,
      DOA(0) => mem_reg_0_31_30_32_n_1,
      DOB(1) => NLW_mem_reg_0_31_30_32_DOB_UNCONNECTED(1),
      DOB(0) => mem_reg_0_31_30_32_n_3,
      DOC(1 downto 0) => NLW_mem_reg_0_31_30_32_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_31_30_32_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
mem_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => \rptr_reg_n_0_[4]\,
      ADDRA(3) => \rptr_reg_n_0_[3]\,
      ADDRA(2) => \rptr_reg_n_0_[2]\,
      ADDRA(1) => \rptr_reg_n_0_[1]\,
      ADDRA(0) => \rptr_reg_n_0_[0]\,
      ADDRB(4) => \rptr_reg_n_0_[4]\,
      ADDRB(3) => \rptr_reg_n_0_[3]\,
      ADDRB(2) => \rptr_reg_n_0_[2]\,
      ADDRB(1) => \rptr_reg_n_0_[1]\,
      ADDRB(0) => \rptr_reg_n_0_[0]\,
      ADDRC(4) => \rptr_reg_n_0_[4]\,
      ADDRC(3) => \rptr_reg_n_0_[3]\,
      ADDRC(2) => \rptr_reg_n_0_[2]\,
      ADDRC(1) => \rptr_reg_n_0_[1]\,
      ADDRC(0) => \rptr_reg_n_0_[0]\,
      ADDRD(4) => \wptr_reg_n_0_[4]\,
      ADDRD(3) => \wptr_reg_n_0_[3]\,
      ADDRD(2) => \wptr_reg_n_0_[2]\,
      ADDRD(1) => \wptr_reg_n_0_[1]\,
      ADDRD(0) => \wptr_reg_n_0_[0]\,
      DIA(1 downto 0) => Q(7 downto 6),
      DIB(1 downto 0) => Q(9 downto 8),
      DIC(1 downto 0) => Q(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => mem_reg_0_31_6_11_n_0,
      DOA(0) => mem_reg_0_31_6_11_n_1,
      DOB(1) => mem_reg_0_31_6_11_n_2,
      DOB(0) => mem_reg_0_31_6_11_n_3,
      DOC(1) => mem_reg_0_31_6_11_n_4,
      DOC(0) => mem_reg_0_31_6_11_n_5,
      DOD(1 downto 0) => NLW_mem_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => core_aclk,
      WE => E(0)
    );
\rptr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      O => \rptr[0]_i_1__3_n_0\
    );
\rptr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      O => \rptr[1]_i_1__3_n_0\
    );
\rptr[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rptr_reg_n_0_[0]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[2]\,
      O => \rptr[2]_i_1__3_n_0\
    );
\rptr[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rptr_reg_n_0_[1]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[2]\,
      I3 => \rptr_reg_n_0_[3]\,
      O => \rptr[3]_i_1__3_n_0\
    );
\rptr[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rptr_reg_n_0_[2]\,
      I1 => \rptr_reg_n_0_[0]\,
      I2 => \rptr_reg_n_0_[1]\,
      I3 => \rptr_reg_n_0_[3]\,
      I4 => \rptr_reg_n_0_[4]\,
      O => \rptr[4]_i_1__3_n_0\
    );
\rptr[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En,
      I1 => Read_Latency_One_D1,
      O => Rd_Latency_Fifo_Rd_En_out
    );
\rptr[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rptr_reg_n_0_[3]\,
      I1 => \rptr_reg_n_0_[1]\,
      I2 => \rptr_reg_n_0_[0]\,
      I3 => \rptr_reg_n_0_[2]\,
      I4 => \rptr_reg_n_0_[4]\,
      I5 => \rptr_reg_n_0_[5]\,
      O => \rptr[5]_i_2__0_n_0\
    );
\rptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[0]_i_1__3_n_0\,
      Q => \rptr_reg_n_0_[0]\,
      R => SR(0)
    );
\rptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[1]_i_1__3_n_0\,
      Q => \rptr_reg_n_0_[1]\,
      R => SR(0)
    );
\rptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[2]_i_1__3_n_0\,
      Q => \rptr_reg_n_0_[2]\,
      R => SR(0)
    );
\rptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[3]_i_1__3_n_0\,
      Q => \rptr_reg_n_0_[3]\,
      R => SR(0)
    );
\rptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[4]_i_1__3_n_0\,
      Q => \rptr_reg_n_0_[4]\,
      R => SR(0)
    );
\rptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_out,
      D => \rptr[5]_i_2__0_n_0\,
      Q => \rptr_reg_n_0_[5]\,
      R => SR(0)
    );
\wptr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\wptr[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\wptr[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wptr_reg_n_0_[0]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\wptr[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wptr_reg_n_0_[1]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[2]\,
      I3 => \wptr_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\wptr[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wptr_reg_n_0_[2]\,
      I1 => \wptr_reg_n_0_[0]\,
      I2 => \wptr_reg_n_0_[1]\,
      I3 => \wptr_reg_n_0_[3]\,
      I4 => \wptr_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\wptr[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wptr_reg_n_0_[3]\,
      I1 => \wptr_reg_n_0_[1]\,
      I2 => \wptr_reg_n_0_[0]\,
      I3 => \wptr_reg_n_0_[2]\,
      I4 => \wptr_reg_n_0_[4]\,
      I5 => \wptr_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\wptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(0),
      Q => \wptr_reg_n_0_[0]\,
      R => SR(0)
    );
\wptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(1),
      Q => \wptr_reg_n_0_[1]\,
      R => SR(0)
    );
\wptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(2),
      Q => \wptr_reg_n_0_[2]\,
      R => SR(0)
    );
\wptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(3),
      Q => \wptr_reg_n_0_[3]\,
      R => SR(0)
    );
\wptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(4),
      Q => \wptr_reg_n_0_[4]\,
      R => SR(0)
    );
\wptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => \p_0_in__4\(5),
      Q => \wptr_reg_n_0_[5]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync is
  port (
    \out\ : out STD_LOGIC;
    Intr_In_sync : out STD_LOGIC_VECTOR ( 1 downto 0 );
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_in_d1_cdc_from_reg0 : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    s_level_out_bus_d6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync : entity is "axi_perf_mon_v5_0_12_intr_sync";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync is
begin
\GEN_SYNC[0].cdc_sync_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_39
     port map (
      Intr_In_sync(0) => Intr_In_sync(0),
      core_aclk => core_aclk,
      core_aresetn(0) => core_aresetn(0),
      \out\ => \out\,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      s_axi_aclk => s_axi_aclk,
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0)
    );
\GEN_SYNC[1].cdc_sync_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_40
     port map (
      Intr_In_sync(0) => Intr_In_sync(1),
      core_aclk => core_aclk,
      core_aresetn(0) => core_aresetn(0),
      s_axi_aclk => s_axi_aclk,
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile is
  port (
    Wtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC;
    wr_latency_start_d1_reg_0 : out STD_LOGIC;
    S2_Read_Byte_Cnt_En : out STD_LOGIC;
    Ext_Trig_Metric_en : out STD_LOGIC;
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_0\ : out STD_LOGIC;
    \Accum_i_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[31]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_2\ : out STD_LOGIC;
    \Accum_i_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Max_Read_Latency_Int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[4]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_8\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_latency_start : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Write_Beat_Cnt_En10 : in STD_LOGIC;
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Lat_Start : in STD_LOGIC;
    slot_2_axi_awvalid : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    slot_2_axi_wlast : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    \Accum_i_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_10\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_11\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_12\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_13\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_14\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rd_Lat_Start_CDC_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile : entity is "axi_perf_mon_v5_0_12_metric_calc_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile is
  signal \Accum_i[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7__4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8__4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9__3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__4_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^accum_i_reg[31]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_2__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal Count_Out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Data_valid_reg : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal \F34_Rd_Vld_reg_d2_i_1__1_n_0\ : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F3_WR_LAT_START_n_1 : STD_LOGIC;
  signal F3_WR_LAT_START_n_2 : STD_LOGIC;
  signal F3_WR_LAT_START_n_3 : STD_LOGIC;
  signal F3_WR_LAT_START_n_4 : STD_LOGIC;
  signal F3_WR_LAT_START_n_41 : STD_LOGIC;
  signal F3_WR_LAT_START_n_42 : STD_LOGIC;
  signal F3_WR_LAT_START_n_43 : STD_LOGIC;
  signal F3_WR_LAT_START_n_44 : STD_LOGIC;
  signal F3_WR_LAT_START_n_45 : STD_LOGIC;
  signal F3_WR_LAT_START_n_46 : STD_LOGIC;
  signal F3_WR_LAT_START_n_47 : STD_LOGIC;
  signal F3_WR_LAT_START_n_48 : STD_LOGIC;
  signal F3_WR_LAT_START_n_49 : STD_LOGIC;
  signal F3_WR_LAT_START_n_5 : STD_LOGIC;
  signal F3_WR_LAT_START_n_50 : STD_LOGIC;
  signal F3_WR_LAT_START_n_51 : STD_LOGIC;
  signal F3_WR_LAT_START_n_52 : STD_LOGIC;
  signal F3_WR_LAT_START_n_53 : STD_LOGIC;
  signal F3_WR_LAT_START_n_54 : STD_LOGIC;
  signal F3_WR_LAT_START_n_55 : STD_LOGIC;
  signal F3_WR_LAT_START_n_56 : STD_LOGIC;
  signal F3_WR_LAT_START_n_57 : STD_LOGIC;
  signal F3_WR_LAT_START_n_58 : STD_LOGIC;
  signal F3_WR_LAT_START_n_59 : STD_LOGIC;
  signal F3_WR_LAT_START_n_6 : STD_LOGIC;
  signal F3_WR_LAT_START_n_60 : STD_LOGIC;
  signal F3_WR_LAT_START_n_61 : STD_LOGIC;
  signal F3_WR_LAT_START_n_62 : STD_LOGIC;
  signal F3_WR_LAT_START_n_63 : STD_LOGIC;
  signal F3_WR_LAT_START_n_64 : STD_LOGIC;
  signal F3_WR_LAT_START_n_65 : STD_LOGIC;
  signal F3_WR_LAT_START_n_66 : STD_LOGIC;
  signal F3_WR_LAT_START_n_67 : STD_LOGIC;
  signal F3_WR_LAT_START_n_68 : STD_LOGIC;
  signal F3_WR_LAT_START_n_69 : STD_LOGIC;
  signal F3_WR_LAT_START_n_7 : STD_LOGIC;
  signal F3_WR_LAT_START_n_70 : STD_LOGIC;
  signal F3_WR_LAT_START_n_71 : STD_LOGIC;
  signal F3_WR_LAT_START_n_72 : STD_LOGIC;
  signal F3_WR_LAT_START_n_8 : STD_LOGIC;
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal F4_WR_LAT_END_n_10 : STD_LOGIC;
  signal F4_WR_LAT_END_n_11 : STD_LOGIC;
  signal F4_WR_LAT_END_n_12 : STD_LOGIC;
  signal F4_WR_LAT_END_n_13 : STD_LOGIC;
  signal F4_WR_LAT_END_n_14 : STD_LOGIC;
  signal F4_WR_LAT_END_n_15 : STD_LOGIC;
  signal F4_WR_LAT_END_n_16 : STD_LOGIC;
  signal F4_WR_LAT_END_n_17 : STD_LOGIC;
  signal F4_WR_LAT_END_n_18 : STD_LOGIC;
  signal F4_WR_LAT_END_n_19 : STD_LOGIC;
  signal F4_WR_LAT_END_n_2 : STD_LOGIC;
  signal F4_WR_LAT_END_n_20 : STD_LOGIC;
  signal F4_WR_LAT_END_n_21 : STD_LOGIC;
  signal F4_WR_LAT_END_n_22 : STD_LOGIC;
  signal F4_WR_LAT_END_n_23 : STD_LOGIC;
  signal F4_WR_LAT_END_n_24 : STD_LOGIC;
  signal F4_WR_LAT_END_n_25 : STD_LOGIC;
  signal F4_WR_LAT_END_n_26 : STD_LOGIC;
  signal F4_WR_LAT_END_n_27 : STD_LOGIC;
  signal F4_WR_LAT_END_n_28 : STD_LOGIC;
  signal F4_WR_LAT_END_n_29 : STD_LOGIC;
  signal F4_WR_LAT_END_n_3 : STD_LOGIC;
  signal F4_WR_LAT_END_n_30 : STD_LOGIC;
  signal F4_WR_LAT_END_n_31 : STD_LOGIC;
  signal F4_WR_LAT_END_n_32 : STD_LOGIC;
  signal F4_WR_LAT_END_n_33 : STD_LOGIC;
  signal F4_WR_LAT_END_n_34 : STD_LOGIC;
  signal F4_WR_LAT_END_n_35 : STD_LOGIC;
  signal F4_WR_LAT_END_n_36 : STD_LOGIC;
  signal F4_WR_LAT_END_n_37 : STD_LOGIC;
  signal F4_WR_LAT_END_n_38 : STD_LOGIC;
  signal F4_WR_LAT_END_n_39 : STD_LOGIC;
  signal F4_WR_LAT_END_n_4 : STD_LOGIC;
  signal F4_WR_LAT_END_n_40 : STD_LOGIC;
  signal F4_WR_LAT_END_n_41 : STD_LOGIC;
  signal F4_WR_LAT_END_n_42 : STD_LOGIC;
  signal F4_WR_LAT_END_n_43 : STD_LOGIC;
  signal F4_WR_LAT_END_n_44 : STD_LOGIC;
  signal F4_WR_LAT_END_n_45 : STD_LOGIC;
  signal F4_WR_LAT_END_n_46 : STD_LOGIC;
  signal F4_WR_LAT_END_n_47 : STD_LOGIC;
  signal F4_WR_LAT_END_n_48 : STD_LOGIC;
  signal F4_WR_LAT_END_n_49 : STD_LOGIC;
  signal F4_WR_LAT_END_n_5 : STD_LOGIC;
  signal F4_WR_LAT_END_n_50 : STD_LOGIC;
  signal F4_WR_LAT_END_n_51 : STD_LOGIC;
  signal F4_WR_LAT_END_n_52 : STD_LOGIC;
  signal F4_WR_LAT_END_n_53 : STD_LOGIC;
  signal F4_WR_LAT_END_n_54 : STD_LOGIC;
  signal F4_WR_LAT_END_n_55 : STD_LOGIC;
  signal F4_WR_LAT_END_n_56 : STD_LOGIC;
  signal F4_WR_LAT_END_n_57 : STD_LOGIC;
  signal F4_WR_LAT_END_n_58 : STD_LOGIC;
  signal F4_WR_LAT_END_n_59 : STD_LOGIC;
  signal F4_WR_LAT_END_n_60 : STD_LOGIC;
  signal F4_WR_LAT_END_n_61 : STD_LOGIC;
  signal F4_WR_LAT_END_n_62 : STD_LOGIC;
  signal F4_WR_LAT_END_n_63 : STD_LOGIC;
  signal F4_WR_LAT_END_n_64 : STD_LOGIC;
  signal F4_WR_LAT_END_n_65 : STD_LOGIC;
  signal F4_WR_LAT_END_n_66 : STD_LOGIC;
  signal F4_WR_LAT_END_n_7 : STD_LOGIC;
  signal F4_WR_LAT_END_n_8 : STD_LOGIC;
  signal F4_WR_LAT_END_n_9 : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal \First_Read_reg_i_1__1_n_0\ : STD_LOGIC;
  signal First_Write_reg : STD_LOGIC;
  signal \First_Write_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal Last_Read : STD_LOGIC;
  signal Last_Read_buf : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Last_Write_reg : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \^max_read_latency_int_reg[30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Max_Read_Latency_Int_reg[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__1_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__1_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__1_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__1_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__1_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__1_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__1_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__1_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__1_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__1_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__1_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__1_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__1_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__1_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__1_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__1_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__1_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__1_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__1_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__1_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal \No_Rd_Ready_i_1__1_n_0\ : STD_LOGIC;
  signal No_Rd_Ready_reg_n_0 : STD_LOGIC;
  signal \No_Wr_Ready_i_1__1_n_0\ : STD_LOGIC;
  signal No_Wr_Ready_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Rd_Add_Issue_i_1__1_n_0\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_En_i_3__1_n_0\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal \^rd_latency_fifo_wr_en_reg_0\ : STD_LOGIC;
  signal Read_Byte_Cnt0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Read_Latency_En_Int1_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal \Read_going_on_i_1__1_n_0\ : STD_LOGIC;
  signal \^rtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S2_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^s2_read_byte_cnt_en\ : STD_LOGIC;
  signal S2_Read_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal S2_Write_Byte_Cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S2_Write_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Wr_Add_Issue_i_1__1_n_0\ : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \^write_beat_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Beat_Cnt_En1 : STD_LOGIC;
  signal \^write_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal \Write_going_on_i_1__1_n_0\ : STD_LOGIC;
  signal \^wtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_40_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_5_n_0 : STD_LOGIC;
  signal num_rd_beats : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_rd_beats[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_2__1_n_0\ : STD_LOGIC;
  signal num_read_beat_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_latency_cnt_inst_n_0 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_1 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_10 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_11 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_12 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_13 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_14 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_15 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_16 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_17 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_18 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_19 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_2 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_20 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_21 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_22 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_23 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_24 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_25 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_26 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_27 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_28 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_29 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_3 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_30 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_31 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_32 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_4 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_5 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_6 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_7 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_8 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_9 : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_fifo_inst_n_0 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_1 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_10 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_11 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_12 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_13 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_14 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_15 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_16 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_17 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_18 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_19 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_2 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_20 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_21 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_22 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_23 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_24 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_25 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_26 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_27 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_28 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_29 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_30 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_31 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_32 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_33 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_34 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_35 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_36 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_4 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_5 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_6 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_7 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_8 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_9 : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal update_max_Wr_Lat : STD_LOGIC;
  signal \update_max_Wr_Lat_i_10__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_11__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_13__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_14__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_15__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_16__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_17__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_18__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_19__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_1__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_20__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_22__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_23__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_24__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_25__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_26__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_27__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_28__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_29__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_30__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_31__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_32__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_33__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_34__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_35__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_36__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_37__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_4__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_5__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_6__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_7__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_8__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_9__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__1_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__1_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__1_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__1_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__1_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__1_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__1_n_3\ : STD_LOGIC;
  signal update_min_Wr_Lat : STD_LOGIC;
  signal \update_min_Wr_Lat_i_10__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_11__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_13__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_14__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_15__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_16__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_17__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_18__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_19__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_1__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_20__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_22__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_23__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_24__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_25__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_26__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_27__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_28__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_29__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_30__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_31__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_32__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_33__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_34__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_35__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_36__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_37__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_4__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_5__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_6__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_7__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_8__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_9__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__1_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__1_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__1_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__1_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__1_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__1_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__1_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__1_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__1_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__1_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__1_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__1_n_3\ : STD_LOGIC;
  signal wr_byte_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  signal wr_latency_start_d1 : STD_LOGIC;
  signal \NLW_Accum_i_reg[31]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Accum_i_reg[31]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_update_max_Wr_Lat_reg_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_12__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_21__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \First_Read_reg_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \First_Write_reg_i_1__1\ : label is "soft_lutpair204";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2__0\ : label is "soft_lutpair203";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Read_going_on_i_1__1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \Write_going_on_i_1__1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \num_rd_beats[1]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \num_rd_beats[2]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \num_rd_beats[3]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \num_rd_beats[4]_i_1__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \num_rd_beats[7]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \num_rd_beats[8]_i_2__1\ : label is "soft_lutpair207";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
  attribute RTL_MAX_FANOUT of rst_int_n_reg : label is "found";
  attribute SOFT_HLUTNM of \update_max_Wr_Lat_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \update_min_Wr_Lat_i_1__1\ : label is "soft_lutpair209";
begin
  \Accum_i_reg[31]_7\(31 downto 0) <= \^accum_i_reg[31]_7\(31 downto 0);
  \Accum_i_reg[31]_8\(31 downto 0) <= \^accum_i_reg[31]_8\(31 downto 0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) <= \^max_read_latency_int_reg[30]_0\(30 downto 0);
  Q(30 downto 0) <= \^q\(30 downto 0);
  Rd_Latency_Fifo_Wr_En_reg_0 <= \^rd_latency_fifo_wr_en_reg_0\;
  Read_Latency_En(0) <= \^read_latency_en\(0);
  Rtrans_Cnt_En(0) <= \^rtrans_cnt_en\(0);
  S2_Read_Byte_Cnt_En <= \^s2_read_byte_cnt_en\;
  Write_Beat_Cnt_En(0) <= \^write_beat_cnt_en\(0);
  Write_Latency_En(0) <= \^write_latency_en\(0);
  Wtrans_Cnt_En(0) <= \^wtrans_cnt_en\(0);
\Accum_i[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i[11]_i_2__1_n_0\
    );
\Accum_i[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i[11]_i_3__1_n_0\
    );
\Accum_i[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i[11]_i_4__1_n_0\
    );
\Accum_i[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i[11]_i_5__1_n_0\
    );
\Accum_i[11]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i[11]_i_6__1_n_0\
    );
\Accum_i[11]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i[11]_i_7__1_n_0\
    );
\Accum_i[11]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i[11]_i_8__1_n_0\
    );
\Accum_i[11]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i[11]_i_9__1_n_0\
    );
\Accum_i[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i[15]_i_2__1_n_0\
    );
\Accum_i[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i[15]_i_3__1_n_0\
    );
\Accum_i[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i[15]_i_4__1_n_0\
    );
\Accum_i[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i[15]_i_5__1_n_0\
    );
\Accum_i[15]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i[15]_i_6__1_n_0\
    );
\Accum_i[15]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i[15]_i_7__1_n_0\
    );
\Accum_i[15]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i[15]_i_8__1_n_0\
    );
\Accum_i[15]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i[15]_i_9__1_n_0\
    );
\Accum_i[19]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i[19]_i_2__3_n_0\
    );
\Accum_i[19]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i[19]_i_2__4_n_0\
    );
\Accum_i[19]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i[19]_i_3__3_n_0\
    );
\Accum_i[19]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i[19]_i_3__4_n_0\
    );
\Accum_i[19]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i[19]_i_4__3_n_0\
    );
\Accum_i[19]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i[19]_i_4__4_n_0\
    );
\Accum_i[19]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i[19]_i_5__1_n_0\
    );
\Accum_i[19]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i[19]_i_5__4_n_0\
    );
\Accum_i[19]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i[19]_i_6__3_n_0\
    );
\Accum_i[19]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i[19]_i_6__4_n_0\
    );
\Accum_i[19]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i[19]_i_7__3_n_0\
    );
\Accum_i[19]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i[19]_i_7__4_n_0\
    );
\Accum_i[19]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i[19]_i_8__1_n_0\
    );
\Accum_i[19]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i[19]_i_9__1_n_0\
    );
\Accum_i[23]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i[23]_i_2__3_n_0\
    );
\Accum_i[23]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i[23]_i_2__4_n_0\
    );
\Accum_i[23]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i[23]_i_3__3_n_0\
    );
\Accum_i[23]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i[23]_i_3__4_n_0\
    );
\Accum_i[23]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i[23]_i_4__3_n_0\
    );
\Accum_i[23]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i[23]_i_4__4_n_0\
    );
\Accum_i[23]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i[23]_i_5__3_n_0\
    );
\Accum_i[23]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i[23]_i_5__4_n_0\
    );
\Accum_i[23]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i[23]_i_6__3_n_0\
    );
\Accum_i[23]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i[23]_i_6__4_n_0\
    );
\Accum_i[23]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i[23]_i_7__3_n_0\
    );
\Accum_i[23]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i[23]_i_7__4_n_0\
    );
\Accum_i[23]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i[23]_i_8__3_n_0\
    );
\Accum_i[23]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i[23]_i_8__4_n_0\
    );
\Accum_i[23]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i[23]_i_9__3_n_0\
    );
\Accum_i[23]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i[23]_i_9__4_n_0\
    );
\Accum_i[27]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i[27]_i_2__3_n_0\
    );
\Accum_i[27]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i[27]_i_2__4_n_0\
    );
\Accum_i[27]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i[27]_i_3__3_n_0\
    );
\Accum_i[27]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i[27]_i_3__4_n_0\
    );
\Accum_i[27]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i[27]_i_4__3_n_0\
    );
\Accum_i[27]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i[27]_i_4__4_n_0\
    );
\Accum_i[27]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i[27]_i_5__3_n_0\
    );
\Accum_i[27]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i[27]_i_5__4_n_0\
    );
\Accum_i[27]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i[27]_i_6__3_n_0\
    );
\Accum_i[27]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i[27]_i_6__4_n_0\
    );
\Accum_i[27]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i[27]_i_7__3_n_0\
    );
\Accum_i[27]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i[27]_i_7__4_n_0\
    );
\Accum_i[27]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i[27]_i_8__3_n_0\
    );
\Accum_i[27]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i[27]_i_8__4_n_0\
    );
\Accum_i[27]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i[27]_i_9__3_n_0\
    );
\Accum_i[27]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i[27]_i_9__4_n_0\
    );
\Accum_i[31]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i[31]_i_3__2_n_0\
    );
\Accum_i[31]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i[31]_i_3__3_n_0\
    );
\Accum_i[31]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i[31]_i_4__3_n_0\
    );
\Accum_i[31]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i[31]_i_4__4_n_0\
    );
\Accum_i[31]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i[31]_i_5__3_n_0\
    );
\Accum_i[31]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i[31]_i_5__4_n_0\
    );
\Accum_i[31]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(31),
      O => \Accum_i[31]_i_6__3_n_0\
    );
\Accum_i[31]_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(31),
      O => \Accum_i[31]_i_6__4_n_0\
    );
\Accum_i[31]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i[31]_i_7__3_n_0\
    );
\Accum_i[31]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i[31]_i_7__4_n_0\
    );
\Accum_i[31]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i[31]_i_8__3_n_0\
    );
\Accum_i[31]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i[31]_i_8__4_n_0\
    );
\Accum_i[31]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i[31]_i_9__3_n_0\
    );
\Accum_i[31]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s2_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i[31]_i_9__4_n_0\
    );
\Accum_i[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i[7]_i_2__1_n_0\
    );
\Accum_i[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i[7]_i_3__1_n_0\
    );
\Accum_i[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i[7]_i_4__1_n_0\
    );
\Accum_i[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => \Accum_i[7]_i_5__1_n_0\
    );
\Accum_i[7]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i[7]_i_6__1_n_0\
    );
\Accum_i[7]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i[7]_i_7__1_n_0\
    );
\Accum_i[7]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i[7]_i_8__1_n_0\
    );
\Accum_i[7]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => \Accum_i[7]_i_9__1_n_0\
    );
\Accum_i_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[11]_i_2__1_n_0\,
      DI(2) => \Accum_i[11]_i_3__1_n_0\,
      DI(1) => \Accum_i[11]_i_4__1_n_0\,
      DI(0) => \Accum_i[11]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(11 downto 8),
      S(3) => \Accum_i[11]_i_6__1_n_0\,
      S(2) => \Accum_i[11]_i_7__1_n_0\,
      S(1) => \Accum_i[11]_i_8__1_n_0\,
      S(0) => \Accum_i[11]_i_9__1_n_0\
    );
\Accum_i_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Byte_Cnt(11 downto 8),
      O(3 downto 0) => \Accum_i_reg[31]_6\(11 downto 8),
      S(3) => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0\,
      S(2) => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0\,
      S(1) => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0\,
      S(0) => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\Accum_i_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[15]_i_2__1_n_0\,
      DI(2) => \Accum_i[15]_i_3__1_n_0\,
      DI(1) => \Accum_i[15]_i_4__1_n_0\,
      DI(0) => \Accum_i[15]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(15 downto 12),
      S(3) => \Accum_i[15]_i_6__1_n_0\,
      S(2) => \Accum_i[15]_i_7__1_n_0\,
      S(1) => \Accum_i[15]_i_8__1_n_0\,
      S(0) => \Accum_i[15]_i_9__1_n_0\
    );
\Accum_i_reg[15]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Byte_Cnt(15 downto 12),
      O(3 downto 0) => \Accum_i_reg[31]_6\(15 downto 12),
      S(3) => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0\,
      S(2) => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0\,
      S(1) => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0\,
      S(0) => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\Accum_i_reg[19]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2__3_n_0\,
      DI(2) => \Accum_i[19]_i_3__3_n_0\,
      DI(1) => \Accum_i[19]_i_4__3_n_0\,
      DI(0) => \Accum_i[19]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(19 downto 16),
      S(3) => \Accum_i[19]_i_6__3_n_0\,
      S(2) => \Accum_i[19]_i_7__3_n_0\,
      S(1) => \Accum_i[19]_i_8__1_n_0\,
      S(0) => \Accum_i[19]_i_9__1_n_0\
    );
\Accum_i_reg[19]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2__4_n_0\,
      DI(2) => \Accum_i[19]_i_3__4_n_0\,
      DI(1) => \Accum_i[19]_i_4__4_n_0\,
      DI(0) => S2_Read_Byte_Cnt(16),
      O(3 downto 0) => \Accum_i_reg[31]_6\(19 downto 16),
      S(3) => \Accum_i[19]_i_5__4_n_0\,
      S(2) => \Accum_i[19]_i_6__4_n_0\,
      S(1) => \Accum_i[19]_i_7__4_n_0\,
      S(0) => \GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\Accum_i_reg[23]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2__3_n_0\,
      DI(2) => \Accum_i[23]_i_3__3_n_0\,
      DI(1) => \Accum_i[23]_i_4__3_n_0\,
      DI(0) => \Accum_i[23]_i_5__3_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(23 downto 20),
      S(3) => \Accum_i[23]_i_6__3_n_0\,
      S(2) => \Accum_i[23]_i_7__3_n_0\,
      S(1) => \Accum_i[23]_i_8__3_n_0\,
      S(0) => \Accum_i[23]_i_9__3_n_0\
    );
\Accum_i_reg[23]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2__4_n_0\,
      DI(2) => \Accum_i[23]_i_3__4_n_0\,
      DI(1) => \Accum_i[23]_i_4__4_n_0\,
      DI(0) => \Accum_i[23]_i_5__4_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(23 downto 20),
      S(3) => \Accum_i[23]_i_6__4_n_0\,
      S(2) => \Accum_i[23]_i_7__4_n_0\,
      S(1) => \Accum_i[23]_i_8__4_n_0\,
      S(0) => \Accum_i[23]_i_9__4_n_0\
    );
\Accum_i_reg[27]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2__3_n_0\,
      DI(2) => \Accum_i[27]_i_3__3_n_0\,
      DI(1) => \Accum_i[27]_i_4__3_n_0\,
      DI(0) => \Accum_i[27]_i_5__3_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(27 downto 24),
      S(3) => \Accum_i[27]_i_6__3_n_0\,
      S(2) => \Accum_i[27]_i_7__3_n_0\,
      S(1) => \Accum_i[27]_i_8__3_n_0\,
      S(0) => \Accum_i[27]_i_9__3_n_0\
    );
\Accum_i_reg[27]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2__4_n_0\,
      DI(2) => \Accum_i[27]_i_3__4_n_0\,
      DI(1) => \Accum_i[27]_i_4__4_n_0\,
      DI(0) => \Accum_i[27]_i_5__4_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(27 downto 24),
      S(3) => \Accum_i[27]_i_6__4_n_0\,
      S(2) => \Accum_i[27]_i_7__4_n_0\,
      S(1) => \Accum_i[27]_i_8__4_n_0\,
      S(0) => \Accum_i[27]_i_9__4_n_0\
    );
\Accum_i_reg[31]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__3_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_2__2_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_2__2_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2__2_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_3__2_n_0\,
      DI(1) => \Accum_i[31]_i_4__3_n_0\,
      DI(0) => \Accum_i[31]_i_5__3_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(31 downto 28),
      S(3) => \Accum_i[31]_i_6__3_n_0\,
      S(2) => \Accum_i[31]_i_7__3_n_0\,
      S(1) => \Accum_i[31]_i_8__3_n_0\,
      S(0) => \Accum_i[31]_i_9__3_n_0\
    );
\Accum_i_reg[31]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__4_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_2__3_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_2__3_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2__3_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_3__3_n_0\,
      DI(1) => \Accum_i[31]_i_4__4_n_0\,
      DI(0) => \Accum_i[31]_i_5__4_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(31 downto 28),
      S(3) => \Accum_i[31]_i_6__4_n_0\,
      S(2) => \Accum_i[31]_i_7__4_n_0\,
      S(1) => \Accum_i[31]_i_8__4_n_0\,
      S(0) => \Accum_i[31]_i_9__4_n_0\
    );
\Accum_i_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Write_Byte_Cnt(3 downto 0),
      O(3 downto 0) => \Accum_i_reg[31]_5\(3 downto 0),
      S(3) => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0\,
      S(2) => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0\,
      S(1) => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(0) => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Byte_Cnt(3 downto 0),
      O(3 downto 0) => \Accum_i_reg[31]_6\(3 downto 0),
      S(3) => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0\,
      S(2) => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0\,
      S(1) => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(0) => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__3_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__3_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__3_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__3_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[7]_i_2__1_n_0\,
      DI(2) => \Accum_i[7]_i_3__1_n_0\,
      DI(1) => \Accum_i[7]_i_4__1_n_0\,
      DI(0) => \Accum_i[7]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(7 downto 4),
      S(3) => \Accum_i[7]_i_6__1_n_0\,
      S(2) => \Accum_i[7]_i_7__1_n_0\,
      S(1) => \Accum_i[7]_i_8__1_n_0\,
      S(0) => \Accum_i[7]_i_9__1_n_0\
    );
\Accum_i_reg[7]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__4_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__4_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__4_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__4_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S2_Read_Byte_Cnt(7 downto 4),
      O(3 downto 0) => \Accum_i_reg[31]_6\(7 downto 4),
      S(3) => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0\,
      S(2) => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0\,
      S(1) => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0\,
      S(0) => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Data_valid_reg,
      Q => Data_valid_reg1,
      R => Wr_cnt_ld
    );
Data_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => Data_valid_reg,
      R => Wr_cnt_ld
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
\F34_Rd_Vld_reg_d2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F34_Rd_Vld_reg__0\,
      I1 => rst_int_n,
      I2 => F34_Rd_Vld_reg_d2,
      O => \F34_Rd_Vld_reg_d2_i_1__1_n_0\
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \F34_Rd_Vld_reg_d2_i_1__1_n_0\,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \F34_Rd_Vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_start_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(4) => F3_WR_LAT_START_n_4,
      Q(3) => F3_WR_LAT_START_n_5,
      Q(2) => F3_WR_LAT_START_n_6,
      Q(1) => F3_WR_LAT_START_n_7,
      Q(0) => F3_WR_LAT_START_n_8,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      \dout_reg[11]_0\(3) => F4_WR_LAT_END_n_43,
      \dout_reg[11]_0\(2) => F4_WR_LAT_END_n_44,
      \dout_reg[11]_0\(1) => F4_WR_LAT_END_n_45,
      \dout_reg[11]_0\(0) => F4_WR_LAT_END_n_46,
      \dout_reg[15]_0\(3) => F4_WR_LAT_END_n_47,
      \dout_reg[15]_0\(2) => F4_WR_LAT_END_n_48,
      \dout_reg[15]_0\(1) => F4_WR_LAT_END_n_49,
      \dout_reg[15]_0\(0) => F4_WR_LAT_END_n_50,
      \dout_reg[19]_0\(3) => F4_WR_LAT_END_n_51,
      \dout_reg[19]_0\(2) => F4_WR_LAT_END_n_52,
      \dout_reg[19]_0\(1) => F4_WR_LAT_END_n_53,
      \dout_reg[19]_0\(0) => F4_WR_LAT_END_n_54,
      \dout_reg[23]_0\(3) => F4_WR_LAT_END_n_55,
      \dout_reg[23]_0\(2) => F4_WR_LAT_END_n_56,
      \dout_reg[23]_0\(1) => F4_WR_LAT_END_n_57,
      \dout_reg[23]_0\(0) => F4_WR_LAT_END_n_58,
      \dout_reg[27]_0\(3) => F4_WR_LAT_END_n_59,
      \dout_reg[27]_0\(2) => F4_WR_LAT_END_n_60,
      \dout_reg[27]_0\(1) => F4_WR_LAT_END_n_61,
      \dout_reg[27]_0\(0) => F4_WR_LAT_END_n_62,
      \dout_reg[31]_0\(3) => F4_WR_LAT_END_n_63,
      \dout_reg[31]_0\(2) => F4_WR_LAT_END_n_64,
      \dout_reg[31]_0\(1) => F4_WR_LAT_END_n_65,
      \dout_reg[31]_0\(0) => F4_WR_LAT_END_n_66,
      \dout_reg[32]_0\(32) => F4_Rd_Data(32),
      \dout_reg[32]_0\(31) => F4_WR_LAT_END_n_7,
      \dout_reg[32]_0\(30) => F4_WR_LAT_END_n_8,
      \dout_reg[32]_0\(29) => F4_WR_LAT_END_n_9,
      \dout_reg[32]_0\(28) => F4_WR_LAT_END_n_10,
      \dout_reg[32]_0\(27) => F4_WR_LAT_END_n_11,
      \dout_reg[32]_0\(26) => F4_WR_LAT_END_n_12,
      \dout_reg[32]_0\(25) => F4_WR_LAT_END_n_13,
      \dout_reg[32]_0\(24) => F4_WR_LAT_END_n_14,
      \dout_reg[32]_0\(23) => F4_WR_LAT_END_n_15,
      \dout_reg[32]_0\(22) => F4_WR_LAT_END_n_16,
      \dout_reg[32]_0\(21) => F4_WR_LAT_END_n_17,
      \dout_reg[32]_0\(20) => F4_WR_LAT_END_n_18,
      \dout_reg[32]_0\(19) => F4_WR_LAT_END_n_19,
      \dout_reg[32]_0\(18) => F4_WR_LAT_END_n_20,
      \dout_reg[32]_0\(17) => F4_WR_LAT_END_n_21,
      \dout_reg[32]_0\(16) => F4_WR_LAT_END_n_22,
      \dout_reg[32]_0\(15) => F4_WR_LAT_END_n_23,
      \dout_reg[32]_0\(14) => F4_WR_LAT_END_n_24,
      \dout_reg[32]_0\(13) => F4_WR_LAT_END_n_25,
      \dout_reg[32]_0\(12) => F4_WR_LAT_END_n_26,
      \dout_reg[32]_0\(11) => F4_WR_LAT_END_n_27,
      \dout_reg[32]_0\(10) => F4_WR_LAT_END_n_28,
      \dout_reg[32]_0\(9) => F4_WR_LAT_END_n_29,
      \dout_reg[32]_0\(8) => F4_WR_LAT_END_n_30,
      \dout_reg[32]_0\(7) => F4_WR_LAT_END_n_31,
      \dout_reg[32]_0\(6) => F4_WR_LAT_END_n_32,
      \dout_reg[32]_0\(5) => F4_WR_LAT_END_n_33,
      \dout_reg[32]_0\(4) => F4_WR_LAT_END_n_34,
      \dout_reg[32]_0\(3) => F4_WR_LAT_END_n_35,
      \dout_reg[32]_0\(2) => F4_WR_LAT_END_n_36,
      \dout_reg[32]_0\(1) => F4_WR_LAT_END_n_37,
      \dout_reg[32]_0\(0) => F4_WR_LAT_END_n_38,
      \dout_reg[7]_0\(3) => F4_WR_LAT_END_n_39,
      \dout_reg[7]_0\(2) => F4_WR_LAT_END_n_40,
      \dout_reg[7]_0\(1) => F4_WR_LAT_END_n_41,
      \dout_reg[7]_0\(0) => F4_WR_LAT_END_n_42,
      empty_reg_0(0) => F34_Rd_En
    );
F4_WR_LAT_END: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_end_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(32) => F4_Rd_Data(32),
      Q(31) => F4_WR_LAT_END_n_7,
      Q(30) => F4_WR_LAT_END_n_8,
      Q(29) => F4_WR_LAT_END_n_9,
      Q(28) => F4_WR_LAT_END_n_10,
      Q(27) => F4_WR_LAT_END_n_11,
      Q(26) => F4_WR_LAT_END_n_12,
      Q(25) => F4_WR_LAT_END_n_13,
      Q(24) => F4_WR_LAT_END_n_14,
      Q(23) => F4_WR_LAT_END_n_15,
      Q(22) => F4_WR_LAT_END_n_16,
      Q(21) => F4_WR_LAT_END_n_17,
      Q(20) => F4_WR_LAT_END_n_18,
      Q(19) => F4_WR_LAT_END_n_19,
      Q(18) => F4_WR_LAT_END_n_20,
      Q(17) => F4_WR_LAT_END_n_21,
      Q(16) => F4_WR_LAT_END_n_22,
      Q(15) => F4_WR_LAT_END_n_23,
      Q(14) => F4_WR_LAT_END_n_24,
      Q(13) => F4_WR_LAT_END_n_25,
      Q(12) => F4_WR_LAT_END_n_26,
      Q(11) => F4_WR_LAT_END_n_27,
      Q(10) => F4_WR_LAT_END_n_28,
      Q(9) => F4_WR_LAT_END_n_29,
      Q(8) => F4_WR_LAT_END_n_30,
      Q(7) => F4_WR_LAT_END_n_31,
      Q(6) => F4_WR_LAT_END_n_32,
      Q(5) => F4_WR_LAT_END_n_33,
      Q(4) => F4_WR_LAT_END_n_34,
      Q(3) => F4_WR_LAT_END_n_35,
      Q(2) => F4_WR_LAT_END_n_36,
      Q(1) => F4_WR_LAT_END_n_37,
      Q(0) => F4_WR_LAT_END_n_38,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(3) => F4_WR_LAT_END_n_43,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(2) => F4_WR_LAT_END_n_44,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(1) => F4_WR_LAT_END_n_45,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(0) => F4_WR_LAT_END_n_46,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(3) => F4_WR_LAT_END_n_47,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(2) => F4_WR_LAT_END_n_48,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(1) => F4_WR_LAT_END_n_49,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(0) => F4_WR_LAT_END_n_50,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(3) => F4_WR_LAT_END_n_51,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(2) => F4_WR_LAT_END_n_52,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(1) => F4_WR_LAT_END_n_53,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(0) => F4_WR_LAT_END_n_54,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(3) => F4_WR_LAT_END_n_55,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(2) => F4_WR_LAT_END_n_56,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(1) => F4_WR_LAT_END_n_57,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(0) => F4_WR_LAT_END_n_58,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(3) => F4_WR_LAT_END_n_59,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(2) => F4_WR_LAT_END_n_60,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(1) => F4_WR_LAT_END_n_61,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(0) => F4_WR_LAT_END_n_62,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(3) => F4_WR_LAT_END_n_63,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(2) => F4_WR_LAT_END_n_64,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(1) => F4_WR_LAT_END_n_65,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(0) => F4_WR_LAT_END_n_66,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(3) => F4_WR_LAT_END_n_39,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(2) => F4_WR_LAT_END_n_40,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(1) => F4_WR_LAT_END_n_41,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(0) => F4_WR_LAT_END_n_42,
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      rptr_reg(4) => F3_WR_LAT_START_n_4,
      rptr_reg(3) => F3_WR_LAT_START_n_5,
      rptr_reg(2) => F3_WR_LAT_START_n_6,
      rptr_reg(1) => F3_WR_LAT_START_n_7,
      rptr_reg(0) => F3_WR_LAT_START_n_8,
      \rptr_reg[0]\(0) => F34_Rd_En
    );
\First_Read_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_2_axi_rready,
      I1 => slot_2_axi_rvalid,
      I2 => Read_going_on,
      O => \First_Read_reg_i_1__1_n_0\
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \First_Read_reg_i_1__1_n_0\,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
\First_Write_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_2_axi_wvalid,
      I1 => slot_2_axi_wready,
      I2 => Write_going_on,
      O => \First_Write_reg_i_1__1_n_0\
    );
First_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \First_Write_reg_i_1__1_n_0\,
      Q => First_Write_reg,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      I1 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      I2 => num_rd_beats(8),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      I4 => num_rd_beats(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => Read_Byte_Cnt0(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFF80880000"
    )
        port map (
      I0 => Last_Read_buf,
      I1 => rst_int_n,
      I2 => \^ext_trig_metric_en\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \^s2_read_byte_cnt_en\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__1_n_0\,
      Q => \^s2_read_byte_cnt_en\,
      R => '0'
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(0),
      Q => S2_Read_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(10),
      Q => S2_Read_Byte_Cnt(10),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      O(3 downto 0) => Read_Byte_Cnt0(10 downto 7),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(11),
      Q => S2_Read_Byte_Cnt(11),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(12),
      Q => S2_Read_Byte_Cnt(12),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(13),
      Q => S2_Read_Byte_Cnt(13),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(14),
      Q => S2_Read_Byte_Cnt(14),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      O(3 downto 0) => Read_Byte_Cnt0(14 downto 11),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(15),
      Q => S2_Read_Byte_Cnt(15),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(16),
      Q => S2_Read_Byte_Cnt(16),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      O(3 downto 2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Read_Byte_Cnt0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(1),
      Q => S2_Read_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(2),
      Q => S2_Read_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(2 downto 0) => Read_Byte_Cnt0(2 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(3),
      Q => S2_Read_Byte_Cnt(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(4),
      Q => S2_Read_Byte_Cnt(4),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(5),
      Q => S2_Read_Byte_Cnt(5),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(6),
      Q => S2_Read_Byte_Cnt(6),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      DI(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      DI(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(3 downto 1) => Read_Byte_Cnt0(6 downto 4),
      O(0) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      S(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(7),
      Q => S2_Read_Byte_Cnt(7),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(8),
      Q => S2_Read_Byte_Cnt(8),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(9),
      Q => S2_Read_Byte_Cnt(9),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => \^rtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En10,
      Q => Write_Beat_Cnt_En1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En1,
      Q => \^write_beat_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => slot_2_axi_wstrb(2),
      I1 => slot_2_axi_wstrb(3),
      I2 => slot_2_axi_wstrb(0),
      I3 => slot_2_axi_wstrb(1),
      I4 => count_40_return(0),
      O => wr_byte_cnt(0)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C99393369336366C"
    )
        port map (
      I0 => count_40_return(0),
      I1 => count_40_return(1),
      I2 => slot_2_axi_wstrb(2),
      I3 => slot_2_axi_wstrb(1),
      I4 => slot_2_axi_wstrb(0),
      I5 => slot_2_axi_wstrb(3),
      O => wr_byte_cnt(1)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slot_2_axi_wstrb(5),
      I1 => slot_2_axi_wstrb(4),
      I2 => slot_2_axi_wstrb(7),
      I3 => slot_2_axi_wstrb(6),
      O => count_40_return(0)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => slot_2_axi_wstrb(6),
      I1 => slot_2_axi_wstrb(5),
      I2 => slot_2_axi_wstrb(4),
      I3 => slot_2_axi_wstrb(7),
      O => count_40_return(1)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0\,
      I1 => count_40_return(2),
      I2 => slot_2_axi_wstrb(3),
      I3 => slot_2_axi_wstrb(2),
      I4 => slot_2_axi_wstrb(0),
      I5 => slot_2_axi_wstrb(1),
      O => wr_byte_cnt(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_2_axi_wstrb(7),
      I1 => slot_2_axi_wstrb(6),
      I2 => slot_2_axi_wstrb(4),
      I3 => slot_2_axi_wstrb(5),
      O => count_40_return(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => slot_2_axi_wstrb(5),
      I1 => slot_2_axi_wstrb(4),
      I2 => slot_2_axi_wstrb(6),
      I3 => slot_2_axi_wstrb(7),
      I4 => count_4_return(2),
      I5 => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0\,
      O => wr_byte_cnt(3)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_2_axi_wstrb(3),
      I1 => slot_2_axi_wstrb(2),
      I2 => slot_2_axi_wstrb(0),
      I3 => slot_2_axi_wstrb(1),
      O => count_4_return(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EEAEAA82AA8A880"
    )
        port map (
      I0 => count_40_return(1),
      I1 => slot_2_axi_wstrb(3),
      I2 => slot_2_axi_wstrb(0),
      I3 => slot_2_axi_wstrb(1),
      I4 => slot_2_axi_wstrb(2),
      I5 => count_40_return(0),
      O => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3__0_n_0\
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(0),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(1),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(2),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(3),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      Q => S2_Write_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      Q => S2_Write_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      Q => S2_Write_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\,
      Q => S2_Write_Byte_Cnt(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => \^wtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo
     port map (
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      E(0) => Last_Read,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(6) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(5) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(4) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      Q(8 downto 0) => num_rd_beats(8 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[2]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      \dout_reg[2]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      \dout_reg[2]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      \dout_reg[2]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      \dout_reg[2]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      \dout_reg[2]_2\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      \dout_reg[5]_0\(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      \dout_reg[5]_0\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      \dout_reg[5]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      \dout_reg[5]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      \dout_reg[5]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      \dout_reg[5]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      \dout_reg[5]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      p_1_out(2) => mem_reg_0_31_0_5_i_4_n_0,
      p_1_out(1) => mem_reg_0_31_0_5_i_5_n_0,
      p_1_out(0) => mem_reg_0_31_0_5_i_2_n_0,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arsize(2 downto 0) => slot_2_axi_arsize(2 downto 0),
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_rlast => slot_2_axi_rlast,
      slot_2_axi_rready => slot_2_axi_rready,
      slot_2_axi_rvalid => slot_2_axi_rvalid
    );
\GEN_acc[12].acc_inst_0/Accum_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(3),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S2_Write_Byte_Cnt(3),
      O => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_2_n_0\
    );
\GEN_acc[12].acc_inst_0/Accum_i[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(2),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S2_Write_Byte_Cnt(2),
      O => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_3_n_0\
    );
\GEN_acc[12].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(1),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S2_Write_Byte_Cnt(1),
      O => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[12].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(0),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S2_Write_Byte_Cnt(0),
      O => \GEN_acc[12].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(11),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(11),
      O => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_2_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(10),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(10),
      O => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_3_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(9),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(9),
      O => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_4_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(8),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(8),
      O => \GEN_acc[15].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(15),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(15),
      O => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_2_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(14),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(14),
      O => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_3_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(13),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(13),
      O => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_4_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(12),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(12),
      O => \GEN_acc[15].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(16),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(16),
      O => \GEN_acc[15].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(3),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(3),
      O => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_2_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(2),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(2),
      O => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_3_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(1),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(1),
      O => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(0),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(0),
      O => \GEN_acc[15].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(7),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(7),
      O => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_2_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(6),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(6),
      O => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_3_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(5),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(5),
      O => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_4_n_0\
    );
\GEN_acc[15].acc_inst_0/Accum_i[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(4),
      I1 => \out\(0),
      I2 => \^s2_read_byte_cnt_en\,
      I3 => S2_Read_Byte_Cnt(4),
      O => \GEN_acc[15].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Last_Read_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Read,
      Q => Last_Read_buf,
      R => Wr_cnt_ld
    );
\Last_Write_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_2_axi_wlast,
      I1 => slot_2_axi_wvalid,
      I2 => slot_2_axi_wready,
      O => Last_Write
    );
Last_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_Write_reg,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      O => \Max_Read_Latency_Int[31]_i_10__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      O => \Max_Read_Latency_Int[31]_i_11__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Max_Read_Latency_Int[31]_i_13__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Max_Read_Latency_Int[31]_i_14__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Max_Read_Latency_Int[31]_i_15__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Max_Read_Latency_Int[31]_i_16__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      O => \Max_Read_Latency_Int[31]_i_17__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      O => \Max_Read_Latency_Int[31]_i_18__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      O => \Max_Read_Latency_Int[31]_i_19__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^read_latency_en\(0),
      I1 => Max_Read_Latency_Int1,
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      O => \Max_Read_Latency_Int[31]_i_20__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_8\(30),
      I2 => \^accum_i_reg[31]_8\(31),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Max_Read_Latency_Int[31]_i_22__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_8\(28),
      I2 => \^accum_i_reg[31]_8\(29),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Max_Read_Latency_Int[31]_i_23__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_8\(26),
      I2 => \^accum_i_reg[31]_8\(27),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Max_Read_Latency_Int[31]_i_24__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_8\(24),
      I2 => \^accum_i_reg[31]_8\(25),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Max_Read_Latency_Int[31]_i_25__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_8\(30),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_8\(31),
      O => \Max_Read_Latency_Int[31]_i_26__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_8\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_8\(29),
      O => \Max_Read_Latency_Int[31]_i_27__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_8\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_8\(27),
      O => \Max_Read_Latency_Int[31]_i_28__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_8\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_8\(25),
      O => \Max_Read_Latency_Int[31]_i_29__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_8\(22),
      I2 => \^accum_i_reg[31]_8\(23),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Max_Read_Latency_Int[31]_i_30__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_8\(20),
      I2 => \^accum_i_reg[31]_8\(21),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Max_Read_Latency_Int[31]_i_31__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_8\(18),
      I2 => \^accum_i_reg[31]_8\(19),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Max_Read_Latency_Int[31]_i_32__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_8\(16),
      I2 => \^accum_i_reg[31]_8\(17),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_33__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_8\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_8\(23),
      O => \Max_Read_Latency_Int[31]_i_34__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_8\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_8\(21),
      O => \Max_Read_Latency_Int[31]_i_35__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_8\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_8\(19),
      O => \Max_Read_Latency_Int[31]_i_36__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_8\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_8\(17),
      O => \Max_Read_Latency_Int[31]_i_37__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S2_Read_Latency(31),
      O => \Max_Read_Latency_Int[31]_i_4__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Max_Read_Latency_Int[31]_i_5__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Max_Read_Latency_Int[31]_i_6__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Max_Read_Latency_Int[31]_i_7__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => S2_Read_Latency(31),
      I3 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      O => \Max_Read_Latency_Int[31]_i_8__1_n_0\
    );
\Max_Read_Latency_Int[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      O => \Max_Read_Latency_Int[31]_i_9__1_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_8\(16),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_8\(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_8\(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_8\(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_8\(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_8\(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_8\(31),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Max_Read_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Max_Read_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Max_Read_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Max_Read_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_8\(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Max_Read_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Max_Read_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Max_Read_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Max_Read_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Max_Read_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Max_Read_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Max_Read_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Max_Read_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Max_Read_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Max_Read_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_8\(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Max_Read_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => S2_Read_Latency(31),
      Q => \Max_Read_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21__1_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12__1_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12__1_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12__1_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22__1_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23__1_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24__1_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25__1_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26__1_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27__1_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28__1_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29__1_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21__1_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21__1_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21__1_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30__1_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31__1_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32__1_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33__1_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34__1_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35__1_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36__1_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37__1_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3__1_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2__1_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2__1_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4__1_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5__1_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6__1_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8__1_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9__1_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10__1_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11__1_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12__1_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3__1_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3__1_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3__1_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13__1_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14__1_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15__1_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16__1_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17__1_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18__1_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19__1_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20__1_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_8\(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_8\(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_8\(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_8\(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_8\(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_8\(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_8\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => update_max_Wr_Lat,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_7\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_7\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_7\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_7\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_7\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_7\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_7\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_7\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_7\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_7\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_7\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_7\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_7\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_7\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_7\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_7\(25),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Min_Read_Latency_Int[31]_i_10__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Min_Read_Latency_Int[31]_i_11__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      O => \Min_Read_Latency_Int[31]_i_13__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      O => \Min_Read_Latency_Int[31]_i_14__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      O => \Min_Read_Latency_Int[31]_i_15__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      O => \Min_Read_Latency_Int[31]_i_16__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Min_Read_Latency_Int[31]_i_17__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Min_Read_Latency_Int[31]_i_18__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Min_Read_Latency_Int[31]_i_19__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Min_Read_Latency_Int[31]_i_20__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_8\(15),
      O => \Min_Read_Latency_Int[31]_i_22__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_8\(13),
      O => \Min_Read_Latency_Int[31]_i_23__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_8\(11),
      O => \Min_Read_Latency_Int[31]_i_24__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_8\(9),
      O => \Min_Read_Latency_Int[31]_i_25__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^accum_i_reg[31]_8\(15),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Min_Read_Latency_Int[31]_i_26__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^accum_i_reg[31]_8\(13),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Min_Read_Latency_Int[31]_i_27__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^accum_i_reg[31]_8\(11),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Min_Read_Latency_Int[31]_i_28__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^accum_i_reg[31]_8\(9),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Min_Read_Latency_Int[31]_i_29__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_8\(7),
      O => \Min_Read_Latency_Int[31]_i_30__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_8\(5),
      O => \Min_Read_Latency_Int[31]_i_31__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_8\(3),
      O => \Min_Read_Latency_Int[31]_i_32__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_8\(1),
      O => \Min_Read_Latency_Int[31]_i_33__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^accum_i_reg[31]_8\(7),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Min_Read_Latency_Int[31]_i_34__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^accum_i_reg[31]_8\(5),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Min_Read_Latency_Int[31]_i_35__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^accum_i_reg[31]_8\(3),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Min_Read_Latency_Int[31]_i_36__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^accum_i_reg[31]_8\(1),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Min_Read_Latency_Int[31]_i_37__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => S2_Read_Latency(31),
      I3 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      O => \Min_Read_Latency_Int[31]_i_4__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      O => \Min_Read_Latency_Int[31]_i_5__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      O => \Min_Read_Latency_Int[31]_i_6__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      O => \Min_Read_Latency_Int[31]_i_7__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S2_Read_Latency(31),
      O => \Min_Read_Latency_Int[31]_i_8__1_n_0\
    );
\Min_Read_Latency_Int[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Min_Read_Latency_Int[31]_i_9__1_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_8\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_8\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_8\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_8\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_8\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_8\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_8\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Min_Read_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Min_Read_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Min_Read_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Min_Read_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_8\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Min_Read_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Min_Read_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Min_Read_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Min_Read_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Min_Read_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Min_Read_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Min_Read_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Min_Read_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Min_Read_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Min_Read_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_8\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Min_Read_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => S2_Read_Latency(31),
      Q => \Min_Read_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21__1_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12__1_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12__1_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12__1_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22__1_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23__1_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24__1_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25__1_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26__1_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27__1_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28__1_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29__1_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21__1_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21__1_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21__1_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30__1_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31__1_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32__1_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33__1_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34__1_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35__1_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36__1_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37__1_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3__1_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2__1_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2__1_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4__1_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5__1_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6__1_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7__1_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8__1_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9__1_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10__1_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11__1_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12__1_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3__1_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3__1_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3__1_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13__1_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14__1_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15__1_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16__1_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17__1_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18__1_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19__1_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20__1_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_8\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_8\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_8\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_8\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_8\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_8\(8),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_8\(9),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_min_Wr_Lat,
      I1 => F34_Rd_Vld_reg_d2,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_7\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_7\(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_7\(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_7\(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_7\(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_7\(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_7\(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_7\(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_7\(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_7\(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_7\(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_7\(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_7\(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_7\(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_7\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_7\(9),
      S => Wr_cnt_ld
    );
\No_Rd_Ready_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_2_axi_arvalid,
      I2 => slot_2_axi_arready,
      I3 => Rd_Lat_Start,
      O => \No_Rd_Ready_i_1__1_n_0\
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Rd_Ready_i_1__1_n_0\,
      Q => No_Rd_Ready_reg_n_0,
      R => '0'
    );
\No_Wr_Ready_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_2_axi_awready,
      I2 => slot_2_axi_awvalid,
      I3 => Wr_Lat_Start,
      O => \No_Wr_Ready_i_1__1_n_0\
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Wr_Ready_i_1__1_n_0\,
      Q => No_Wr_Ready_reg_n_0,
      R => '0'
    );
\Rd_Add_Issue_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => No_Rd_Ready_reg_n_0,
      I1 => slot_2_axi_arvalid,
      I2 => Rd_Lat_Start,
      O => \Rd_Add_Issue_i_1__1_n_0\
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Add_Issue_i_1__1_n_0\,
      Q => \^rd_latency_fifo_wr_en_reg_0\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_36,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_26,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_25,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_24,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_23,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_22,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_21,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_20,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_19,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_18,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_17,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_35,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_16,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_15,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_14,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_13,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_12,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_11,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_10,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_9,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_8,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_7,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_34,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_6,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_4,
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_33,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_32,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_31,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_30,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_29,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_28,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_27,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_En_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_En_i_3__1_n_0\,
      I1 => Read_going_on,
      I2 => Rd_Lat_Start,
      I3 => First_Read_reg,
      I4 => Rd_Lat_End,
      I5 => Last_Read_buf,
      O => rd_latency_end
    );
\Rd_Latency_Fifo_Rd_En_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_2_axi_rvalid,
      I1 => slot_2_axi_rready,
      O => \Rd_Latency_Fifo_Rd_En_i_3__1_n_0\
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_1,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_32,
      Q => Rd_Latency_Fifo_Wr_Data(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_22,
      Q => Rd_Latency_Fifo_Wr_Data(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_21,
      Q => Rd_Latency_Fifo_Wr_Data(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_20,
      Q => Rd_Latency_Fifo_Wr_Data(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_19,
      Q => Rd_Latency_Fifo_Wr_Data(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_18,
      Q => Rd_Latency_Fifo_Wr_Data(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_17,
      Q => Rd_Latency_Fifo_Wr_Data(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_16,
      Q => Rd_Latency_Fifo_Wr_Data(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_15,
      Q => Rd_Latency_Fifo_Wr_Data(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_14,
      Q => Rd_Latency_Fifo_Wr_Data(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_13,
      Q => Rd_Latency_Fifo_Wr_Data(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_31,
      Q => Rd_Latency_Fifo_Wr_Data(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_12,
      Q => Rd_Latency_Fifo_Wr_Data(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_11,
      Q => Rd_Latency_Fifo_Wr_Data(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_10,
      Q => Rd_Latency_Fifo_Wr_Data(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_9,
      Q => Rd_Latency_Fifo_Wr_Data(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_8,
      Q => Rd_Latency_Fifo_Wr_Data(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_7,
      Q => Rd_Latency_Fifo_Wr_Data(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_6,
      Q => Rd_Latency_Fifo_Wr_Data(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_5,
      Q => Rd_Latency_Fifo_Wr_Data(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_4,
      Q => Rd_Latency_Fifo_Wr_Data(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_3,
      Q => Rd_Latency_Fifo_Wr_Data(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_30,
      Q => Rd_Latency_Fifo_Wr_Data(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_2,
      Q => Rd_Latency_Fifo_Wr_Data(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_1,
      Q => Rd_Latency_Fifo_Wr_Data(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_Data(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_29,
      Q => Rd_Latency_Fifo_Wr_Data(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_28,
      Q => Rd_Latency_Fifo_Wr_Data(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_27,
      Q => Rd_Latency_Fifo_Wr_Data(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_26,
      Q => Rd_Latency_Fifo_Wr_Data(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_25,
      Q => Rd_Latency_Fifo_Wr_Data(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_24,
      Q => Rd_Latency_Fifo_Wr_Data(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_23,
      Q => Rd_Latency_Fifo_Wr_Data(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_32,
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_22,
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_21,
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_20,
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_19,
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_18,
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_17,
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_16,
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_15,
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_14,
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_13,
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_31,
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_12,
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_11,
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_10,
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_9,
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_8,
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_7,
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_6,
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_5,
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_4,
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_3,
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_30,
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_2,
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_1,
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_0,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_29,
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_28,
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_27,
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_26,
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_25,
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_24,
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_23,
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Read_Latency_En_Int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => rst_int_n,
      I1 => Read_Latency_One_D1,
      I2 => Rd_Latency_Fifo_Rd_En_D1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int1_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int1_out,
      Q => \^read_latency_en\(0),
      R => '0'
    );
\Read_Latency_Int[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Read_Latency_Int[0]_i_1__1_n_0\
    );
\Read_Latency_Int[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2__1_n_0\
    );
\Read_Latency_Int[11]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3__1_n_0\
    );
\Read_Latency_Int[11]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4__1_n_0\
    );
\Read_Latency_Int[11]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5__1_n_0\
    );
\Read_Latency_Int[11]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_6__1_n_0\
    );
\Read_Latency_Int[11]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_7__1_n_0\
    );
\Read_Latency_Int[11]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_8__1_n_0\
    );
\Read_Latency_Int[11]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_9__1_n_0\
    );
\Read_Latency_Int[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2__1_n_0\
    );
\Read_Latency_Int[15]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3__1_n_0\
    );
\Read_Latency_Int[15]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4__1_n_0\
    );
\Read_Latency_Int[15]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5__1_n_0\
    );
\Read_Latency_Int[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_6__1_n_0\
    );
\Read_Latency_Int[15]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_7__1_n_0\
    );
\Read_Latency_Int[15]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_8__1_n_0\
    );
\Read_Latency_Int[15]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_9__1_n_0\
    );
\Read_Latency_Int[19]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2__1_n_0\
    );
\Read_Latency_Int[19]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3__1_n_0\
    );
\Read_Latency_Int[19]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4__1_n_0\
    );
\Read_Latency_Int[19]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5__1_n_0\
    );
\Read_Latency_Int[19]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_6__1_n_0\
    );
\Read_Latency_Int[19]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_7__1_n_0\
    );
\Read_Latency_Int[19]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_8__1_n_0\
    );
\Read_Latency_Int[19]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_9__1_n_0\
    );
\Read_Latency_Int[23]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2__1_n_0\
    );
\Read_Latency_Int[23]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3__1_n_0\
    );
\Read_Latency_Int[23]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4__1_n_0\
    );
\Read_Latency_Int[23]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5__1_n_0\
    );
\Read_Latency_Int[23]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_6__1_n_0\
    );
\Read_Latency_Int[23]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_7__1_n_0\
    );
\Read_Latency_Int[23]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_8__1_n_0\
    );
\Read_Latency_Int[23]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_9__1_n_0\
    );
\Read_Latency_Int[27]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2__1_n_0\
    );
\Read_Latency_Int[27]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3__1_n_0\
    );
\Read_Latency_Int[27]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4__1_n_0\
    );
\Read_Latency_Int[27]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5__1_n_0\
    );
\Read_Latency_Int[27]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_6__1_n_0\
    );
\Read_Latency_Int[27]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_7__1_n_0\
    );
\Read_Latency_Int[27]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_8__1_n_0\
    );
\Read_Latency_Int[27]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_9__1_n_0\
    );
\Read_Latency_Int[31]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12__1_n_0\
    );
\Read_Latency_Int[31]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13__1_n_0\
    );
\Read_Latency_Int[31]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14__1_n_0\
    );
\Read_Latency_Int[31]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15__1_n_0\
    );
\Read_Latency_Int[31]_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16__1_n_0\
    );
\Read_Latency_Int[31]_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17__1_n_0\
    );
\Read_Latency_Int[31]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18__1_n_0\
    );
\Read_Latency_Int[31]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19__1_n_0\
    );
\Read_Latency_Int[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => rst_int_n,
      O => Read_Latency_Int(31)
    );
\Read_Latency_Int[31]_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21__1_n_0\
    );
\Read_Latency_Int[31]_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22__1_n_0\
    );
\Read_Latency_Int[31]_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23__1_n_0\
    );
\Read_Latency_Int[31]_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24__1_n_0\
    );
\Read_Latency_Int[31]_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25__1_n_0\
    );
\Read_Latency_Int[31]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26__1_n_0\
    );
\Read_Latency_Int[31]_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27__1_n_0\
    );
\Read_Latency_Int[31]_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28__1_n_0\
    );
\Read_Latency_Int[31]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30__1_n_0\
    );
\Read_Latency_Int[31]_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31__1_n_0\
    );
\Read_Latency_Int[31]_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32__1_n_0\
    );
\Read_Latency_Int[31]_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33__1_n_0\
    );
\Read_Latency_Int[31]_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34__1_n_0\
    );
\Read_Latency_Int[31]_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35__1_n_0\
    );
\Read_Latency_Int[31]_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36__1_n_0\
    );
\Read_Latency_Int[31]_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37__1_n_0\
    );
\Read_Latency_Int[31]_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38__1_n_0\
    );
\Read_Latency_Int[31]_i_39__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39__1_n_0\
    );
\Read_Latency_Int[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3__1_n_0\
    );
\Read_Latency_Int[31]_i_40__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40__1_n_0\
    );
\Read_Latency_Int[31]_i_41__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41__1_n_0\
    );
\Read_Latency_Int[31]_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42__1_n_0\
    );
\Read_Latency_Int[31]_i_43__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43__1_n_0\
    );
\Read_Latency_Int[31]_i_44__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44__1_n_0\
    );
\Read_Latency_Int[31]_i_45__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45__1_n_0\
    );
\Read_Latency_Int[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4__1_n_0\
    );
\Read_Latency_Int[31]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5__1_n_0\
    );
\Read_Latency_Int[31]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_6__1_n_0\
    );
\Read_Latency_Int[31]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_7__1_n_0\
    );
\Read_Latency_Int[31]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_8__1_n_0\
    );
\Read_Latency_Int[31]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_9__1_n_0\
    );
\Read_Latency_Int[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2__1_n_0\
    );
\Read_Latency_Int[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3__1_n_0\
    );
\Read_Latency_Int[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4__1_n_0\
    );
\Read_Latency_Int[3]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5__1_n_0\
    );
\Read_Latency_Int[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_6__1_n_0\
    );
\Read_Latency_Int[3]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_7__1_n_0\
    );
\Read_Latency_Int[3]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_8__1_n_0\
    );
\Read_Latency_Int[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_9__1_n_0\
    );
\Read_Latency_Int[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2__1_n_0\
    );
\Read_Latency_Int[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3__1_n_0\
    );
\Read_Latency_Int[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4__1_n_0\
    );
\Read_Latency_Int[7]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5__1_n_0\
    );
\Read_Latency_Int[7]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_6__1_n_0\
    );
\Read_Latency_Int[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_7__1_n_0\
    );
\Read_Latency_Int[7]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_8__1_n_0\
    );
\Read_Latency_Int[7]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1__1_n_0\,
      Q => \^max_read_latency_int_reg[30]_0\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^max_read_latency_int_reg[30]_0\(10),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^max_read_latency_int_reg[30]_0\(11),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^max_read_latency_int_reg[30]_0\(12),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^max_read_latency_int_reg[30]_0\(13),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^max_read_latency_int_reg[30]_0\(14),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^max_read_latency_int_reg[30]_0\(15),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^max_read_latency_int_reg[30]_0\(16),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^max_read_latency_int_reg[30]_0\(17),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^max_read_latency_int_reg[30]_0\(18),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^max_read_latency_int_reg[30]_0\(19),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^max_read_latency_int_reg[30]_0\(1),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^max_read_latency_int_reg[30]_0\(20),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^max_read_latency_int_reg[30]_0\(21),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^max_read_latency_int_reg[30]_0\(22),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^max_read_latency_int_reg[30]_0\(23),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^max_read_latency_int_reg[30]_0\(24),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^max_read_latency_int_reg[30]_0\(25),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^max_read_latency_int_reg[30]_0\(26),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^max_read_latency_int_reg[30]_0\(27),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^max_read_latency_int_reg[30]_0\(28),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^max_read_latency_int_reg[30]_0\(29),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^max_read_latency_int_reg[30]_0\(2),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^max_read_latency_int_reg[30]_0\(30),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => S2_Read_Latency(31),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]_i_10__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12__1_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13__1_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14__1_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15__1_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16__1_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17__1_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18__1_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19__1_n_0\
    );
\Read_Latency_Int_reg[31]_i_11__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21__1_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22__1_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23__1_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24__1_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25__1_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26__1_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27__1_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28__1_n_0\
    );
\Read_Latency_Int_reg[31]_i_20__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30__1_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31__1_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32__1_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33__1_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34__1_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35__1_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36__1_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37__1_n_0\
    );
\Read_Latency_Int_reg[31]_i_29__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38__1_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39__1_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40__1_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41__1_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42__1_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43__1_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44__1_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45__1_n_0\
    );
\Read_Latency_Int_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^max_read_latency_int_reg[30]_0\(3),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1__1_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^max_read_latency_int_reg[30]_0\(4),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^max_read_latency_int_reg[30]_0\(5),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^max_read_latency_int_reg[30]_0\(6),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^max_read_latency_int_reg[30]_0\(7),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1__1_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1__1_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1__1_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1__1_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2__1_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3__1_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4__1_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5__1_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6__1_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7__1_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8__1_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9__1_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^max_read_latency_int_reg[30]_0\(8),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^max_read_latency_int_reg[30]_0\(9),
      R => Read_Latency_Int(31)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_2,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
\Read_going_on_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Read_going_on,
      I1 => rst_int_n,
      I2 => slot_2_axi_rlast,
      I3 => slot_2_axi_rready,
      I4 => slot_2_axi_rvalid,
      O => \Read_going_on_i_1__1_n_0\
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_going_on_i_1__1_n_0\,
      Q => Read_going_on,
      R => '0'
    );
\Wr_Add_Issue_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_2_axi_awvalid,
      I1 => No_Wr_Ready_reg_n_0,
      I2 => Wr_Lat_Start,
      O => \Wr_Add_Issue_i_1__1_n_0\
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Add_Issue_i_1__1_n_0\,
      Q => wr_latency_start_d1_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Write_Latency_En_Int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \^ext_trig_metric_en\,
      I3 => rst_int_n,
      I4 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => \^write_latency_en\(0),
      R => '0'
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^q\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^q\(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^q\(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^q\(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^q\(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^q\(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^q\(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^q\(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^q\(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^q\(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^q\(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^q\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^q\(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^q\(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^q\(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^q\(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^q\(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^q\(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^q\(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^q\(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^q\(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^q\(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^q\(2),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^q\(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => S2_Write_Latency(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^q\(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^q\(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^q\(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^q\(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^q\(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^q\(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^q\(9),
      R => Wr_cnt_ld
    );
\Write_going_on_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => slot_2_axi_wlast,
      I3 => slot_2_axi_wvalid,
      I4 => slot_2_axi_wready,
      O => \Write_going_on_i_1__1_n_0\
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Write_going_on_i_1__1_n_0\,
      Q => Write_going_on,
      R => '0'
    );
ext_trig_cdc_sync: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1\
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      UNCONN_IN(1 downto 0) => D(1 downto 0),
      core_aclk => core_aclk,
      \out\(0) => \out\(1),
      rst_int_n => rst_int_n
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(7),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Accum_i_reg[7]_0\(3)
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(8),
      O => \Accum_i_reg[8]\(3)
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(8),
      O => \Accum_i_reg[8]_0\(3)
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(7),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(7),
      O => \Accum_i_reg[7]\(3)
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(6),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(6),
      O => \Accum_i_reg[7]_0\(2)
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(7),
      O => \Accum_i_reg[8]\(2)
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(7),
      O => \Accum_i_reg[8]_0\(2)
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(6),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(6),
      O => \Accum_i_reg[7]\(2)
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(5),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Accum_i_reg[7]_0\(1)
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(6),
      O => \Accum_i_reg[8]\(1)
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(6),
      O => \Accum_i_reg[8]_0\(1)
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(5),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(5),
      O => \Accum_i_reg[7]\(1)
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(4),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(4),
      O => \Accum_i_reg[7]_0\(0)
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(5),
      O => \Accum_i_reg[8]\(0)
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(5),
      O => \Accum_i_reg[8]_0\(0)
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(4),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(4),
      O => \Accum_i_reg[7]\(0)
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(8),
      O => \Accum_i_reg[8]_1\(3)
    );
\i__carry__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(8),
      O => \Accum_i_reg[8]_2\(3)
    );
\i__carry__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(7),
      O => \Accum_i_reg[8]_1\(2)
    );
\i__carry__0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(7),
      O => \Accum_i_reg[8]_2\(2)
    );
\i__carry__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(6),
      O => \Accum_i_reg[8]_1\(1)
    );
\i__carry__0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(6),
      O => \Accum_i_reg[8]_2\(1)
    );
\i__carry__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(5),
      O => \Accum_i_reg[8]_1\(0)
    );
\i__carry__0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(5),
      O => \Accum_i_reg[8]_2\(0)
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(11),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Accum_i_reg[11]_0\(3)
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(12),
      O => \Accum_i_reg[12]\(3)
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(12),
      O => \Accum_i_reg[12]_0\(3)
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(11),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(11),
      O => \Accum_i_reg[11]\(3)
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(10),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(10),
      O => \Accum_i_reg[11]_0\(2)
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(11),
      O => \Accum_i_reg[12]\(2)
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(11),
      O => \Accum_i_reg[12]_0\(2)
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(10),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(10),
      O => \Accum_i_reg[11]\(2)
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(9),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Accum_i_reg[11]_0\(1)
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(10),
      O => \Accum_i_reg[12]\(1)
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(10),
      O => \Accum_i_reg[12]_0\(1)
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(9),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(9),
      O => \Accum_i_reg[11]\(1)
    );
\i__carry__1_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(8),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(8),
      O => \Accum_i_reg[11]_0\(0)
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(9),
      O => \Accum_i_reg[12]\(0)
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(9),
      O => \Accum_i_reg[12]_0\(0)
    );
\i__carry__1_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(8),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(8),
      O => \Accum_i_reg[11]\(0)
    );
\i__carry__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(12),
      O => \Accum_i_reg[12]_1\(3)
    );
\i__carry__1_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(12),
      O => \Accum_i_reg[12]_2\(3)
    );
\i__carry__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(11),
      O => \Accum_i_reg[12]_1\(2)
    );
\i__carry__1_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(11),
      O => \Accum_i_reg[12]_2\(2)
    );
\i__carry__1_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(10),
      O => \Accum_i_reg[12]_1\(1)
    );
\i__carry__1_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(10),
      O => \Accum_i_reg[12]_2\(1)
    );
\i__carry__1_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(9),
      O => \Accum_i_reg[12]_1\(0)
    );
\i__carry__1_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(9),
      O => \Accum_i_reg[12]_2\(0)
    );
\i__carry__2_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(15),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Accum_i_reg[15]_0\(3)
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(16),
      O => \Accum_i_reg[16]\(3)
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(16),
      O => \Accum_i_reg[16]_0\(3)
    );
\i__carry__2_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(15),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(15),
      O => \Accum_i_reg[15]\(3)
    );
\i__carry__2_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(14),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(14),
      O => \Accum_i_reg[15]_0\(2)
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(15),
      O => \Accum_i_reg[16]\(2)
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(15),
      O => \Accum_i_reg[16]_0\(2)
    );
\i__carry__2_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(14),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(14),
      O => \Accum_i_reg[15]\(2)
    );
\i__carry__2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(13),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Accum_i_reg[15]_0\(1)
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(14),
      O => \Accum_i_reg[16]\(1)
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(14),
      O => \Accum_i_reg[16]_0\(1)
    );
\i__carry__2_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(13),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(13),
      O => \Accum_i_reg[15]\(1)
    );
\i__carry__2_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(12),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(12),
      O => \Accum_i_reg[15]_0\(0)
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(13),
      O => \Accum_i_reg[16]\(0)
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(13),
      O => \Accum_i_reg[16]_0\(0)
    );
\i__carry__2_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(12),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(12),
      O => \Accum_i_reg[15]\(0)
    );
\i__carry__2_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(16),
      O => \Accum_i_reg[16]_1\(3)
    );
\i__carry__2_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(16),
      O => \Accum_i_reg[16]_2\(3)
    );
\i__carry__2_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(15),
      O => \Accum_i_reg[16]_1\(2)
    );
\i__carry__2_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(15),
      O => \Accum_i_reg[16]_2\(2)
    );
\i__carry__2_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(14),
      O => \Accum_i_reg[16]_1\(1)
    );
\i__carry__2_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(14),
      O => \Accum_i_reg[16]_2\(1)
    );
\i__carry__2_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(13),
      O => \Accum_i_reg[16]_1\(0)
    );
\i__carry__2_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(13),
      O => \Accum_i_reg[16]_2\(0)
    );
\i__carry__3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(19),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Accum_i_reg[19]_0\(3)
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(20),
      O => \Accum_i_reg[20]\(3)
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(20),
      O => \Accum_i_reg[20]_0\(3)
    );
\i__carry__3_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(19),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(19),
      O => \Accum_i_reg[19]\(3)
    );
\i__carry__3_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(18),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(18),
      O => \Accum_i_reg[19]_0\(2)
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(19),
      O => \Accum_i_reg[20]\(2)
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(19),
      O => \Accum_i_reg[20]_0\(2)
    );
\i__carry__3_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(18),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(18),
      O => \Accum_i_reg[19]\(2)
    );
\i__carry__3_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(17),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Accum_i_reg[19]_0\(1)
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(18),
      O => \Accum_i_reg[20]\(1)
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(18),
      O => \Accum_i_reg[20]_0\(1)
    );
\i__carry__3_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(17),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(17),
      O => \Accum_i_reg[19]\(1)
    );
\i__carry__3_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(16),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(16),
      O => \Accum_i_reg[19]_0\(0)
    );
\i__carry__3_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(17),
      O => \Accum_i_reg[20]\(0)
    );
\i__carry__3_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(17),
      O => \Accum_i_reg[20]_0\(0)
    );
\i__carry__3_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(16),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(16),
      O => \Accum_i_reg[19]\(0)
    );
\i__carry__3_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(20),
      O => \Accum_i_reg[20]_1\(3)
    );
\i__carry__3_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(20),
      O => \Accum_i_reg[20]_2\(3)
    );
\i__carry__3_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(19),
      O => \Accum_i_reg[20]_1\(2)
    );
\i__carry__3_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(19),
      O => \Accum_i_reg[20]_2\(2)
    );
\i__carry__3_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(18),
      O => \Accum_i_reg[20]_1\(1)
    );
\i__carry__3_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(18),
      O => \Accum_i_reg[20]_2\(1)
    );
\i__carry__3_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(17),
      O => \Accum_i_reg[20]_1\(0)
    );
\i__carry__3_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(17),
      O => \Accum_i_reg[20]_2\(0)
    );
\i__carry__4_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(23),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Accum_i_reg[23]_0\(3)
    );
\i__carry__4_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(24),
      O => \Accum_i_reg[24]\(3)
    );
\i__carry__4_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(24),
      O => \Accum_i_reg[24]_0\(3)
    );
\i__carry__4_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(23),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(23),
      O => \Accum_i_reg[23]\(3)
    );
\i__carry__4_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(22),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(22),
      O => \Accum_i_reg[23]_0\(2)
    );
\i__carry__4_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(23),
      O => \Accum_i_reg[24]\(2)
    );
\i__carry__4_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(23),
      O => \Accum_i_reg[24]_0\(2)
    );
\i__carry__4_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(22),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(22),
      O => \Accum_i_reg[23]\(2)
    );
\i__carry__4_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(21),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Accum_i_reg[23]_0\(1)
    );
\i__carry__4_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(22),
      O => \Accum_i_reg[24]\(1)
    );
\i__carry__4_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(22),
      O => \Accum_i_reg[24]_0\(1)
    );
\i__carry__4_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(21),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(21),
      O => \Accum_i_reg[23]\(1)
    );
\i__carry__4_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(20),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(20),
      O => \Accum_i_reg[23]_0\(0)
    );
\i__carry__4_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(21),
      O => \Accum_i_reg[24]\(0)
    );
\i__carry__4_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(21),
      O => \Accum_i_reg[24]_0\(0)
    );
\i__carry__4_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(20),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(20),
      O => \Accum_i_reg[23]\(0)
    );
\i__carry__4_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(24),
      O => \Accum_i_reg[24]_1\(3)
    );
\i__carry__4_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(24),
      O => \Accum_i_reg[24]_2\(3)
    );
\i__carry__4_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(23),
      O => \Accum_i_reg[24]_1\(2)
    );
\i__carry__4_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(23),
      O => \Accum_i_reg[24]_2\(2)
    );
\i__carry__4_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(22),
      O => \Accum_i_reg[24]_1\(1)
    );
\i__carry__4_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(22),
      O => \Accum_i_reg[24]_2\(1)
    );
\i__carry__4_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(21),
      O => \Accum_i_reg[24]_1\(0)
    );
\i__carry__4_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(21),
      O => \Accum_i_reg[24]_2\(0)
    );
\i__carry__5_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(27),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Accum_i_reg[27]_0\(3)
    );
\i__carry__5_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(28),
      O => \Accum_i_reg[28]\(3)
    );
\i__carry__5_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(28),
      O => \Accum_i_reg[28]_0\(3)
    );
\i__carry__5_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(27),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(27),
      O => \Accum_i_reg[27]\(3)
    );
\i__carry__5_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(26),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(26),
      O => \Accum_i_reg[27]_0\(2)
    );
\i__carry__5_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(27),
      O => \Accum_i_reg[28]\(2)
    );
\i__carry__5_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(27),
      O => \Accum_i_reg[28]_0\(2)
    );
\i__carry__5_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(26),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(26),
      O => \Accum_i_reg[27]\(2)
    );
\i__carry__5_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(25),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Accum_i_reg[27]_0\(1)
    );
\i__carry__5_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(26),
      O => \Accum_i_reg[28]\(1)
    );
\i__carry__5_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(26),
      O => \Accum_i_reg[28]_0\(1)
    );
\i__carry__5_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(25),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(25),
      O => \Accum_i_reg[27]\(1)
    );
\i__carry__5_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(24),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(24),
      O => \Accum_i_reg[27]_0\(0)
    );
\i__carry__5_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(25),
      O => \Accum_i_reg[28]\(0)
    );
\i__carry__5_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(25),
      O => \Accum_i_reg[28]_0\(0)
    );
\i__carry__5_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(24),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(24),
      O => \Accum_i_reg[27]\(0)
    );
\i__carry__5_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(28),
      O => \Accum_i_reg[28]_1\(3)
    );
\i__carry__5_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(28),
      O => \Accum_i_reg[28]_2\(3)
    );
\i__carry__5_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(27),
      O => \Accum_i_reg[28]_1\(2)
    );
\i__carry__5_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(27),
      O => \Accum_i_reg[28]_2\(2)
    );
\i__carry__5_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(26),
      O => \Accum_i_reg[28]_1\(1)
    );
\i__carry__5_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(26),
      O => \Accum_i_reg[28]_2\(1)
    );
\i__carry__5_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(25),
      O => \Accum_i_reg[28]_1\(0)
    );
\i__carry__5_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(25),
      O => \Accum_i_reg[28]_2\(0)
    );
\i__carry__6_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(31),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => S2_Read_Latency(31),
      O => \Accum_i_reg[31]_4\(3)
    );
\i__carry__6_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(30),
      O => \Accum_i_reg[31]_0\(1)
    );
\i__carry__6_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(31),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => S2_Write_Latency(31),
      O => \Accum_i_reg[31]_1\(3)
    );
\i__carry__6_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(30),
      O => \Accum_i_reg[31]_3\(1)
    );
\i__carry__6_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(30),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(30),
      O => \Accum_i_reg[31]_4\(2)
    );
\i__carry__6_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(29),
      O => \Accum_i_reg[31]_0\(0)
    );
\i__carry__6_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(29),
      O => \Accum_i_reg[31]_3\(0)
    );
\i__carry__6_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(30),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(30),
      O => \Accum_i_reg[31]_1\(2)
    );
\i__carry__6_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(29),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Accum_i_reg[31]_4\(1)
    );
\i__carry__6_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(31),
      O => \Accum_i_reg[31]\(2)
    );
\i__carry__6_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(31),
      O => \Accum_i_reg[31]_2\(2)
    );
\i__carry__6_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(29),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(29),
      O => \Accum_i_reg[31]_1\(1)
    );
\i__carry__6_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(28),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(28),
      O => \Accum_i_reg[31]_4\(0)
    );
\i__carry__6_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(30),
      O => \Accum_i_reg[31]\(1)
    );
\i__carry__6_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(30),
      O => \Accum_i_reg[31]_2\(1)
    );
\i__carry__6_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(28),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(28),
      O => \Accum_i_reg[31]_1\(0)
    );
\i__carry__6_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(29),
      O => \Accum_i_reg[31]\(0)
    );
\i__carry__6_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(29),
      O => \Accum_i_reg[31]_2\(0)
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(3),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Accum_i_reg[3]_0\(3)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(0),
      O => \Accum_i_reg[4]_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(0),
      O => \Accum_i_reg[4]_2\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(3),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(3),
      O => \Accum_i_reg[3]\(3)
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(2),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(2),
      O => \Accum_i_reg[3]_0\(2)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(4),
      O => \Accum_i_reg[4]\(3)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(4),
      O => \Accum_i_reg[4]_1\(3)
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(2),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(2),
      O => \Accum_i_reg[3]\(2)
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(1),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Accum_i_reg[3]_0\(1)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(3),
      O => \Accum_i_reg[4]\(2)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(3),
      O => \Accum_i_reg[4]_1\(2)
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(1),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(1),
      O => \Accum_i_reg[3]\(1)
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(0),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Accum_i_reg[3]_0\(0)
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(2),
      O => \Accum_i_reg[4]\(1)
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(2),
      O => \Accum_i_reg[4]_1\(1)
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(0),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(0),
      O => \Accum_i_reg[3]\(0)
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(1),
      O => \Accum_i_reg[4]\(0)
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(1),
      O => \Accum_i_reg[4]_1\(0)
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(4),
      O => \Accum_i_reg[4]_3\(3)
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(4),
      O => \Accum_i_reg[4]_4\(3)
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(3),
      O => \Accum_i_reg[4]_3\(2)
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(3),
      O => \Accum_i_reg[4]_4\(2)
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(2),
      O => \Accum_i_reg[4]_3\(1)
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(2),
      O => \Accum_i_reg[4]_4\(1)
    );
\i__carry_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(1),
      O => \Accum_i_reg[4]_3\(0)
    );
\i__carry_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(1),
      O => \Accum_i_reg[4]_4\(0)
    );
mem_reg_0_31_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_2_axi_arsize(0),
      I1 => slot_2_axi_arsize(1),
      I2 => slot_2_axi_arsize(2),
      O => mem_reg_0_31_0_5_i_2_n_0
    );
mem_reg_0_31_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => slot_2_axi_arsize(2),
      I1 => slot_2_axi_arsize(1),
      I2 => slot_2_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_4_n_0
    );
mem_reg_0_31_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_2_axi_arsize(1),
      I1 => slot_2_axi_arsize(2),
      I2 => slot_2_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_5_n_0
    );
\num_rd_beats[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_read_beat_reg(0),
      O => \num_rd_beats[0]_i_1__1_n_0\
    );
\num_rd_beats[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      O => \num_rd_beats[1]_i_1__1_n_0\
    );
\num_rd_beats[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(2),
      O => \num_rd_beats[2]_i_1__1_n_0\
    );
\num_rd_beats[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(1),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(2),
      I3 => num_read_beat_reg(3),
      O => \num_rd_beats[3]_i_1__1_n_0\
    );
\num_rd_beats[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_read_beat_reg(2),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(3),
      I4 => num_read_beat_reg(4),
      O => \num_rd_beats[4]_i_1__1_n_0\
    );
\num_rd_beats[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_read_beat_reg(3),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(0),
      I3 => num_read_beat_reg(2),
      I4 => num_read_beat_reg(4),
      I5 => num_read_beat_reg(5),
      O => \num_rd_beats[5]_i_1__1_n_0\
    );
\num_rd_beats[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__1_n_0\,
      I1 => num_read_beat_reg(6),
      O => \num_rd_beats[6]_i_1__1_n_0\
    );
\num_rd_beats[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__1_n_0\,
      I1 => num_read_beat_reg(6),
      I2 => num_read_beat_reg(7),
      O => \num_rd_beats[7]_i_1__1_n_0\
    );
\num_rd_beats[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(6),
      I1 => \num_rd_beats[8]_i_3__1_n_0\,
      I2 => num_read_beat_reg(7),
      I3 => num_read_beat_reg(8),
      O => \num_rd_beats[8]_i_2__1_n_0\
    );
\num_rd_beats[8]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_read_beat_reg(5),
      I1 => num_read_beat_reg(3),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(0),
      I4 => num_read_beat_reg(2),
      I5 => num_read_beat_reg(4),
      O => \num_rd_beats[8]_i_3__1_n_0\
    );
\num_rd_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[0]_i_1__1_n_0\,
      Q => num_rd_beats(0),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[1]_i_1__1_n_0\,
      Q => num_rd_beats(1),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[2]_i_1__1_n_0\,
      Q => num_rd_beats(2),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[3]_i_1__1_n_0\,
      Q => num_rd_beats(3),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[4]_i_1__1_n_0\,
      Q => num_rd_beats(4),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[5]_i_1__1_n_0\,
      Q => num_rd_beats(5),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[6]_i_1__1_n_0\,
      Q => num_rd_beats(6),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[7]_i_1__1_n_0\,
      Q => num_rd_beats(7),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[8]_i_2__1_n_0\,
      Q => num_rd_beats(8),
      R => Wr_cnt_ld
    );
\num_read_beat[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_2_axi_rvalid,
      I1 => slot_2_axi_rready,
      I2 => slot_2_axi_rlast,
      I3 => rst_int_n,
      O => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_2_axi_rvalid,
      I1 => slot_2_axi_rready,
      I2 => slot_2_axi_rlast,
      O => \num_read_beat[8]_i_2__1_n_0\
    );
\num_read_beat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[0]_i_1__1_n_0\,
      Q => num_read_beat_reg(0),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[1]_i_1__1_n_0\,
      Q => num_read_beat_reg(1),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[2]_i_1__1_n_0\,
      Q => num_read_beat_reg(2),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[3]_i_1__1_n_0\,
      Q => num_read_beat_reg(3),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[4]_i_1__1_n_0\,
      Q => num_read_beat_reg(4),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[5]_i_1__1_n_0\,
      Q => num_read_beat_reg(5),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[6]_i_1__1_n_0\,
      Q => num_read_beat_reg(6),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[7]_i_1__1_n_0\,
      Q => num_read_beat_reg(7),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
\num_read_beat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__1_n_0\,
      D => \num_rd_beats[8]_i_2__1_n_0\,
      Q => num_read_beat_reg(8),
      R => \num_read_beat[8]_i_1__1_n_0\
    );
rd_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf
     port map (
      Data_valid_reg => Data_valid_reg,
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      Q(32) => rd_latency_cnt_inst_n_0,
      Q(31) => rd_latency_cnt_inst_n_1,
      Q(30) => rd_latency_cnt_inst_n_2,
      Q(29) => rd_latency_cnt_inst_n_3,
      Q(28) => rd_latency_cnt_inst_n_4,
      Q(27) => rd_latency_cnt_inst_n_5,
      Q(26) => rd_latency_cnt_inst_n_6,
      Q(25) => rd_latency_cnt_inst_n_7,
      Q(24) => rd_latency_cnt_inst_n_8,
      Q(23) => rd_latency_cnt_inst_n_9,
      Q(22) => rd_latency_cnt_inst_n_10,
      Q(21) => rd_latency_cnt_inst_n_11,
      Q(20) => rd_latency_cnt_inst_n_12,
      Q(19) => rd_latency_cnt_inst_n_13,
      Q(18) => rd_latency_cnt_inst_n_14,
      Q(17) => rd_latency_cnt_inst_n_15,
      Q(16) => rd_latency_cnt_inst_n_16,
      Q(15) => rd_latency_cnt_inst_n_17,
      Q(14) => rd_latency_cnt_inst_n_18,
      Q(13) => rd_latency_cnt_inst_n_19,
      Q(12) => rd_latency_cnt_inst_n_20,
      Q(11) => rd_latency_cnt_inst_n_21,
      Q(10) => rd_latency_cnt_inst_n_22,
      Q(9) => rd_latency_cnt_inst_n_23,
      Q(8) => rd_latency_cnt_inst_n_24,
      Q(7) => rd_latency_cnt_inst_n_25,
      Q(6) => rd_latency_cnt_inst_n_26,
      Q(5) => rd_latency_cnt_inst_n_27,
      Q(4) => rd_latency_cnt_inst_n_28,
      Q(3) => rd_latency_cnt_inst_n_29,
      Q(2) => rd_latency_cnt_inst_n_30,
      Q(1) => rd_latency_cnt_inst_n_31,
      Q(0) => rd_latency_cnt_inst_n_32,
      Rd_Lat_Start => Rd_Lat_Start,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      rst_int_n => rst_int_n
    );
rd_latency_fifo_inst: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2\
     port map (
      E(0) => Rd_Latency_Fifo_Wr_En,
      First_Read_reg => First_Read_reg,
      Last_Read_buf => Last_Read_buf,
      Q(32 downto 0) => Rd_Latency_Fifo_Wr_Data(32 downto 0),
      Rd_Add_Issue_reg => \^rd_latency_fifo_wr_en_reg_0\,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32) => rd_latency_fifo_inst_n_4,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31) => rd_latency_fifo_inst_n_5,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30) => rd_latency_fifo_inst_n_6,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29) => rd_latency_fifo_inst_n_7,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28) => rd_latency_fifo_inst_n_8,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27) => rd_latency_fifo_inst_n_9,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26) => rd_latency_fifo_inst_n_10,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25) => rd_latency_fifo_inst_n_11,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24) => rd_latency_fifo_inst_n_12,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23) => rd_latency_fifo_inst_n_13,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22) => rd_latency_fifo_inst_n_14,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21) => rd_latency_fifo_inst_n_15,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20) => rd_latency_fifo_inst_n_16,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19) => rd_latency_fifo_inst_n_17,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18) => rd_latency_fifo_inst_n_18,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17) => rd_latency_fifo_inst_n_19,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16) => rd_latency_fifo_inst_n_20,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15) => rd_latency_fifo_inst_n_21,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14) => rd_latency_fifo_inst_n_22,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13) => rd_latency_fifo_inst_n_23,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12) => rd_latency_fifo_inst_n_24,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11) => rd_latency_fifo_inst_n_25,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10) => rd_latency_fifo_inst_n_26,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9) => rd_latency_fifo_inst_n_27,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8) => rd_latency_fifo_inst_n_28,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7) => rd_latency_fifo_inst_n_29,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6) => rd_latency_fifo_inst_n_30,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5) => rd_latency_fifo_inst_n_31,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4) => rd_latency_fifo_inst_n_32,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3) => rd_latency_fifo_inst_n_33,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2) => rd_latency_fifo_inst_n_34,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1) => rd_latency_fifo_inst_n_35,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0) => rd_latency_fifo_inst_n_36,
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En_reg => rd_latency_fifo_inst_n_1,
      Rd_Latency_Fifo_Wr_En_reg => rd_latency_fifo_inst_n_0,
      Read_Latency_One => Read_Latency_One,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D1_reg => rd_latency_fifo_inst_n_2,
      Read_Latency_One_reg => Read_Latency_One_reg_n_0,
      Read_going_on_reg => \First_Read_reg_i_1__1_n_0\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      rd_latency_end => rd_latency_end,
      rst_int_n => rst_int_n,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arvalid => slot_2_axi_arvalid
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d4_reg[1]\,
      Q => rst_int_n,
      R => '0'
    );
\update_max_Wr_Lat_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      O => \update_max_Wr_Lat_i_10__1_n_0\
    );
\update_max_Wr_Lat_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      O => \update_max_Wr_Lat_i_11__1_n_0\
    );
\update_max_Wr_Lat_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_max_Wr_Lat_i_13__1_n_0\
    );
\update_max_Wr_Lat_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_max_Wr_Lat_i_14__1_n_0\
    );
\update_max_Wr_Lat_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_max_Wr_Lat_i_15__1_n_0\
    );
\update_max_Wr_Lat_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_max_Wr_Lat_i_16__1_n_0\
    );
\update_max_Wr_Lat_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      O => \update_max_Wr_Lat_i_17__1_n_0\
    );
\update_max_Wr_Lat_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      O => \update_max_Wr_Lat_i_18__1_n_0\
    );
\update_max_Wr_Lat_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      O => \update_max_Wr_Lat_i_19__1_n_0\
    );
\update_max_Wr_Lat_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \update_max_Wr_Lat_reg_i_2__1_n_0\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_max_Wr_Lat,
      O => \update_max_Wr_Lat_i_1__1_n_0\
    );
\update_max_Wr_Lat_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      O => \update_max_Wr_Lat_i_20__1_n_0\
    );
\update_max_Wr_Lat_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \^accum_i_reg[31]_7\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_max_Wr_Lat_i_22__1_n_0\
    );
\update_max_Wr_Lat_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \^accum_i_reg[31]_7\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_max_Wr_Lat_i_23__1_n_0\
    );
\update_max_Wr_Lat_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \^accum_i_reg[31]_7\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_max_Wr_Lat_i_24__1_n_0\
    );
\update_max_Wr_Lat_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \^accum_i_reg[31]_7\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_max_Wr_Lat_i_25__1_n_0\
    );
\update_max_Wr_Lat_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_7\(31),
      O => \update_max_Wr_Lat_i_26__1_n_0\
    );
\update_max_Wr_Lat_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_7\(29),
      O => \update_max_Wr_Lat_i_27__1_n_0\
    );
\update_max_Wr_Lat_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_7\(27),
      O => \update_max_Wr_Lat_i_28__1_n_0\
    );
\update_max_Wr_Lat_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_7\(25),
      O => \update_max_Wr_Lat_i_29__1_n_0\
    );
\update_max_Wr_Lat_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \^accum_i_reg[31]_7\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_max_Wr_Lat_i_30__1_n_0\
    );
\update_max_Wr_Lat_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \^accum_i_reg[31]_7\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_max_Wr_Lat_i_31__1_n_0\
    );
\update_max_Wr_Lat_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \^accum_i_reg[31]_7\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_max_Wr_Lat_i_32__1_n_0\
    );
\update_max_Wr_Lat_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \^accum_i_reg[31]_7\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_max_Wr_Lat_i_33__1_n_0\
    );
\update_max_Wr_Lat_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_7\(23),
      O => \update_max_Wr_Lat_i_34__1_n_0\
    );
\update_max_Wr_Lat_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_7\(21),
      O => \update_max_Wr_Lat_i_35__1_n_0\
    );
\update_max_Wr_Lat_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_7\(19),
      O => \update_max_Wr_Lat_i_36__1_n_0\
    );
\update_max_Wr_Lat_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_7\(17),
      O => \update_max_Wr_Lat_i_37__1_n_0\
    );
\update_max_Wr_Lat_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_max_Wr_Lat_i_4__1_n_0\
    );
\update_max_Wr_Lat_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_max_Wr_Lat_i_5__1_n_0\
    );
\update_max_Wr_Lat_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_max_Wr_Lat_i_6__1_n_0\
    );
\update_max_Wr_Lat_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_max_Wr_Lat_i_7__1_n_0\
    );
\update_max_Wr_Lat_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      O => \update_max_Wr_Lat_i_8__1_n_0\
    );
\update_max_Wr_Lat_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      O => \update_max_Wr_Lat_i_9__1_n_0\
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \update_max_Wr_Lat_i_1__1_n_0\,
      Q => update_max_Wr_Lat,
      R => Wr_cnt_ld
    );
\update_max_Wr_Lat_reg_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_21__1_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_12__1_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_12__1_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_12__1_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_22__1_n_0\,
      DI(2) => \update_max_Wr_Lat_i_23__1_n_0\,
      DI(1) => \update_max_Wr_Lat_i_24__1_n_0\,
      DI(0) => \update_max_Wr_Lat_i_25__1_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_26__1_n_0\,
      S(2) => \update_max_Wr_Lat_i_27__1_n_0\,
      S(1) => \update_max_Wr_Lat_i_28__1_n_0\,
      S(0) => \update_max_Wr_Lat_i_29__1_n_0\
    );
\update_max_Wr_Lat_reg_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_max_Wr_Lat_reg_i_21__1_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_21__1_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_21__1_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_30__1_n_0\,
      DI(2) => \update_max_Wr_Lat_i_31__1_n_0\,
      DI(1) => \update_max_Wr_Lat_i_32__1_n_0\,
      DI(0) => \update_max_Wr_Lat_i_33__1_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_34__1_n_0\,
      S(2) => \update_max_Wr_Lat_i_35__1_n_0\,
      S(1) => \update_max_Wr_Lat_i_36__1_n_0\,
      S(0) => \update_max_Wr_Lat_i_37__1_n_0\
    );
\update_max_Wr_Lat_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_3__1_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_2__1_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_2__1_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_2__1_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_4__1_n_0\,
      DI(2) => \update_max_Wr_Lat_i_5__1_n_0\,
      DI(1) => \update_max_Wr_Lat_i_6__1_n_0\,
      DI(0) => \update_max_Wr_Lat_i_7__1_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_8__1_n_0\,
      S(2) => \update_max_Wr_Lat_i_9__1_n_0\,
      S(1) => \update_max_Wr_Lat_i_10__1_n_0\,
      S(0) => \update_max_Wr_Lat_i_11__1_n_0\
    );
\update_max_Wr_Lat_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_12__1_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_3__1_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_3__1_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_3__1_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_13__1_n_0\,
      DI(2) => \update_max_Wr_Lat_i_14__1_n_0\,
      DI(1) => \update_max_Wr_Lat_i_15__1_n_0\,
      DI(0) => \update_max_Wr_Lat_i_16__1_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_17__1_n_0\,
      S(2) => \update_max_Wr_Lat_i_18__1_n_0\,
      S(1) => \update_max_Wr_Lat_i_19__1_n_0\,
      S(0) => \update_max_Wr_Lat_i_20__1_n_0\
    );
\update_min_Wr_Lat_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_min_Wr_Lat_i_10__1_n_0\
    );
\update_min_Wr_Lat_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_min_Wr_Lat_i_11__1_n_0\
    );
\update_min_Wr_Lat_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      O => \update_min_Wr_Lat_i_13__1_n_0\
    );
\update_min_Wr_Lat_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      O => \update_min_Wr_Lat_i_14__1_n_0\
    );
\update_min_Wr_Lat_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      O => \update_min_Wr_Lat_i_15__1_n_0\
    );
\update_min_Wr_Lat_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      O => \update_min_Wr_Lat_i_16__1_n_0\
    );
\update_min_Wr_Lat_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_min_Wr_Lat_i_17__1_n_0\
    );
\update_min_Wr_Lat_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_min_Wr_Lat_i_18__1_n_0\
    );
\update_min_Wr_Lat_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_min_Wr_Lat_i_19__1_n_0\
    );
\update_min_Wr_Lat_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \update_min_Wr_Lat_reg_i_2__1_n_0\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_min_Wr_Lat,
      O => \update_min_Wr_Lat_i_1__1_n_0\
    );
\update_min_Wr_Lat_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_min_Wr_Lat_i_20__1_n_0\
    );
\update_min_Wr_Lat_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_7\(15),
      O => \update_min_Wr_Lat_i_22__1_n_0\
    );
\update_min_Wr_Lat_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_7\(13),
      O => \update_min_Wr_Lat_i_23__1_n_0\
    );
\update_min_Wr_Lat_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_7\(11),
      O => \update_min_Wr_Lat_i_24__1_n_0\
    );
\update_min_Wr_Lat_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_7\(9),
      O => \update_min_Wr_Lat_i_25__1_n_0\
    );
\update_min_Wr_Lat_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \^accum_i_reg[31]_7\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_min_Wr_Lat_i_26__1_n_0\
    );
\update_min_Wr_Lat_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \^accum_i_reg[31]_7\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_min_Wr_Lat_i_27__1_n_0\
    );
\update_min_Wr_Lat_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \^accum_i_reg[31]_7\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_min_Wr_Lat_i_28__1_n_0\
    );
\update_min_Wr_Lat_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \^accum_i_reg[31]_7\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_min_Wr_Lat_i_29__1_n_0\
    );
\update_min_Wr_Lat_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_7\(7),
      O => \update_min_Wr_Lat_i_30__1_n_0\
    );
\update_min_Wr_Lat_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_7\(5),
      O => \update_min_Wr_Lat_i_31__1_n_0\
    );
\update_min_Wr_Lat_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_7\(3),
      O => \update_min_Wr_Lat_i_32__1_n_0\
    );
\update_min_Wr_Lat_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_7\(1),
      O => \update_min_Wr_Lat_i_33__1_n_0\
    );
\update_min_Wr_Lat_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \^accum_i_reg[31]_7\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_min_Wr_Lat_i_34__1_n_0\
    );
\update_min_Wr_Lat_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \^accum_i_reg[31]_7\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_min_Wr_Lat_i_35__1_n_0\
    );
\update_min_Wr_Lat_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \^accum_i_reg[31]_7\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_min_Wr_Lat_i_36__1_n_0\
    );
\update_min_Wr_Lat_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \^accum_i_reg[31]_7\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_min_Wr_Lat_i_37__1_n_0\
    );
\update_min_Wr_Lat_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      O => \update_min_Wr_Lat_i_4__1_n_0\
    );
\update_min_Wr_Lat_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      O => \update_min_Wr_Lat_i_5__1_n_0\
    );
\update_min_Wr_Lat_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      O => \update_min_Wr_Lat_i_6__1_n_0\
    );
\update_min_Wr_Lat_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      O => \update_min_Wr_Lat_i_7__1_n_0\
    );
\update_min_Wr_Lat_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_min_Wr_Lat_i_8__1_n_0\
    );
\update_min_Wr_Lat_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_min_Wr_Lat_i_9__1_n_0\
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \update_min_Wr_Lat_i_1__1_n_0\,
      Q => update_min_Wr_Lat,
      R => Wr_cnt_ld
    );
\update_min_Wr_Lat_reg_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_21__1_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_12__1_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_12__1_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_12__1_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_12__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_22__1_n_0\,
      DI(2) => \update_min_Wr_Lat_i_23__1_n_0\,
      DI(1) => \update_min_Wr_Lat_i_24__1_n_0\,
      DI(0) => \update_min_Wr_Lat_i_25__1_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_12__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_26__1_n_0\,
      S(2) => \update_min_Wr_Lat_i_27__1_n_0\,
      S(1) => \update_min_Wr_Lat_i_28__1_n_0\,
      S(0) => \update_min_Wr_Lat_i_29__1_n_0\
    );
\update_min_Wr_Lat_reg_i_21__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_min_Wr_Lat_reg_i_21__1_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_21__1_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_21__1_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_21__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_30__1_n_0\,
      DI(2) => \update_min_Wr_Lat_i_31__1_n_0\,
      DI(1) => \update_min_Wr_Lat_i_32__1_n_0\,
      DI(0) => \update_min_Wr_Lat_i_33__1_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_21__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_34__1_n_0\,
      S(2) => \update_min_Wr_Lat_i_35__1_n_0\,
      S(1) => \update_min_Wr_Lat_i_36__1_n_0\,
      S(0) => \update_min_Wr_Lat_i_37__1_n_0\
    );
\update_min_Wr_Lat_reg_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_3__1_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_2__1_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_2__1_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_2__1_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_4__1_n_0\,
      DI(2) => \update_min_Wr_Lat_i_5__1_n_0\,
      DI(1) => \update_min_Wr_Lat_i_6__1_n_0\,
      DI(0) => \update_min_Wr_Lat_i_7__1_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_8__1_n_0\,
      S(2) => \update_min_Wr_Lat_i_9__1_n_0\,
      S(1) => \update_min_Wr_Lat_i_10__1_n_0\,
      S(0) => \update_min_Wr_Lat_i_11__1_n_0\
    );
\update_min_Wr_Lat_reg_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_12__1_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_3__1_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_3__1_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_3__1_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_3__1_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_13__1_n_0\,
      DI(2) => \update_min_Wr_Lat_i_14__1_n_0\,
      DI(1) => \update_min_Wr_Lat_i_15__1_n_0\,
      DI(0) => \update_min_Wr_Lat_i_16__1_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_3__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_17__1_n_0\,
      S(2) => \update_min_Wr_Lat_i_18__1_n_0\,
      S(1) => \update_min_Wr_Lat_i_19__1_n_0\,
      S(0) => \update_min_Wr_Lat_i_20__1_n_0\
    );
wr_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_4
     port map (
      Data_valid_reg => Data_valid_reg,
      Data_valid_reg1 => Data_valid_reg1,
      E(0) => E(0),
      Q(32 downto 0) => Count_Out(32 downto 0),
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n
    );
\wr_latency_end_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \First_Write_reg_i_1__1_n_0\,
      I1 => First_Write_reg,
      I2 => Wr_Lat_End,
      I3 => Last_Write,
      I4 => Wr_Lat_Start,
      I5 => Last_Write_reg,
      O => wr_latency_end
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0\ is
  port (
    Wtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC;
    wr_latency_start_d1_reg_0 : out STD_LOGIC;
    S1_Read_Byte_Cnt_En : out STD_LOGIC;
    Ext_Trig_Metric_en : out STD_LOGIC;
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_0\ : out STD_LOGIC;
    \Accum_i_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[31]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_2\ : out STD_LOGIC;
    \Accum_i_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Max_Read_Latency_Int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[4]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_8\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_latency_start : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Write_Beat_Cnt_En10 : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Lat_Start : in STD_LOGIC;
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    slot_1_axi_wlast : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    \Accum_i_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_10\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_11\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_12\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_13\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_14\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rd_Lat_Start_CDC_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0\ : entity is "axi_perf_mon_v5_0_12_metric_calc_profile";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0\ is
  signal \Accum_i[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8__2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^accum_i_reg[31]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal Count_Out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Data_valid_reg : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal \F34_Rd_Vld_reg_d2_i_1__0_n_0\ : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F3_WR_LAT_START_n_1 : STD_LOGIC;
  signal F3_WR_LAT_START_n_2 : STD_LOGIC;
  signal F3_WR_LAT_START_n_3 : STD_LOGIC;
  signal F3_WR_LAT_START_n_4 : STD_LOGIC;
  signal F3_WR_LAT_START_n_41 : STD_LOGIC;
  signal F3_WR_LAT_START_n_42 : STD_LOGIC;
  signal F3_WR_LAT_START_n_43 : STD_LOGIC;
  signal F3_WR_LAT_START_n_44 : STD_LOGIC;
  signal F3_WR_LAT_START_n_45 : STD_LOGIC;
  signal F3_WR_LAT_START_n_46 : STD_LOGIC;
  signal F3_WR_LAT_START_n_47 : STD_LOGIC;
  signal F3_WR_LAT_START_n_48 : STD_LOGIC;
  signal F3_WR_LAT_START_n_49 : STD_LOGIC;
  signal F3_WR_LAT_START_n_5 : STD_LOGIC;
  signal F3_WR_LAT_START_n_50 : STD_LOGIC;
  signal F3_WR_LAT_START_n_51 : STD_LOGIC;
  signal F3_WR_LAT_START_n_52 : STD_LOGIC;
  signal F3_WR_LAT_START_n_53 : STD_LOGIC;
  signal F3_WR_LAT_START_n_54 : STD_LOGIC;
  signal F3_WR_LAT_START_n_55 : STD_LOGIC;
  signal F3_WR_LAT_START_n_56 : STD_LOGIC;
  signal F3_WR_LAT_START_n_57 : STD_LOGIC;
  signal F3_WR_LAT_START_n_58 : STD_LOGIC;
  signal F3_WR_LAT_START_n_59 : STD_LOGIC;
  signal F3_WR_LAT_START_n_6 : STD_LOGIC;
  signal F3_WR_LAT_START_n_60 : STD_LOGIC;
  signal F3_WR_LAT_START_n_61 : STD_LOGIC;
  signal F3_WR_LAT_START_n_62 : STD_LOGIC;
  signal F3_WR_LAT_START_n_63 : STD_LOGIC;
  signal F3_WR_LAT_START_n_64 : STD_LOGIC;
  signal F3_WR_LAT_START_n_65 : STD_LOGIC;
  signal F3_WR_LAT_START_n_66 : STD_LOGIC;
  signal F3_WR_LAT_START_n_67 : STD_LOGIC;
  signal F3_WR_LAT_START_n_68 : STD_LOGIC;
  signal F3_WR_LAT_START_n_69 : STD_LOGIC;
  signal F3_WR_LAT_START_n_7 : STD_LOGIC;
  signal F3_WR_LAT_START_n_70 : STD_LOGIC;
  signal F3_WR_LAT_START_n_71 : STD_LOGIC;
  signal F3_WR_LAT_START_n_72 : STD_LOGIC;
  signal F3_WR_LAT_START_n_8 : STD_LOGIC;
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal F4_WR_LAT_END_n_10 : STD_LOGIC;
  signal F4_WR_LAT_END_n_11 : STD_LOGIC;
  signal F4_WR_LAT_END_n_12 : STD_LOGIC;
  signal F4_WR_LAT_END_n_13 : STD_LOGIC;
  signal F4_WR_LAT_END_n_14 : STD_LOGIC;
  signal F4_WR_LAT_END_n_15 : STD_LOGIC;
  signal F4_WR_LAT_END_n_16 : STD_LOGIC;
  signal F4_WR_LAT_END_n_17 : STD_LOGIC;
  signal F4_WR_LAT_END_n_18 : STD_LOGIC;
  signal F4_WR_LAT_END_n_19 : STD_LOGIC;
  signal F4_WR_LAT_END_n_2 : STD_LOGIC;
  signal F4_WR_LAT_END_n_20 : STD_LOGIC;
  signal F4_WR_LAT_END_n_21 : STD_LOGIC;
  signal F4_WR_LAT_END_n_22 : STD_LOGIC;
  signal F4_WR_LAT_END_n_23 : STD_LOGIC;
  signal F4_WR_LAT_END_n_24 : STD_LOGIC;
  signal F4_WR_LAT_END_n_25 : STD_LOGIC;
  signal F4_WR_LAT_END_n_26 : STD_LOGIC;
  signal F4_WR_LAT_END_n_27 : STD_LOGIC;
  signal F4_WR_LAT_END_n_28 : STD_LOGIC;
  signal F4_WR_LAT_END_n_29 : STD_LOGIC;
  signal F4_WR_LAT_END_n_3 : STD_LOGIC;
  signal F4_WR_LAT_END_n_30 : STD_LOGIC;
  signal F4_WR_LAT_END_n_31 : STD_LOGIC;
  signal F4_WR_LAT_END_n_32 : STD_LOGIC;
  signal F4_WR_LAT_END_n_33 : STD_LOGIC;
  signal F4_WR_LAT_END_n_34 : STD_LOGIC;
  signal F4_WR_LAT_END_n_35 : STD_LOGIC;
  signal F4_WR_LAT_END_n_36 : STD_LOGIC;
  signal F4_WR_LAT_END_n_37 : STD_LOGIC;
  signal F4_WR_LAT_END_n_38 : STD_LOGIC;
  signal F4_WR_LAT_END_n_39 : STD_LOGIC;
  signal F4_WR_LAT_END_n_4 : STD_LOGIC;
  signal F4_WR_LAT_END_n_40 : STD_LOGIC;
  signal F4_WR_LAT_END_n_41 : STD_LOGIC;
  signal F4_WR_LAT_END_n_42 : STD_LOGIC;
  signal F4_WR_LAT_END_n_43 : STD_LOGIC;
  signal F4_WR_LAT_END_n_44 : STD_LOGIC;
  signal F4_WR_LAT_END_n_45 : STD_LOGIC;
  signal F4_WR_LAT_END_n_46 : STD_LOGIC;
  signal F4_WR_LAT_END_n_47 : STD_LOGIC;
  signal F4_WR_LAT_END_n_48 : STD_LOGIC;
  signal F4_WR_LAT_END_n_49 : STD_LOGIC;
  signal F4_WR_LAT_END_n_5 : STD_LOGIC;
  signal F4_WR_LAT_END_n_50 : STD_LOGIC;
  signal F4_WR_LAT_END_n_51 : STD_LOGIC;
  signal F4_WR_LAT_END_n_52 : STD_LOGIC;
  signal F4_WR_LAT_END_n_53 : STD_LOGIC;
  signal F4_WR_LAT_END_n_54 : STD_LOGIC;
  signal F4_WR_LAT_END_n_55 : STD_LOGIC;
  signal F4_WR_LAT_END_n_56 : STD_LOGIC;
  signal F4_WR_LAT_END_n_57 : STD_LOGIC;
  signal F4_WR_LAT_END_n_58 : STD_LOGIC;
  signal F4_WR_LAT_END_n_59 : STD_LOGIC;
  signal F4_WR_LAT_END_n_60 : STD_LOGIC;
  signal F4_WR_LAT_END_n_61 : STD_LOGIC;
  signal F4_WR_LAT_END_n_62 : STD_LOGIC;
  signal F4_WR_LAT_END_n_63 : STD_LOGIC;
  signal F4_WR_LAT_END_n_64 : STD_LOGIC;
  signal F4_WR_LAT_END_n_65 : STD_LOGIC;
  signal F4_WR_LAT_END_n_66 : STD_LOGIC;
  signal F4_WR_LAT_END_n_7 : STD_LOGIC;
  signal F4_WR_LAT_END_n_8 : STD_LOGIC;
  signal F4_WR_LAT_END_n_9 : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal \First_Read_reg_i_1__0_n_0\ : STD_LOGIC;
  signal First_Write_reg : STD_LOGIC;
  signal \First_Write_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\ : STD_LOGIC;
  signal \GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal Last_Read : STD_LOGIC;
  signal Last_Read_buf : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Last_Write_reg : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \^max_read_latency_int_reg[30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3__0_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal \No_Rd_Ready_i_1__0_n_0\ : STD_LOGIC;
  signal No_Rd_Ready_reg_n_0 : STD_LOGIC;
  signal \No_Wr_Ready_i_1__0_n_0\ : STD_LOGIC;
  signal No_Wr_Ready_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Rd_Add_Issue_i_1__0_n_0\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_En_i_3__0_n_0\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal \^rd_latency_fifo_wr_en_reg_0\ : STD_LOGIC;
  signal Read_Byte_Cnt0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Read_Latency_En_Int1_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal \Read_going_on_i_1__0_n_0\ : STD_LOGIC;
  signal \^rtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S1_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^s1_read_byte_cnt_en\ : STD_LOGIC;
  signal S1_Read_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal S1_Write_Byte_Cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S1_Write_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \Wr_Add_Issue_i_1__0_n_0\ : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \^write_beat_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Beat_Cnt_En1 : STD_LOGIC;
  signal \^write_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal \Write_going_on_i_1__0_n_0\ : STD_LOGIC;
  signal \^wtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal num_rd_beats : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_rd_beats[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_2__0_n_0\ : STD_LOGIC;
  signal num_read_beat_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_latency_cnt_inst_n_0 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_1 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_10 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_11 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_12 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_13 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_14 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_15 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_16 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_17 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_18 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_19 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_2 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_20 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_21 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_22 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_23 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_24 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_25 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_26 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_27 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_28 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_29 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_3 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_30 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_31 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_32 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_4 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_5 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_6 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_7 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_8 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_9 : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_fifo_inst_n_0 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_1 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_10 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_11 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_12 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_13 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_14 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_15 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_16 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_17 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_18 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_19 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_2 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_20 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_21 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_22 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_23 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_24 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_25 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_26 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_27 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_28 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_29 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_30 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_31 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_32 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_33 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_34 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_35 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_36 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_4 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_5 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_6 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_7 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_8 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_9 : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal update_max_Wr_Lat : STD_LOGIC;
  signal \update_max_Wr_Lat_i_10__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_11__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_13__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_14__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_15__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_16__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_17__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_18__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_19__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_1__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_20__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_22__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_23__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_24__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_25__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_26__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_27__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_28__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_29__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_30__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_31__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_32__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_33__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_34__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_35__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_36__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_37__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_4__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_5__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_6__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_7__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_8__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_i_9__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_21__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \update_max_Wr_Lat_reg_i_3__0_n_3\ : STD_LOGIC;
  signal update_min_Wr_Lat : STD_LOGIC;
  signal \update_min_Wr_Lat_i_10__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_11__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_13__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_14__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_15__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_16__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_17__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_18__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_19__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_1__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_20__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_22__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_23__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_24__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_25__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_26__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_27__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_28__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_29__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_30__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_31__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_32__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_33__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_34__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_35__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_36__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_37__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_4__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_5__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_6__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_7__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_8__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_i_9__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_12__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_21__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_1\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \update_min_Wr_Lat_reg_i_3__0_n_3\ : STD_LOGIC;
  signal wr_byte_cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  signal wr_latency_start_d1 : STD_LOGIC;
  signal \NLW_Accum_i_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Accum_i_reg[31]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \First_Read_reg_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \First_Write_reg_i_1__0\ : label is "soft_lutpair133";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1\ : label is "soft_lutpair137";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Read_going_on_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Write_going_on_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \num_rd_beats[1]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \num_rd_beats[2]_i_1__0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \num_rd_beats[3]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \num_rd_beats[4]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \num_rd_beats[7]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \num_rd_beats[8]_i_2__0\ : label is "soft_lutpair136";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
  attribute RTL_MAX_FANOUT of rst_int_n_reg : label is "found";
  attribute SOFT_HLUTNM of \update_max_Wr_Lat_i_1__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \update_min_Wr_Lat_i_1__0\ : label is "soft_lutpair139";
begin
  \Accum_i_reg[31]_7\(31 downto 0) <= \^accum_i_reg[31]_7\(31 downto 0);
  \Accum_i_reg[31]_8\(31 downto 0) <= \^accum_i_reg[31]_8\(31 downto 0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) <= \^max_read_latency_int_reg[30]_0\(30 downto 0);
  Q(30 downto 0) <= \^q\(30 downto 0);
  Rd_Latency_Fifo_Wr_En_reg_0 <= \^rd_latency_fifo_wr_en_reg_0\;
  Read_Latency_En(0) <= \^read_latency_en\(0);
  Rtrans_Cnt_En(0) <= \^rtrans_cnt_en\(0);
  S1_Read_Byte_Cnt_En <= \^s1_read_byte_cnt_en\;
  Write_Beat_Cnt_En(0) <= \^write_beat_cnt_en\(0);
  Write_Latency_En(0) <= \^write_latency_en\(0);
  Wtrans_Cnt_En(0) <= \^wtrans_cnt_en\(0);
\Accum_i[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i[11]_i_2__0_n_0\
    );
\Accum_i[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i[11]_i_3__0_n_0\
    );
\Accum_i[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i[11]_i_4__0_n_0\
    );
\Accum_i[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i[11]_i_5__0_n_0\
    );
\Accum_i[11]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i[11]_i_6__0_n_0\
    );
\Accum_i[11]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i[11]_i_7__0_n_0\
    );
\Accum_i[11]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i[11]_i_8__0_n_0\
    );
\Accum_i[11]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i[11]_i_9__0_n_0\
    );
\Accum_i[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i[15]_i_2__0_n_0\
    );
\Accum_i[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i[15]_i_3__0_n_0\
    );
\Accum_i[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i[15]_i_4__0_n_0\
    );
\Accum_i[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i[15]_i_5__0_n_0\
    );
\Accum_i[15]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i[15]_i_6__0_n_0\
    );
\Accum_i[15]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i[15]_i_7__0_n_0\
    );
\Accum_i[15]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i[15]_i_8__0_n_0\
    );
\Accum_i[15]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i[15]_i_9__0_n_0\
    );
\Accum_i[19]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i[19]_i_2__1_n_0\
    );
\Accum_i[19]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i[19]_i_2__2_n_0\
    );
\Accum_i[19]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i[19]_i_3__1_n_0\
    );
\Accum_i[19]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i[19]_i_3__2_n_0\
    );
\Accum_i[19]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i[19]_i_4__1_n_0\
    );
\Accum_i[19]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i[19]_i_4__2_n_0\
    );
\Accum_i[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i[19]_i_5__0_n_0\
    );
\Accum_i[19]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i[19]_i_5__3_n_0\
    );
\Accum_i[19]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i[19]_i_6__1_n_0\
    );
\Accum_i[19]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i[19]_i_6__2_n_0\
    );
\Accum_i[19]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i[19]_i_7__1_n_0\
    );
\Accum_i[19]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i[19]_i_7__2_n_0\
    );
\Accum_i[19]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i[19]_i_8__0_n_0\
    );
\Accum_i[19]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i[19]_i_9__0_n_0\
    );
\Accum_i[23]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i[23]_i_2__1_n_0\
    );
\Accum_i[23]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i[23]_i_2__2_n_0\
    );
\Accum_i[23]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i[23]_i_3__1_n_0\
    );
\Accum_i[23]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i[23]_i_3__2_n_0\
    );
\Accum_i[23]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i[23]_i_4__1_n_0\
    );
\Accum_i[23]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i[23]_i_4__2_n_0\
    );
\Accum_i[23]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i[23]_i_5__1_n_0\
    );
\Accum_i[23]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i[23]_i_5__2_n_0\
    );
\Accum_i[23]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i[23]_i_6__1_n_0\
    );
\Accum_i[23]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i[23]_i_6__2_n_0\
    );
\Accum_i[23]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i[23]_i_7__1_n_0\
    );
\Accum_i[23]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i[23]_i_7__2_n_0\
    );
\Accum_i[23]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i[23]_i_8__1_n_0\
    );
\Accum_i[23]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i[23]_i_8__2_n_0\
    );
\Accum_i[23]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i[23]_i_9__1_n_0\
    );
\Accum_i[23]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i[23]_i_9__2_n_0\
    );
\Accum_i[27]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i[27]_i_2__1_n_0\
    );
\Accum_i[27]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i[27]_i_2__2_n_0\
    );
\Accum_i[27]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i[27]_i_3__1_n_0\
    );
\Accum_i[27]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i[27]_i_3__2_n_0\
    );
\Accum_i[27]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i[27]_i_4__1_n_0\
    );
\Accum_i[27]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i[27]_i_4__2_n_0\
    );
\Accum_i[27]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i[27]_i_5__1_n_0\
    );
\Accum_i[27]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i[27]_i_5__2_n_0\
    );
\Accum_i[27]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i[27]_i_6__1_n_0\
    );
\Accum_i[27]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i[27]_i_6__2_n_0\
    );
\Accum_i[27]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i[27]_i_7__1_n_0\
    );
\Accum_i[27]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i[27]_i_7__2_n_0\
    );
\Accum_i[27]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i[27]_i_8__1_n_0\
    );
\Accum_i[27]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i[27]_i_8__2_n_0\
    );
\Accum_i[27]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i[27]_i_9__1_n_0\
    );
\Accum_i[27]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i[27]_i_9__2_n_0\
    );
\Accum_i[31]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i[31]_i_3__0_n_0\
    );
\Accum_i[31]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i[31]_i_3__1_n_0\
    );
\Accum_i[31]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i[31]_i_4__1_n_0\
    );
\Accum_i[31]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i[31]_i_4__2_n_0\
    );
\Accum_i[31]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i[31]_i_5__1_n_0\
    );
\Accum_i[31]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i[31]_i_5__2_n_0\
    );
\Accum_i[31]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(31),
      O => \Accum_i[31]_i_6__1_n_0\
    );
\Accum_i[31]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(31),
      O => \Accum_i[31]_i_6__2_n_0\
    );
\Accum_i[31]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i[31]_i_7__1_n_0\
    );
\Accum_i[31]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i[31]_i_7__2_n_0\
    );
\Accum_i[31]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i[31]_i_8__1_n_0\
    );
\Accum_i[31]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i[31]_i_8__2_n_0\
    );
\Accum_i[31]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i[31]_i_9__1_n_0\
    );
\Accum_i[31]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s1_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i[31]_i_9__2_n_0\
    );
\Accum_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(3),
      O => \Accum_i[3]_i_2_n_0\
    );
\Accum_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(3),
      O => \Accum_i[3]_i_3_n_0\
    );
\Accum_i[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i[7]_i_2__0_n_0\
    );
\Accum_i[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i[7]_i_3__0_n_0\
    );
\Accum_i[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i[7]_i_4__0_n_0\
    );
\Accum_i[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => \Accum_i[7]_i_5__0_n_0\
    );
\Accum_i[7]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i[7]_i_6__0_n_0\
    );
\Accum_i[7]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i[7]_i_7__0_n_0\
    );
\Accum_i[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i[7]_i_8__0_n_0\
    );
\Accum_i[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => \Accum_i[7]_i_9__0_n_0\
    );
\Accum_i_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[11]_i_2__0_n_0\,
      DI(2) => \Accum_i[11]_i_3__0_n_0\,
      DI(1) => \Accum_i[11]_i_4__0_n_0\,
      DI(0) => \Accum_i[11]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(11 downto 8),
      S(3) => \Accum_i[11]_i_6__0_n_0\,
      S(2) => \Accum_i[11]_i_7__0_n_0\,
      S(1) => \Accum_i[11]_i_8__0_n_0\,
      S(0) => \Accum_i[11]_i_9__0_n_0\
    );
\Accum_i_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Byte_Cnt(11 downto 8),
      O(3 downto 0) => \Accum_i_reg[31]_6\(11 downto 8),
      S(3) => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0\,
      S(2) => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0\,
      S(1) => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0\,
      S(0) => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\Accum_i_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[15]_i_2__0_n_0\,
      DI(2) => \Accum_i[15]_i_3__0_n_0\,
      DI(1) => \Accum_i[15]_i_4__0_n_0\,
      DI(0) => \Accum_i[15]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(15 downto 12),
      S(3) => \Accum_i[15]_i_6__0_n_0\,
      S(2) => \Accum_i[15]_i_7__0_n_0\,
      S(1) => \Accum_i[15]_i_8__0_n_0\,
      S(0) => \Accum_i[15]_i_9__0_n_0\
    );
\Accum_i_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Byte_Cnt(15 downto 12),
      O(3 downto 0) => \Accum_i_reg[31]_6\(15 downto 12),
      S(3) => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0\,
      S(2) => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0\,
      S(1) => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0\,
      S(0) => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\Accum_i_reg[19]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2__1_n_0\,
      DI(2) => \Accum_i[19]_i_3__1_n_0\,
      DI(1) => \Accum_i[19]_i_4__1_n_0\,
      DI(0) => \Accum_i[19]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(19 downto 16),
      S(3) => \Accum_i[19]_i_6__1_n_0\,
      S(2) => \Accum_i[19]_i_7__1_n_0\,
      S(1) => \Accum_i[19]_i_8__0_n_0\,
      S(0) => \Accum_i[19]_i_9__0_n_0\
    );
\Accum_i_reg[19]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2__2_n_0\,
      DI(2) => \Accum_i[19]_i_3__2_n_0\,
      DI(1) => \Accum_i[19]_i_4__2_n_0\,
      DI(0) => S1_Read_Byte_Cnt(16),
      O(3 downto 0) => \Accum_i_reg[31]_6\(19 downto 16),
      S(3) => \Accum_i[19]_i_5__3_n_0\,
      S(2) => \Accum_i[19]_i_6__2_n_0\,
      S(1) => \Accum_i[19]_i_7__2_n_0\,
      S(0) => \GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\Accum_i_reg[23]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2__1_n_0\,
      DI(2) => \Accum_i[23]_i_3__1_n_0\,
      DI(1) => \Accum_i[23]_i_4__1_n_0\,
      DI(0) => \Accum_i[23]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(23 downto 20),
      S(3) => \Accum_i[23]_i_6__1_n_0\,
      S(2) => \Accum_i[23]_i_7__1_n_0\,
      S(1) => \Accum_i[23]_i_8__1_n_0\,
      S(0) => \Accum_i[23]_i_9__1_n_0\
    );
\Accum_i_reg[23]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2__2_n_0\,
      DI(2) => \Accum_i[23]_i_3__2_n_0\,
      DI(1) => \Accum_i[23]_i_4__2_n_0\,
      DI(0) => \Accum_i[23]_i_5__2_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(23 downto 20),
      S(3) => \Accum_i[23]_i_6__2_n_0\,
      S(2) => \Accum_i[23]_i_7__2_n_0\,
      S(1) => \Accum_i[23]_i_8__2_n_0\,
      S(0) => \Accum_i[23]_i_9__2_n_0\
    );
\Accum_i_reg[27]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2__1_n_0\,
      DI(2) => \Accum_i[27]_i_3__1_n_0\,
      DI(1) => \Accum_i[27]_i_4__1_n_0\,
      DI(0) => \Accum_i[27]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(27 downto 24),
      S(3) => \Accum_i[27]_i_6__1_n_0\,
      S(2) => \Accum_i[27]_i_7__1_n_0\,
      S(1) => \Accum_i[27]_i_8__1_n_0\,
      S(0) => \Accum_i[27]_i_9__1_n_0\
    );
\Accum_i_reg[27]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2__2_n_0\,
      DI(2) => \Accum_i[27]_i_3__2_n_0\,
      DI(1) => \Accum_i[27]_i_4__2_n_0\,
      DI(0) => \Accum_i[27]_i_5__2_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(27 downto 24),
      S(3) => \Accum_i[27]_i_6__2_n_0\,
      S(2) => \Accum_i[27]_i_7__2_n_0\,
      S(1) => \Accum_i[27]_i_8__2_n_0\,
      S(0) => \Accum_i[27]_i_9__2_n_0\
    );
\Accum_i_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__1_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_2__0_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2__0_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_3__0_n_0\,
      DI(1) => \Accum_i[31]_i_4__1_n_0\,
      DI(0) => \Accum_i[31]_i_5__1_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(31 downto 28),
      S(3) => \Accum_i[31]_i_6__1_n_0\,
      S(2) => \Accum_i[31]_i_7__1_n_0\,
      S(1) => \Accum_i[31]_i_8__1_n_0\,
      S(0) => \Accum_i[31]_i_9__1_n_0\
    );
\Accum_i_reg[31]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__2_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_2__1_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_2__1_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2__1_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_3__1_n_0\,
      DI(1) => \Accum_i[31]_i_4__2_n_0\,
      DI(0) => \Accum_i[31]_i_5__2_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_6\(31 downto 28),
      S(3) => \Accum_i[31]_i_6__2_n_0\,
      S(2) => \Accum_i[31]_i_7__2_n_0\,
      S(1) => \Accum_i[31]_i_8__2_n_0\,
      S(0) => \Accum_i[31]_i_9__2_n_0\
    );
\Accum_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[3]_i_2_n_0\,
      DI(2 downto 0) => S1_Write_Byte_Cnt(2 downto 0),
      O(3 downto 0) => \Accum_i_reg[31]_5\(3 downto 0),
      S(3) => \Accum_i[3]_i_3_n_0\,
      S(2) => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(1) => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0\,
      S(0) => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0\
    );
\Accum_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Byte_Cnt(3 downto 0),
      O(3 downto 0) => \Accum_i_reg[31]_6\(3 downto 0),
      S(3) => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0\,
      S(2) => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0\,
      S(1) => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(0) => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__1_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__1_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__1_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__1_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[7]_i_2__0_n_0\,
      DI(2) => \Accum_i[7]_i_3__0_n_0\,
      DI(1) => \Accum_i[7]_i_4__0_n_0\,
      DI(0) => \Accum_i[7]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(7 downto 4),
      S(3) => \Accum_i[7]_i_6__0_n_0\,
      S(2) => \Accum_i[7]_i_7__0_n_0\,
      S(1) => \Accum_i[7]_i_8__0_n_0\,
      S(0) => \Accum_i[7]_i_9__0_n_0\
    );
\Accum_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__2_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__2_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__2_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__2_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S1_Read_Byte_Cnt(7 downto 4),
      O(3 downto 0) => \Accum_i_reg[31]_6\(7 downto 4),
      S(3) => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0\,
      S(2) => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0\,
      S(1) => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0\,
      S(0) => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Data_valid_reg,
      Q => Data_valid_reg1,
      R => Wr_cnt_ld
    );
Data_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => Data_valid_reg,
      R => Wr_cnt_ld
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
\F34_Rd_Vld_reg_d2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F34_Rd_Vld_reg__0\,
      I1 => rst_int_n,
      I2 => F34_Rd_Vld_reg_d2,
      O => \F34_Rd_Vld_reg_d2_i_1__0_n_0\
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \F34_Rd_Vld_reg_d2_i_1__0_n_0\,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \F34_Rd_Vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized3\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_start_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(4) => F3_WR_LAT_START_n_4,
      Q(3) => F3_WR_LAT_START_n_5,
      Q(2) => F3_WR_LAT_START_n_6,
      Q(1) => F3_WR_LAT_START_n_7,
      Q(0) => F3_WR_LAT_START_n_8,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      \dout_reg[11]_0\(3) => F4_WR_LAT_END_n_43,
      \dout_reg[11]_0\(2) => F4_WR_LAT_END_n_44,
      \dout_reg[11]_0\(1) => F4_WR_LAT_END_n_45,
      \dout_reg[11]_0\(0) => F4_WR_LAT_END_n_46,
      \dout_reg[15]_0\(3) => F4_WR_LAT_END_n_47,
      \dout_reg[15]_0\(2) => F4_WR_LAT_END_n_48,
      \dout_reg[15]_0\(1) => F4_WR_LAT_END_n_49,
      \dout_reg[15]_0\(0) => F4_WR_LAT_END_n_50,
      \dout_reg[19]_0\(3) => F4_WR_LAT_END_n_51,
      \dout_reg[19]_0\(2) => F4_WR_LAT_END_n_52,
      \dout_reg[19]_0\(1) => F4_WR_LAT_END_n_53,
      \dout_reg[19]_0\(0) => F4_WR_LAT_END_n_54,
      \dout_reg[23]_0\(3) => F4_WR_LAT_END_n_55,
      \dout_reg[23]_0\(2) => F4_WR_LAT_END_n_56,
      \dout_reg[23]_0\(1) => F4_WR_LAT_END_n_57,
      \dout_reg[23]_0\(0) => F4_WR_LAT_END_n_58,
      \dout_reg[27]_0\(3) => F4_WR_LAT_END_n_59,
      \dout_reg[27]_0\(2) => F4_WR_LAT_END_n_60,
      \dout_reg[27]_0\(1) => F4_WR_LAT_END_n_61,
      \dout_reg[27]_0\(0) => F4_WR_LAT_END_n_62,
      \dout_reg[31]_0\(3) => F4_WR_LAT_END_n_63,
      \dout_reg[31]_0\(2) => F4_WR_LAT_END_n_64,
      \dout_reg[31]_0\(1) => F4_WR_LAT_END_n_65,
      \dout_reg[31]_0\(0) => F4_WR_LAT_END_n_66,
      \dout_reg[32]_0\(32) => F4_Rd_Data(32),
      \dout_reg[32]_0\(31) => F4_WR_LAT_END_n_7,
      \dout_reg[32]_0\(30) => F4_WR_LAT_END_n_8,
      \dout_reg[32]_0\(29) => F4_WR_LAT_END_n_9,
      \dout_reg[32]_0\(28) => F4_WR_LAT_END_n_10,
      \dout_reg[32]_0\(27) => F4_WR_LAT_END_n_11,
      \dout_reg[32]_0\(26) => F4_WR_LAT_END_n_12,
      \dout_reg[32]_0\(25) => F4_WR_LAT_END_n_13,
      \dout_reg[32]_0\(24) => F4_WR_LAT_END_n_14,
      \dout_reg[32]_0\(23) => F4_WR_LAT_END_n_15,
      \dout_reg[32]_0\(22) => F4_WR_LAT_END_n_16,
      \dout_reg[32]_0\(21) => F4_WR_LAT_END_n_17,
      \dout_reg[32]_0\(20) => F4_WR_LAT_END_n_18,
      \dout_reg[32]_0\(19) => F4_WR_LAT_END_n_19,
      \dout_reg[32]_0\(18) => F4_WR_LAT_END_n_20,
      \dout_reg[32]_0\(17) => F4_WR_LAT_END_n_21,
      \dout_reg[32]_0\(16) => F4_WR_LAT_END_n_22,
      \dout_reg[32]_0\(15) => F4_WR_LAT_END_n_23,
      \dout_reg[32]_0\(14) => F4_WR_LAT_END_n_24,
      \dout_reg[32]_0\(13) => F4_WR_LAT_END_n_25,
      \dout_reg[32]_0\(12) => F4_WR_LAT_END_n_26,
      \dout_reg[32]_0\(11) => F4_WR_LAT_END_n_27,
      \dout_reg[32]_0\(10) => F4_WR_LAT_END_n_28,
      \dout_reg[32]_0\(9) => F4_WR_LAT_END_n_29,
      \dout_reg[32]_0\(8) => F4_WR_LAT_END_n_30,
      \dout_reg[32]_0\(7) => F4_WR_LAT_END_n_31,
      \dout_reg[32]_0\(6) => F4_WR_LAT_END_n_32,
      \dout_reg[32]_0\(5) => F4_WR_LAT_END_n_33,
      \dout_reg[32]_0\(4) => F4_WR_LAT_END_n_34,
      \dout_reg[32]_0\(3) => F4_WR_LAT_END_n_35,
      \dout_reg[32]_0\(2) => F4_WR_LAT_END_n_36,
      \dout_reg[32]_0\(1) => F4_WR_LAT_END_n_37,
      \dout_reg[32]_0\(0) => F4_WR_LAT_END_n_38,
      \dout_reg[7]_0\(3) => F4_WR_LAT_END_n_39,
      \dout_reg[7]_0\(2) => F4_WR_LAT_END_n_40,
      \dout_reg[7]_0\(1) => F4_WR_LAT_END_n_41,
      \dout_reg[7]_0\(0) => F4_WR_LAT_END_n_42,
      empty_reg_0(0) => F34_Rd_En
    );
F4_WR_LAT_END: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized4\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_end_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(32) => F4_Rd_Data(32),
      Q(31) => F4_WR_LAT_END_n_7,
      Q(30) => F4_WR_LAT_END_n_8,
      Q(29) => F4_WR_LAT_END_n_9,
      Q(28) => F4_WR_LAT_END_n_10,
      Q(27) => F4_WR_LAT_END_n_11,
      Q(26) => F4_WR_LAT_END_n_12,
      Q(25) => F4_WR_LAT_END_n_13,
      Q(24) => F4_WR_LAT_END_n_14,
      Q(23) => F4_WR_LAT_END_n_15,
      Q(22) => F4_WR_LAT_END_n_16,
      Q(21) => F4_WR_LAT_END_n_17,
      Q(20) => F4_WR_LAT_END_n_18,
      Q(19) => F4_WR_LAT_END_n_19,
      Q(18) => F4_WR_LAT_END_n_20,
      Q(17) => F4_WR_LAT_END_n_21,
      Q(16) => F4_WR_LAT_END_n_22,
      Q(15) => F4_WR_LAT_END_n_23,
      Q(14) => F4_WR_LAT_END_n_24,
      Q(13) => F4_WR_LAT_END_n_25,
      Q(12) => F4_WR_LAT_END_n_26,
      Q(11) => F4_WR_LAT_END_n_27,
      Q(10) => F4_WR_LAT_END_n_28,
      Q(9) => F4_WR_LAT_END_n_29,
      Q(8) => F4_WR_LAT_END_n_30,
      Q(7) => F4_WR_LAT_END_n_31,
      Q(6) => F4_WR_LAT_END_n_32,
      Q(5) => F4_WR_LAT_END_n_33,
      Q(4) => F4_WR_LAT_END_n_34,
      Q(3) => F4_WR_LAT_END_n_35,
      Q(2) => F4_WR_LAT_END_n_36,
      Q(1) => F4_WR_LAT_END_n_37,
      Q(0) => F4_WR_LAT_END_n_38,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(3) => F4_WR_LAT_END_n_43,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(2) => F4_WR_LAT_END_n_44,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(1) => F4_WR_LAT_END_n_45,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(0) => F4_WR_LAT_END_n_46,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(3) => F4_WR_LAT_END_n_47,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(2) => F4_WR_LAT_END_n_48,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(1) => F4_WR_LAT_END_n_49,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(0) => F4_WR_LAT_END_n_50,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(3) => F4_WR_LAT_END_n_51,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(2) => F4_WR_LAT_END_n_52,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(1) => F4_WR_LAT_END_n_53,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(0) => F4_WR_LAT_END_n_54,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(3) => F4_WR_LAT_END_n_55,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(2) => F4_WR_LAT_END_n_56,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(1) => F4_WR_LAT_END_n_57,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(0) => F4_WR_LAT_END_n_58,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(3) => F4_WR_LAT_END_n_59,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(2) => F4_WR_LAT_END_n_60,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(1) => F4_WR_LAT_END_n_61,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(0) => F4_WR_LAT_END_n_62,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(3) => F4_WR_LAT_END_n_63,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(2) => F4_WR_LAT_END_n_64,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(1) => F4_WR_LAT_END_n_65,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(0) => F4_WR_LAT_END_n_66,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(3) => F4_WR_LAT_END_n_39,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(2) => F4_WR_LAT_END_n_40,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(1) => F4_WR_LAT_END_n_41,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(0) => F4_WR_LAT_END_n_42,
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      rptr_reg(4) => F3_WR_LAT_START_n_4,
      rptr_reg(3) => F3_WR_LAT_START_n_5,
      rptr_reg(2) => F3_WR_LAT_START_n_6,
      rptr_reg(1) => F3_WR_LAT_START_n_7,
      rptr_reg(0) => F3_WR_LAT_START_n_8,
      \rptr_reg[0]\(0) => F34_Rd_En
    );
\First_Read_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_rready,
      I1 => slot_1_axi_rvalid,
      I2 => Read_going_on,
      O => \First_Read_reg_i_1__0_n_0\
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \First_Read_reg_i_1__0_n_0\,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
\First_Write_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_wvalid,
      I1 => slot_1_axi_wready,
      I2 => Write_going_on,
      O => \First_Write_reg_i_1__0_n_0\
    );
First_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \First_Write_reg_i_1__0_n_0\,
      Q => First_Write_reg,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      I1 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      I2 => num_rd_beats(8),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      I4 => num_rd_beats(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => Read_Byte_Cnt0(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFF80880000"
    )
        port map (
      I0 => Last_Read_buf,
      I1 => rst_int_n,
      I2 => \^ext_trig_metric_en\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \^s1_read_byte_cnt_en\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1__0_n_0\,
      Q => \^s1_read_byte_cnt_en\,
      R => '0'
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(0),
      Q => S1_Read_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(10),
      Q => S1_Read_Byte_Cnt(10),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      O(3 downto 0) => Read_Byte_Cnt0(10 downto 7),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(11),
      Q => S1_Read_Byte_Cnt(11),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(12),
      Q => S1_Read_Byte_Cnt(12),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(13),
      Q => S1_Read_Byte_Cnt(13),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(14),
      Q => S1_Read_Byte_Cnt(14),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      O(3 downto 0) => Read_Byte_Cnt0(14 downto 11),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(15),
      Q => S1_Read_Byte_Cnt(15),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(16),
      Q => S1_Read_Byte_Cnt(16),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      O(3 downto 2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Read_Byte_Cnt0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(1),
      Q => S1_Read_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(2),
      Q => S1_Read_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(2 downto 0) => Read_Byte_Cnt0(2 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(3),
      Q => S1_Read_Byte_Cnt(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(4),
      Q => S1_Read_Byte_Cnt(4),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(5),
      Q => S1_Read_Byte_Cnt(5),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(6),
      Q => S1_Read_Byte_Cnt(6),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      DI(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      DI(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(3 downto 1) => Read_Byte_Cnt0(6 downto 4),
      O(0) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      S(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(7),
      Q => S1_Read_Byte_Cnt(7),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(8),
      Q => S1_Read_Byte_Cnt(8),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(9),
      Q => S1_Read_Byte_Cnt(9),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => \^rtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En10,
      Q => Write_Beat_Cnt_En1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En1,
      Q => \^write_beat_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slot_1_axi_wstrb(1),
      I1 => slot_1_axi_wstrb(0),
      I2 => slot_1_axi_wstrb(3),
      I3 => slot_1_axi_wstrb(2),
      O => wr_byte_cnt(0)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => slot_1_axi_wstrb(2),
      I1 => slot_1_axi_wstrb(1),
      I2 => slot_1_axi_wstrb(0),
      I3 => slot_1_axi_wstrb(3),
      O => wr_byte_cnt(1)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_1_axi_wstrb(3),
      I1 => slot_1_axi_wstrb(2),
      I2 => slot_1_axi_wstrb(0),
      I3 => slot_1_axi_wstrb(1),
      O => wr_byte_cnt(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(0),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(1),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(2),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      Q => S1_Write_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      Q => S1_Write_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      Q => S1_Write_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => \^wtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_5
     port map (
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      E(0) => Last_Read,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(6) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(5) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(4) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      Q(8 downto 0) => num_rd_beats(8 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[2]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      \dout_reg[2]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      \dout_reg[2]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      \dout_reg[2]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      \dout_reg[2]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      \dout_reg[2]_2\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      \dout_reg[5]_0\(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      \dout_reg[5]_0\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      \dout_reg[5]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      \dout_reg[5]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      \dout_reg[5]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      \dout_reg[5]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      \dout_reg[5]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arsize(2 downto 0) => slot_1_axi_arsize(2 downto 0),
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid
    );
\GEN_acc[6].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(2),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S1_Write_Byte_Cnt(2),
      O => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[6].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(1),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S1_Write_Byte_Cnt(1),
      O => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[6].acc_inst_0/Accum_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(0),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S1_Write_Byte_Cnt(0),
      O => \GEN_acc[6].acc_inst_0/Accum_i[3]_i_6_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(11),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(11),
      O => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_2_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(10),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(10),
      O => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_3_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(9),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(9),
      O => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_4_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(8),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(8),
      O => \GEN_acc[9].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(15),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(15),
      O => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_2_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(14),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(14),
      O => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_3_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(13),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(13),
      O => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_4_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(12),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(12),
      O => \GEN_acc[9].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(16),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(16),
      O => \GEN_acc[9].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(3),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(3),
      O => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_2_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(2),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(2),
      O => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_3_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(1),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(1),
      O => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(0),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(0),
      O => \GEN_acc[9].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(7),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(7),
      O => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_2_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(6),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(6),
      O => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_3_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(5),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(5),
      O => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_4_n_0\
    );
\GEN_acc[9].acc_inst_0/Accum_i[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_12\(4),
      I1 => \out\(0),
      I2 => \^s1_read_byte_cnt_en\,
      I3 => S1_Read_Byte_Cnt(4),
      O => \GEN_acc[9].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Last_Read_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Read,
      Q => Last_Read_buf,
      R => Wr_cnt_ld
    );
\Last_Write_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_1_axi_wlast,
      I1 => slot_1_axi_wvalid,
      I2 => slot_1_axi_wready,
      O => Last_Write
    );
Last_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_Write_reg,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      O => \Max_Read_Latency_Int[31]_i_10__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      O => \Max_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Max_Read_Latency_Int[31]_i_13__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Max_Read_Latency_Int[31]_i_14__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Max_Read_Latency_Int[31]_i_15__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Max_Read_Latency_Int[31]_i_16__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      O => \Max_Read_Latency_Int[31]_i_17__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      O => \Max_Read_Latency_Int[31]_i_18__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      O => \Max_Read_Latency_Int[31]_i_19__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^read_latency_en\(0),
      I1 => Max_Read_Latency_Int1,
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      O => \Max_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_8\(30),
      I2 => \^accum_i_reg[31]_8\(31),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Max_Read_Latency_Int[31]_i_22__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_8\(28),
      I2 => \^accum_i_reg[31]_8\(29),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Max_Read_Latency_Int[31]_i_23__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_8\(26),
      I2 => \^accum_i_reg[31]_8\(27),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Max_Read_Latency_Int[31]_i_24__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_8\(24),
      I2 => \^accum_i_reg[31]_8\(25),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Max_Read_Latency_Int[31]_i_25__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_8\(30),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_8\(31),
      O => \Max_Read_Latency_Int[31]_i_26__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_8\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_8\(29),
      O => \Max_Read_Latency_Int[31]_i_27__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_8\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_8\(27),
      O => \Max_Read_Latency_Int[31]_i_28__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_8\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_8\(25),
      O => \Max_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_8\(22),
      I2 => \^accum_i_reg[31]_8\(23),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Max_Read_Latency_Int[31]_i_30__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_8\(20),
      I2 => \^accum_i_reg[31]_8\(21),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Max_Read_Latency_Int[31]_i_31__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_8\(18),
      I2 => \^accum_i_reg[31]_8\(19),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Max_Read_Latency_Int[31]_i_32__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_8\(16),
      I2 => \^accum_i_reg[31]_8\(17),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_33__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_8\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_8\(23),
      O => \Max_Read_Latency_Int[31]_i_34__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_8\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_8\(21),
      O => \Max_Read_Latency_Int[31]_i_35__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_8\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_8\(19),
      O => \Max_Read_Latency_Int[31]_i_36__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_8\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_8\(17),
      O => \Max_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S1_Read_Latency(31),
      O => \Max_Read_Latency_Int[31]_i_4__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Max_Read_Latency_Int[31]_i_5__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Max_Read_Latency_Int[31]_i_6__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Max_Read_Latency_Int[31]_i_7__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => S1_Read_Latency(31),
      I3 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      O => \Max_Read_Latency_Int[31]_i_8__0_n_0\
    );
\Max_Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      O => \Max_Read_Latency_Int[31]_i_9__0_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_8\(16),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_8\(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_8\(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_8\(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_8\(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_8\(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_8\(31),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Max_Read_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Max_Read_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Max_Read_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Max_Read_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_8\(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Max_Read_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Max_Read_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Max_Read_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Max_Read_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Max_Read_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Max_Read_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Max_Read_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Max_Read_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Max_Read_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Max_Read_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_8\(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Max_Read_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => S1_Read_Latency(31),
      Q => \Max_Read_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13__0_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14__0_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15__0_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16__0_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17__0_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18__0_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19__0_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_8\(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_8\(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_8\(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_8\(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_8\(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_8\(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_8\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => update_max_Wr_Lat,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_7\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_7\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_7\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_7\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_7\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_7\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_7\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_7\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_7\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_7\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_7\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_7\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_7\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_7\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_7\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_7\(25),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Min_Read_Latency_Int[31]_i_10__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Min_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      O => \Min_Read_Latency_Int[31]_i_13__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      O => \Min_Read_Latency_Int[31]_i_14__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      O => \Min_Read_Latency_Int[31]_i_15__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      O => \Min_Read_Latency_Int[31]_i_16__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Min_Read_Latency_Int[31]_i_17__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Min_Read_Latency_Int[31]_i_18__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Min_Read_Latency_Int[31]_i_19__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Min_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_8\(15),
      O => \Min_Read_Latency_Int[31]_i_22__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_8\(13),
      O => \Min_Read_Latency_Int[31]_i_23__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_8\(11),
      O => \Min_Read_Latency_Int[31]_i_24__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_8\(9),
      O => \Min_Read_Latency_Int[31]_i_25__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^accum_i_reg[31]_8\(15),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Min_Read_Latency_Int[31]_i_26__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^accum_i_reg[31]_8\(13),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Min_Read_Latency_Int[31]_i_27__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^accum_i_reg[31]_8\(11),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Min_Read_Latency_Int[31]_i_28__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^accum_i_reg[31]_8\(9),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Min_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_8\(7),
      O => \Min_Read_Latency_Int[31]_i_30__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_8\(5),
      O => \Min_Read_Latency_Int[31]_i_31__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_8\(3),
      O => \Min_Read_Latency_Int[31]_i_32__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_8\(1),
      O => \Min_Read_Latency_Int[31]_i_33__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^accum_i_reg[31]_8\(7),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Min_Read_Latency_Int[31]_i_34__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^accum_i_reg[31]_8\(5),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Min_Read_Latency_Int[31]_i_35__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^accum_i_reg[31]_8\(3),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Min_Read_Latency_Int[31]_i_36__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_8\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^accum_i_reg[31]_8\(1),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Min_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => S1_Read_Latency(31),
      I3 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      O => \Min_Read_Latency_Int[31]_i_4__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      O => \Min_Read_Latency_Int[31]_i_5__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      O => \Min_Read_Latency_Int[31]_i_6__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      O => \Min_Read_Latency_Int[31]_i_7__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S1_Read_Latency(31),
      O => \Min_Read_Latency_Int[31]_i_8__0_n_0\
    );
\Min_Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Min_Read_Latency_Int[31]_i_9__0_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_8\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_8\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_8\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_8\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_8\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_8\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_8\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Min_Read_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Min_Read_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Min_Read_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Min_Read_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_8\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Min_Read_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Min_Read_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Min_Read_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Min_Read_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Min_Read_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Min_Read_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Min_Read_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Min_Read_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Min_Read_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Min_Read_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_8\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Min_Read_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => S1_Read_Latency(31),
      Q => \Min_Read_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11__0_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12__0_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13__0_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14__0_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15__0_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16__0_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17__0_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18__0_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19__0_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20__0_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_8\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_8\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_8\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_8\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_8\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_8\(8),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_8\(9),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_min_Wr_Lat,
      I1 => F34_Rd_Vld_reg_d2,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_7\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_7\(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_7\(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_7\(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_7\(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_7\(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_7\(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_7\(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_7\(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_7\(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_7\(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_7\(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_7\(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_7\(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_7\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_7\(9),
      S => Wr_cnt_ld
    );
\No_Rd_Ready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_1_axi_arvalid,
      I2 => slot_1_axi_arready,
      I3 => Rd_Lat_Start,
      O => \No_Rd_Ready_i_1__0_n_0\
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Rd_Ready_i_1__0_n_0\,
      Q => No_Rd_Ready_reg_n_0,
      R => '0'
    );
\No_Wr_Ready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_1_axi_awready,
      I2 => slot_1_axi_awvalid,
      I3 => Wr_Lat_Start,
      O => \No_Wr_Ready_i_1__0_n_0\
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \No_Wr_Ready_i_1__0_n_0\,
      Q => No_Wr_Ready_reg_n_0,
      R => '0'
    );
\Rd_Add_Issue_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => No_Rd_Ready_reg_n_0,
      I1 => slot_1_axi_arvalid,
      I2 => Rd_Lat_Start,
      O => \Rd_Add_Issue_i_1__0_n_0\
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Rd_Add_Issue_i_1__0_n_0\,
      Q => \^rd_latency_fifo_wr_en_reg_0\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_36,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_26,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_25,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_24,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_23,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_22,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_21,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_20,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_19,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_18,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_17,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_35,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_16,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_15,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_14,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_13,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_12,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_11,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_10,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_9,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_8,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_7,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_34,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_6,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_4,
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_33,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_32,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_31,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_30,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_29,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_28,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_27,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_En_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_En_i_3__0_n_0\,
      I1 => Read_going_on,
      I2 => Rd_Lat_Start,
      I3 => First_Read_reg,
      I4 => Rd_Lat_End,
      I5 => Last_Read_buf,
      O => rd_latency_end
    );
\Rd_Latency_Fifo_Rd_En_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_1_axi_rvalid,
      I1 => slot_1_axi_rready,
      O => \Rd_Latency_Fifo_Rd_En_i_3__0_n_0\
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_1,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_32,
      Q => Rd_Latency_Fifo_Wr_Data(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_22,
      Q => Rd_Latency_Fifo_Wr_Data(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_21,
      Q => Rd_Latency_Fifo_Wr_Data(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_20,
      Q => Rd_Latency_Fifo_Wr_Data(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_19,
      Q => Rd_Latency_Fifo_Wr_Data(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_18,
      Q => Rd_Latency_Fifo_Wr_Data(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_17,
      Q => Rd_Latency_Fifo_Wr_Data(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_16,
      Q => Rd_Latency_Fifo_Wr_Data(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_15,
      Q => Rd_Latency_Fifo_Wr_Data(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_14,
      Q => Rd_Latency_Fifo_Wr_Data(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_13,
      Q => Rd_Latency_Fifo_Wr_Data(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_31,
      Q => Rd_Latency_Fifo_Wr_Data(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_12,
      Q => Rd_Latency_Fifo_Wr_Data(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_11,
      Q => Rd_Latency_Fifo_Wr_Data(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_10,
      Q => Rd_Latency_Fifo_Wr_Data(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_9,
      Q => Rd_Latency_Fifo_Wr_Data(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_8,
      Q => Rd_Latency_Fifo_Wr_Data(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_7,
      Q => Rd_Latency_Fifo_Wr_Data(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_6,
      Q => Rd_Latency_Fifo_Wr_Data(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_5,
      Q => Rd_Latency_Fifo_Wr_Data(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_4,
      Q => Rd_Latency_Fifo_Wr_Data(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_3,
      Q => Rd_Latency_Fifo_Wr_Data(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_30,
      Q => Rd_Latency_Fifo_Wr_Data(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_2,
      Q => Rd_Latency_Fifo_Wr_Data(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_1,
      Q => Rd_Latency_Fifo_Wr_Data(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_Data(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_29,
      Q => Rd_Latency_Fifo_Wr_Data(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_28,
      Q => Rd_Latency_Fifo_Wr_Data(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_27,
      Q => Rd_Latency_Fifo_Wr_Data(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_26,
      Q => Rd_Latency_Fifo_Wr_Data(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_25,
      Q => Rd_Latency_Fifo_Wr_Data(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_24,
      Q => Rd_Latency_Fifo_Wr_Data(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_23,
      Q => Rd_Latency_Fifo_Wr_Data(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_32,
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_22,
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_21,
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_20,
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_19,
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_18,
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_17,
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_16,
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_15,
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_14,
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_13,
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_31,
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_12,
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_11,
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_10,
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_9,
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_8,
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_7,
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_6,
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_5,
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_4,
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_3,
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_30,
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_2,
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_1,
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_0,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_29,
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_28,
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_27,
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_26,
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_25,
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_24,
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_23,
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Read_Latency_En_Int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => rst_int_n,
      I1 => Read_Latency_One_D1,
      I2 => Rd_Latency_Fifo_Rd_En_D1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int1_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int1_out,
      Q => \^read_latency_en\(0),
      R => '0'
    );
\Read_Latency_Int[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Read_Latency_Int[0]_i_1__0_n_0\
    );
\Read_Latency_Int[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2__0_n_0\
    );
\Read_Latency_Int[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3__0_n_0\
    );
\Read_Latency_Int[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4__0_n_0\
    );
\Read_Latency_Int[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5__0_n_0\
    );
\Read_Latency_Int[11]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_6__0_n_0\
    );
\Read_Latency_Int[11]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_7__0_n_0\
    );
\Read_Latency_Int[11]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_8__0_n_0\
    );
\Read_Latency_Int[11]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_9__0_n_0\
    );
\Read_Latency_Int[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2__0_n_0\
    );
\Read_Latency_Int[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3__0_n_0\
    );
\Read_Latency_Int[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4__0_n_0\
    );
\Read_Latency_Int[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5__0_n_0\
    );
\Read_Latency_Int[15]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_6__0_n_0\
    );
\Read_Latency_Int[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_7__0_n_0\
    );
\Read_Latency_Int[15]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_8__0_n_0\
    );
\Read_Latency_Int[15]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_9__0_n_0\
    );
\Read_Latency_Int[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2__0_n_0\
    );
\Read_Latency_Int[19]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3__0_n_0\
    );
\Read_Latency_Int[19]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4__0_n_0\
    );
\Read_Latency_Int[19]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5__0_n_0\
    );
\Read_Latency_Int[19]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_6__0_n_0\
    );
\Read_Latency_Int[19]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_7__0_n_0\
    );
\Read_Latency_Int[19]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_8__0_n_0\
    );
\Read_Latency_Int[19]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_9__0_n_0\
    );
\Read_Latency_Int[23]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2__0_n_0\
    );
\Read_Latency_Int[23]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3__0_n_0\
    );
\Read_Latency_Int[23]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4__0_n_0\
    );
\Read_Latency_Int[23]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5__0_n_0\
    );
\Read_Latency_Int[23]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_6__0_n_0\
    );
\Read_Latency_Int[23]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_7__0_n_0\
    );
\Read_Latency_Int[23]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_8__0_n_0\
    );
\Read_Latency_Int[23]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_9__0_n_0\
    );
\Read_Latency_Int[27]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2__0_n_0\
    );
\Read_Latency_Int[27]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3__0_n_0\
    );
\Read_Latency_Int[27]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4__0_n_0\
    );
\Read_Latency_Int[27]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5__0_n_0\
    );
\Read_Latency_Int[27]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_6__0_n_0\
    );
\Read_Latency_Int[27]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_7__0_n_0\
    );
\Read_Latency_Int[27]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_8__0_n_0\
    );
\Read_Latency_Int[27]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_9__0_n_0\
    );
\Read_Latency_Int[31]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12__0_n_0\
    );
\Read_Latency_Int[31]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13__0_n_0\
    );
\Read_Latency_Int[31]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14__0_n_0\
    );
\Read_Latency_Int[31]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15__0_n_0\
    );
\Read_Latency_Int[31]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16__0_n_0\
    );
\Read_Latency_Int[31]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17__0_n_0\
    );
\Read_Latency_Int[31]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18__0_n_0\
    );
\Read_Latency_Int[31]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19__0_n_0\
    );
\Read_Latency_Int[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => rst_int_n,
      O => Read_Latency_Int(31)
    );
\Read_Latency_Int[31]_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21__0_n_0\
    );
\Read_Latency_Int[31]_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22__0_n_0\
    );
\Read_Latency_Int[31]_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23__0_n_0\
    );
\Read_Latency_Int[31]_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24__0_n_0\
    );
\Read_Latency_Int[31]_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25__0_n_0\
    );
\Read_Latency_Int[31]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26__0_n_0\
    );
\Read_Latency_Int[31]_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27__0_n_0\
    );
\Read_Latency_Int[31]_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28__0_n_0\
    );
\Read_Latency_Int[31]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30__0_n_0\
    );
\Read_Latency_Int[31]_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31__0_n_0\
    );
\Read_Latency_Int[31]_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32__0_n_0\
    );
\Read_Latency_Int[31]_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33__0_n_0\
    );
\Read_Latency_Int[31]_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34__0_n_0\
    );
\Read_Latency_Int[31]_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35__0_n_0\
    );
\Read_Latency_Int[31]_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36__0_n_0\
    );
\Read_Latency_Int[31]_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37__0_n_0\
    );
\Read_Latency_Int[31]_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38__0_n_0\
    );
\Read_Latency_Int[31]_i_39__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39__0_n_0\
    );
\Read_Latency_Int[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3__0_n_0\
    );
\Read_Latency_Int[31]_i_40__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40__0_n_0\
    );
\Read_Latency_Int[31]_i_41__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41__0_n_0\
    );
\Read_Latency_Int[31]_i_42__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42__0_n_0\
    );
\Read_Latency_Int[31]_i_43__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43__0_n_0\
    );
\Read_Latency_Int[31]_i_44__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44__0_n_0\
    );
\Read_Latency_Int[31]_i_45__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45__0_n_0\
    );
\Read_Latency_Int[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4__0_n_0\
    );
\Read_Latency_Int[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5__0_n_0\
    );
\Read_Latency_Int[31]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_6__0_n_0\
    );
\Read_Latency_Int[31]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_7__0_n_0\
    );
\Read_Latency_Int[31]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_8__0_n_0\
    );
\Read_Latency_Int[31]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_9__0_n_0\
    );
\Read_Latency_Int[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2__0_n_0\
    );
\Read_Latency_Int[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3__0_n_0\
    );
\Read_Latency_Int[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4__0_n_0\
    );
\Read_Latency_Int[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5__0_n_0\
    );
\Read_Latency_Int[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_6__0_n_0\
    );
\Read_Latency_Int[3]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_7__0_n_0\
    );
\Read_Latency_Int[3]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_8__0_n_0\
    );
\Read_Latency_Int[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_9__0_n_0\
    );
\Read_Latency_Int[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2__0_n_0\
    );
\Read_Latency_Int[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3__0_n_0\
    );
\Read_Latency_Int[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4__0_n_0\
    );
\Read_Latency_Int[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5__0_n_0\
    );
\Read_Latency_Int[7]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_6__0_n_0\
    );
\Read_Latency_Int[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_7__0_n_0\
    );
\Read_Latency_Int[7]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_8__0_n_0\
    );
\Read_Latency_Int[7]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1__0_n_0\,
      Q => \^max_read_latency_int_reg[30]_0\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^max_read_latency_int_reg[30]_0\(10),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^max_read_latency_int_reg[30]_0\(11),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^max_read_latency_int_reg[30]_0\(12),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^max_read_latency_int_reg[30]_0\(13),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^max_read_latency_int_reg[30]_0\(14),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^max_read_latency_int_reg[30]_0\(15),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^max_read_latency_int_reg[30]_0\(16),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^max_read_latency_int_reg[30]_0\(17),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^max_read_latency_int_reg[30]_0\(18),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^max_read_latency_int_reg[30]_0\(19),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^max_read_latency_int_reg[30]_0\(1),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^max_read_latency_int_reg[30]_0\(20),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^max_read_latency_int_reg[30]_0\(21),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^max_read_latency_int_reg[30]_0\(22),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^max_read_latency_int_reg[30]_0\(23),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^max_read_latency_int_reg[30]_0\(24),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^max_read_latency_int_reg[30]_0\(25),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^max_read_latency_int_reg[30]_0\(26),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^max_read_latency_int_reg[30]_0\(27),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^max_read_latency_int_reg[30]_0\(28),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^max_read_latency_int_reg[30]_0\(29),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^max_read_latency_int_reg[30]_0\(2),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^max_read_latency_int_reg[30]_0\(30),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => S1_Read_Latency(31),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]_i_10__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_11__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_20__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_29__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38__0_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41__0_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45__0_n_0\
    );
\Read_Latency_Int_reg[31]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^max_read_latency_int_reg[30]_0\(3),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1__0_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^max_read_latency_int_reg[30]_0\(4),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^max_read_latency_int_reg[30]_0\(5),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^max_read_latency_int_reg[30]_0\(6),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^max_read_latency_int_reg[30]_0\(7),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1__0_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1__0_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1__0_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1__0_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2__0_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3__0_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4__0_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5__0_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6__0_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7__0_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8__0_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9__0_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^max_read_latency_int_reg[30]_0\(8),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^max_read_latency_int_reg[30]_0\(9),
      R => Read_Latency_Int(31)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_2,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
\Read_going_on_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Read_going_on,
      I1 => rst_int_n,
      I2 => slot_1_axi_rlast,
      I3 => slot_1_axi_rready,
      I4 => slot_1_axi_rvalid,
      O => \Read_going_on_i_1__0_n_0\
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_going_on_i_1__0_n_0\,
      Q => Read_going_on,
      R => '0'
    );
\Wr_Add_Issue_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_1_axi_awvalid,
      I1 => No_Wr_Ready_reg_n_0,
      I2 => Wr_Lat_Start,
      O => \Wr_Add_Issue_i_1__0_n_0\
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Add_Issue_i_1__0_n_0\,
      Q => wr_latency_start_d1_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Write_Latency_En_Int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \^ext_trig_metric_en\,
      I3 => rst_int_n,
      I4 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => \^write_latency_en\(0),
      R => '0'
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^q\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^q\(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^q\(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^q\(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^q\(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^q\(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^q\(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^q\(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^q\(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^q\(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^q\(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^q\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^q\(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^q\(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^q\(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^q\(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^q\(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^q\(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^q\(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^q\(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^q\(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^q\(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^q\(2),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^q\(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => S1_Write_Latency(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^q\(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^q\(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^q\(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^q\(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^q\(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^q\(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^q\(9),
      R => Wr_cnt_ld
    );
\Write_going_on_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => slot_1_axi_wlast,
      I3 => slot_1_axi_wvalid,
      I4 => slot_1_axi_wready,
      O => \Write_going_on_i_1__0_n_0\
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Write_going_on_i_1__0_n_0\,
      Q => Write_going_on,
      R => '0'
    );
ext_trig_cdc_sync: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized2\
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      UNCONN_IN(1 downto 0) => D(1 downto 0),
      core_aclk => core_aclk,
      \out\(0) => \out\(1),
      rst_int_n => rst_int_n
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(8),
      O => \Accum_i_reg[8]\(3)
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(8),
      O => \Accum_i_reg[8]_0\(3)
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(7),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(7),
      O => \Accum_i_reg[7]\(3)
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(7),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Accum_i_reg[7]_0\(3)
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(7),
      O => \Accum_i_reg[8]\(2)
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(7),
      O => \Accum_i_reg[8]_0\(2)
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(6),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(6),
      O => \Accum_i_reg[7]\(2)
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(6),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(6),
      O => \Accum_i_reg[7]_0\(2)
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(6),
      O => \Accum_i_reg[8]\(1)
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(6),
      O => \Accum_i_reg[8]_0\(1)
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(5),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(5),
      O => \Accum_i_reg[7]\(1)
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(5),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Accum_i_reg[7]_0\(1)
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(5),
      O => \Accum_i_reg[8]\(0)
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(5),
      O => \Accum_i_reg[8]_0\(0)
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(4),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(4),
      O => \Accum_i_reg[7]\(0)
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(4),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(4),
      O => \Accum_i_reg[7]_0\(0)
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(8),
      O => \Accum_i_reg[8]_1\(3)
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(8),
      O => \Accum_i_reg[8]_2\(3)
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(7),
      O => \Accum_i_reg[8]_1\(2)
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(7),
      O => \Accum_i_reg[8]_2\(2)
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(6),
      O => \Accum_i_reg[8]_1\(1)
    );
\i__carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(6),
      O => \Accum_i_reg[8]_2\(1)
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(5),
      O => \Accum_i_reg[8]_1\(0)
    );
\i__carry__0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(5),
      O => \Accum_i_reg[8]_2\(0)
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(12),
      O => \Accum_i_reg[12]\(3)
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(12),
      O => \Accum_i_reg[12]_0\(3)
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(11),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(11),
      O => \Accum_i_reg[11]\(3)
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(11),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Accum_i_reg[11]_0\(3)
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(11),
      O => \Accum_i_reg[12]\(2)
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(11),
      O => \Accum_i_reg[12]_0\(2)
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(10),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(10),
      O => \Accum_i_reg[11]\(2)
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(10),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(10),
      O => \Accum_i_reg[11]_0\(2)
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(10),
      O => \Accum_i_reg[12]\(1)
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(10),
      O => \Accum_i_reg[12]_0\(1)
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(9),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(9),
      O => \Accum_i_reg[11]\(1)
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(9),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Accum_i_reg[11]_0\(1)
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(9),
      O => \Accum_i_reg[12]\(0)
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(9),
      O => \Accum_i_reg[12]_0\(0)
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(8),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(8),
      O => \Accum_i_reg[11]\(0)
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(8),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(8),
      O => \Accum_i_reg[11]_0\(0)
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(12),
      O => \Accum_i_reg[12]_1\(3)
    );
\i__carry__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(12),
      O => \Accum_i_reg[12]_2\(3)
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(11),
      O => \Accum_i_reg[12]_1\(2)
    );
\i__carry__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(11),
      O => \Accum_i_reg[12]_2\(2)
    );
\i__carry__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(10),
      O => \Accum_i_reg[12]_1\(1)
    );
\i__carry__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(10),
      O => \Accum_i_reg[12]_2\(1)
    );
\i__carry__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(9),
      O => \Accum_i_reg[12]_1\(0)
    );
\i__carry__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(9),
      O => \Accum_i_reg[12]_2\(0)
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(16),
      O => \Accum_i_reg[16]\(3)
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(16),
      O => \Accum_i_reg[16]_0\(3)
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(15),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(15),
      O => \Accum_i_reg[15]\(3)
    );
\i__carry__2_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(15),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Accum_i_reg[15]_0\(3)
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(15),
      O => \Accum_i_reg[16]\(2)
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(15),
      O => \Accum_i_reg[16]_0\(2)
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(14),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(14),
      O => \Accum_i_reg[15]\(2)
    );
\i__carry__2_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(14),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(14),
      O => \Accum_i_reg[15]_0\(2)
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(14),
      O => \Accum_i_reg[16]\(1)
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(14),
      O => \Accum_i_reg[16]_0\(1)
    );
\i__carry__2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(13),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(13),
      O => \Accum_i_reg[15]\(1)
    );
\i__carry__2_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(13),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Accum_i_reg[15]_0\(1)
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(13),
      O => \Accum_i_reg[16]\(0)
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(13),
      O => \Accum_i_reg[16]_0\(0)
    );
\i__carry__2_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(12),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(12),
      O => \Accum_i_reg[15]\(0)
    );
\i__carry__2_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(12),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(12),
      O => \Accum_i_reg[15]_0\(0)
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(16),
      O => \Accum_i_reg[16]_1\(3)
    );
\i__carry__2_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(16),
      O => \Accum_i_reg[16]_2\(3)
    );
\i__carry__2_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(15),
      O => \Accum_i_reg[16]_1\(2)
    );
\i__carry__2_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(15),
      O => \Accum_i_reg[16]_2\(2)
    );
\i__carry__2_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(14),
      O => \Accum_i_reg[16]_1\(1)
    );
\i__carry__2_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(14),
      O => \Accum_i_reg[16]_2\(1)
    );
\i__carry__2_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(13),
      O => \Accum_i_reg[16]_1\(0)
    );
\i__carry__2_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(13),
      O => \Accum_i_reg[16]_2\(0)
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(20),
      O => \Accum_i_reg[20]\(3)
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(20),
      O => \Accum_i_reg[20]_0\(3)
    );
\i__carry__3_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(19),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(19),
      O => \Accum_i_reg[19]\(3)
    );
\i__carry__3_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(19),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Accum_i_reg[19]_0\(3)
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(19),
      O => \Accum_i_reg[20]\(2)
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(19),
      O => \Accum_i_reg[20]_0\(2)
    );
\i__carry__3_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(18),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(18),
      O => \Accum_i_reg[19]\(2)
    );
\i__carry__3_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(18),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(18),
      O => \Accum_i_reg[19]_0\(2)
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(18),
      O => \Accum_i_reg[20]\(1)
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(18),
      O => \Accum_i_reg[20]_0\(1)
    );
\i__carry__3_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(17),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(17),
      O => \Accum_i_reg[19]\(1)
    );
\i__carry__3_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(17),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Accum_i_reg[19]_0\(1)
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(17),
      O => \Accum_i_reg[20]\(0)
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(17),
      O => \Accum_i_reg[20]_0\(0)
    );
\i__carry__3_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(16),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(16),
      O => \Accum_i_reg[19]\(0)
    );
\i__carry__3_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(16),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(16),
      O => \Accum_i_reg[19]_0\(0)
    );
\i__carry__3_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(20),
      O => \Accum_i_reg[20]_1\(3)
    );
\i__carry__3_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(20),
      O => \Accum_i_reg[20]_2\(3)
    );
\i__carry__3_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(19),
      O => \Accum_i_reg[20]_1\(2)
    );
\i__carry__3_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(19),
      O => \Accum_i_reg[20]_2\(2)
    );
\i__carry__3_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(18),
      O => \Accum_i_reg[20]_1\(1)
    );
\i__carry__3_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(18),
      O => \Accum_i_reg[20]_2\(1)
    );
\i__carry__3_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(17),
      O => \Accum_i_reg[20]_1\(0)
    );
\i__carry__3_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(17),
      O => \Accum_i_reg[20]_2\(0)
    );
\i__carry__4_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(24),
      O => \Accum_i_reg[24]\(3)
    );
\i__carry__4_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(24),
      O => \Accum_i_reg[24]_0\(3)
    );
\i__carry__4_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(23),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(23),
      O => \Accum_i_reg[23]\(3)
    );
\i__carry__4_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(23),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Accum_i_reg[23]_0\(3)
    );
\i__carry__4_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(23),
      O => \Accum_i_reg[24]\(2)
    );
\i__carry__4_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(23),
      O => \Accum_i_reg[24]_0\(2)
    );
\i__carry__4_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(22),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(22),
      O => \Accum_i_reg[23]\(2)
    );
\i__carry__4_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(22),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(22),
      O => \Accum_i_reg[23]_0\(2)
    );
\i__carry__4_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(22),
      O => \Accum_i_reg[24]\(1)
    );
\i__carry__4_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(22),
      O => \Accum_i_reg[24]_0\(1)
    );
\i__carry__4_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(21),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(21),
      O => \Accum_i_reg[23]\(1)
    );
\i__carry__4_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(21),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Accum_i_reg[23]_0\(1)
    );
\i__carry__4_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(21),
      O => \Accum_i_reg[24]\(0)
    );
\i__carry__4_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(21),
      O => \Accum_i_reg[24]_0\(0)
    );
\i__carry__4_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(20),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(20),
      O => \Accum_i_reg[23]\(0)
    );
\i__carry__4_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(20),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(20),
      O => \Accum_i_reg[23]_0\(0)
    );
\i__carry__4_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(24),
      O => \Accum_i_reg[24]_1\(3)
    );
\i__carry__4_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(24),
      O => \Accum_i_reg[24]_2\(3)
    );
\i__carry__4_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(23),
      O => \Accum_i_reg[24]_1\(2)
    );
\i__carry__4_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(23),
      O => \Accum_i_reg[24]_2\(2)
    );
\i__carry__4_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(22),
      O => \Accum_i_reg[24]_1\(1)
    );
\i__carry__4_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(22),
      O => \Accum_i_reg[24]_2\(1)
    );
\i__carry__4_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(21),
      O => \Accum_i_reg[24]_1\(0)
    );
\i__carry__4_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(21),
      O => \Accum_i_reg[24]_2\(0)
    );
\i__carry__5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(28),
      O => \Accum_i_reg[28]\(3)
    );
\i__carry__5_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(28),
      O => \Accum_i_reg[28]_0\(3)
    );
\i__carry__5_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(27),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(27),
      O => \Accum_i_reg[27]\(3)
    );
\i__carry__5_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(27),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Accum_i_reg[27]_0\(3)
    );
\i__carry__5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(27),
      O => \Accum_i_reg[28]\(2)
    );
\i__carry__5_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(27),
      O => \Accum_i_reg[28]_0\(2)
    );
\i__carry__5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(26),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(26),
      O => \Accum_i_reg[27]\(2)
    );
\i__carry__5_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(26),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(26),
      O => \Accum_i_reg[27]_0\(2)
    );
\i__carry__5_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(26),
      O => \Accum_i_reg[28]\(1)
    );
\i__carry__5_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(26),
      O => \Accum_i_reg[28]_0\(1)
    );
\i__carry__5_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(25),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(25),
      O => \Accum_i_reg[27]\(1)
    );
\i__carry__5_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(25),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Accum_i_reg[27]_0\(1)
    );
\i__carry__5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(25),
      O => \Accum_i_reg[28]\(0)
    );
\i__carry__5_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(25),
      O => \Accum_i_reg[28]_0\(0)
    );
\i__carry__5_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(24),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(24),
      O => \Accum_i_reg[27]\(0)
    );
\i__carry__5_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(24),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(24),
      O => \Accum_i_reg[27]_0\(0)
    );
\i__carry__5_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(28),
      O => \Accum_i_reg[28]_1\(3)
    );
\i__carry__5_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(28),
      O => \Accum_i_reg[28]_2\(3)
    );
\i__carry__5_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(27),
      O => \Accum_i_reg[28]_1\(2)
    );
\i__carry__5_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(27),
      O => \Accum_i_reg[28]_2\(2)
    );
\i__carry__5_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(26),
      O => \Accum_i_reg[28]_1\(1)
    );
\i__carry__5_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(26),
      O => \Accum_i_reg[28]_2\(1)
    );
\i__carry__5_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(25),
      O => \Accum_i_reg[28]_1\(0)
    );
\i__carry__5_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(25),
      O => \Accum_i_reg[28]_2\(0)
    );
\i__carry__6_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(30),
      O => \Accum_i_reg[31]_0\(1)
    );
\i__carry__6_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(31),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => S1_Write_Latency(31),
      O => \Accum_i_reg[31]_1\(3)
    );
\i__carry__6_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(30),
      O => \Accum_i_reg[31]_3\(1)
    );
\i__carry__6_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(31),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => S1_Read_Latency(31),
      O => \Accum_i_reg[31]_4\(3)
    );
\i__carry__6_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(29),
      O => \Accum_i_reg[31]_0\(0)
    );
\i__carry__6_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(29),
      O => \Accum_i_reg[31]_3\(0)
    );
\i__carry__6_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(30),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(30),
      O => \Accum_i_reg[31]_1\(2)
    );
\i__carry__6_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(30),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(30),
      O => \Accum_i_reg[31]_4\(2)
    );
\i__carry__6_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(31),
      O => \Accum_i_reg[31]\(2)
    );
\i__carry__6_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(31),
      O => \Accum_i_reg[31]_2\(2)
    );
\i__carry__6_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(29),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(29),
      O => \Accum_i_reg[31]_1\(1)
    );
\i__carry__6_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(29),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Accum_i_reg[31]_4\(1)
    );
\i__carry__6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(30),
      O => \Accum_i_reg[31]\(1)
    );
\i__carry__6_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(30),
      O => \Accum_i_reg[31]_2\(1)
    );
\i__carry__6_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(28),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(28),
      O => \Accum_i_reg[31]_1\(0)
    );
\i__carry__6_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(28),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(28),
      O => \Accum_i_reg[31]_4\(0)
    );
\i__carry__6_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(29),
      O => \Accum_i_reg[31]\(0)
    );
\i__carry__6_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(29),
      O => \Accum_i_reg[31]_2\(0)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(0),
      O => \Accum_i_reg[4]_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(0),
      O => \Accum_i_reg[4]_2\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(3),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(3),
      O => \Accum_i_reg[3]\(3)
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(3),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Accum_i_reg[3]_0\(3)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(4),
      O => \Accum_i_reg[4]\(3)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(4),
      O => \Accum_i_reg[4]_1\(3)
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(2),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(2),
      O => \Accum_i_reg[3]\(2)
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(2),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(2),
      O => \Accum_i_reg[3]_0\(2)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(3),
      O => \Accum_i_reg[4]\(2)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(3),
      O => \Accum_i_reg[4]_1\(2)
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(1),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(1),
      O => \Accum_i_reg[3]\(1)
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(1),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Accum_i_reg[3]_0\(1)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(2),
      O => \Accum_i_reg[4]\(1)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(2),
      O => \Accum_i_reg[4]_1\(1)
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(0),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(0),
      O => \Accum_i_reg[3]\(0)
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_14\(0),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Accum_i_reg[3]_0\(0)
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(1),
      O => \Accum_i_reg[4]\(0)
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(1),
      O => \Accum_i_reg[4]_1\(0)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(4),
      O => \Accum_i_reg[4]_3\(3)
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(4),
      O => \Accum_i_reg[4]_4\(3)
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(3),
      O => \Accum_i_reg[4]_3\(2)
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(3),
      O => \Accum_i_reg[4]_4\(2)
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(2),
      O => \Accum_i_reg[4]_3\(1)
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(2),
      O => \Accum_i_reg[4]_4\(1)
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_10\(1),
      O => \Accum_i_reg[4]_3\(0)
    );
\i__carry_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_13\(1),
      O => \Accum_i_reg[4]_4\(0)
    );
\num_rd_beats[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => num_read_beat_reg(0),
      O => \num_rd_beats[0]_i_1__0_n_0\
    );
\num_rd_beats[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      O => \num_rd_beats[1]_i_1__0_n_0\
    );
\num_rd_beats[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => num_read_beat_reg(0),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(2),
      O => \num_rd_beats[2]_i_1__0_n_0\
    );
\num_rd_beats[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(1),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(2),
      I3 => num_read_beat_reg(3),
      O => \num_rd_beats[3]_i_1__0_n_0\
    );
\num_rd_beats[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => num_read_beat_reg(2),
      I1 => num_read_beat_reg(0),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(3),
      I4 => num_read_beat_reg(4),
      O => \num_rd_beats[4]_i_1__0_n_0\
    );
\num_rd_beats[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => num_read_beat_reg(3),
      I1 => num_read_beat_reg(1),
      I2 => num_read_beat_reg(0),
      I3 => num_read_beat_reg(2),
      I4 => num_read_beat_reg(4),
      I5 => num_read_beat_reg(5),
      O => \num_rd_beats[5]_i_1__0_n_0\
    );
\num_rd_beats[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__0_n_0\,
      I1 => num_read_beat_reg(6),
      O => \num_rd_beats[6]_i_1__0_n_0\
    );
\num_rd_beats[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3__0_n_0\,
      I1 => num_read_beat_reg(6),
      I2 => num_read_beat_reg(7),
      O => \num_rd_beats[7]_i_1__0_n_0\
    );
\num_rd_beats[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => num_read_beat_reg(6),
      I1 => \num_rd_beats[8]_i_3__0_n_0\,
      I2 => num_read_beat_reg(7),
      I3 => num_read_beat_reg(8),
      O => \num_rd_beats[8]_i_2__0_n_0\
    );
\num_rd_beats[8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => num_read_beat_reg(5),
      I1 => num_read_beat_reg(3),
      I2 => num_read_beat_reg(1),
      I3 => num_read_beat_reg(0),
      I4 => num_read_beat_reg(2),
      I5 => num_read_beat_reg(4),
      O => \num_rd_beats[8]_i_3__0_n_0\
    );
\num_rd_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[0]_i_1__0_n_0\,
      Q => num_rd_beats(0),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[1]_i_1__0_n_0\,
      Q => num_rd_beats(1),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[2]_i_1__0_n_0\,
      Q => num_rd_beats(2),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[3]_i_1__0_n_0\,
      Q => num_rd_beats(3),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[4]_i_1__0_n_0\,
      Q => num_rd_beats(4),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[5]_i_1__0_n_0\,
      Q => num_rd_beats(5),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[6]_i_1__0_n_0\,
      Q => num_rd_beats(6),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[7]_i_1__0_n_0\,
      Q => num_rd_beats(7),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[8]_i_2__0_n_0\,
      Q => num_rd_beats(8),
      R => Wr_cnt_ld
    );
\num_read_beat[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_1_axi_rvalid,
      I1 => slot_1_axi_rready,
      I2 => slot_1_axi_rlast,
      I3 => rst_int_n,
      O => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_1_axi_rvalid,
      I1 => slot_1_axi_rready,
      I2 => slot_1_axi_rlast,
      O => \num_read_beat[8]_i_2__0_n_0\
    );
\num_read_beat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[0]_i_1__0_n_0\,
      Q => num_read_beat_reg(0),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[1]_i_1__0_n_0\,
      Q => num_read_beat_reg(1),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[2]_i_1__0_n_0\,
      Q => num_read_beat_reg(2),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[3]_i_1__0_n_0\,
      Q => num_read_beat_reg(3),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[4]_i_1__0_n_0\,
      Q => num_read_beat_reg(4),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[5]_i_1__0_n_0\,
      Q => num_read_beat_reg(5),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[6]_i_1__0_n_0\,
      Q => num_read_beat_reg(6),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[7]_i_1__0_n_0\,
      Q => num_read_beat_reg(7),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
\num_read_beat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2__0_n_0\,
      D => \num_rd_beats[8]_i_2__0_n_0\,
      Q => num_read_beat_reg(8),
      R => \num_read_beat[8]_i_1__0_n_0\
    );
rd_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_6
     port map (
      Data_valid_reg => Data_valid_reg,
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      Q(32) => rd_latency_cnt_inst_n_0,
      Q(31) => rd_latency_cnt_inst_n_1,
      Q(30) => rd_latency_cnt_inst_n_2,
      Q(29) => rd_latency_cnt_inst_n_3,
      Q(28) => rd_latency_cnt_inst_n_4,
      Q(27) => rd_latency_cnt_inst_n_5,
      Q(26) => rd_latency_cnt_inst_n_6,
      Q(25) => rd_latency_cnt_inst_n_7,
      Q(24) => rd_latency_cnt_inst_n_8,
      Q(23) => rd_latency_cnt_inst_n_9,
      Q(22) => rd_latency_cnt_inst_n_10,
      Q(21) => rd_latency_cnt_inst_n_11,
      Q(20) => rd_latency_cnt_inst_n_12,
      Q(19) => rd_latency_cnt_inst_n_13,
      Q(18) => rd_latency_cnt_inst_n_14,
      Q(17) => rd_latency_cnt_inst_n_15,
      Q(16) => rd_latency_cnt_inst_n_16,
      Q(15) => rd_latency_cnt_inst_n_17,
      Q(14) => rd_latency_cnt_inst_n_18,
      Q(13) => rd_latency_cnt_inst_n_19,
      Q(12) => rd_latency_cnt_inst_n_20,
      Q(11) => rd_latency_cnt_inst_n_21,
      Q(10) => rd_latency_cnt_inst_n_22,
      Q(9) => rd_latency_cnt_inst_n_23,
      Q(8) => rd_latency_cnt_inst_n_24,
      Q(7) => rd_latency_cnt_inst_n_25,
      Q(6) => rd_latency_cnt_inst_n_26,
      Q(5) => rd_latency_cnt_inst_n_27,
      Q(4) => rd_latency_cnt_inst_n_28,
      Q(3) => rd_latency_cnt_inst_n_29,
      Q(2) => rd_latency_cnt_inst_n_30,
      Q(1) => rd_latency_cnt_inst_n_31,
      Q(0) => rd_latency_cnt_inst_n_32,
      Rd_Lat_Start => Rd_Lat_Start,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      rst_int_n => rst_int_n
    );
rd_latency_fifo_inst: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized5\
     port map (
      E(0) => Rd_Latency_Fifo_Wr_En,
      First_Read_reg => First_Read_reg,
      Last_Read_buf => Last_Read_buf,
      Q(32 downto 0) => Rd_Latency_Fifo_Wr_Data(32 downto 0),
      Rd_Add_Issue_reg => \^rd_latency_fifo_wr_en_reg_0\,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32) => rd_latency_fifo_inst_n_4,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31) => rd_latency_fifo_inst_n_5,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30) => rd_latency_fifo_inst_n_6,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29) => rd_latency_fifo_inst_n_7,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28) => rd_latency_fifo_inst_n_8,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27) => rd_latency_fifo_inst_n_9,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26) => rd_latency_fifo_inst_n_10,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25) => rd_latency_fifo_inst_n_11,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24) => rd_latency_fifo_inst_n_12,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23) => rd_latency_fifo_inst_n_13,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22) => rd_latency_fifo_inst_n_14,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21) => rd_latency_fifo_inst_n_15,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20) => rd_latency_fifo_inst_n_16,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19) => rd_latency_fifo_inst_n_17,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18) => rd_latency_fifo_inst_n_18,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17) => rd_latency_fifo_inst_n_19,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16) => rd_latency_fifo_inst_n_20,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15) => rd_latency_fifo_inst_n_21,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14) => rd_latency_fifo_inst_n_22,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13) => rd_latency_fifo_inst_n_23,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12) => rd_latency_fifo_inst_n_24,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11) => rd_latency_fifo_inst_n_25,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10) => rd_latency_fifo_inst_n_26,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9) => rd_latency_fifo_inst_n_27,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8) => rd_latency_fifo_inst_n_28,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7) => rd_latency_fifo_inst_n_29,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6) => rd_latency_fifo_inst_n_30,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5) => rd_latency_fifo_inst_n_31,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4) => rd_latency_fifo_inst_n_32,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3) => rd_latency_fifo_inst_n_33,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2) => rd_latency_fifo_inst_n_34,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1) => rd_latency_fifo_inst_n_35,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0) => rd_latency_fifo_inst_n_36,
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En_reg => rd_latency_fifo_inst_n_1,
      Rd_Latency_Fifo_Wr_En_reg => rd_latency_fifo_inst_n_0,
      Read_Latency_One => Read_Latency_One,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D1_reg => rd_latency_fifo_inst_n_2,
      Read_Latency_One_reg => Read_Latency_One_reg_n_0,
      Read_going_on_reg => \First_Read_reg_i_1__0_n_0\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      rd_latency_end => rd_latency_end,
      rst_int_n => rst_int_n,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d4_reg[1]\,
      Q => rst_int_n,
      R => '0'
    );
\update_max_Wr_Lat_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      O => \update_max_Wr_Lat_i_10__0_n_0\
    );
\update_max_Wr_Lat_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      O => \update_max_Wr_Lat_i_11__0_n_0\
    );
\update_max_Wr_Lat_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_max_Wr_Lat_i_13__0_n_0\
    );
\update_max_Wr_Lat_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_max_Wr_Lat_i_14__0_n_0\
    );
\update_max_Wr_Lat_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_max_Wr_Lat_i_15__0_n_0\
    );
\update_max_Wr_Lat_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_max_Wr_Lat_i_16__0_n_0\
    );
\update_max_Wr_Lat_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      O => \update_max_Wr_Lat_i_17__0_n_0\
    );
\update_max_Wr_Lat_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      O => \update_max_Wr_Lat_i_18__0_n_0\
    );
\update_max_Wr_Lat_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      O => \update_max_Wr_Lat_i_19__0_n_0\
    );
\update_max_Wr_Lat_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \update_max_Wr_Lat_reg_i_2__0_n_0\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_max_Wr_Lat,
      O => \update_max_Wr_Lat_i_1__0_n_0\
    );
\update_max_Wr_Lat_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      O => \update_max_Wr_Lat_i_20__0_n_0\
    );
\update_max_Wr_Lat_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \^accum_i_reg[31]_7\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_max_Wr_Lat_i_22__0_n_0\
    );
\update_max_Wr_Lat_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \^accum_i_reg[31]_7\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_max_Wr_Lat_i_23__0_n_0\
    );
\update_max_Wr_Lat_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \^accum_i_reg[31]_7\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_max_Wr_Lat_i_24__0_n_0\
    );
\update_max_Wr_Lat_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \^accum_i_reg[31]_7\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_max_Wr_Lat_i_25__0_n_0\
    );
\update_max_Wr_Lat_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_7\(31),
      O => \update_max_Wr_Lat_i_26__0_n_0\
    );
\update_max_Wr_Lat_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_7\(29),
      O => \update_max_Wr_Lat_i_27__0_n_0\
    );
\update_max_Wr_Lat_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_7\(27),
      O => \update_max_Wr_Lat_i_28__0_n_0\
    );
\update_max_Wr_Lat_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_7\(25),
      O => \update_max_Wr_Lat_i_29__0_n_0\
    );
\update_max_Wr_Lat_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \^accum_i_reg[31]_7\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_max_Wr_Lat_i_30__0_n_0\
    );
\update_max_Wr_Lat_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \^accum_i_reg[31]_7\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_max_Wr_Lat_i_31__0_n_0\
    );
\update_max_Wr_Lat_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \^accum_i_reg[31]_7\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_max_Wr_Lat_i_32__0_n_0\
    );
\update_max_Wr_Lat_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \^accum_i_reg[31]_7\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_max_Wr_Lat_i_33__0_n_0\
    );
\update_max_Wr_Lat_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_7\(23),
      O => \update_max_Wr_Lat_i_34__0_n_0\
    );
\update_max_Wr_Lat_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_7\(21),
      O => \update_max_Wr_Lat_i_35__0_n_0\
    );
\update_max_Wr_Lat_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_7\(19),
      O => \update_max_Wr_Lat_i_36__0_n_0\
    );
\update_max_Wr_Lat_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_7\(17),
      O => \update_max_Wr_Lat_i_37__0_n_0\
    );
\update_max_Wr_Lat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_max_Wr_Lat_i_4__0_n_0\
    );
\update_max_Wr_Lat_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_max_Wr_Lat_i_5__0_n_0\
    );
\update_max_Wr_Lat_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_max_Wr_Lat_i_6__0_n_0\
    );
\update_max_Wr_Lat_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_max_Wr_Lat_i_7__0_n_0\
    );
\update_max_Wr_Lat_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      O => \update_max_Wr_Lat_i_8__0_n_0\
    );
\update_max_Wr_Lat_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      O => \update_max_Wr_Lat_i_9__0_n_0\
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \update_max_Wr_Lat_i_1__0_n_0\,
      Q => update_max_Wr_Lat,
      R => Wr_cnt_ld
    );
\update_max_Wr_Lat_reg_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_21__0_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_12__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_12__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_12__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_22__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_23__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_24__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_25__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_26__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_27__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_28__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_29__0_n_0\
    );
\update_max_Wr_Lat_reg_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_max_Wr_Lat_reg_i_21__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_21__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_21__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_30__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_31__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_32__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_33__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_34__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_35__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_36__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_37__0_n_0\
    );
\update_max_Wr_Lat_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_3__0_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_2__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_2__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_2__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_4__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_5__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_6__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_7__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_8__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_9__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_10__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_11__0_n_0\
    );
\update_max_Wr_Lat_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_max_Wr_Lat_reg_i_12__0_n_0\,
      CO(3) => \update_max_Wr_Lat_reg_i_3__0_n_0\,
      CO(2) => \update_max_Wr_Lat_reg_i_3__0_n_1\,
      CO(1) => \update_max_Wr_Lat_reg_i_3__0_n_2\,
      CO(0) => \update_max_Wr_Lat_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_max_Wr_Lat_i_13__0_n_0\,
      DI(2) => \update_max_Wr_Lat_i_14__0_n_0\,
      DI(1) => \update_max_Wr_Lat_i_15__0_n_0\,
      DI(0) => \update_max_Wr_Lat_i_16__0_n_0\,
      O(3 downto 0) => \NLW_update_max_Wr_Lat_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_max_Wr_Lat_i_17__0_n_0\,
      S(2) => \update_max_Wr_Lat_i_18__0_n_0\,
      S(1) => \update_max_Wr_Lat_i_19__0_n_0\,
      S(0) => \update_max_Wr_Lat_i_20__0_n_0\
    );
\update_min_Wr_Lat_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => \update_min_Wr_Lat_i_10__0_n_0\
    );
\update_min_Wr_Lat_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => \update_min_Wr_Lat_i_11__0_n_0\
    );
\update_min_Wr_Lat_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      O => \update_min_Wr_Lat_i_13__0_n_0\
    );
\update_min_Wr_Lat_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      O => \update_min_Wr_Lat_i_14__0_n_0\
    );
\update_min_Wr_Lat_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      O => \update_min_Wr_Lat_i_15__0_n_0\
    );
\update_min_Wr_Lat_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      O => \update_min_Wr_Lat_i_16__0_n_0\
    );
\update_min_Wr_Lat_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => \update_min_Wr_Lat_i_17__0_n_0\
    );
\update_min_Wr_Lat_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => \update_min_Wr_Lat_i_18__0_n_0\
    );
\update_min_Wr_Lat_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => \update_min_Wr_Lat_i_19__0_n_0\
    );
\update_min_Wr_Lat_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \update_min_Wr_Lat_reg_i_2__0_n_0\,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_min_Wr_Lat,
      O => \update_min_Wr_Lat_i_1__0_n_0\
    );
\update_min_Wr_Lat_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => \update_min_Wr_Lat_i_20__0_n_0\
    );
\update_min_Wr_Lat_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_7\(15),
      O => \update_min_Wr_Lat_i_22__0_n_0\
    );
\update_min_Wr_Lat_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_7\(13),
      O => \update_min_Wr_Lat_i_23__0_n_0\
    );
\update_min_Wr_Lat_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_7\(11),
      O => \update_min_Wr_Lat_i_24__0_n_0\
    );
\update_min_Wr_Lat_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_7\(9),
      O => \update_min_Wr_Lat_i_25__0_n_0\
    );
\update_min_Wr_Lat_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \^accum_i_reg[31]_7\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => \update_min_Wr_Lat_i_26__0_n_0\
    );
\update_min_Wr_Lat_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \^accum_i_reg[31]_7\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => \update_min_Wr_Lat_i_27__0_n_0\
    );
\update_min_Wr_Lat_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \^accum_i_reg[31]_7\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => \update_min_Wr_Lat_i_28__0_n_0\
    );
\update_min_Wr_Lat_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \^accum_i_reg[31]_7\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => \update_min_Wr_Lat_i_29__0_n_0\
    );
\update_min_Wr_Lat_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_7\(7),
      O => \update_min_Wr_Lat_i_30__0_n_0\
    );
\update_min_Wr_Lat_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_7\(5),
      O => \update_min_Wr_Lat_i_31__0_n_0\
    );
\update_min_Wr_Lat_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_7\(3),
      O => \update_min_Wr_Lat_i_32__0_n_0\
    );
\update_min_Wr_Lat_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_7\(1),
      O => \update_min_Wr_Lat_i_33__0_n_0\
    );
\update_min_Wr_Lat_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \^accum_i_reg[31]_7\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => \update_min_Wr_Lat_i_34__0_n_0\
    );
\update_min_Wr_Lat_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \^accum_i_reg[31]_7\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => \update_min_Wr_Lat_i_35__0_n_0\
    );
\update_min_Wr_Lat_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \^accum_i_reg[31]_7\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => \update_min_Wr_Lat_i_36__0_n_0\
    );
\update_min_Wr_Lat_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \^accum_i_reg[31]_7\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => \update_min_Wr_Lat_i_37__0_n_0\
    );
\update_min_Wr_Lat_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      O => \update_min_Wr_Lat_i_4__0_n_0\
    );
\update_min_Wr_Lat_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      O => \update_min_Wr_Lat_i_5__0_n_0\
    );
\update_min_Wr_Lat_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      O => \update_min_Wr_Lat_i_6__0_n_0\
    );
\update_min_Wr_Lat_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      O => \update_min_Wr_Lat_i_7__0_n_0\
    );
\update_min_Wr_Lat_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => \update_min_Wr_Lat_i_8__0_n_0\
    );
\update_min_Wr_Lat_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => \update_min_Wr_Lat_i_9__0_n_0\
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \update_min_Wr_Lat_i_1__0_n_0\,
      Q => update_min_Wr_Lat,
      R => Wr_cnt_ld
    );
\update_min_Wr_Lat_reg_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_21__0_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_12__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_12__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_12__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_12__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_22__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_23__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_24__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_25__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_12__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_26__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_27__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_28__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_29__0_n_0\
    );
\update_min_Wr_Lat_reg_i_21__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_min_Wr_Lat_reg_i_21__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_21__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_21__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_21__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_30__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_31__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_32__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_33__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_21__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_34__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_35__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_36__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_37__0_n_0\
    );
\update_min_Wr_Lat_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_3__0_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_2__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_2__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_2__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_4__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_5__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_6__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_7__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_8__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_9__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_10__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_11__0_n_0\
    );
\update_min_Wr_Lat_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_min_Wr_Lat_reg_i_12__0_n_0\,
      CO(3) => \update_min_Wr_Lat_reg_i_3__0_n_0\,
      CO(2) => \update_min_Wr_Lat_reg_i_3__0_n_1\,
      CO(1) => \update_min_Wr_Lat_reg_i_3__0_n_2\,
      CO(0) => \update_min_Wr_Lat_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3) => \update_min_Wr_Lat_i_13__0_n_0\,
      DI(2) => \update_min_Wr_Lat_i_14__0_n_0\,
      DI(1) => \update_min_Wr_Lat_i_15__0_n_0\,
      DI(0) => \update_min_Wr_Lat_i_16__0_n_0\,
      O(3 downto 0) => \NLW_update_min_Wr_Lat_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \update_min_Wr_Lat_i_17__0_n_0\,
      S(2) => \update_min_Wr_Lat_i_18__0_n_0\,
      S(1) => \update_min_Wr_Lat_i_19__0_n_0\,
      S(0) => \update_min_Wr_Lat_i_20__0_n_0\
    );
wr_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_7
     port map (
      Data_valid_reg => Data_valid_reg,
      Data_valid_reg1 => Data_valid_reg1,
      E(0) => E(0),
      Q(32 downto 0) => Count_Out(32 downto 0),
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n
    );
\wr_latency_end_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \First_Write_reg_i_1__0_n_0\,
      I1 => First_Write_reg,
      I2 => Wr_Lat_End,
      I3 => Last_Write,
      I4 => Wr_Lat_Start,
      I5 => Last_Write_reg,
      O => wr_latency_end
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1\ is
  port (
    Wtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rtrans_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Beat_Cnt_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Read_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Latency_En : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rd_Latency_Fifo_Wr_En_reg_0 : out STD_LOGIC;
    wr_latency_start_d1_reg_0 : out STD_LOGIC;
    S0_Read_Byte_Cnt_En : out STD_LOGIC;
    Ext_Trig_Metric_en : out STD_LOGIC;
    \Accum_i_reg[31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]\ : out STD_LOGIC;
    \Accum_i_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[31]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[31]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Accum_i_reg[28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_1\ : out STD_LOGIC;
    \Accum_i_reg[31]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Max_Read_Latency_Int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[4]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[12]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[16]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[20]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[24]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[28]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_latency_start : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC;
    Wtrans_Cnt_En0 : in STD_LOGIC;
    Rtrans_Cnt_En0 : in STD_LOGIC;
    Write_Beat_Cnt_En10 : in STD_LOGIC;
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    Rd_Lat_Start : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wr_Lat_Start : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    Wr_Lat_End : in STD_LOGIC;
    slot_0_axi_wlast : in STD_LOGIC;
    Rd_Lat_End : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    \Accum_i_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_10\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_11\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_12\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_13\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    UNCONN_IN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rd_Lat_Start_CDC_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1\ : entity is "axi_perf_mon_v5_0_12_metric_calc_profile";
end \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1\;

architecture STRUCTURE of \system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1\ is
  signal \Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[11]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[15]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5__2_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[19]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[23]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[27]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \Accum_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \Accum_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \^accum_i_reg[31]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^accum_i_reg[31]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Accum_i_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Accum_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Count_Out : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Data_valid_reg : STD_LOGIC;
  signal Data_valid_reg1 : STD_LOGIC;
  signal \^ext_trig_metric_en\ : STD_LOGIC;
  signal Ext_Triggers_Sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Ext_Triggers_Sync_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal F34_Rd_En : STD_LOGIC;
  signal F34_Rd_Vld : STD_LOGIC;
  signal \F34_Rd_Vld_reg__0\ : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2 : STD_LOGIC;
  signal F34_Rd_Vld_reg_d2_i_1_n_0 : STD_LOGIC;
  signal F3_Empty : STD_LOGIC;
  signal F3_WR_LAT_START_n_1 : STD_LOGIC;
  signal F3_WR_LAT_START_n_2 : STD_LOGIC;
  signal F3_WR_LAT_START_n_3 : STD_LOGIC;
  signal F3_WR_LAT_START_n_4 : STD_LOGIC;
  signal F3_WR_LAT_START_n_41 : STD_LOGIC;
  signal F3_WR_LAT_START_n_42 : STD_LOGIC;
  signal F3_WR_LAT_START_n_43 : STD_LOGIC;
  signal F3_WR_LAT_START_n_44 : STD_LOGIC;
  signal F3_WR_LAT_START_n_45 : STD_LOGIC;
  signal F3_WR_LAT_START_n_46 : STD_LOGIC;
  signal F3_WR_LAT_START_n_47 : STD_LOGIC;
  signal F3_WR_LAT_START_n_48 : STD_LOGIC;
  signal F3_WR_LAT_START_n_49 : STD_LOGIC;
  signal F3_WR_LAT_START_n_5 : STD_LOGIC;
  signal F3_WR_LAT_START_n_50 : STD_LOGIC;
  signal F3_WR_LAT_START_n_51 : STD_LOGIC;
  signal F3_WR_LAT_START_n_52 : STD_LOGIC;
  signal F3_WR_LAT_START_n_53 : STD_LOGIC;
  signal F3_WR_LAT_START_n_54 : STD_LOGIC;
  signal F3_WR_LAT_START_n_55 : STD_LOGIC;
  signal F3_WR_LAT_START_n_56 : STD_LOGIC;
  signal F3_WR_LAT_START_n_57 : STD_LOGIC;
  signal F3_WR_LAT_START_n_58 : STD_LOGIC;
  signal F3_WR_LAT_START_n_59 : STD_LOGIC;
  signal F3_WR_LAT_START_n_6 : STD_LOGIC;
  signal F3_WR_LAT_START_n_60 : STD_LOGIC;
  signal F3_WR_LAT_START_n_61 : STD_LOGIC;
  signal F3_WR_LAT_START_n_62 : STD_LOGIC;
  signal F3_WR_LAT_START_n_63 : STD_LOGIC;
  signal F3_WR_LAT_START_n_64 : STD_LOGIC;
  signal F3_WR_LAT_START_n_65 : STD_LOGIC;
  signal F3_WR_LAT_START_n_66 : STD_LOGIC;
  signal F3_WR_LAT_START_n_67 : STD_LOGIC;
  signal F3_WR_LAT_START_n_68 : STD_LOGIC;
  signal F3_WR_LAT_START_n_69 : STD_LOGIC;
  signal F3_WR_LAT_START_n_7 : STD_LOGIC;
  signal F3_WR_LAT_START_n_70 : STD_LOGIC;
  signal F3_WR_LAT_START_n_71 : STD_LOGIC;
  signal F3_WR_LAT_START_n_72 : STD_LOGIC;
  signal F3_WR_LAT_START_n_8 : STD_LOGIC;
  signal F4_Empty : STD_LOGIC;
  signal F4_Rd_Data : STD_LOGIC_VECTOR ( 32 to 32 );
  signal F4_WR_LAT_END_n_10 : STD_LOGIC;
  signal F4_WR_LAT_END_n_11 : STD_LOGIC;
  signal F4_WR_LAT_END_n_12 : STD_LOGIC;
  signal F4_WR_LAT_END_n_13 : STD_LOGIC;
  signal F4_WR_LAT_END_n_14 : STD_LOGIC;
  signal F4_WR_LAT_END_n_15 : STD_LOGIC;
  signal F4_WR_LAT_END_n_16 : STD_LOGIC;
  signal F4_WR_LAT_END_n_17 : STD_LOGIC;
  signal F4_WR_LAT_END_n_18 : STD_LOGIC;
  signal F4_WR_LAT_END_n_19 : STD_LOGIC;
  signal F4_WR_LAT_END_n_2 : STD_LOGIC;
  signal F4_WR_LAT_END_n_20 : STD_LOGIC;
  signal F4_WR_LAT_END_n_21 : STD_LOGIC;
  signal F4_WR_LAT_END_n_22 : STD_LOGIC;
  signal F4_WR_LAT_END_n_23 : STD_LOGIC;
  signal F4_WR_LAT_END_n_24 : STD_LOGIC;
  signal F4_WR_LAT_END_n_25 : STD_LOGIC;
  signal F4_WR_LAT_END_n_26 : STD_LOGIC;
  signal F4_WR_LAT_END_n_27 : STD_LOGIC;
  signal F4_WR_LAT_END_n_28 : STD_LOGIC;
  signal F4_WR_LAT_END_n_29 : STD_LOGIC;
  signal F4_WR_LAT_END_n_3 : STD_LOGIC;
  signal F4_WR_LAT_END_n_30 : STD_LOGIC;
  signal F4_WR_LAT_END_n_31 : STD_LOGIC;
  signal F4_WR_LAT_END_n_32 : STD_LOGIC;
  signal F4_WR_LAT_END_n_33 : STD_LOGIC;
  signal F4_WR_LAT_END_n_34 : STD_LOGIC;
  signal F4_WR_LAT_END_n_35 : STD_LOGIC;
  signal F4_WR_LAT_END_n_36 : STD_LOGIC;
  signal F4_WR_LAT_END_n_37 : STD_LOGIC;
  signal F4_WR_LAT_END_n_38 : STD_LOGIC;
  signal F4_WR_LAT_END_n_39 : STD_LOGIC;
  signal F4_WR_LAT_END_n_4 : STD_LOGIC;
  signal F4_WR_LAT_END_n_40 : STD_LOGIC;
  signal F4_WR_LAT_END_n_41 : STD_LOGIC;
  signal F4_WR_LAT_END_n_42 : STD_LOGIC;
  signal F4_WR_LAT_END_n_43 : STD_LOGIC;
  signal F4_WR_LAT_END_n_44 : STD_LOGIC;
  signal F4_WR_LAT_END_n_45 : STD_LOGIC;
  signal F4_WR_LAT_END_n_46 : STD_LOGIC;
  signal F4_WR_LAT_END_n_47 : STD_LOGIC;
  signal F4_WR_LAT_END_n_48 : STD_LOGIC;
  signal F4_WR_LAT_END_n_49 : STD_LOGIC;
  signal F4_WR_LAT_END_n_5 : STD_LOGIC;
  signal F4_WR_LAT_END_n_50 : STD_LOGIC;
  signal F4_WR_LAT_END_n_51 : STD_LOGIC;
  signal F4_WR_LAT_END_n_52 : STD_LOGIC;
  signal F4_WR_LAT_END_n_53 : STD_LOGIC;
  signal F4_WR_LAT_END_n_54 : STD_LOGIC;
  signal F4_WR_LAT_END_n_55 : STD_LOGIC;
  signal F4_WR_LAT_END_n_56 : STD_LOGIC;
  signal F4_WR_LAT_END_n_57 : STD_LOGIC;
  signal F4_WR_LAT_END_n_58 : STD_LOGIC;
  signal F4_WR_LAT_END_n_59 : STD_LOGIC;
  signal F4_WR_LAT_END_n_60 : STD_LOGIC;
  signal F4_WR_LAT_END_n_61 : STD_LOGIC;
  signal F4_WR_LAT_END_n_62 : STD_LOGIC;
  signal F4_WR_LAT_END_n_63 : STD_LOGIC;
  signal F4_WR_LAT_END_n_64 : STD_LOGIC;
  signal F4_WR_LAT_END_n_65 : STD_LOGIC;
  signal F4_WR_LAT_END_n_66 : STD_LOGIC;
  signal F4_WR_LAT_END_n_7 : STD_LOGIC;
  signal F4_WR_LAT_END_n_8 : STD_LOGIC;
  signal F4_WR_LAT_END_n_9 : STD_LOGIC;
  signal First_Read_reg : STD_LOGIC;
  signal First_Read_reg_i_1_n_0 : STD_LOGIC;
  signal First_Write_reg : STD_LOGIC;
  signal First_Write_reg_i_1_n_0 : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\ : STD_LOGIC;
  signal \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0\ : STD_LOGIC;
  signal Last_Read : STD_LOGIC;
  signal Last_Read_buf : STD_LOGIC;
  signal Last_Write : STD_LOGIC;
  signal Last_Write_reg : STD_LOGIC;
  signal Max_Read_Latency_Int0 : STD_LOGIC;
  signal Max_Read_Latency_Int1 : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \^max_read_latency_int_reg[30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Max_Write_Latency_Int0 : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Max_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Read_Latency_Int0 : STD_LOGIC;
  signal Min_Read_Latency_Int1 : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_10_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_11_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_20_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_29_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_12_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_21_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Read_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal Min_Write_Latency_Int0 : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[30]\ : STD_LOGIC;
  signal \Min_Write_Latency_Int_reg_n_0_[31]\ : STD_LOGIC;
  signal No_Rd_Ready_i_1_n_0 : STD_LOGIC;
  signal No_Rd_Ready_reg_n_0 : STD_LOGIC;
  signal No_Wr_Ready_i_1_n_0 : STD_LOGIC;
  signal No_Wr_Ready_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Rd_Add_Issue_i_1_n_0 : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_Data_D1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_D1 : STD_LOGIC;
  signal Rd_Latency_Fifo_Rd_En_i_3_n_0 : STD_LOGIC;
  signal Rd_Latency_Fifo_Wr_Data : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Rd_Latency_Fifo_Wr_En : STD_LOGIC;
  signal \^rd_latency_fifo_wr_en_reg_0\ : STD_LOGIC;
  signal Read_Byte_Cnt0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal Read_Latency_Cnt_Out_D1 : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal Read_Latency_Cnt_Out_D2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^read_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Read_Latency_En_Int1_out : STD_LOGIC;
  signal Read_Latency_Int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal Read_Latency_Int1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Read_Latency_Int[0]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[11]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[15]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[19]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[23]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[27]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_12_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_13_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_14_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_15_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_16_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_17_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_18_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_19_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_21_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_22_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_23_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_24_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_25_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_26_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_27_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_28_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_30_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_31_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_32_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_33_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_34_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_35_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_36_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_37_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_38_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_39_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_40_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_41_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_42_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_43_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_44_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_45_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[31]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[3]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_2_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_3_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_4_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_5_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_6_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_7_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_8_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int[7]_i_9_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_11_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \Read_Latency_Int_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal Read_Latency_One : STD_LOGIC;
  signal Read_Latency_One_D1 : STD_LOGIC;
  signal Read_Latency_One_reg_n_0 : STD_LOGIC;
  signal Read_going_on : STD_LOGIC;
  signal Read_going_on_i_1_n_0 : STD_LOGIC;
  signal \^rtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S0_Read_Byte_Cnt : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^s0_read_byte_cnt_en\ : STD_LOGIC;
  signal S0_Read_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal S0_Write_Byte_Cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S0_Write_Latency : STD_LOGIC_VECTOR ( 31 to 31 );
  signal Wr_Add_Issue_i_1_n_0 : STD_LOGIC;
  signal Wr_Lat_Cnt_Diff_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal Wr_cnt_ld : STD_LOGIC;
  signal \^write_beat_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Beat_Cnt_En1 : STD_LOGIC;
  signal \^write_latency_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Write_Latency_En_Int : STD_LOGIC;
  signal Write_going_on : STD_LOGIC;
  signal Write_going_on_i_1_n_0 : STD_LOGIC;
  signal \^wtrans_cnt_en\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_40_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal count_4_return : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ext_trig_cdc_sync_n_2 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_2_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_4_n_0 : STD_LOGIC;
  signal mem_reg_0_31_0_5_i_5_n_0 : STD_LOGIC;
  signal num_rd_beats : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \num_rd_beats[0]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[1]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[2]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[3]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[4]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[5]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[6]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[7]_i_1_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_2_n_0\ : STD_LOGIC;
  signal \num_rd_beats[8]_i_3_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_1_n_0\ : STD_LOGIC;
  signal \num_read_beat[8]_i_2_n_0\ : STD_LOGIC;
  signal \num_read_beat_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_latency_cnt_inst_n_0 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_1 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_10 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_11 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_12 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_13 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_14 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_15 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_16 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_17 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_18 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_19 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_2 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_20 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_21 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_22 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_23 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_24 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_25 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_26 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_27 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_28 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_29 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_3 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_30 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_31 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_32 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_4 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_5 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_6 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_7 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_8 : STD_LOGIC;
  signal rd_latency_cnt_inst_n_9 : STD_LOGIC;
  signal rd_latency_end : STD_LOGIC;
  signal rd_latency_fifo_inst_n_0 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_1 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_10 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_11 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_12 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_13 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_14 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_15 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_16 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_17 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_18 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_19 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_2 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_20 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_21 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_22 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_23 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_24 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_25 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_26 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_27 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_28 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_29 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_30 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_31 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_32 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_33 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_34 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_35 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_36 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_4 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_5 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_6 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_7 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_8 : STD_LOGIC;
  signal rd_latency_fifo_inst_n_9 : STD_LOGIC;
  signal rst_int_n : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rst_int_n : signal is "300";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rst_int_n : signal is "found";
  signal update_max_Wr_Lat : STD_LOGIC;
  signal update_max_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_max_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat : STD_LOGIC;
  signal update_min_Wr_Lat_i_10_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_11_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_13_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_14_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_15_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_16_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_17_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_18_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_19_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_1_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_20_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_22_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_23_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_24_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_25_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_26_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_27_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_28_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_29_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_30_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_31_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_32_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_33_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_34_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_35_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_36_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_37_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_4_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_5_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_6_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_7_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_8_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_i_9_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_12_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_21_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_2_n_3 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_0 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_1 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_2 : STD_LOGIC;
  signal update_min_Wr_Lat_reg_i_3_n_3 : STD_LOGIC;
  signal wr_byte_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_latency_end : STD_LOGIC;
  signal wr_latency_end_d1 : STD_LOGIC;
  signal wr_latency_start_d1 : STD_LOGIC;
  signal \NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Accum_i_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of First_Read_reg_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of First_Write_reg_i_1 : label is "soft_lutpair65";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2\ : label is "soft_lutpair64";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[31]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Read_Latency_Int_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of Read_going_on_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of Write_going_on_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \num_rd_beats[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \num_rd_beats[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \num_rd_beats[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \num_rd_beats[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \num_rd_beats[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \num_rd_beats[8]_i_2\ : label is "soft_lutpair68";
  attribute KEEP : string;
  attribute KEEP of rst_int_n_reg : label is "yes";
  attribute RTL_MAX_FANOUT of rst_int_n_reg : label is "found";
  attribute SOFT_HLUTNM of update_max_Wr_Lat_i_1 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of update_min_Wr_Lat_i_1 : label is "soft_lutpair70";
begin
  \Accum_i_reg[31]_6\(31 downto 0) <= \^accum_i_reg[31]_6\(31 downto 0);
  \Accum_i_reg[31]_7\(31 downto 0) <= \^accum_i_reg[31]_7\(31 downto 0);
  Ext_Trig_Metric_en <= \^ext_trig_metric_en\;
  \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) <= \^max_read_latency_int_reg[30]_0\(30 downto 0);
  Q(30 downto 0) <= \^q\(30 downto 0);
  Rd_Latency_Fifo_Wr_En_reg_0 <= \^rd_latency_fifo_wr_en_reg_0\;
  Read_Latency_En(0) <= \^read_latency_en\(0);
  Rtrans_Cnt_En(0) <= \^rtrans_cnt_en\(0);
  S0_Read_Byte_Cnt_En <= \^s0_read_byte_cnt_en\;
  Write_Beat_Cnt_En(0) <= \^write_beat_cnt_en\(0);
  Write_Latency_En(0) <= \^write_latency_en\(0);
  Wtrans_Cnt_En(0) <= \^wtrans_cnt_en\(0);
\Accum_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(11),
      O => \Accum_i[11]_i_2_n_0\
    );
\Accum_i[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(10),
      O => \Accum_i[11]_i_3_n_0\
    );
\Accum_i[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(9),
      O => \Accum_i[11]_i_4_n_0\
    );
\Accum_i[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(8),
      O => \Accum_i[11]_i_5_n_0\
    );
\Accum_i[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(11),
      O => \Accum_i[11]_i_6_n_0\
    );
\Accum_i[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(10),
      O => \Accum_i[11]_i_7_n_0\
    );
\Accum_i[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(9),
      O => \Accum_i[11]_i_8_n_0\
    );
\Accum_i[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(8),
      O => \Accum_i[11]_i_9_n_0\
    );
\Accum_i[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(15),
      O => \Accum_i[15]_i_2_n_0\
    );
\Accum_i[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(14),
      O => \Accum_i[15]_i_3_n_0\
    );
\Accum_i[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(13),
      O => \Accum_i[15]_i_4_n_0\
    );
\Accum_i[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(12),
      O => \Accum_i[15]_i_5_n_0\
    );
\Accum_i[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(15),
      O => \Accum_i[15]_i_6_n_0\
    );
\Accum_i[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(14),
      O => \Accum_i[15]_i_7_n_0\
    );
\Accum_i[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(13),
      O => \Accum_i[15]_i_8_n_0\
    );
\Accum_i[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(12),
      O => \Accum_i[15]_i_9_n_0\
    );
\Accum_i[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(19),
      O => \Accum_i[19]_i_2_n_0\
    );
\Accum_i[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(19),
      O => \Accum_i[19]_i_2__0_n_0\
    );
\Accum_i[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(18),
      O => \Accum_i[19]_i_3_n_0\
    );
\Accum_i[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(18),
      O => \Accum_i[19]_i_3__0_n_0\
    );
\Accum_i[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(17),
      O => \Accum_i[19]_i_4_n_0\
    );
\Accum_i[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(17),
      O => \Accum_i[19]_i_4__0_n_0\
    );
\Accum_i[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(16),
      O => \Accum_i[19]_i_5_n_0\
    );
\Accum_i[19]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(19),
      O => \Accum_i[19]_i_5__2_n_0\
    );
\Accum_i[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(19),
      O => \Accum_i[19]_i_6_n_0\
    );
\Accum_i[19]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(18),
      O => \Accum_i[19]_i_6__0_n_0\
    );
\Accum_i[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(18),
      O => \Accum_i[19]_i_7_n_0\
    );
\Accum_i[19]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(17),
      O => \Accum_i[19]_i_7__0_n_0\
    );
\Accum_i[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(17),
      O => \Accum_i[19]_i_8_n_0\
    );
\Accum_i[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(16),
      O => \Accum_i[19]_i_9_n_0\
    );
\Accum_i[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(23),
      O => \Accum_i[23]_i_2_n_0\
    );
\Accum_i[23]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(23),
      O => \Accum_i[23]_i_2__0_n_0\
    );
\Accum_i[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(22),
      O => \Accum_i[23]_i_3_n_0\
    );
\Accum_i[23]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(22),
      O => \Accum_i[23]_i_3__0_n_0\
    );
\Accum_i[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(21),
      O => \Accum_i[23]_i_4_n_0\
    );
\Accum_i[23]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(21),
      O => \Accum_i[23]_i_4__0_n_0\
    );
\Accum_i[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(20),
      O => \Accum_i[23]_i_5_n_0\
    );
\Accum_i[23]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(20),
      O => \Accum_i[23]_i_5__0_n_0\
    );
\Accum_i[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(23),
      O => \Accum_i[23]_i_6_n_0\
    );
\Accum_i[23]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(23),
      O => \Accum_i[23]_i_6__0_n_0\
    );
\Accum_i[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(22),
      O => \Accum_i[23]_i_7_n_0\
    );
\Accum_i[23]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(22),
      O => \Accum_i[23]_i_7__0_n_0\
    );
\Accum_i[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(21),
      O => \Accum_i[23]_i_8_n_0\
    );
\Accum_i[23]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(21),
      O => \Accum_i[23]_i_8__0_n_0\
    );
\Accum_i[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(20),
      O => \Accum_i[23]_i_9_n_0\
    );
\Accum_i[23]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(20),
      O => \Accum_i[23]_i_9__0_n_0\
    );
\Accum_i[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(27),
      O => \Accum_i[27]_i_2_n_0\
    );
\Accum_i[27]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(27),
      O => \Accum_i[27]_i_2__0_n_0\
    );
\Accum_i[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(26),
      O => \Accum_i[27]_i_3_n_0\
    );
\Accum_i[27]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(26),
      O => \Accum_i[27]_i_3__0_n_0\
    );
\Accum_i[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(25),
      O => \Accum_i[27]_i_4_n_0\
    );
\Accum_i[27]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(25),
      O => \Accum_i[27]_i_4__0_n_0\
    );
\Accum_i[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(24),
      O => \Accum_i[27]_i_5_n_0\
    );
\Accum_i[27]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(24),
      O => \Accum_i[27]_i_5__0_n_0\
    );
\Accum_i[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(27),
      O => \Accum_i[27]_i_6_n_0\
    );
\Accum_i[27]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(27),
      O => \Accum_i[27]_i_6__0_n_0\
    );
\Accum_i[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(26),
      O => \Accum_i[27]_i_7_n_0\
    );
\Accum_i[27]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(26),
      O => \Accum_i[27]_i_7__0_n_0\
    );
\Accum_i[27]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(25),
      O => \Accum_i[27]_i_8_n_0\
    );
\Accum_i[27]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(25),
      O => \Accum_i[27]_i_8__0_n_0\
    );
\Accum_i[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(24),
      O => \Accum_i[27]_i_9_n_0\
    );
\Accum_i[27]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(24),
      O => \Accum_i[27]_i_9__0_n_0\
    );
\Accum_i[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(28),
      O => \Accum_i[31]_i_10_n_0\
    );
\Accum_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(30),
      O => \Accum_i[31]_i_3_n_0\
    );
\Accum_i[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(30),
      O => \Accum_i[31]_i_4_n_0\
    );
\Accum_i[31]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(29),
      O => \Accum_i[31]_i_4__0_n_0\
    );
\Accum_i[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(29),
      O => \Accum_i[31]_i_5_n_0\
    );
\Accum_i[31]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(28),
      O => \Accum_i[31]_i_5__0_n_0\
    );
\Accum_i[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(28),
      O => \Accum_i[31]_i_6_n_0\
    );
\Accum_i[31]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(31),
      O => \Accum_i[31]_i_6__0_n_0\
    );
\Accum_i[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(31),
      O => \Accum_i[31]_i_7_n_0\
    );
\Accum_i[31]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(30),
      O => \Accum_i[31]_i_7__0_n_0\
    );
\Accum_i[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(30),
      O => \Accum_i[31]_i_8_n_0\
    );
\Accum_i[31]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(29),
      O => \Accum_i[31]_i_8__0_n_0\
    );
\Accum_i[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(29),
      O => \Accum_i[31]_i_9_n_0\
    );
\Accum_i[31]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s0_read_byte_cnt_en\,
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_11\(28),
      O => \Accum_i[31]_i_9__0_n_0\
    );
\Accum_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(7),
      O => \Accum_i[7]_i_2_n_0\
    );
\Accum_i[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(6),
      O => \Accum_i[7]_i_3_n_0\
    );
\Accum_i[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(5),
      O => \Accum_i[7]_i_4_n_0\
    );
\Accum_i[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(4),
      O => \Accum_i[7]_i_5_n_0\
    );
\Accum_i[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(7),
      O => \Accum_i[7]_i_6_n_0\
    );
\Accum_i[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(6),
      O => \Accum_i[7]_i_7_n_0\
    );
\Accum_i[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(5),
      O => \Accum_i[7]_i_8_n_0\
    );
\Accum_i[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^write_beat_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_8\(4),
      O => \Accum_i[7]_i_9_n_0\
    );
\Accum_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[11]_i_2_n_0\,
      DI(2) => \Accum_i[11]_i_3_n_0\,
      DI(1) => \Accum_i[11]_i_4_n_0\,
      DI(0) => \Accum_i[11]_i_5_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \Accum_i[11]_i_6_n_0\,
      S(2) => \Accum_i[11]_i_7_n_0\,
      S(1) => \Accum_i[11]_i_8_n_0\,
      S(0) => \Accum_i[11]_i_9_n_0\
    );
\Accum_i_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[7]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[11]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[11]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[11]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Byte_Cnt(11 downto 8),
      O(3 downto 0) => \Accum_i_reg[31]_5\(11 downto 8),
      S(3) => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0\,
      S(2) => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0\,
      S(1) => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0\,
      S(0) => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\Accum_i_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[15]_i_2_n_0\,
      DI(2) => \Accum_i[15]_i_3_n_0\,
      DI(1) => \Accum_i[15]_i_4_n_0\,
      DI(0) => \Accum_i[15]_i_5_n_0\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \Accum_i[15]_i_6_n_0\,
      S(2) => \Accum_i[15]_i_7_n_0\,
      S(1) => \Accum_i[15]_i_8_n_0\,
      S(0) => \Accum_i[15]_i_9_n_0\
    );
\Accum_i_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[11]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[15]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[15]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[15]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Byte_Cnt(15 downto 12),
      O(3 downto 0) => \Accum_i_reg[31]_5\(15 downto 12),
      S(3) => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0\,
      S(2) => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0\,
      S(1) => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0\,
      S(0) => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\Accum_i_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2_n_0\,
      DI(2) => \Accum_i[19]_i_3_n_0\,
      DI(1) => \Accum_i[19]_i_4_n_0\,
      DI(0) => \Accum_i[19]_i_5_n_0\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \Accum_i[19]_i_6_n_0\,
      S(2) => \Accum_i[19]_i_7_n_0\,
      S(1) => \Accum_i[19]_i_8_n_0\,
      S(0) => \Accum_i[19]_i_9_n_0\
    );
\Accum_i_reg[19]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[15]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[19]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[19]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[19]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[19]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[19]_i_2__0_n_0\,
      DI(2) => \Accum_i[19]_i_3__0_n_0\,
      DI(1) => \Accum_i[19]_i_4__0_n_0\,
      DI(0) => S0_Read_Byte_Cnt(16),
      O(3 downto 0) => \Accum_i_reg[31]_5\(19 downto 16),
      S(3) => \Accum_i[19]_i_5__2_n_0\,
      S(2) => \Accum_i[19]_i_6__0_n_0\,
      S(1) => \Accum_i[19]_i_7__0_n_0\,
      S(0) => \GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\Accum_i_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2_n_0\,
      DI(2) => \Accum_i[23]_i_3_n_0\,
      DI(1) => \Accum_i[23]_i_4_n_0\,
      DI(0) => \Accum_i[23]_i_5_n_0\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \Accum_i[23]_i_6_n_0\,
      S(2) => \Accum_i[23]_i_7_n_0\,
      S(1) => \Accum_i[23]_i_8_n_0\,
      S(0) => \Accum_i[23]_i_9_n_0\
    );
\Accum_i_reg[23]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[19]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[23]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[23]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[23]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[23]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[23]_i_2__0_n_0\,
      DI(2) => \Accum_i[23]_i_3__0_n_0\,
      DI(1) => \Accum_i[23]_i_4__0_n_0\,
      DI(0) => \Accum_i[23]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(23 downto 20),
      S(3) => \Accum_i[23]_i_6__0_n_0\,
      S(2) => \Accum_i[23]_i_7__0_n_0\,
      S(1) => \Accum_i[23]_i_8__0_n_0\,
      S(0) => \Accum_i[23]_i_9__0_n_0\
    );
\Accum_i_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2_n_0\,
      DI(2) => \Accum_i[27]_i_3_n_0\,
      DI(1) => \Accum_i[27]_i_4_n_0\,
      DI(0) => \Accum_i[27]_i_5_n_0\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \Accum_i[27]_i_6_n_0\,
      S(2) => \Accum_i[27]_i_7_n_0\,
      S(1) => \Accum_i[27]_i_8_n_0\,
      S(0) => \Accum_i[27]_i_9_n_0\
    );
\Accum_i_reg[27]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[23]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[27]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[27]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[27]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[27]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[27]_i_2__0_n_0\,
      DI(2) => \Accum_i[27]_i_3__0_n_0\,
      DI(1) => \Accum_i[27]_i_4__0_n_0\,
      DI(0) => \Accum_i[27]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(27 downto 24),
      S(3) => \Accum_i[27]_i_6__0_n_0\,
      S(2) => \Accum_i[27]_i_7__0_n_0\,
      S(1) => \Accum_i[27]_i_8__0_n_0\,
      S(0) => \Accum_i[27]_i_9__0_n_0\
    );
\Accum_i_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1__0_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_2_n_1\,
      CO(1) => \Accum_i_reg[31]_i_2_n_2\,
      CO(0) => \Accum_i_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_3_n_0\,
      DI(1) => \Accum_i[31]_i_4__0_n_0\,
      DI(0) => \Accum_i[31]_i_5__0_n_0\,
      O(3 downto 0) => \Accum_i_reg[31]_5\(31 downto 28),
      S(3) => \Accum_i[31]_i_6__0_n_0\,
      S(2) => \Accum_i[31]_i_7__0_n_0\,
      S(1) => \Accum_i[31]_i_8__0_n_0\,
      S(0) => \Accum_i[31]_i_9__0_n_0\
    );
\Accum_i_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Accum_i_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \Accum_i_reg[31]_i_3_n_1\,
      CO(1) => \Accum_i_reg[31]_i_3_n_2\,
      CO(0) => \Accum_i_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Accum_i[31]_i_4_n_0\,
      DI(1) => \Accum_i[31]_i_5_n_0\,
      DI(0) => \Accum_i[31]_i_6_n_0\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \Accum_i[31]_i_7_n_0\,
      S(2) => \Accum_i[31]_i_8_n_0\,
      S(1) => \Accum_i[31]_i_9_n_0\,
      S(0) => \Accum_i[31]_i_10_n_0\
    );
\Accum_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Write_Byte_Cnt(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0\,
      S(2) => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0\,
      S(1) => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(0) => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Accum_i_reg[3]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[3]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[3]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Byte_Cnt(3 downto 0),
      O(3 downto 0) => \Accum_i_reg[31]_5\(3 downto 0),
      S(3) => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0\,
      S(2) => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0\,
      S(1) => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0\,
      S(0) => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\Accum_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Accum_i[7]_i_2_n_0\,
      DI(2) => \Accum_i[7]_i_3_n_0\,
      DI(1) => \Accum_i[7]_i_4_n_0\,
      DI(0) => \Accum_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \Accum_i[7]_i_6_n_0\,
      S(2) => \Accum_i[7]_i_7_n_0\,
      S(1) => \Accum_i[7]_i_8_n_0\,
      S(0) => \Accum_i[7]_i_9_n_0\
    );
\Accum_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Accum_i_reg[3]_i_1__0_n_0\,
      CO(3) => \Accum_i_reg[7]_i_1__0_n_0\,
      CO(2) => \Accum_i_reg[7]_i_1__0_n_1\,
      CO(1) => \Accum_i_reg[7]_i_1__0_n_2\,
      CO(0) => \Accum_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => S0_Read_Byte_Cnt(7 downto 4),
      O(3 downto 0) => \Accum_i_reg[31]_5\(7 downto 4),
      S(3) => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0\,
      S(2) => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0\,
      S(1) => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0\,
      S(0) => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Data_valid_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Data_valid_reg,
      Q => Data_valid_reg1,
      R => Wr_cnt_ld
    );
Data_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => '1',
      Q => Data_valid_reg,
      R => Wr_cnt_ld
    );
Ext_Trig_Metric_en_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => ext_trig_cdc_sync_n_2,
      Q => \^ext_trig_metric_en\,
      R => '0'
    );
\Ext_Triggers_Sync_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(0),
      Q => Ext_Triggers_Sync_d1(0),
      R => Wr_cnt_ld
    );
\Ext_Triggers_Sync_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Ext_Triggers_Sync(1),
      Q => Ext_Triggers_Sync_d1(1),
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_En,
      Q => F34_Rd_Vld,
      R => Wr_cnt_ld
    );
F34_Rd_Vld_reg_d2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \F34_Rd_Vld_reg__0\,
      I1 => rst_int_n,
      I2 => F34_Rd_Vld_reg_d2,
      O => F34_Rd_Vld_reg_d2_i_1_n_0
    );
F34_Rd_Vld_reg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld_reg_d2_i_1_n_0,
      Q => F34_Rd_Vld_reg_d2,
      R => '0'
    );
F34_Rd_Vld_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => F34_Rd_Vld,
      Q => \F34_Rd_Vld_reg__0\,
      R => Wr_cnt_ld
    );
F3_WR_LAT_START: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized0_8\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_start_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(4) => F3_WR_LAT_START_n_4,
      Q(3) => F3_WR_LAT_START_n_5,
      Q(2) => F3_WR_LAT_START_n_6,
      Q(1) => F3_WR_LAT_START_n_7,
      Q(0) => F3_WR_LAT_START_n_8,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(31 downto 0) => Wr_Lat_Cnt_Diff_reg(31 downto 0),
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      \dout_reg[11]_0\(3) => F4_WR_LAT_END_n_43,
      \dout_reg[11]_0\(2) => F4_WR_LAT_END_n_44,
      \dout_reg[11]_0\(1) => F4_WR_LAT_END_n_45,
      \dout_reg[11]_0\(0) => F4_WR_LAT_END_n_46,
      \dout_reg[15]_0\(3) => F4_WR_LAT_END_n_47,
      \dout_reg[15]_0\(2) => F4_WR_LAT_END_n_48,
      \dout_reg[15]_0\(1) => F4_WR_LAT_END_n_49,
      \dout_reg[15]_0\(0) => F4_WR_LAT_END_n_50,
      \dout_reg[19]_0\(3) => F4_WR_LAT_END_n_51,
      \dout_reg[19]_0\(2) => F4_WR_LAT_END_n_52,
      \dout_reg[19]_0\(1) => F4_WR_LAT_END_n_53,
      \dout_reg[19]_0\(0) => F4_WR_LAT_END_n_54,
      \dout_reg[23]_0\(3) => F4_WR_LAT_END_n_55,
      \dout_reg[23]_0\(2) => F4_WR_LAT_END_n_56,
      \dout_reg[23]_0\(1) => F4_WR_LAT_END_n_57,
      \dout_reg[23]_0\(0) => F4_WR_LAT_END_n_58,
      \dout_reg[27]_0\(3) => F4_WR_LAT_END_n_59,
      \dout_reg[27]_0\(2) => F4_WR_LAT_END_n_60,
      \dout_reg[27]_0\(1) => F4_WR_LAT_END_n_61,
      \dout_reg[27]_0\(0) => F4_WR_LAT_END_n_62,
      \dout_reg[31]_0\(3) => F4_WR_LAT_END_n_63,
      \dout_reg[31]_0\(2) => F4_WR_LAT_END_n_64,
      \dout_reg[31]_0\(1) => F4_WR_LAT_END_n_65,
      \dout_reg[31]_0\(0) => F4_WR_LAT_END_n_66,
      \dout_reg[32]_0\(32) => F4_Rd_Data(32),
      \dout_reg[32]_0\(31) => F4_WR_LAT_END_n_7,
      \dout_reg[32]_0\(30) => F4_WR_LAT_END_n_8,
      \dout_reg[32]_0\(29) => F4_WR_LAT_END_n_9,
      \dout_reg[32]_0\(28) => F4_WR_LAT_END_n_10,
      \dout_reg[32]_0\(27) => F4_WR_LAT_END_n_11,
      \dout_reg[32]_0\(26) => F4_WR_LAT_END_n_12,
      \dout_reg[32]_0\(25) => F4_WR_LAT_END_n_13,
      \dout_reg[32]_0\(24) => F4_WR_LAT_END_n_14,
      \dout_reg[32]_0\(23) => F4_WR_LAT_END_n_15,
      \dout_reg[32]_0\(22) => F4_WR_LAT_END_n_16,
      \dout_reg[32]_0\(21) => F4_WR_LAT_END_n_17,
      \dout_reg[32]_0\(20) => F4_WR_LAT_END_n_18,
      \dout_reg[32]_0\(19) => F4_WR_LAT_END_n_19,
      \dout_reg[32]_0\(18) => F4_WR_LAT_END_n_20,
      \dout_reg[32]_0\(17) => F4_WR_LAT_END_n_21,
      \dout_reg[32]_0\(16) => F4_WR_LAT_END_n_22,
      \dout_reg[32]_0\(15) => F4_WR_LAT_END_n_23,
      \dout_reg[32]_0\(14) => F4_WR_LAT_END_n_24,
      \dout_reg[32]_0\(13) => F4_WR_LAT_END_n_25,
      \dout_reg[32]_0\(12) => F4_WR_LAT_END_n_26,
      \dout_reg[32]_0\(11) => F4_WR_LAT_END_n_27,
      \dout_reg[32]_0\(10) => F4_WR_LAT_END_n_28,
      \dout_reg[32]_0\(9) => F4_WR_LAT_END_n_29,
      \dout_reg[32]_0\(8) => F4_WR_LAT_END_n_30,
      \dout_reg[32]_0\(7) => F4_WR_LAT_END_n_31,
      \dout_reg[32]_0\(6) => F4_WR_LAT_END_n_32,
      \dout_reg[32]_0\(5) => F4_WR_LAT_END_n_33,
      \dout_reg[32]_0\(4) => F4_WR_LAT_END_n_34,
      \dout_reg[32]_0\(3) => F4_WR_LAT_END_n_35,
      \dout_reg[32]_0\(2) => F4_WR_LAT_END_n_36,
      \dout_reg[32]_0\(1) => F4_WR_LAT_END_n_37,
      \dout_reg[32]_0\(0) => F4_WR_LAT_END_n_38,
      \dout_reg[7]_0\(3) => F4_WR_LAT_END_n_39,
      \dout_reg[7]_0\(2) => F4_WR_LAT_END_n_40,
      \dout_reg[7]_0\(1) => F4_WR_LAT_END_n_41,
      \dout_reg[7]_0\(0) => F4_WR_LAT_END_n_42,
      empty_reg_0(0) => F34_Rd_En
    );
F4_WR_LAT_END: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized1_9\
     port map (
      \Count_Out_i_reg[32]\(32 downto 0) => Count_Out(32 downto 0),
      D(2) => F3_WR_LAT_START_n_1,
      D(1) => F3_WR_LAT_START_n_2,
      D(0) => F3_WR_LAT_START_n_3,
      E(0) => wr_latency_end_d1,
      F3_Empty => F3_Empty,
      F4_Empty => F4_Empty,
      Q(32) => F4_Rd_Data(32),
      Q(31) => F4_WR_LAT_END_n_7,
      Q(30) => F4_WR_LAT_END_n_8,
      Q(29) => F4_WR_LAT_END_n_9,
      Q(28) => F4_WR_LAT_END_n_10,
      Q(27) => F4_WR_LAT_END_n_11,
      Q(26) => F4_WR_LAT_END_n_12,
      Q(25) => F4_WR_LAT_END_n_13,
      Q(24) => F4_WR_LAT_END_n_14,
      Q(23) => F4_WR_LAT_END_n_15,
      Q(22) => F4_WR_LAT_END_n_16,
      Q(21) => F4_WR_LAT_END_n_17,
      Q(20) => F4_WR_LAT_END_n_18,
      Q(19) => F4_WR_LAT_END_n_19,
      Q(18) => F4_WR_LAT_END_n_20,
      Q(17) => F4_WR_LAT_END_n_21,
      Q(16) => F4_WR_LAT_END_n_22,
      Q(15) => F4_WR_LAT_END_n_23,
      Q(14) => F4_WR_LAT_END_n_24,
      Q(13) => F4_WR_LAT_END_n_25,
      Q(12) => F4_WR_LAT_END_n_26,
      Q(11) => F4_WR_LAT_END_n_27,
      Q(10) => F4_WR_LAT_END_n_28,
      Q(9) => F4_WR_LAT_END_n_29,
      Q(8) => F4_WR_LAT_END_n_30,
      Q(7) => F4_WR_LAT_END_n_31,
      Q(6) => F4_WR_LAT_END_n_32,
      Q(5) => F4_WR_LAT_END_n_33,
      Q(4) => F4_WR_LAT_END_n_34,
      Q(3) => F4_WR_LAT_END_n_35,
      Q(2) => F4_WR_LAT_END_n_36,
      Q(1) => F4_WR_LAT_END_n_37,
      Q(0) => F4_WR_LAT_END_n_38,
      S(3) => F4_WR_LAT_END_n_2,
      S(2) => F4_WR_LAT_END_n_3,
      S(1) => F4_WR_LAT_END_n_4,
      S(0) => F4_WR_LAT_END_n_5,
      SR(0) => Wr_cnt_ld,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(3) => F4_WR_LAT_END_n_43,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(2) => F4_WR_LAT_END_n_44,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(1) => F4_WR_LAT_END_n_45,
      \Wr_Lat_Cnt_Diff_reg_reg[11]\(0) => F4_WR_LAT_END_n_46,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(3) => F4_WR_LAT_END_n_47,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(2) => F4_WR_LAT_END_n_48,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(1) => F4_WR_LAT_END_n_49,
      \Wr_Lat_Cnt_Diff_reg_reg[15]\(0) => F4_WR_LAT_END_n_50,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(3) => F4_WR_LAT_END_n_51,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(2) => F4_WR_LAT_END_n_52,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(1) => F4_WR_LAT_END_n_53,
      \Wr_Lat_Cnt_Diff_reg_reg[19]\(0) => F4_WR_LAT_END_n_54,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(3) => F4_WR_LAT_END_n_55,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(2) => F4_WR_LAT_END_n_56,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(1) => F4_WR_LAT_END_n_57,
      \Wr_Lat_Cnt_Diff_reg_reg[23]\(0) => F4_WR_LAT_END_n_58,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(3) => F4_WR_LAT_END_n_59,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(2) => F4_WR_LAT_END_n_60,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(1) => F4_WR_LAT_END_n_61,
      \Wr_Lat_Cnt_Diff_reg_reg[27]\(0) => F4_WR_LAT_END_n_62,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(3) => F4_WR_LAT_END_n_63,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(2) => F4_WR_LAT_END_n_64,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(1) => F4_WR_LAT_END_n_65,
      \Wr_Lat_Cnt_Diff_reg_reg[31]\(0) => F4_WR_LAT_END_n_66,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(3) => F4_WR_LAT_END_n_39,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(2) => F4_WR_LAT_END_n_40,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(1) => F4_WR_LAT_END_n_41,
      \Wr_Lat_Cnt_Diff_reg_reg[7]\(0) => F4_WR_LAT_END_n_42,
      core_aclk => core_aclk,
      dout(31) => F3_WR_LAT_START_n_41,
      dout(30) => F3_WR_LAT_START_n_42,
      dout(29) => F3_WR_LAT_START_n_43,
      dout(28) => F3_WR_LAT_START_n_44,
      dout(27) => F3_WR_LAT_START_n_45,
      dout(26) => F3_WR_LAT_START_n_46,
      dout(25) => F3_WR_LAT_START_n_47,
      dout(24) => F3_WR_LAT_START_n_48,
      dout(23) => F3_WR_LAT_START_n_49,
      dout(22) => F3_WR_LAT_START_n_50,
      dout(21) => F3_WR_LAT_START_n_51,
      dout(20) => F3_WR_LAT_START_n_52,
      dout(19) => F3_WR_LAT_START_n_53,
      dout(18) => F3_WR_LAT_START_n_54,
      dout(17) => F3_WR_LAT_START_n_55,
      dout(16) => F3_WR_LAT_START_n_56,
      dout(15) => F3_WR_LAT_START_n_57,
      dout(14) => F3_WR_LAT_START_n_58,
      dout(13) => F3_WR_LAT_START_n_59,
      dout(12) => F3_WR_LAT_START_n_60,
      dout(11) => F3_WR_LAT_START_n_61,
      dout(10) => F3_WR_LAT_START_n_62,
      dout(9) => F3_WR_LAT_START_n_63,
      dout(8) => F3_WR_LAT_START_n_64,
      dout(7) => F3_WR_LAT_START_n_65,
      dout(6) => F3_WR_LAT_START_n_66,
      dout(5) => F3_WR_LAT_START_n_67,
      dout(4) => F3_WR_LAT_START_n_68,
      dout(3) => F3_WR_LAT_START_n_69,
      dout(2) => F3_WR_LAT_START_n_70,
      dout(1) => F3_WR_LAT_START_n_71,
      dout(0) => F3_WR_LAT_START_n_72,
      rptr_reg(4) => F3_WR_LAT_START_n_4,
      rptr_reg(3) => F3_WR_LAT_START_n_5,
      rptr_reg(2) => F3_WR_LAT_START_n_6,
      rptr_reg(1) => F3_WR_LAT_START_n_7,
      rptr_reg(0) => F3_WR_LAT_START_n_8,
      \rptr_reg[0]\(0) => F34_Rd_En
    );
First_Read_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_rready,
      I1 => slot_0_axi_rvalid,
      I2 => Read_going_on,
      O => First_Read_reg_i_1_n_0
    );
First_Read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Read_reg_i_1_n_0,
      Q => First_Read_reg,
      R => Wr_cnt_ld
    );
First_Write_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_wvalid,
      I1 => slot_0_axi_wready,
      I2 => Write_going_on,
      O => First_Write_reg_i_1_n_0
    );
First_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => First_Write_reg_i_1_n_0,
      Q => First_Write_reg,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E75F30007800F000"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      I1 => num_rd_beats(6),
      I2 => num_rd_beats(7),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I4 => num_rd_beats(8),
      I5 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FD525D52540B040"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      I1 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      I2 => num_rd_beats(8),
      I3 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      I4 => num_rd_beats(7),
      I5 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => Read_Byte_Cnt0(3)
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      I1 => num_rd_beats(1),
      I2 => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      I3 => num_rd_beats(0),
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      I1 => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBFFFF80880000"
    )
        port map (
      I0 => Last_Read_buf,
      I1 => rst_int_n,
      I2 => \^ext_trig_metric_en\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \^s0_read_byte_cnt_en\,
      O => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_i_1_n_0\,
      Q => \^s0_read_byte_cnt_en\,
      R => '0'
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(0),
      Q => S0_Read_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(10),
      Q => S0_Read_Byte_Cnt(10),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      O(3 downto 0) => Read_Byte_Cnt0(10 downto 7),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(11),
      Q => S0_Read_Byte_Cnt(11),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(12),
      Q => S0_Read_Byte_Cnt(12),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(13),
      Q => S0_Read_Byte_Cnt(13),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(14),
      Q => S0_Read_Byte_Cnt(14),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      O(3 downto 0) => Read_Byte_Cnt0(14 downto 11),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[14]_i_25_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(15),
      Q => S0_Read_Byte_Cnt(15),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(16),
      Q => S0_Read_Byte_Cnt(16),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_1_n_0\,
      CO(3 downto 1) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      O(3 downto 2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => Read_Byte_Cnt0(16 downto 15),
      S(3 downto 2) => B"00",
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      CO(2) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      O(3) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_O_UNCONNECTED\(3),
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      S(3) => '1',
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13_n_0\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(1),
      Q => S0_Read_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(2),
      Q => S0_Read_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(2 downto 0) => Read_Byte_Cnt0(2 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(3),
      Q => S0_Read_Byte_Cnt(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4_n_0\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      DI(0) => '0',
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(4),
      Q => S0_Read_Byte_Cnt(4),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(5),
      Q => S0_Read_Byte_Cnt(5),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(6),
      Q => S0_Read_Byte_Cnt(6),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_2_n_0\,
      DI(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      DI(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      DI(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_4\,
      O(3 downto 1) => Read_Byte_Cnt0(6 downto 4),
      O(0) => \NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_1_O_UNCONNECTED\(0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      S(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_5_n_0\,
      S(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_6_n_0\,
      S(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt[6]_i_7_n_0\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0\,
      CO(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_0\,
      CO(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_1\,
      CO(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_2\,
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      O(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      O(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      O(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_6\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_7\,
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(7),
      Q => S0_Read_Byte_Cnt(7),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(8),
      Q => S0_Read_Byte_Cnt(8),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => E(0),
      D => Read_Byte_Cnt0(9),
      Q => S0_Read_Byte_Cnt(9),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rtrans_Cnt_En0,
      Q => \^rtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En1_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En10,
      Q => Write_Beat_Cnt_En1,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Beat_Cnt_En1,
      Q => \^write_beat_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => slot_0_axi_wstrb(2),
      I1 => slot_0_axi_wstrb(3),
      I2 => slot_0_axi_wstrb(0),
      I3 => slot_0_axi_wstrb(1),
      I4 => count_40_return(0),
      O => wr_byte_cnt(0)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C99393369336366C"
    )
        port map (
      I0 => count_40_return(0),
      I1 => count_40_return(1),
      I2 => slot_0_axi_wstrb(2),
      I3 => slot_0_axi_wstrb(1),
      I4 => slot_0_axi_wstrb(0),
      I5 => slot_0_axi_wstrb(3),
      O => wr_byte_cnt(1)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => slot_0_axi_wstrb(5),
      I1 => slot_0_axi_wstrb(4),
      I2 => slot_0_axi_wstrb(7),
      I3 => slot_0_axi_wstrb(6),
      O => count_40_return(0)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => slot_0_axi_wstrb(6),
      I1 => slot_0_axi_wstrb(5),
      I2 => slot_0_axi_wstrb(4),
      I3 => slot_0_axi_wstrb(7),
      O => count_40_return(1)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666666666666666"
    )
        port map (
      I0 => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0\,
      I1 => count_40_return(2),
      I2 => slot_0_axi_wstrb(3),
      I3 => slot_0_axi_wstrb(2),
      I4 => slot_0_axi_wstrb(0),
      I5 => slot_0_axi_wstrb(1),
      O => wr_byte_cnt(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_0_axi_wstrb(7),
      I1 => slot_0_axi_wstrb(6),
      I2 => slot_0_axi_wstrb(4),
      I3 => slot_0_axi_wstrb(5),
      O => count_40_return(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080000000"
    )
        port map (
      I0 => slot_0_axi_wstrb(5),
      I1 => slot_0_axi_wstrb(4),
      I2 => slot_0_axi_wstrb(6),
      I3 => slot_0_axi_wstrb(7),
      I4 => count_4_return(2),
      I5 => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0\,
      O => wr_byte_cnt(3)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slot_0_axi_wstrb(3),
      I1 => slot_0_axi_wstrb(2),
      I2 => slot_0_axi_wstrb(0),
      I3 => slot_0_axi_wstrb(1),
      O => count_4_return(2)
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3EEAEAA82AA8A880"
    )
        port map (
      I0 => count_40_return(1),
      I1 => slot_0_axi_wstrb(3),
      I2 => slot_0_axi_wstrb(0),
      I3 => slot_0_axi_wstrb(1),
      I4 => slot_0_axi_wstrb(2),
      I5 => count_40_return(0),
      O => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2[3]_i_3_n_0\
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(0),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(1),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(2),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_byte_cnt(3),
      Q => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[0]\,
      Q => S0_Write_Byte_Cnt(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[1]\,
      Q => S0_Write_Byte_Cnt(1),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[2]\,
      Q => S0_Write_Byte_Cnt(2),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Write_Byte_Cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \GEN_ARSIZE_AXI4.Write_Byte_Cnt2_reg_n_0_[3]\,
      Q => S0_Write_Byte_Cnt(3),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wtrans_Cnt_En0,
      Q => \^wtrans_cnt_en\(0),
      R => Wr_cnt_ld
    );
\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo_10
     port map (
      CO(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_0\,
      DI(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21\,
      DI(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22\,
      DI(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23\,
      DI(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24\,
      E(0) => Last_Read,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(7) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(6) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(5) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(4) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_3\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_3\ => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_0\(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20\,
      O(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_4\,
      Q(8 downto 0) => num_rd_beats(8 downto 0),
      S(3) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0\,
      S(2) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1\,
      S(1) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2\,
      S(0) => \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3\,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \dout_reg[2]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_4\,
      \dout_reg[2]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6]_i_3_n_5\,
      \dout_reg[2]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_5\,
      \dout_reg[2]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_6\,
      \dout_reg[2]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_7\,
      \dout_reg[2]_2\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14]_i_20_n_0\,
      \dout_reg[5]_0\(3) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_4\,
      \dout_reg[5]_0\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_5\,
      \dout_reg[5]_0\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_6\,
      \dout_reg[5]_0\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_13_n_7\,
      \dout_reg[5]_1\(2) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_5\,
      \dout_reg[5]_1\(1) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_6\,
      \dout_reg[5]_1\(0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_7_n_7\,
      p_1_out(2) => mem_reg_0_31_0_5_i_4_n_0,
      p_1_out(1) => mem_reg_0_31_0_5_i_5_n_0,
      p_1_out(0) => mem_reg_0_31_0_5_i_2_n_0,
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => slot_0_axi_arsize(2 downto 0),
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid
    );
\GEN_acc[0].acc_inst_0/Accum_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(3),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S0_Write_Byte_Cnt(3),
      O => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_2_n_0\
    );
\GEN_acc[0].acc_inst_0/Accum_i[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(2),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S0_Write_Byte_Cnt(2),
      O => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_3_n_0\
    );
\GEN_acc[0].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(1),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S0_Write_Byte_Cnt(1),
      O => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[0].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(0),
      I1 => \out\(0),
      I2 => \^write_beat_cnt_en\(0),
      I3 => S0_Write_Byte_Cnt(0),
      O => \GEN_acc[0].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(11),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(11),
      O => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_2_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(10),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(10),
      O => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_3_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(9),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(9),
      O => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_4_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(8),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(8),
      O => \GEN_acc[3].acc_inst_0/Accum_i[11]_i_5_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(15),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(15),
      O => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_2_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(14),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(14),
      O => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_3_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(13),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(13),
      O => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_4_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(12),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(12),
      O => \GEN_acc[3].acc_inst_0/Accum_i[15]_i_5_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(16),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(16),
      O => \GEN_acc[3].acc_inst_0/Accum_i[19]_i_8_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(3),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(3),
      O => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_2_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(2),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(2),
      O => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_3_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(1),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(1),
      O => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_4_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(0),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(0),
      O => \GEN_acc[3].acc_inst_0/Accum_i[3]_i_5_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(7),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(7),
      O => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_2_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(6),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(6),
      O => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_3_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(5),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(5),
      O => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_4_n_0\
    );
\GEN_acc[3].acc_inst_0/Accum_i[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_11\(4),
      I1 => \out\(0),
      I2 => \^s0_read_byte_cnt_en\,
      I3 => S0_Read_Byte_Cnt(4),
      O => \GEN_acc[3].acc_inst_0/Accum_i[7]_i_5_n_0\
    );
Last_Read_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Read,
      Q => Last_Read_buf,
      R => Wr_cnt_ld
    );
Last_Write_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => slot_0_axi_wlast,
      I1 => slot_0_axi_wvalid,
      I2 => slot_0_axi_wready,
      O => Last_Write
    );
Last_Write_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Last_Write,
      Q => Last_Write_reg,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^read_latency_en\(0),
      I1 => Max_Read_Latency_Int1,
      O => Max_Read_Latency_Int0
    );
\Max_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      O => \Max_Read_Latency_Int[31]_i_10_n_0\
    );
\Max_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      O => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Max_Read_Latency_Int[31]_i_13_n_0\
    );
\Max_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Max_Read_Latency_Int[31]_i_14_n_0\
    );
\Max_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Max_Read_Latency_Int[31]_i_15_n_0\
    );
\Max_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Max_Read_Latency_Int[31]_i_16_n_0\
    );
\Max_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(22),
      I1 => \Max_Read_Latency_Int_reg_n_0_[22]\,
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Max_Read_Latency_Int_reg_n_0_[23]\,
      O => \Max_Read_Latency_Int[31]_i_17_n_0\
    );
\Max_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(20),
      I1 => \Max_Read_Latency_Int_reg_n_0_[20]\,
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Max_Read_Latency_Int_reg_n_0_[21]\,
      O => \Max_Read_Latency_Int[31]_i_18_n_0\
    );
\Max_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(18),
      I1 => \Max_Read_Latency_Int_reg_n_0_[18]\,
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Max_Read_Latency_Int_reg_n_0_[19]\,
      O => \Max_Read_Latency_Int[31]_i_19_n_0\
    );
\Max_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(16),
      I1 => \Max_Read_Latency_Int_reg_n_0_[16]\,
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Max_Read_Latency_Int_reg_n_0_[17]\,
      O => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \^accum_i_reg[31]_7\(31),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Max_Read_Latency_Int[31]_i_22_n_0\
    );
\Max_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \^accum_i_reg[31]_7\(29),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Max_Read_Latency_Int[31]_i_23_n_0\
    );
\Max_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \^accum_i_reg[31]_7\(27),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Max_Read_Latency_Int[31]_i_24_n_0\
    );
\Max_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \^accum_i_reg[31]_7\(25),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Max_Read_Latency_Int[31]_i_25_n_0\
    );
\Max_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(14),
      I1 => \^accum_i_reg[31]_7\(30),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_7\(31),
      O => \Max_Read_Latency_Int[31]_i_26_n_0\
    );
\Max_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(12),
      I1 => \^accum_i_reg[31]_7\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_7\(29),
      O => \Max_Read_Latency_Int[31]_i_27_n_0\
    );
\Max_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(10),
      I1 => \^accum_i_reg[31]_7\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_7\(27),
      O => \Max_Read_Latency_Int[31]_i_28_n_0\
    );
\Max_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(8),
      I1 => \^accum_i_reg[31]_7\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_7\(25),
      O => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \^accum_i_reg[31]_7\(23),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Max_Read_Latency_Int[31]_i_30_n_0\
    );
\Max_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \^accum_i_reg[31]_7\(21),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Max_Read_Latency_Int[31]_i_31_n_0\
    );
\Max_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \^accum_i_reg[31]_7\(19),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Max_Read_Latency_Int[31]_i_32_n_0\
    );
\Max_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \^accum_i_reg[31]_7\(17),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Max_Read_Latency_Int[31]_i_33_n_0\
    );
\Max_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(6),
      I1 => \^accum_i_reg[31]_7\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_7\(23),
      O => \Max_Read_Latency_Int[31]_i_34_n_0\
    );
\Max_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(4),
      I1 => \^accum_i_reg[31]_7\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_7\(21),
      O => \Max_Read_Latency_Int[31]_i_35_n_0\
    );
\Max_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(2),
      I1 => \^accum_i_reg[31]_7\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_7\(19),
      O => \Max_Read_Latency_Int[31]_i_36_n_0\
    );
\Max_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(0),
      I1 => \^accum_i_reg[31]_7\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_7\(17),
      O => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S0_Read_Latency(31),
      O => \Max_Read_Latency_Int[31]_i_4_n_0\
    );
\Max_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Max_Read_Latency_Int[31]_i_5_n_0\
    );
\Max_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(26),
      I1 => \Max_Read_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Max_Read_Latency_Int[31]_i_6_n_0\
    );
\Max_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(24),
      I1 => \Max_Read_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Max_Read_Latency_Int[31]_i_7_n_0\
    );
\Max_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(30),
      I1 => \Max_Read_Latency_Int_reg_n_0_[30]\,
      I2 => S0_Read_Latency(31),
      I3 => \Max_Read_Latency_Int_reg_n_0_[31]\,
      O => \Max_Read_Latency_Int[31]_i_8_n_0\
    );
\Max_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^max_read_latency_int_reg[30]_0\(28),
      I1 => \Max_Read_Latency_Int_reg_n_0_[28]\,
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Max_Read_Latency_Int_reg_n_0_[29]\,
      O => \Max_Read_Latency_Int[31]_i_9_n_0\
    );
\Max_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_7\(16),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_7\(26),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_7\(27),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_7\(28),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_7\(29),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_7\(30),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_7\(31),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Max_Read_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Max_Read_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Max_Read_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Max_Read_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_7\(17),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Max_Read_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Max_Read_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Max_Read_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Max_Read_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Max_Read_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Max_Read_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Max_Read_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Max_Read_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Max_Read_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Max_Read_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_7\(18),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Max_Read_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => S0_Read_Latency(31),
      Q => \Max_Read_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_29_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Max_Read_Latency_Int1,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_11_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_37_n_0\
    );
\Max_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Max_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Max_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Max_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Max_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Max_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Max_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Max_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Max_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Max_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Max_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Max_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Max_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Max_Read_Latency_Int[31]_i_20_n_0\
    );
\Max_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_7\(19),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_7\(20),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_7\(21),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_7\(22),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_7\(23),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_7\(24),
      R => Wr_cnt_ld
    );
\Max_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_7\(25),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => F34_Rd_Vld_reg_d2,
      I1 => update_max_Wr_Lat,
      O => Max_Write_Latency_Int0
    );
\Max_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_6\(16),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_6\(26),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_6\(27),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_6\(28),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_6\(29),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_6\(30),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_6\(31),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_6\(17),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_6\(18),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Max_Write_Latency_Int_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_6\(19),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_6\(20),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_6\(21),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_6\(22),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_6\(23),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_6\(24),
      R => Wr_cnt_ld
    );
\Max_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Max_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_6\(25),
      R => Wr_cnt_ld
    );
\Min_Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Min_Read_Latency_Int1,
      I1 => \^read_latency_en\(0),
      O => Min_Read_Latency_Int0
    );
\Min_Read_Latency_Int[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Min_Read_Latency_Int[31]_i_10_n_0\
    );
\Min_Read_Latency_Int[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \^max_read_latency_int_reg[30]_0\(23),
      I3 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      O => \Min_Read_Latency_Int[31]_i_13_n_0\
    );
\Min_Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \^max_read_latency_int_reg[30]_0\(21),
      I3 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      O => \Min_Read_Latency_Int[31]_i_14_n_0\
    );
\Min_Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \^max_read_latency_int_reg[30]_0\(19),
      I3 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      O => \Min_Read_Latency_Int[31]_i_15_n_0\
    );
\Min_Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \^max_read_latency_int_reg[30]_0\(17),
      I3 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      O => \Min_Read_Latency_Int[31]_i_16_n_0\
    );
\Min_Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[22]\,
      I1 => \^max_read_latency_int_reg[30]_0\(22),
      I2 => \Min_Read_Latency_Int_reg_n_0_[23]\,
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Min_Read_Latency_Int[31]_i_17_n_0\
    );
\Min_Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[20]\,
      I1 => \^max_read_latency_int_reg[30]_0\(20),
      I2 => \Min_Read_Latency_Int_reg_n_0_[21]\,
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Min_Read_Latency_Int[31]_i_18_n_0\
    );
\Min_Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[18]\,
      I1 => \^max_read_latency_int_reg[30]_0\(18),
      I2 => \Min_Read_Latency_Int_reg_n_0_[19]\,
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Min_Read_Latency_Int[31]_i_19_n_0\
    );
\Min_Read_Latency_Int[31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[16]\,
      I1 => \^max_read_latency_int_reg[30]_0\(16),
      I2 => \Min_Read_Latency_Int_reg_n_0_[17]\,
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^max_read_latency_int_reg[30]_0\(15),
      I3 => \^accum_i_reg[31]_7\(15),
      O => \Min_Read_Latency_Int[31]_i_22_n_0\
    );
\Min_Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^max_read_latency_int_reg[30]_0\(13),
      I3 => \^accum_i_reg[31]_7\(13),
      O => \Min_Read_Latency_Int[31]_i_23_n_0\
    );
\Min_Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^max_read_latency_int_reg[30]_0\(11),
      I3 => \^accum_i_reg[31]_7\(11),
      O => \Min_Read_Latency_Int[31]_i_24_n_0\
    );
\Min_Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^max_read_latency_int_reg[30]_0\(9),
      I3 => \^accum_i_reg[31]_7\(9),
      O => \Min_Read_Latency_Int[31]_i_25_n_0\
    );
\Min_Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(14),
      I1 => \^max_read_latency_int_reg[30]_0\(14),
      I2 => \^accum_i_reg[31]_7\(15),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Min_Read_Latency_Int[31]_i_26_n_0\
    );
\Min_Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(12),
      I1 => \^max_read_latency_int_reg[30]_0\(12),
      I2 => \^accum_i_reg[31]_7\(13),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Min_Read_Latency_Int[31]_i_27_n_0\
    );
\Min_Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(10),
      I1 => \^max_read_latency_int_reg[30]_0\(10),
      I2 => \^accum_i_reg[31]_7\(11),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Min_Read_Latency_Int[31]_i_28_n_0\
    );
\Min_Read_Latency_Int[31]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(8),
      I1 => \^max_read_latency_int_reg[30]_0\(8),
      I2 => \^accum_i_reg[31]_7\(9),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^max_read_latency_int_reg[30]_0\(7),
      I3 => \^accum_i_reg[31]_7\(7),
      O => \Min_Read_Latency_Int[31]_i_30_n_0\
    );
\Min_Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^max_read_latency_int_reg[30]_0\(5),
      I3 => \^accum_i_reg[31]_7\(5),
      O => \Min_Read_Latency_Int[31]_i_31_n_0\
    );
\Min_Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^max_read_latency_int_reg[30]_0\(3),
      I3 => \^accum_i_reg[31]_7\(3),
      O => \Min_Read_Latency_Int[31]_i_32_n_0\
    );
\Min_Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^max_read_latency_int_reg[30]_0\(1),
      I3 => \^accum_i_reg[31]_7\(1),
      O => \Min_Read_Latency_Int[31]_i_33_n_0\
    );
\Min_Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(6),
      I1 => \^max_read_latency_int_reg[30]_0\(6),
      I2 => \^accum_i_reg[31]_7\(7),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Min_Read_Latency_Int[31]_i_34_n_0\
    );
\Min_Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(4),
      I1 => \^max_read_latency_int_reg[30]_0\(4),
      I2 => \^accum_i_reg[31]_7\(5),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Min_Read_Latency_Int[31]_i_35_n_0\
    );
\Min_Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(2),
      I1 => \^max_read_latency_int_reg[30]_0\(2),
      I2 => \^accum_i_reg[31]_7\(3),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Min_Read_Latency_Int[31]_i_36_n_0\
    );
\Min_Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_7\(0),
      I1 => \^max_read_latency_int_reg[30]_0\(0),
      I2 => \^accum_i_reg[31]_7\(1),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => S0_Read_Latency(31),
      I3 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      O => \Min_Read_Latency_Int[31]_i_4_n_0\
    );
\Min_Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \^max_read_latency_int_reg[30]_0\(29),
      I3 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      O => \Min_Read_Latency_Int[31]_i_5_n_0\
    );
\Min_Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[26]\,
      I1 => \^max_read_latency_int_reg[30]_0\(26),
      I2 => \^max_read_latency_int_reg[30]_0\(27),
      I3 => \Min_Read_Latency_Int_reg_n_0_[27]\,
      O => \Min_Read_Latency_Int[31]_i_6_n_0\
    );
\Min_Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[24]\,
      I1 => \^max_read_latency_int_reg[30]_0\(24),
      I2 => \^max_read_latency_int_reg[30]_0\(25),
      I3 => \Min_Read_Latency_Int_reg_n_0_[25]\,
      O => \Min_Read_Latency_Int[31]_i_7_n_0\
    );
\Min_Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[30]\,
      I1 => \^max_read_latency_int_reg[30]_0\(30),
      I2 => \Min_Read_Latency_Int_reg_n_0_[31]\,
      I3 => S0_Read_Latency(31),
      O => \Min_Read_Latency_Int[31]_i_8_n_0\
    );
\Min_Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Read_Latency_Int_reg_n_0_[28]\,
      I1 => \^max_read_latency_int_reg[30]_0\(28),
      I2 => \Min_Read_Latency_Int_reg_n_0_[29]\,
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Min_Read_Latency_Int[31]_i_9_n_0\
    );
\Min_Read_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(0),
      Q => \^accum_i_reg[31]_7\(0),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(10),
      Q => \^accum_i_reg[31]_7\(10),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(11),
      Q => \^accum_i_reg[31]_7\(11),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(12),
      Q => \^accum_i_reg[31]_7\(12),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(13),
      Q => \^accum_i_reg[31]_7\(13),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(14),
      Q => \^accum_i_reg[31]_7\(14),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(15),
      Q => \^accum_i_reg[31]_7\(15),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(16),
      Q => \Min_Read_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(17),
      Q => \Min_Read_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(18),
      Q => \Min_Read_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(19),
      Q => \Min_Read_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(1),
      Q => \^accum_i_reg[31]_7\(1),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(20),
      Q => \Min_Read_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(21),
      Q => \Min_Read_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(22),
      Q => \Min_Read_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(23),
      Q => \Min_Read_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(24),
      Q => \Min_Read_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(25),
      Q => \Min_Read_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(26),
      Q => \Min_Read_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(27),
      Q => \Min_Read_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(28),
      Q => \Min_Read_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(29),
      Q => \Min_Read_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(2),
      Q => \^accum_i_reg[31]_7\(2),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(30),
      Q => \Min_Read_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => S0_Read_Latency(31),
      Q => \Min_Read_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[31]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_12_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_12_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_22_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_23_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_24_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_25_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_26_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_27_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_28_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_29_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(3) => Min_Read_Latency_Int1,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_4_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_5_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_6_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_7_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_8_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_9_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_10_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_11_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_21_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_21_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_21_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_37_n_0\
    );
\Min_Read_Latency_Int_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Min_Read_Latency_Int_reg[31]_i_12_n_0\,
      CO(3) => \Min_Read_Latency_Int_reg[31]_i_3_n_0\,
      CO(2) => \Min_Read_Latency_Int_reg[31]_i_3_n_1\,
      CO(1) => \Min_Read_Latency_Int_reg[31]_i_3_n_2\,
      CO(0) => \Min_Read_Latency_Int_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \Min_Read_Latency_Int[31]_i_13_n_0\,
      DI(2) => \Min_Read_Latency_Int[31]_i_14_n_0\,
      DI(1) => \Min_Read_Latency_Int[31]_i_15_n_0\,
      DI(0) => \Min_Read_Latency_Int[31]_i_16_n_0\,
      O(3 downto 0) => \NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \Min_Read_Latency_Int[31]_i_17_n_0\,
      S(2) => \Min_Read_Latency_Int[31]_i_18_n_0\,
      S(1) => \Min_Read_Latency_Int[31]_i_19_n_0\,
      S(0) => \Min_Read_Latency_Int[31]_i_20_n_0\
    );
\Min_Read_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(3),
      Q => \^accum_i_reg[31]_7\(3),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(4),
      Q => \^accum_i_reg[31]_7\(4),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(5),
      Q => \^accum_i_reg[31]_7\(5),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(6),
      Q => \^accum_i_reg[31]_7\(6),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(7),
      Q => \^accum_i_reg[31]_7\(7),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(8),
      Q => \^accum_i_reg[31]_7\(8),
      S => Wr_cnt_ld
    );
\Min_Read_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Read_Latency_Int0,
      D => \^max_read_latency_int_reg[30]_0\(9),
      Q => \^accum_i_reg[31]_7\(9),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_min_Wr_Lat,
      I1 => F34_Rd_Vld_reg_d2,
      O => Min_Write_Latency_Int0
    );
\Min_Write_Latency_Int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^accum_i_reg[31]_6\(0),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^accum_i_reg[31]_6\(10),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^accum_i_reg[31]_6\(11),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^accum_i_reg[31]_6\(12),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^accum_i_reg[31]_6\(13),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^accum_i_reg[31]_6\(14),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^accum_i_reg[31]_6\(15),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[16]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[17]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[18]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[19]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^accum_i_reg[31]_6\(1),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[20]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[21]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[22]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[23]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[24]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[25]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[26]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[27]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[28]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[29]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^accum_i_reg[31]_6\(2),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[30]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => \Min_Write_Latency_Int_reg_n_0_[31]\,
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^accum_i_reg[31]_6\(3),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^accum_i_reg[31]_6\(4),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^accum_i_reg[31]_6\(5),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^accum_i_reg[31]_6\(6),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^accum_i_reg[31]_6\(7),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^accum_i_reg[31]_6\(8),
      S => Wr_cnt_ld
    );
\Min_Write_Latency_Int_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => core_aclk,
      CE => Min_Write_Latency_Int0,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^accum_i_reg[31]_6\(9),
      S => Wr_cnt_ld
    );
No_Rd_Ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_0_axi_arvalid,
      I2 => slot_0_axi_arready,
      I3 => Rd_Lat_Start,
      O => No_Rd_Ready_i_1_n_0
    );
No_Rd_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => No_Rd_Ready_i_1_n_0,
      Q => No_Rd_Ready_reg_n_0,
      R => '0'
    );
No_Wr_Ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rst_int_n,
      I1 => slot_0_axi_awready,
      I2 => slot_0_axi_awvalid,
      I3 => Wr_Lat_Start,
      O => No_Wr_Ready_i_1_n_0
    );
No_Wr_Ready_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => No_Wr_Ready_i_1_n_0,
      Q => No_Wr_Ready_reg_n_0,
      R => '0'
    );
Rd_Add_Issue_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => No_Rd_Ready_reg_n_0,
      I1 => slot_0_axi_arvalid,
      I2 => Rd_Lat_Start,
      O => Rd_Add_Issue_i_1_n_0
    );
Rd_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Add_Issue_i_1_n_0,
      Q => \^rd_latency_fifo_wr_en_reg_0\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_36,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_26,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_25,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_24,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_23,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_22,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_21,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_20,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_19,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_18,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_17,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_35,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_16,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_15,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_14,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_13,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_12,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_11,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_10,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_9,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_8,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_7,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_34,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_6,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_5,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_4,
      Q => Rd_Latency_Fifo_Rd_Data_D1(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_33,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_32,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_31,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_30,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_29,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_28,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Rd_Data_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_27,
      Q => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Rd_Latency_Fifo_Rd_En,
      Q => Rd_Latency_Fifo_Rd_En_D1,
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Rd_En_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_En_i_3_n_0,
      I1 => Read_going_on,
      I2 => Rd_Lat_Start,
      I3 => First_Read_reg,
      I4 => Rd_Lat_End,
      I5 => Last_Read_buf,
      O => rd_latency_end
    );
Rd_Latency_Fifo_Rd_En_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => slot_0_axi_rvalid,
      I1 => slot_0_axi_rready,
      O => Rd_Latency_Fifo_Rd_En_i_3_n_0
    );
Rd_Latency_Fifo_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_1,
      Q => Rd_Latency_Fifo_Rd_En,
      R => '0'
    );
\Rd_Latency_Fifo_Wr_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_32,
      Q => Rd_Latency_Fifo_Wr_Data(0),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_22,
      Q => Rd_Latency_Fifo_Wr_Data(10),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_21,
      Q => Rd_Latency_Fifo_Wr_Data(11),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_20,
      Q => Rd_Latency_Fifo_Wr_Data(12),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_19,
      Q => Rd_Latency_Fifo_Wr_Data(13),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_18,
      Q => Rd_Latency_Fifo_Wr_Data(14),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_17,
      Q => Rd_Latency_Fifo_Wr_Data(15),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_16,
      Q => Rd_Latency_Fifo_Wr_Data(16),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_15,
      Q => Rd_Latency_Fifo_Wr_Data(17),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_14,
      Q => Rd_Latency_Fifo_Wr_Data(18),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_13,
      Q => Rd_Latency_Fifo_Wr_Data(19),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_31,
      Q => Rd_Latency_Fifo_Wr_Data(1),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_12,
      Q => Rd_Latency_Fifo_Wr_Data(20),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_11,
      Q => Rd_Latency_Fifo_Wr_Data(21),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_10,
      Q => Rd_Latency_Fifo_Wr_Data(22),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_9,
      Q => Rd_Latency_Fifo_Wr_Data(23),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_8,
      Q => Rd_Latency_Fifo_Wr_Data(24),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_7,
      Q => Rd_Latency_Fifo_Wr_Data(25),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_6,
      Q => Rd_Latency_Fifo_Wr_Data(26),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_5,
      Q => Rd_Latency_Fifo_Wr_Data(27),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_4,
      Q => Rd_Latency_Fifo_Wr_Data(28),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_3,
      Q => Rd_Latency_Fifo_Wr_Data(29),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_30,
      Q => Rd_Latency_Fifo_Wr_Data(2),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_2,
      Q => Rd_Latency_Fifo_Wr_Data(30),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_1,
      Q => Rd_Latency_Fifo_Wr_Data(31),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_Data(32),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_29,
      Q => Rd_Latency_Fifo_Wr_Data(3),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_28,
      Q => Rd_Latency_Fifo_Wr_Data(4),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_27,
      Q => Rd_Latency_Fifo_Wr_Data(5),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_26,
      Q => Rd_Latency_Fifo_Wr_Data(6),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_25,
      Q => Rd_Latency_Fifo_Wr_Data(7),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_24,
      Q => Rd_Latency_Fifo_Wr_Data(8),
      R => Wr_cnt_ld
    );
\Rd_Latency_Fifo_Wr_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Lat_Start_CDC_reg(0),
      D => rd_latency_cnt_inst_n_23,
      Q => Rd_Latency_Fifo_Wr_Data(9),
      R => Wr_cnt_ld
    );
Rd_Latency_Fifo_Wr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_0,
      Q => Rd_Latency_Fifo_Wr_En,
      R => '0'
    );
\Read_Latency_Cnt_Out_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_32,
      Q => Read_Latency_Cnt_Out_D1(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_22,
      Q => Read_Latency_Cnt_Out_D1(10),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_21,
      Q => Read_Latency_Cnt_Out_D1(11),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_20,
      Q => Read_Latency_Cnt_Out_D1(12),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_19,
      Q => Read_Latency_Cnt_Out_D1(13),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_18,
      Q => Read_Latency_Cnt_Out_D1(14),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_17,
      Q => Read_Latency_Cnt_Out_D1(15),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_16,
      Q => Read_Latency_Cnt_Out_D1(16),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_15,
      Q => Read_Latency_Cnt_Out_D1(17),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_14,
      Q => Read_Latency_Cnt_Out_D1(18),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_13,
      Q => Read_Latency_Cnt_Out_D1(19),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_31,
      Q => Read_Latency_Cnt_Out_D1(1),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_12,
      Q => Read_Latency_Cnt_Out_D1(20),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_11,
      Q => Read_Latency_Cnt_Out_D1(21),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_10,
      Q => Read_Latency_Cnt_Out_D1(22),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_9,
      Q => Read_Latency_Cnt_Out_D1(23),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_8,
      Q => Read_Latency_Cnt_Out_D1(24),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_7,
      Q => Read_Latency_Cnt_Out_D1(25),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_6,
      Q => Read_Latency_Cnt_Out_D1(26),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_5,
      Q => Read_Latency_Cnt_Out_D1(27),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_4,
      Q => Read_Latency_Cnt_Out_D1(28),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_3,
      Q => Read_Latency_Cnt_Out_D1(29),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_30,
      Q => Read_Latency_Cnt_Out_D1(2),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_2,
      Q => Read_Latency_Cnt_Out_D1(30),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_1,
      Q => Read_Latency_Cnt_Out_D1(31),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_0,
      Q => Read_Latency_Cnt_Out_D1(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_29,
      Q => Read_Latency_Cnt_Out_D1(3),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_28,
      Q => Read_Latency_Cnt_Out_D1(4),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_27,
      Q => Read_Latency_Cnt_Out_D1(5),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_26,
      Q => Read_Latency_Cnt_Out_D1(6),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_25,
      Q => Read_Latency_Cnt_Out_D1(7),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_24,
      Q => Read_Latency_Cnt_Out_D1(8),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_cnt_inst_n_23,
      Q => Read_Latency_Cnt_Out_D1(9),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(0),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(10),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(11),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(12),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(13),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(14),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(15),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(16),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(17),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(18),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(19),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(1),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(20),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(21),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(22),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(23),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(24),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(25),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(26),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(27),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(28),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(29),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(2),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(30),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(31),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(32),
      Q => Read_Latency_Cnt_Out_D2(32),
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(3),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(4),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(5),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(6),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(7),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(8),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Read_Latency_Cnt_Out_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_Cnt_Out_D1(9),
      Q => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Read_Latency_En_Int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800A8000000A800"
    )
        port map (
      I0 => rst_int_n,
      I1 => Read_Latency_One_D1,
      I2 => Rd_Latency_Fifo_Rd_En_D1,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => \^ext_trig_metric_en\,
      O => Read_Latency_En_Int1_out
    );
Read_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En_Int1_out,
      Q => \^read_latency_en\(0),
      R => '0'
    );
\Read_Latency_Int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => Read_Latency_Int1_in(0),
      I1 => Rd_Latency_Fifo_Rd_En_D1,
      I2 => Read_Latency_One_D1,
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Read_Latency_Int[0]_i_1_n_0\
    );
\Read_Latency_Int[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_2_n_0\
    );
\Read_Latency_Int[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_3_n_0\
    );
\Read_Latency_Int[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_4_n_0\
    );
\Read_Latency_Int[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_5_n_0\
    );
\Read_Latency_Int[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[11]_i_6_n_0\
    );
\Read_Latency_Int[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      O => \Read_Latency_Int[11]_i_7_n_0\
    );
\Read_Latency_Int[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[11]_i_8_n_0\
    );
\Read_Latency_Int[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      O => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_2_n_0\
    );
\Read_Latency_Int[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_3_n_0\
    );
\Read_Latency_Int[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_4_n_0\
    );
\Read_Latency_Int[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_5_n_0\
    );
\Read_Latency_Int[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[15]_i_6_n_0\
    );
\Read_Latency_Int[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      O => \Read_Latency_Int[15]_i_7_n_0\
    );
\Read_Latency_Int[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[15]_i_8_n_0\
    );
\Read_Latency_Int[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      O => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_2_n_0\
    );
\Read_Latency_Int[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_3_n_0\
    );
\Read_Latency_Int[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_4_n_0\
    );
\Read_Latency_Int[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_5_n_0\
    );
\Read_Latency_Int[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[19]_i_6_n_0\
    );
\Read_Latency_Int[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      O => \Read_Latency_Int[19]_i_7_n_0\
    );
\Read_Latency_Int[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[19]_i_8_n_0\
    );
\Read_Latency_Int[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      O => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_2_n_0\
    );
\Read_Latency_Int[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_3_n_0\
    );
\Read_Latency_Int[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_4_n_0\
    );
\Read_Latency_Int[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_5_n_0\
    );
\Read_Latency_Int[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[23]_i_6_n_0\
    );
\Read_Latency_Int[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      O => \Read_Latency_Int[23]_i_7_n_0\
    );
\Read_Latency_Int[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[23]_i_8_n_0\
    );
\Read_Latency_Int[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      O => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_2_n_0\
    );
\Read_Latency_Int[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_3_n_0\
    );
\Read_Latency_Int[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_4_n_0\
    );
\Read_Latency_Int[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_5_n_0\
    );
\Read_Latency_Int[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[27]_i_6_n_0\
    );
\Read_Latency_Int[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      O => \Read_Latency_Int[27]_i_7_n_0\
    );
\Read_Latency_Int[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[27]_i_8_n_0\
    );
\Read_Latency_Int[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      O => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Read_Latency_One_D1,
      I1 => rst_int_n,
      O => Read_Latency_Int(31)
    );
\Read_Latency_Int[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_12_n_0\
    );
\Read_Latency_Int[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_13_n_0\
    );
\Read_Latency_Int[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_14_n_0\
    );
\Read_Latency_Int[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_15_n_0\
    );
\Read_Latency_Int[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_16_n_0\
    );
\Read_Latency_Int[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_17_n_0\
    );
\Read_Latency_Int[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[26]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[27]\,
      O => \Read_Latency_Int[31]_i_18_n_0\
    );
\Read_Latency_Int[31]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[24]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[25]\,
      O => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_21_n_0\
    );
\Read_Latency_Int[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_22_n_0\
    );
\Read_Latency_Int[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_23_n_0\
    );
\Read_Latency_Int[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_24_n_0\
    );
\Read_Latency_Int[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[22]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[23]\,
      O => \Read_Latency_Int[31]_i_25_n_0\
    );
\Read_Latency_Int[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[20]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[21]\,
      O => \Read_Latency_Int[31]_i_26_n_0\
    );
\Read_Latency_Int[31]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[18]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[19]\,
      O => \Read_Latency_Int[31]_i_27_n_0\
    );
\Read_Latency_Int[31]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[16]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[17]\,
      O => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_3_n_0\
    );
\Read_Latency_Int[31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_30_n_0\
    );
\Read_Latency_Int[31]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_31_n_0\
    );
\Read_Latency_Int[31]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_32_n_0\
    );
\Read_Latency_Int[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_33_n_0\
    );
\Read_Latency_Int[31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[14]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[15]\,
      O => \Read_Latency_Int[31]_i_34_n_0\
    );
\Read_Latency_Int[31]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[12]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[13]\,
      O => \Read_Latency_Int[31]_i_35_n_0\
    );
\Read_Latency_Int[31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[10]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[11]\,
      O => \Read_Latency_Int[31]_i_36_n_0\
    );
\Read_Latency_Int[31]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[8]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[9]\,
      O => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int[31]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_38_n_0\
    );
\Read_Latency_Int[31]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_39_n_0\
    );
\Read_Latency_Int[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_4_n_0\
    );
\Read_Latency_Int[31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_40_n_0\
    );
\Read_Latency_Int[31]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_41_n_0\
    );
\Read_Latency_Int[31]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      O => \Read_Latency_Int[31]_i_42_n_0\
    );
\Read_Latency_Int[31]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      O => \Read_Latency_Int[31]_i_43_n_0\
    );
\Read_Latency_Int[31]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      O => \Read_Latency_Int[31]_i_44_n_0\
    );
\Read_Latency_Int[31]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      I1 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I2 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      I3 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      O => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_5_n_0\
    );
\Read_Latency_Int[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[31]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31]\,
      O => \Read_Latency_Int[31]_i_6_n_0\
    );
\Read_Latency_Int[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[30]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30]\,
      O => \Read_Latency_Int[31]_i_7_n_0\
    );
\Read_Latency_Int[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[29]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29]\,
      O => \Read_Latency_Int[31]_i_8_n_0\
    );
\Read_Latency_Int[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[28]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28]\,
      O => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_2_n_0\
    );
\Read_Latency_Int[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_3_n_0\
    );
\Read_Latency_Int[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_4_n_0\
    );
\Read_Latency_Int[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_5_n_0\
    );
\Read_Latency_Int[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[3]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3]\,
      O => \Read_Latency_Int[3]_i_6_n_0\
    );
\Read_Latency_Int[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[2]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2]\,
      O => \Read_Latency_Int[3]_i_7_n_0\
    );
\Read_Latency_Int[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[1]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1]\,
      O => \Read_Latency_Int[3]_i_8_n_0\
    );
\Read_Latency_Int[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[0]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0]\,
      O => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_2_n_0\
    );
\Read_Latency_Int[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_3_n_0\
    );
\Read_Latency_Int[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_4_n_0\
    );
\Read_Latency_Int[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966696"
    )
        port map (
      I0 => Rd_Latency_Fifo_Rd_Data_D1(32),
      I1 => Read_Latency_Cnt_Out_D2(32),
      I2 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I3 => \Read_Latency_Int_reg[31]_i_10_n_0\,
      I4 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_5_n_0\
    );
\Read_Latency_Int[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[7]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7]\,
      O => \Read_Latency_Int[7]_i_6_n_0\
    );
\Read_Latency_Int[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[6]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6]\,
      O => \Read_Latency_Int[7]_i_7_n_0\
    );
\Read_Latency_Int[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[5]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5]\,
      O => \Read_Latency_Int[7]_i_8_n_0\
    );
\Read_Latency_Int[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \Read_Latency_Cnt_Out_D2_reg_n_0_[4]\,
      I1 => \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4]\,
      O => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Read_Latency_Int[0]_i_1_n_0\,
      Q => \^max_read_latency_int_reg[30]_0\(0),
      R => Wr_cnt_ld
    );
\Read_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(10),
      Q => \^max_read_latency_int_reg[30]_0\(10),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(11),
      Q => \^max_read_latency_int_reg[30]_0\(11),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[11]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[11]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[11]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[11]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[11]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[11]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(11 downto 8),
      S(3) => \Read_Latency_Int[11]_i_6_n_0\,
      S(2) => \Read_Latency_Int[11]_i_7_n_0\,
      S(1) => \Read_Latency_Int[11]_i_8_n_0\,
      S(0) => \Read_Latency_Int[11]_i_9_n_0\
    );
\Read_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(12),
      Q => \^max_read_latency_int_reg[30]_0\(12),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(13),
      Q => \^max_read_latency_int_reg[30]_0\(13),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(14),
      Q => \^max_read_latency_int_reg[30]_0\(14),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(15),
      Q => \^max_read_latency_int_reg[30]_0\(15),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[11]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[15]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[15]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[15]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[15]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[15]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[15]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(15 downto 12),
      S(3) => \Read_Latency_Int[15]_i_6_n_0\,
      S(2) => \Read_Latency_Int[15]_i_7_n_0\,
      S(1) => \Read_Latency_Int[15]_i_8_n_0\,
      S(0) => \Read_Latency_Int[15]_i_9_n_0\
    );
\Read_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(16),
      Q => \^max_read_latency_int_reg[30]_0\(16),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(17),
      Q => \^max_read_latency_int_reg[30]_0\(17),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(18),
      Q => \^max_read_latency_int_reg[30]_0\(18),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(19),
      Q => \^max_read_latency_int_reg[30]_0\(19),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[15]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[19]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[19]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[19]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[19]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[19]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[19]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(19 downto 16),
      S(3) => \Read_Latency_Int[19]_i_6_n_0\,
      S(2) => \Read_Latency_Int[19]_i_7_n_0\,
      S(1) => \Read_Latency_Int[19]_i_8_n_0\,
      S(0) => \Read_Latency_Int[19]_i_9_n_0\
    );
\Read_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(1),
      Q => \^max_read_latency_int_reg[30]_0\(1),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(20),
      Q => \^max_read_latency_int_reg[30]_0\(20),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(21),
      Q => \^max_read_latency_int_reg[30]_0\(21),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(22),
      Q => \^max_read_latency_int_reg[30]_0\(22),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(23),
      Q => \^max_read_latency_int_reg[30]_0\(23),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[19]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[23]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[23]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[23]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[23]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[23]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[23]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(23 downto 20),
      S(3) => \Read_Latency_Int[23]_i_6_n_0\,
      S(2) => \Read_Latency_Int[23]_i_7_n_0\,
      S(1) => \Read_Latency_Int[23]_i_8_n_0\,
      S(0) => \Read_Latency_Int[23]_i_9_n_0\
    );
\Read_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(24),
      Q => \^max_read_latency_int_reg[30]_0\(24),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(25),
      Q => \^max_read_latency_int_reg[30]_0\(25),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(26),
      Q => \^max_read_latency_int_reg[30]_0\(26),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(27),
      Q => \^max_read_latency_int_reg[30]_0\(27),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[23]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[27]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[27]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[27]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[27]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[27]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[27]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(27 downto 24),
      S(3) => \Read_Latency_Int[27]_i_6_n_0\,
      S(2) => \Read_Latency_Int[27]_i_7_n_0\,
      S(1) => \Read_Latency_Int[27]_i_8_n_0\,
      S(0) => \Read_Latency_Int[27]_i_9_n_0\
    );
\Read_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(28),
      Q => \^max_read_latency_int_reg[30]_0\(28),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(29),
      Q => \^max_read_latency_int_reg[30]_0\(29),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(2),
      Q => \^max_read_latency_int_reg[30]_0\(2),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(30),
      Q => \^max_read_latency_int_reg[30]_0\(30),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(31),
      Q => S0_Read_Latency(31),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_10_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_10_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_10_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_12_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_13_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_14_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_15_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_16_n_0\,
      S(2) => \Read_Latency_Int[31]_i_17_n_0\,
      S(1) => \Read_Latency_Int[31]_i_18_n_0\,
      S(0) => \Read_Latency_Int[31]_i_19_n_0\
    );
\Read_Latency_Int_reg[31]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_11_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_11_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_11_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_21_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_22_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_23_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_24_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_25_n_0\,
      S(2) => \Read_Latency_Int[31]_i_26_n_0\,
      S(1) => \Read_Latency_Int[31]_i_27_n_0\,
      S(0) => \Read_Latency_Int[31]_i_28_n_0\
    );
\Read_Latency_Int_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[27]_i_1_n_0\,
      CO(3) => \NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \Read_Latency_Int_reg[31]_i_2_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_2_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \Read_Latency_Int[31]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(31 downto 28),
      S(3) => \Read_Latency_Int[31]_i_6_n_0\,
      S(2) => \Read_Latency_Int[31]_i_7_n_0\,
      S(1) => \Read_Latency_Int[31]_i_8_n_0\,
      S(0) => \Read_Latency_Int[31]_i_9_n_0\
    );
\Read_Latency_Int_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(3) => \Read_Latency_Int_reg[31]_i_20_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_20_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_20_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_30_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_31_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_32_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_33_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_34_n_0\,
      S(2) => \Read_Latency_Int[31]_i_35_n_0\,
      S(1) => \Read_Latency_Int[31]_i_36_n_0\,
      S(0) => \Read_Latency_Int[31]_i_37_n_0\
    );
\Read_Latency_Int_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[31]_i_29_n_0\,
      CO(2) => \Read_Latency_Int_reg[31]_i_29_n_1\,
      CO(1) => \Read_Latency_Int_reg[31]_i_29_n_2\,
      CO(0) => \Read_Latency_Int_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[31]_i_38_n_0\,
      DI(2) => \Read_Latency_Int[31]_i_39_n_0\,
      DI(1) => \Read_Latency_Int[31]_i_40_n_0\,
      DI(0) => \Read_Latency_Int[31]_i_41_n_0\,
      O(3 downto 0) => \NLW_Read_Latency_Int_reg[31]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \Read_Latency_Int[31]_i_42_n_0\,
      S(2) => \Read_Latency_Int[31]_i_43_n_0\,
      S(1) => \Read_Latency_Int[31]_i_44_n_0\,
      S(0) => \Read_Latency_Int[31]_i_45_n_0\
    );
\Read_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(3),
      Q => \^max_read_latency_int_reg[30]_0\(3),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[3]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[3]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3) => \Read_Latency_Int[3]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[3]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[3]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[3]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(3 downto 0),
      S(3) => \Read_Latency_Int[3]_i_6_n_0\,
      S(2) => \Read_Latency_Int[3]_i_7_n_0\,
      S(1) => \Read_Latency_Int[3]_i_8_n_0\,
      S(0) => \Read_Latency_Int[3]_i_9_n_0\
    );
\Read_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(4),
      Q => \^max_read_latency_int_reg[30]_0\(4),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(5),
      Q => \^max_read_latency_int_reg[30]_0\(5),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(6),
      Q => \^max_read_latency_int_reg[30]_0\(6),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(7),
      Q => \^max_read_latency_int_reg[30]_0\(7),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Read_Latency_Int_reg[3]_i_1_n_0\,
      CO(3) => \Read_Latency_Int_reg[7]_i_1_n_0\,
      CO(2) => \Read_Latency_Int_reg[7]_i_1_n_1\,
      CO(1) => \Read_Latency_Int_reg[7]_i_1_n_2\,
      CO(0) => \Read_Latency_Int_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \Read_Latency_Int[7]_i_2_n_0\,
      DI(2) => \Read_Latency_Int[7]_i_3_n_0\,
      DI(1) => \Read_Latency_Int[7]_i_4_n_0\,
      DI(0) => \Read_Latency_Int[7]_i_5_n_0\,
      O(3 downto 0) => Read_Latency_Int1_in(7 downto 4),
      S(3) => \Read_Latency_Int[7]_i_6_n_0\,
      S(2) => \Read_Latency_Int[7]_i_7_n_0\,
      S(1) => \Read_Latency_Int[7]_i_8_n_0\,
      S(0) => \Read_Latency_Int[7]_i_9_n_0\
    );
\Read_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(8),
      Q => \^max_read_latency_int_reg[30]_0\(8),
      R => Read_Latency_Int(31)
    );
\Read_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Rd_Latency_Fifo_Rd_En_D1,
      D => Read_Latency_Int1_in(9),
      Q => \^max_read_latency_int_reg[30]_0\(9),
      R => Read_Latency_Int(31)
    );
Read_Latency_One_D1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => rd_latency_fifo_inst_n_2,
      Q => Read_Latency_One_D1,
      R => Wr_cnt_ld
    );
Read_Latency_One_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_One,
      Q => Read_Latency_One_reg_n_0,
      R => Wr_cnt_ld
    );
Read_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Read_going_on,
      I1 => rst_int_n,
      I2 => slot_0_axi_rlast,
      I3 => slot_0_axi_rready,
      I4 => slot_0_axi_rvalid,
      O => Read_going_on_i_1_n_0
    );
Read_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_going_on_i_1_n_0,
      Q => Read_going_on,
      R => '0'
    );
Wr_Add_Issue_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_0_axi_awvalid,
      I1 => No_Wr_Ready_reg_n_0,
      I2 => Wr_Lat_Start,
      O => Wr_Add_Issue_i_1_n_0
    );
Wr_Add_Issue_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Wr_Add_Issue_i_1_n_0,
      Q => wr_latency_start_d1_reg_0,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      Q => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(0),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(10),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(11),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(12),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(13),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(14),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(15),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(16),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(17),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(18),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(19),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(1),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(20),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(21),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(22),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(23),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(24),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(25),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(26),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(27),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(28),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(29),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(2),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(30),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(31),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(3),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(4),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(5),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(6),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(7),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(8),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      R => Wr_cnt_ld
    );
\Wr_Lat_Cnt_Diff_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld,
      D => Wr_Lat_Cnt_Diff_reg(9),
      Q => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      R => Wr_cnt_ld
    );
Write_Latency_En_Int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \^ext_trig_metric_en\,
      I3 => rst_int_n,
      I4 => F34_Rd_Vld_reg_d2,
      O => Write_Latency_En_Int
    );
Write_Latency_En_Int_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En_Int,
      Q => \^write_latency_en\(0),
      R => '0'
    );
\Write_Latency_Int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0]\,
      Q => \^q\(0),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10]\,
      Q => \^q\(10),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11]\,
      Q => \^q\(11),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12]\,
      Q => \^q\(12),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13]\,
      Q => \^q\(13),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14]\,
      Q => \^q\(14),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15]\,
      Q => \^q\(15),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16]\,
      Q => \^q\(16),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17]\,
      Q => \^q\(17),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18]\,
      Q => \^q\(18),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19]\,
      Q => \^q\(19),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1]\,
      Q => \^q\(1),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20]\,
      Q => \^q\(20),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21]\,
      Q => \^q\(21),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22]\,
      Q => \^q\(22),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23]\,
      Q => \^q\(23),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24]\,
      Q => \^q\(24),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25]\,
      Q => \^q\(25),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26]\,
      Q => \^q\(26),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27]\,
      Q => \^q\(27),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28]\,
      Q => \^q\(28),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29]\,
      Q => \^q\(29),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2]\,
      Q => \^q\(2),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30]\,
      Q => \^q\(30),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31]\,
      Q => S0_Write_Latency(31),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3]\,
      Q => \^q\(3),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4]\,
      Q => \^q\(4),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5]\,
      Q => \^q\(5),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6]\,
      Q => \^q\(6),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7]\,
      Q => \^q\(7),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8]\,
      Q => \^q\(8),
      R => Wr_cnt_ld
    );
\Write_Latency_Int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => F34_Rd_Vld_reg_d2,
      D => \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9]\,
      Q => \^q\(9),
      R => Wr_cnt_ld
    );
Write_going_on_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C888888"
    )
        port map (
      I0 => Write_going_on,
      I1 => rst_int_n,
      I2 => slot_0_axi_wlast,
      I3 => slot_0_axi_wvalid,
      I4 => slot_0_axi_wready,
      O => Write_going_on_i_1_n_0
    );
Write_going_on_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_going_on_i_1_n_0,
      Q => Write_going_on,
      R => '0'
    );
ext_trig_cdc_sync: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized1_11\
     port map (
      D(1 downto 0) => Ext_Triggers_Sync(1 downto 0),
      Ext_Trig_Metric_en_reg => ext_trig_cdc_sync_n_2,
      Ext_Trig_Metric_en_reg_0 => \^ext_trig_metric_en\,
      Q(1 downto 0) => Ext_Triggers_Sync_d1(1 downto 0),
      SR(0) => Wr_cnt_ld,
      UNCONN_IN(1 downto 0) => UNCONN_IN(1 downto 0),
      core_aclk => core_aclk,
      \out\(0) => \out\(1),
      rst_int_n => rst_int_n
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i_reg[8]\(3)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(8),
      O => \Accum_i_reg[8]_0\(3)
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(7),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(7),
      O => \Accum_i_reg[7]\(3)
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(7),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(7),
      O => \Accum_i_reg[7]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i_reg[8]\(2)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(7),
      O => \Accum_i_reg[8]_0\(2)
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(6),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(6),
      O => \Accum_i_reg[7]\(2)
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(6),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(6),
      O => \Accum_i_reg[7]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i_reg[8]\(1)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(6),
      O => \Accum_i_reg[8]_0\(1)
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(5),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(5),
      O => \Accum_i_reg[7]\(1)
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(5),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(5),
      O => \Accum_i_reg[7]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i_reg[8]\(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(5),
      O => \Accum_i_reg[8]_0\(0)
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(4),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(4),
      O => \Accum_i_reg[7]\(0)
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(4),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(4),
      O => \Accum_i_reg[7]_0\(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(8),
      O => \Accum_i_reg[8]_1\(3)
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(8),
      O => \Accum_i_reg[8]_2\(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(7),
      O => \Accum_i_reg[8]_1\(2)
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(7),
      O => \Accum_i_reg[8]_2\(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(6),
      O => \Accum_i_reg[8]_1\(1)
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(6),
      O => \Accum_i_reg[8]_2\(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(5),
      O => \Accum_i_reg[8]_1\(0)
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(5),
      O => \Accum_i_reg[8]_2\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i_reg[12]\(3)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(12),
      O => \Accum_i_reg[12]_0\(3)
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(11),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(11),
      O => \Accum_i_reg[11]\(3)
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(11),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(11),
      O => \Accum_i_reg[11]_0\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i_reg[12]\(2)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(11),
      O => \Accum_i_reg[12]_0\(2)
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(10),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(10),
      O => \Accum_i_reg[11]\(2)
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(10),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(10),
      O => \Accum_i_reg[11]_0\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i_reg[12]\(1)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(10),
      O => \Accum_i_reg[12]_0\(1)
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(9),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(9),
      O => \Accum_i_reg[11]\(1)
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(9),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(9),
      O => \Accum_i_reg[11]_0\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i_reg[12]\(0)
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(9),
      O => \Accum_i_reg[12]_0\(0)
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(8),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(8),
      O => \Accum_i_reg[11]\(0)
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(8),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(8),
      O => \Accum_i_reg[11]_0\(0)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(12),
      O => \Accum_i_reg[12]_1\(3)
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(12),
      O => \Accum_i_reg[12]_2\(3)
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(11),
      O => \Accum_i_reg[12]_1\(2)
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(11),
      O => \Accum_i_reg[12]_2\(2)
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(10),
      O => \Accum_i_reg[12]_1\(1)
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(10),
      O => \Accum_i_reg[12]_2\(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(9),
      O => \Accum_i_reg[12]_1\(0)
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(9),
      O => \Accum_i_reg[12]_2\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i_reg[16]\(3)
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(16),
      O => \Accum_i_reg[16]_0\(3)
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(15),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(15),
      O => \Accum_i_reg[15]\(3)
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(15),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(15),
      O => \Accum_i_reg[15]_0\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i_reg[16]\(2)
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(15),
      O => \Accum_i_reg[16]_0\(2)
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(14),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(14),
      O => \Accum_i_reg[15]\(2)
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(14),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(14),
      O => \Accum_i_reg[15]_0\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i_reg[16]\(1)
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(14),
      O => \Accum_i_reg[16]_0\(1)
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(13),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(13),
      O => \Accum_i_reg[15]\(1)
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(13),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(13),
      O => \Accum_i_reg[15]_0\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i_reg[16]\(0)
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(13),
      O => \Accum_i_reg[16]_0\(0)
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(12),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(12),
      O => \Accum_i_reg[15]\(0)
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(12),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(12),
      O => \Accum_i_reg[15]_0\(0)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(16),
      O => \Accum_i_reg[16]_1\(3)
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(16),
      O => \Accum_i_reg[16]_2\(3)
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(15),
      O => \Accum_i_reg[16]_1\(2)
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(15),
      O => \Accum_i_reg[16]_2\(2)
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(14),
      O => \Accum_i_reg[16]_1\(1)
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(14),
      O => \Accum_i_reg[16]_2\(1)
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(13),
      O => \Accum_i_reg[16]_1\(0)
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(13),
      O => \Accum_i_reg[16]_2\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i_reg[20]\(3)
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i_reg[20]_0\(3)
    );
\i__carry__3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(19),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(19),
      O => \Accum_i_reg[19]\(3)
    );
\i__carry__3_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(19),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(19),
      O => \Accum_i_reg[19]_0\(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i_reg[20]\(2)
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i_reg[20]_0\(2)
    );
\i__carry__3_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(18),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(18),
      O => \Accum_i_reg[19]\(2)
    );
\i__carry__3_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(18),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(18),
      O => \Accum_i_reg[19]_0\(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i_reg[20]\(1)
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i_reg[20]_0\(1)
    );
\i__carry__3_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(17),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(17),
      O => \Accum_i_reg[19]\(1)
    );
\i__carry__3_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(17),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(17),
      O => \Accum_i_reg[19]_0\(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i_reg[20]\(0)
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i_reg[20]_0\(0)
    );
\i__carry__3_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(16),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(16),
      O => \Accum_i_reg[19]\(0)
    );
\i__carry__3_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(16),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(16),
      O => \Accum_i_reg[19]_0\(0)
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(20),
      O => \Accum_i_reg[20]_1\(3)
    );
\i__carry__3_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(20),
      O => \Accum_i_reg[20]_2\(3)
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(19),
      O => \Accum_i_reg[20]_1\(2)
    );
\i__carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(19),
      O => \Accum_i_reg[20]_2\(2)
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(18),
      O => \Accum_i_reg[20]_1\(1)
    );
\i__carry__3_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(18),
      O => \Accum_i_reg[20]_2\(1)
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(17),
      O => \Accum_i_reg[20]_1\(0)
    );
\i__carry__3_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(17),
      O => \Accum_i_reg[20]_2\(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i_reg[24]\(3)
    );
\i__carry__4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i_reg[24]_0\(3)
    );
\i__carry__4_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(23),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(23),
      O => \Accum_i_reg[23]\(3)
    );
\i__carry__4_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(23),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(23),
      O => \Accum_i_reg[23]_0\(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i_reg[24]\(2)
    );
\i__carry__4_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i_reg[24]_0\(2)
    );
\i__carry__4_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(22),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(22),
      O => \Accum_i_reg[23]\(2)
    );
\i__carry__4_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(22),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(22),
      O => \Accum_i_reg[23]_0\(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i_reg[24]\(1)
    );
\i__carry__4_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i_reg[24]_0\(1)
    );
\i__carry__4_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(21),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(21),
      O => \Accum_i_reg[23]\(1)
    );
\i__carry__4_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(21),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(21),
      O => \Accum_i_reg[23]_0\(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i_reg[24]\(0)
    );
\i__carry__4_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i_reg[24]_0\(0)
    );
\i__carry__4_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(20),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(20),
      O => \Accum_i_reg[23]\(0)
    );
\i__carry__4_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(20),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(20),
      O => \Accum_i_reg[23]_0\(0)
    );
\i__carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(24),
      O => \Accum_i_reg[24]_1\(3)
    );
\i__carry__4_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(24),
      O => \Accum_i_reg[24]_2\(3)
    );
\i__carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(23),
      O => \Accum_i_reg[24]_1\(2)
    );
\i__carry__4_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(23),
      O => \Accum_i_reg[24]_2\(2)
    );
\i__carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(22),
      O => \Accum_i_reg[24]_1\(1)
    );
\i__carry__4_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(22),
      O => \Accum_i_reg[24]_2\(1)
    );
\i__carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(21),
      O => \Accum_i_reg[24]_1\(0)
    );
\i__carry__4_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(21),
      O => \Accum_i_reg[24]_2\(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i_reg[28]\(3)
    );
\i__carry__5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i_reg[28]_0\(3)
    );
\i__carry__5_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(27),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(27),
      O => \Accum_i_reg[27]\(3)
    );
\i__carry__5_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(27),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(27),
      O => \Accum_i_reg[27]_0\(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i_reg[28]\(2)
    );
\i__carry__5_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i_reg[28]_0\(2)
    );
\i__carry__5_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(26),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(26),
      O => \Accum_i_reg[27]\(2)
    );
\i__carry__5_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(26),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(26),
      O => \Accum_i_reg[27]_0\(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i_reg[28]\(1)
    );
\i__carry__5_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i_reg[28]_0\(1)
    );
\i__carry__5_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(25),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(25),
      O => \Accum_i_reg[27]\(1)
    );
\i__carry__5_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(25),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(25),
      O => \Accum_i_reg[27]_0\(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i_reg[28]\(0)
    );
\i__carry__5_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i_reg[28]_0\(0)
    );
\i__carry__5_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(24),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(24),
      O => \Accum_i_reg[27]\(0)
    );
\i__carry__5_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(24),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(24),
      O => \Accum_i_reg[27]_0\(0)
    );
\i__carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(28),
      O => \Accum_i_reg[28]_1\(3)
    );
\i__carry__5_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(28),
      O => \Accum_i_reg[28]_2\(3)
    );
\i__carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(27),
      O => \Accum_i_reg[28]_1\(2)
    );
\i__carry__5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(27),
      O => \Accum_i_reg[28]_2\(2)
    );
\i__carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(26),
      O => \Accum_i_reg[28]_1\(1)
    );
\i__carry__5_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(26),
      O => \Accum_i_reg[28]_2\(1)
    );
\i__carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(25),
      O => \Accum_i_reg[28]_1\(0)
    );
\i__carry__5_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(25),
      O => \Accum_i_reg[28]_2\(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i_reg[31]_0\(1)
    );
\i__carry__6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(31),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => S0_Write_Latency(31),
      O => \Accum_i_reg[31]_1\(3)
    );
\i__carry__6_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i_reg[31]_3\(1)
    );
\i__carry__6_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(31),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => S0_Read_Latency(31),
      O => \Accum_i_reg[31]_4\(3)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i_reg[31]_0\(0)
    );
\i__carry__6_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i_reg[31]_3\(0)
    );
\i__carry__6_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(30),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(30),
      O => \Accum_i_reg[31]_1\(2)
    );
\i__carry__6_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(30),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(30),
      O => \Accum_i_reg[31]_4\(2)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(31),
      O => \Accum_i_reg[31]\(2)
    );
\i__carry__6_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(31),
      O => \Accum_i_reg[31]_2\(2)
    );
\i__carry__6_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(29),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(29),
      O => \Accum_i_reg[31]_1\(1)
    );
\i__carry__6_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(29),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(29),
      O => \Accum_i_reg[31]_4\(1)
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(30),
      O => \Accum_i_reg[31]\(1)
    );
\i__carry__6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(30),
      O => \Accum_i_reg[31]_2\(1)
    );
\i__carry__6_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(28),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(28),
      O => \Accum_i_reg[31]_1\(0)
    );
\i__carry__6_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(28),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(28),
      O => \Accum_i_reg[31]_4\(0)
    );
\i__carry__6_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(29),
      O => \Accum_i_reg[31]\(0)
    );
\i__carry__6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(29),
      O => \Accum_i_reg[31]_2\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(0),
      O => \Accum_i_reg[4]\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(0),
      O => \Accum_i_reg[4]_1\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(3),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(3),
      O => \Accum_i_reg[3]\(3)
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(3),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(3),
      O => \Accum_i_reg[3]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => DI(3)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(4),
      O => \Accum_i_reg[4]_0\(3)
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(2),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(2),
      O => \Accum_i_reg[3]\(2)
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(2),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(2),
      O => \Accum_i_reg[3]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(3),
      O => DI(2)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(3),
      O => \Accum_i_reg[4]_0\(2)
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(1),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(1),
      O => \Accum_i_reg[3]\(1)
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(1),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(1),
      O => \Accum_i_reg[3]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(2),
      O => DI(1)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(2),
      O => \Accum_i_reg[4]_0\(1)
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_10\(0),
      I1 => \out\(0),
      I2 => \^write_latency_en\(0),
      I3 => \^q\(0),
      O => \Accum_i_reg[3]\(0)
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \Accum_i_reg[31]_13\(0),
      I1 => \out\(0),
      I2 => \^read_latency_en\(0),
      I3 => \^max_read_latency_int_reg[30]_0\(0),
      O => \Accum_i_reg[3]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(1),
      O => DI(0)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(1),
      O => \Accum_i_reg[4]_0\(0)
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(4),
      O => S(3)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(4),
      O => \Accum_i_reg[4]_2\(3)
    );
\i__carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(3),
      O => S(2)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(3),
      O => \Accum_i_reg[4]_2\(2)
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(2),
      O => S(1)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(2),
      O => \Accum_i_reg[4]_2\(1)
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^wtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_9\(1),
      O => S(0)
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^rtrans_cnt_en\(0),
      I1 => \out\(0),
      I2 => \Accum_i_reg[31]_12\(1),
      O => \Accum_i_reg[4]_2\(0)
    );
mem_reg_0_31_0_5_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_0_axi_arsize(0),
      I1 => slot_0_axi_arsize(1),
      I2 => slot_0_axi_arsize(2),
      O => mem_reg_0_31_0_5_i_2_n_0
    );
mem_reg_0_31_0_5_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => slot_0_axi_arsize(2),
      I1 => slot_0_axi_arsize(1),
      I2 => slot_0_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_4_n_0
    );
mem_reg_0_31_0_5_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => slot_0_axi_arsize(1),
      I1 => slot_0_axi_arsize(2),
      I2 => slot_0_axi_arsize(0),
      O => mem_reg_0_31_0_5_i_5_n_0
    );
\num_rd_beats[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \num_read_beat_reg__0\(0),
      O => \num_rd_beats[0]_i_1_n_0\
    );
\num_rd_beats[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_read_beat_reg__0\(0),
      I1 => \num_read_beat_reg__0\(1),
      O => \num_rd_beats[1]_i_1_n_0\
    );
\num_rd_beats[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_read_beat_reg__0\(0),
      I1 => \num_read_beat_reg__0\(1),
      I2 => \num_read_beat_reg__0\(2),
      O => \num_rd_beats[2]_i_1_n_0\
    );
\num_rd_beats[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \num_read_beat_reg__0\(1),
      I1 => \num_read_beat_reg__0\(0),
      I2 => \num_read_beat_reg__0\(2),
      I3 => \num_read_beat_reg__0\(3),
      O => \num_rd_beats[3]_i_1_n_0\
    );
\num_rd_beats[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \num_read_beat_reg__0\(2),
      I1 => \num_read_beat_reg__0\(0),
      I2 => \num_read_beat_reg__0\(1),
      I3 => \num_read_beat_reg__0\(3),
      I4 => \num_read_beat_reg__0\(4),
      O => \num_rd_beats[4]_i_1_n_0\
    );
\num_rd_beats[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \num_read_beat_reg__0\(3),
      I1 => \num_read_beat_reg__0\(1),
      I2 => \num_read_beat_reg__0\(0),
      I3 => \num_read_beat_reg__0\(2),
      I4 => \num_read_beat_reg__0\(4),
      I5 => \num_read_beat_reg__0\(5),
      O => \num_rd_beats[5]_i_1_n_0\
    );
\num_rd_beats[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3_n_0\,
      I1 => \num_read_beat_reg__0\(6),
      O => \num_rd_beats[6]_i_1_n_0\
    );
\num_rd_beats[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \num_rd_beats[8]_i_3_n_0\,
      I1 => \num_read_beat_reg__0\(6),
      I2 => \num_read_beat_reg__0\(7),
      O => \num_rd_beats[7]_i_1_n_0\
    );
\num_rd_beats[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \num_read_beat_reg__0\(6),
      I1 => \num_rd_beats[8]_i_3_n_0\,
      I2 => \num_read_beat_reg__0\(7),
      I3 => \num_read_beat_reg__0\(8),
      O => \num_rd_beats[8]_i_2_n_0\
    );
\num_rd_beats[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \num_read_beat_reg__0\(5),
      I1 => \num_read_beat_reg__0\(3),
      I2 => \num_read_beat_reg__0\(1),
      I3 => \num_read_beat_reg__0\(0),
      I4 => \num_read_beat_reg__0\(2),
      I5 => \num_read_beat_reg__0\(4),
      O => \num_rd_beats[8]_i_3_n_0\
    );
\num_rd_beats_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[0]_i_1_n_0\,
      Q => num_rd_beats(0),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[1]_i_1_n_0\,
      Q => num_rd_beats(1),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[2]_i_1_n_0\,
      Q => num_rd_beats(2),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[3]_i_1_n_0\,
      Q => num_rd_beats(3),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[4]_i_1_n_0\,
      Q => num_rd_beats(4),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[5]_i_1_n_0\,
      Q => num_rd_beats(5),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[6]_i_1_n_0\,
      Q => num_rd_beats(6),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[7]_i_1_n_0\,
      Q => num_rd_beats(7),
      R => Wr_cnt_ld
    );
\num_rd_beats_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => Last_Read,
      D => \num_rd_beats[8]_i_2_n_0\,
      Q => num_rd_beats(8),
      R => Wr_cnt_ld
    );
\num_read_beat[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => slot_0_axi_rvalid,
      I1 => slot_0_axi_rready,
      I2 => slot_0_axi_rlast,
      I3 => rst_int_n,
      O => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => slot_0_axi_rvalid,
      I1 => slot_0_axi_rready,
      I2 => slot_0_axi_rlast,
      O => \num_read_beat[8]_i_2_n_0\
    );
\num_read_beat_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[0]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(0),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[1]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(1),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[2]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(2),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[3]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(3),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[4]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(4),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[5]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(5),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[6]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(6),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[7]_i_1_n_0\,
      Q => \num_read_beat_reg__0\(7),
      R => \num_read_beat[8]_i_1_n_0\
    );
\num_read_beat_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => \num_read_beat[8]_i_2_n_0\,
      D => \num_rd_beats[8]_i_2_n_0\,
      Q => \num_read_beat_reg__0\(8),
      R => \num_read_beat[8]_i_1_n_0\
    );
rd_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_12
     port map (
      Data_valid_reg => Data_valid_reg,
      Ext_Trig_Metric_en_reg => \^ext_trig_metric_en\,
      Q(32) => rd_latency_cnt_inst_n_0,
      Q(31) => rd_latency_cnt_inst_n_1,
      Q(30) => rd_latency_cnt_inst_n_2,
      Q(29) => rd_latency_cnt_inst_n_3,
      Q(28) => rd_latency_cnt_inst_n_4,
      Q(27) => rd_latency_cnt_inst_n_5,
      Q(26) => rd_latency_cnt_inst_n_6,
      Q(25) => rd_latency_cnt_inst_n_7,
      Q(24) => rd_latency_cnt_inst_n_8,
      Q(23) => rd_latency_cnt_inst_n_9,
      Q(22) => rd_latency_cnt_inst_n_10,
      Q(21) => rd_latency_cnt_inst_n_11,
      Q(20) => rd_latency_cnt_inst_n_12,
      Q(19) => rd_latency_cnt_inst_n_13,
      Q(18) => rd_latency_cnt_inst_n_14,
      Q(17) => rd_latency_cnt_inst_n_15,
      Q(16) => rd_latency_cnt_inst_n_16,
      Q(15) => rd_latency_cnt_inst_n_17,
      Q(14) => rd_latency_cnt_inst_n_18,
      Q(13) => rd_latency_cnt_inst_n_19,
      Q(12) => rd_latency_cnt_inst_n_20,
      Q(11) => rd_latency_cnt_inst_n_21,
      Q(10) => rd_latency_cnt_inst_n_22,
      Q(9) => rd_latency_cnt_inst_n_23,
      Q(8) => rd_latency_cnt_inst_n_24,
      Q(7) => rd_latency_cnt_inst_n_25,
      Q(6) => rd_latency_cnt_inst_n_26,
      Q(5) => rd_latency_cnt_inst_n_27,
      Q(4) => rd_latency_cnt_inst_n_28,
      Q(3) => rd_latency_cnt_inst_n_29,
      Q(2) => rd_latency_cnt_inst_n_30,
      Q(1) => rd_latency_cnt_inst_n_31,
      Q(0) => rd_latency_cnt_inst_n_32,
      Rd_Lat_Start => Rd_Lat_Start,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      rst_int_n => rst_int_n
    );
rd_latency_fifo_inst: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_sync_fifo__parameterized2_13\
     port map (
      E(0) => Rd_Latency_Fifo_Wr_En,
      First_Read_reg => First_Read_reg,
      Last_Read_buf => Last_Read_buf,
      Q(32 downto 0) => Rd_Latency_Fifo_Wr_Data(32 downto 0),
      Rd_Add_Issue_reg => \^rd_latency_fifo_wr_en_reg_0\,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(32) => rd_latency_fifo_inst_n_4,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(31) => rd_latency_fifo_inst_n_5,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(30) => rd_latency_fifo_inst_n_6,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(29) => rd_latency_fifo_inst_n_7,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(28) => rd_latency_fifo_inst_n_8,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(27) => rd_latency_fifo_inst_n_9,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(26) => rd_latency_fifo_inst_n_10,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(25) => rd_latency_fifo_inst_n_11,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(24) => rd_latency_fifo_inst_n_12,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(23) => rd_latency_fifo_inst_n_13,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(22) => rd_latency_fifo_inst_n_14,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(21) => rd_latency_fifo_inst_n_15,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(20) => rd_latency_fifo_inst_n_16,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(19) => rd_latency_fifo_inst_n_17,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(18) => rd_latency_fifo_inst_n_18,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(17) => rd_latency_fifo_inst_n_19,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(16) => rd_latency_fifo_inst_n_20,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(15) => rd_latency_fifo_inst_n_21,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(14) => rd_latency_fifo_inst_n_22,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(13) => rd_latency_fifo_inst_n_23,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(12) => rd_latency_fifo_inst_n_24,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(11) => rd_latency_fifo_inst_n_25,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(10) => rd_latency_fifo_inst_n_26,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(9) => rd_latency_fifo_inst_n_27,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(8) => rd_latency_fifo_inst_n_28,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(7) => rd_latency_fifo_inst_n_29,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(6) => rd_latency_fifo_inst_n_30,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(5) => rd_latency_fifo_inst_n_31,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(4) => rd_latency_fifo_inst_n_32,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(3) => rd_latency_fifo_inst_n_33,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(2) => rd_latency_fifo_inst_n_34,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(1) => rd_latency_fifo_inst_n_35,
      \Rd_Latency_Fifo_Rd_Data_D1_reg[32]\(0) => rd_latency_fifo_inst_n_36,
      Rd_Latency_Fifo_Rd_En => Rd_Latency_Fifo_Rd_En,
      Rd_Latency_Fifo_Rd_En_reg => rd_latency_fifo_inst_n_1,
      Rd_Latency_Fifo_Wr_En_reg => rd_latency_fifo_inst_n_0,
      Read_Latency_One => Read_Latency_One,
      Read_Latency_One_D1 => Read_Latency_One_D1,
      Read_Latency_One_D1_reg => rd_latency_fifo_inst_n_2,
      Read_Latency_One_reg => Read_Latency_One_reg_n_0,
      Read_going_on_reg => First_Read_reg_i_1_n_0,
      SR(0) => Wr_cnt_ld,
      core_aclk => core_aclk,
      rd_latency_end => rd_latency_end,
      rst_int_n => rst_int_n,
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid
    );
rst_int_n_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => \s_level_out_bus_d4_reg[1]\,
      Q => rst_int_n,
      R => '0'
    );
update_max_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => update_max_Wr_Lat_reg_i_2_n_0,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_max_Wr_Lat,
      O => update_max_Wr_Lat_i_1_n_0
    );
update_max_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      O => update_max_Wr_Lat_i_10_n_0
    );
update_max_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      O => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_max_Wr_Lat_i_13_n_0
    );
update_max_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_max_Wr_Lat_i_14_n_0
    );
update_max_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_max_Wr_Lat_i_15_n_0
    );
update_max_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_max_Wr_Lat_i_16_n_0
    );
update_max_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[23]\,
      O => update_max_Wr_Lat_i_17_n_0
    );
update_max_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[21]\,
      O => update_max_Wr_Lat_i_18_n_0
    );
update_max_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[19]\,
      O => update_max_Wr_Lat_i_19_n_0
    );
update_max_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[17]\,
      O => update_max_Wr_Lat_i_20_n_0
    );
update_max_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_6\(30),
      I2 => \^accum_i_reg[31]_6\(31),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_max_Wr_Lat_i_22_n_0
    );
update_max_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_6\(28),
      I2 => \^accum_i_reg[31]_6\(29),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_max_Wr_Lat_i_23_n_0
    );
update_max_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_6\(26),
      I2 => \^accum_i_reg[31]_6\(27),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_max_Wr_Lat_i_24_n_0
    );
update_max_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_6\(24),
      I2 => \^accum_i_reg[31]_6\(25),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_max_Wr_Lat_i_25_n_0
    );
update_max_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I1 => \^accum_i_reg[31]_6\(30),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_6\(31),
      O => update_max_Wr_Lat_i_26_n_0
    );
update_max_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I1 => \^accum_i_reg[31]_6\(28),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_6\(29),
      O => update_max_Wr_Lat_i_27_n_0
    );
update_max_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I1 => \^accum_i_reg[31]_6\(26),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_6\(27),
      O => update_max_Wr_Lat_i_28_n_0
    );
update_max_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I1 => \^accum_i_reg[31]_6\(24),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_6\(25),
      O => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_6\(22),
      I2 => \^accum_i_reg[31]_6\(23),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_max_Wr_Lat_i_30_n_0
    );
update_max_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_6\(20),
      I2 => \^accum_i_reg[31]_6\(21),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_max_Wr_Lat_i_31_n_0
    );
update_max_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_6\(18),
      I2 => \^accum_i_reg[31]_6\(19),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_max_Wr_Lat_i_32_n_0
    );
update_max_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_6\(16),
      I2 => \^accum_i_reg[31]_6\(17),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_max_Wr_Lat_i_33_n_0
    );
update_max_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I1 => \^accum_i_reg[31]_6\(22),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_6\(23),
      O => update_max_Wr_Lat_i_34_n_0
    );
update_max_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I1 => \^accum_i_reg[31]_6\(20),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_6\(21),
      O => update_max_Wr_Lat_i_35_n_0
    );
update_max_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I1 => \^accum_i_reg[31]_6\(18),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_6\(19),
      O => update_max_Wr_Lat_i_36_n_0
    );
update_max_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I1 => \^accum_i_reg[31]_6\(16),
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_6\(17),
      O => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_max_Wr_Lat_i_4_n_0
    );
update_max_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_max_Wr_Lat_i_5_n_0
    );
update_max_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[26]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_max_Wr_Lat_i_6_n_0
    );
update_max_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[24]\,
      I2 => \Max_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_max_Wr_Lat_i_7_n_0
    );
update_max_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[31]\,
      O => update_max_Wr_Lat_i_8_n_0
    );
update_max_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I1 => \Max_Write_Latency_Int_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Max_Write_Latency_Int_reg_n_0_[29]\,
      O => update_max_Wr_Lat_i_9_n_0
    );
update_max_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_max_Wr_Lat_i_1_n_0,
      Q => update_max_Wr_Lat,
      R => Wr_cnt_ld
    );
update_max_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_22_n_0,
      DI(2) => update_max_Wr_Lat_i_23_n_0,
      DI(1) => update_max_Wr_Lat_i_24_n_0,
      DI(0) => update_max_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_26_n_0,
      S(2) => update_max_Wr_Lat_i_27_n_0,
      S(1) => update_max_Wr_Lat_i_28_n_0,
      S(0) => update_max_Wr_Lat_i_29_n_0
    );
update_max_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_3_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_2_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_4_n_0,
      DI(2) => update_max_Wr_Lat_i_5_n_0,
      DI(1) => update_max_Wr_Lat_i_6_n_0,
      DI(0) => update_max_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_8_n_0,
      S(2) => update_max_Wr_Lat_i_9_n_0,
      S(1) => update_max_Wr_Lat_i_10_n_0,
      S(0) => update_max_Wr_Lat_i_11_n_0
    );
update_max_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_max_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_30_n_0,
      DI(2) => update_max_Wr_Lat_i_31_n_0,
      DI(1) => update_max_Wr_Lat_i_32_n_0,
      DI(0) => update_max_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_34_n_0,
      S(2) => update_max_Wr_Lat_i_35_n_0,
      S(1) => update_max_Wr_Lat_i_36_n_0,
      S(0) => update_max_Wr_Lat_i_37_n_0
    );
update_max_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_max_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_max_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_max_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_max_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_max_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_max_Wr_Lat_i_13_n_0,
      DI(2) => update_max_Wr_Lat_i_14_n_0,
      DI(1) => update_max_Wr_Lat_i_15_n_0,
      DI(0) => update_max_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_max_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_max_Wr_Lat_i_17_n_0,
      S(2) => update_max_Wr_Lat_i_18_n_0,
      S(1) => update_max_Wr_Lat_i_19_n_0,
      S(0) => update_max_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => update_min_Wr_Lat_reg_i_2_n_0,
      I1 => \F34_Rd_Vld_reg__0\,
      I2 => update_min_Wr_Lat,
      O => update_min_Wr_Lat_i_1_n_0
    );
update_min_Wr_Lat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      O => update_min_Wr_Lat_i_10_n_0
    );
update_min_Wr_Lat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      O => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      O => update_min_Wr_Lat_i_13_n_0
    );
update_min_Wr_Lat_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      O => update_min_Wr_Lat_i_14_n_0
    );
update_min_Wr_Lat_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      O => update_min_Wr_Lat_i_15_n_0
    );
update_min_Wr_Lat_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      O => update_min_Wr_Lat_i_16_n_0
    );
update_min_Wr_Lat_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[22]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[23]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23]\,
      O => update_min_Wr_Lat_i_17_n_0
    );
update_min_Wr_Lat_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[20]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[21]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21]\,
      O => update_min_Wr_Lat_i_18_n_0
    );
update_min_Wr_Lat_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[18]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[19]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19]\,
      O => update_min_Wr_Lat_i_19_n_0
    );
update_min_Wr_Lat_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[16]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[17]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17]\,
      O => update_min_Wr_Lat_i_20_n_0
    );
update_min_Wr_Lat_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      I3 => \^accum_i_reg[31]_6\(15),
      O => update_min_Wr_Lat_i_22_n_0
    );
update_min_Wr_Lat_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      I3 => \^accum_i_reg[31]_6\(13),
      O => update_min_Wr_Lat_i_23_n_0
    );
update_min_Wr_Lat_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      I3 => \^accum_i_reg[31]_6\(11),
      O => update_min_Wr_Lat_i_24_n_0
    );
update_min_Wr_Lat_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      I3 => \^accum_i_reg[31]_6\(9),
      O => update_min_Wr_Lat_i_25_n_0
    );
update_min_Wr_Lat_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(14),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14]\,
      I2 => \^accum_i_reg[31]_6\(15),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15]\,
      O => update_min_Wr_Lat_i_26_n_0
    );
update_min_Wr_Lat_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(12),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12]\,
      I2 => \^accum_i_reg[31]_6\(13),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13]\,
      O => update_min_Wr_Lat_i_27_n_0
    );
update_min_Wr_Lat_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(10),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10]\,
      I2 => \^accum_i_reg[31]_6\(11),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11]\,
      O => update_min_Wr_Lat_i_28_n_0
    );
update_min_Wr_Lat_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(8),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8]\,
      I2 => \^accum_i_reg[31]_6\(9),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9]\,
      O => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      I3 => \^accum_i_reg[31]_6\(7),
      O => update_min_Wr_Lat_i_30_n_0
    );
update_min_Wr_Lat_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      I3 => \^accum_i_reg[31]_6\(5),
      O => update_min_Wr_Lat_i_31_n_0
    );
update_min_Wr_Lat_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      I3 => \^accum_i_reg[31]_6\(3),
      O => update_min_Wr_Lat_i_32_n_0
    );
update_min_Wr_Lat_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      I3 => \^accum_i_reg[31]_6\(1),
      O => update_min_Wr_Lat_i_33_n_0
    );
update_min_Wr_Lat_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(6),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6]\,
      I2 => \^accum_i_reg[31]_6\(7),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7]\,
      O => update_min_Wr_Lat_i_34_n_0
    );
update_min_Wr_Lat_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(4),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4]\,
      I2 => \^accum_i_reg[31]_6\(5),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5]\,
      O => update_min_Wr_Lat_i_35_n_0
    );
update_min_Wr_Lat_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(2),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2]\,
      I2 => \^accum_i_reg[31]_6\(3),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3]\,
      O => update_min_Wr_Lat_i_36_n_0
    );
update_min_Wr_Lat_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^accum_i_reg[31]_6\(0),
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0]\,
      I2 => \^accum_i_reg[31]_6\(1),
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1]\,
      O => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      O => update_min_Wr_Lat_i_4_n_0
    );
update_min_Wr_Lat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      O => update_min_Wr_Lat_i_5_n_0
    );
update_min_Wr_Lat_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[26]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[27]\,
      O => update_min_Wr_Lat_i_6_n_0
    );
update_min_Wr_Lat_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[24]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24]\,
      I2 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25]\,
      I3 => \Min_Write_Latency_Int_reg_n_0_[25]\,
      O => update_min_Wr_Lat_i_7_n_0
    );
update_min_Wr_Lat_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[30]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[31]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31]\,
      O => update_min_Wr_Lat_i_8_n_0
    );
update_min_Wr_Lat_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \Min_Write_Latency_Int_reg_n_0_[28]\,
      I1 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28]\,
      I2 => \Min_Write_Latency_Int_reg_n_0_[29]\,
      I3 => \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29]\,
      O => update_min_Wr_Lat_i_9_n_0
    );
update_min_Wr_Lat_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => update_min_Wr_Lat_i_1_n_0,
      Q => update_min_Wr_Lat,
      R => Wr_cnt_ld
    );
update_min_Wr_Lat_reg_i_12: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_21_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_12_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_12_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_12_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_12_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_22_n_0,
      DI(2) => update_min_Wr_Lat_i_23_n_0,
      DI(1) => update_min_Wr_Lat_i_24_n_0,
      DI(0) => update_min_Wr_Lat_i_25_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_12_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_26_n_0,
      S(2) => update_min_Wr_Lat_i_27_n_0,
      S(1) => update_min_Wr_Lat_i_28_n_0,
      S(0) => update_min_Wr_Lat_i_29_n_0
    );
update_min_Wr_Lat_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_3_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_2_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_2_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_2_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_4_n_0,
      DI(2) => update_min_Wr_Lat_i_5_n_0,
      DI(1) => update_min_Wr_Lat_i_6_n_0,
      DI(0) => update_min_Wr_Lat_i_7_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_8_n_0,
      S(2) => update_min_Wr_Lat_i_9_n_0,
      S(1) => update_min_Wr_Lat_i_10_n_0,
      S(0) => update_min_Wr_Lat_i_11_n_0
    );
update_min_Wr_Lat_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_min_Wr_Lat_reg_i_21_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_21_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_21_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_30_n_0,
      DI(2) => update_min_Wr_Lat_i_31_n_0,
      DI(1) => update_min_Wr_Lat_i_32_n_0,
      DI(0) => update_min_Wr_Lat_i_33_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_21_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_34_n_0,
      S(2) => update_min_Wr_Lat_i_35_n_0,
      S(1) => update_min_Wr_Lat_i_36_n_0,
      S(0) => update_min_Wr_Lat_i_37_n_0
    );
update_min_Wr_Lat_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => update_min_Wr_Lat_reg_i_12_n_0,
      CO(3) => update_min_Wr_Lat_reg_i_3_n_0,
      CO(2) => update_min_Wr_Lat_reg_i_3_n_1,
      CO(1) => update_min_Wr_Lat_reg_i_3_n_2,
      CO(0) => update_min_Wr_Lat_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => update_min_Wr_Lat_i_13_n_0,
      DI(2) => update_min_Wr_Lat_i_14_n_0,
      DI(1) => update_min_Wr_Lat_i_15_n_0,
      DI(0) => update_min_Wr_Lat_i_16_n_0,
      O(3 downto 0) => NLW_update_min_Wr_Lat_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_min_Wr_Lat_i_17_n_0,
      S(2) => update_min_Wr_Lat_i_18_n_0,
      S(1) => update_min_Wr_Lat_i_19_n_0,
      S(0) => update_min_Wr_Lat_i_20_n_0
    );
wr_latency_cnt_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_ovf_14
     port map (
      Data_valid_reg => Data_valid_reg,
      Data_valid_reg1 => Data_valid_reg1,
      E(0) => E(0),
      Q(32 downto 0) => Count_Out(32 downto 0),
      SR(0) => Wr_cnt_ld,
      Wr_Lat_Start => Wr_Lat_Start,
      core_aclk => core_aclk,
      rst_int_n => rst_int_n
    );
wr_latency_end_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => First_Write_reg_i_1_n_0,
      I1 => First_Write_reg,
      I2 => Wr_Lat_End,
      I3 => Last_Write,
      I4 => Wr_Lat_Start,
      I5 => Last_Write_reg,
      O => wr_latency_end
    );
wr_latency_end_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_end,
      Q => wr_latency_end_d1,
      R => Wr_cnt_ld
    );
wr_latency_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => wr_latency_start,
      Q => wr_latency_start_d1,
      R => Wr_cnt_ld
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile is
  port (
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254\ : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_255\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_256\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_257\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_258\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_259\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_260\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_261\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_262\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_263\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_264\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Accum_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Write_Latency_Int_reg[30]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Write_Latency_Int_reg[30]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33\ : in STD_LOGIC;
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_Read_Latency : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Accum_i_reg[3]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[7]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[11]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[15]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[19]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[23]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[27]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Accum_i_reg[31]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Wtrans_Cnt_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Rtrans_Cnt_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[6]\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[7]\ : in STD_LOGIC;
    Lat_Addr_11downto2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Lat_Addr_11downto2_CDC_reg[7]_0\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[6]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    \s_level_out_bus_d4_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_level_out_bus_d4_reg[0]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_19\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Write_Latency_Int_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \s_level_out_bus_d4_reg[0]_21\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Max_Read_Latency_Int_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    Write_Latency_En : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Read_Latency_En : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile : entity is "axi_perf_mon_v5_0_12_metric_counters_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile is
  signal \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[0].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_33\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_34\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_35\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_36\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_37\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_38\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_39\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_40\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_41\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_42\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_43\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_44\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_45\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_46\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_47\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_48\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_49\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_50\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_51\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_52\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_58\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_59\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_60\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_61\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_62\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0_n_63\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_33\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_34\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_35\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_36\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_37\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_38\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_39\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_40\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_41\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_42\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_43\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_44\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_45\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_46\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_47\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_48\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_49\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_50\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_51\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_52\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_58\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_59\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_60\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_61\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_62\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0_n_63\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_32\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_33\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_34\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_35\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_36\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_37\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_38\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_39\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_40\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_41\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_42\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_43\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_44\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_45\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_46\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_47\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_48\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_49\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_50\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_51\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_52\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_58\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_59\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_60\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_61\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_62\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0_n_63\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_0\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_33\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_34\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_35\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_36\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_37\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_38\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_39\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_40\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_41\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_42\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_43\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_44\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_45\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_46\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_47\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_48\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_49\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_50\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_51\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_52\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_58\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_59\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_60\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_61\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_62\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0_n_63\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_32\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_33\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_34\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_35\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_36\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_37\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_38\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_39\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_40\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_41\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_42\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_43\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_44\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_45\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_46\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_47\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_48\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_49\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_50\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_51\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_52\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_53\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_54\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_55\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_56\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_57\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_58\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_59\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_60\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_61\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_62\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0_n_63\ : STD_LOGIC;
  signal \Sample_Metric_Cnt[16]_33\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\(31 downto 0) <= \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_4\(31 downto 0);
\GEN_acc[0].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_acc[0].acc_inst_0_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_acc[0].acc_inst_0_n_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_acc[0].acc_inst_0_n_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_acc[0].acc_inst_0_n_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_acc[0].acc_inst_0_n_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_acc[0].acc_inst_0_n_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_acc[0].acc_inst_0_n_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_acc[0].acc_inst_0_n_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_acc[0].acc_inst_0_n_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_acc[0].acc_inst_0_n_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_acc[0].acc_inst_0_n_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_acc[0].acc_inst_0_n_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_acc[0].acc_inst_0_n_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_acc[0].acc_inst_0_n_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_acc[0].acc_inst_0_n_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_acc[0].acc_inst_0_n_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_acc[0].acc_inst_0_n_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_acc[0].acc_inst_0_n_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_acc[0].acc_inst_0_n_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_acc[0].acc_inst_0_n_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_acc[0].acc_inst_0_n_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_acc[0].acc_inst_0_n_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_acc[0].acc_inst_0_n_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_acc[0].acc_inst_0_n_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_acc[0].acc_inst_0_n_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_acc[0].acc_inst_0_n_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_acc[0].acc_inst_0_n_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_acc[0].acc_inst_0_n_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_acc[0].acc_inst_0_n_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_acc[0].acc_inst_0_n_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_acc[0].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_acc[0].acc_inst_0_n_42\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[10].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_16
     port map (
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31\(1 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32\(2 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_257\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(1),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_8\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[11].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_17
     port map (
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]_2\(3 downto 0),
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]_2\(3 downto 0),
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]_2\(3 downto 0),
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]_2\(3 downto 0),
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]_2\(3 downto 0),
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]_2\(3 downto 0),
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]_2\(3 downto 0),
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]_2\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_258\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      S1_Read_Latency(30 downto 0) => S1_Read_Latency(30 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_9\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[12].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_18
     port map (
      \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31 downto 0) => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_acc[12].acc_inst_0_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_acc[12].acc_inst_0_n_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_acc[12].acc_inst_0_n_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_acc[12].acc_inst_0_n_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_acc[12].acc_inst_0_n_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_acc[12].acc_inst_0_n_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_acc[12].acc_inst_0_n_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_acc[12].acc_inst_0_n_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_acc[12].acc_inst_0_n_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_acc[12].acc_inst_0_n_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_acc[12].acc_inst_0_n_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_acc[12].acc_inst_0_n_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_acc[12].acc_inst_0_n_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_acc[12].acc_inst_0_n_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_acc[12].acc_inst_0_n_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_acc[12].acc_inst_0_n_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_acc[12].acc_inst_0_n_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_acc[12].acc_inst_0_n_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_acc[12].acc_inst_0_n_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_acc[12].acc_inst_0_n_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_acc[12].acc_inst_0_n_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_acc[12].acc_inst_0_n_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_acc[12].acc_inst_0_n_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_acc[12].acc_inst_0_n_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_acc[12].acc_inst_0_n_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_acc[12].acc_inst_0_n_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_acc[12].acc_inst_0_n_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_acc[12].acc_inst_0_n_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_acc[12].acc_inst_0_n_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_acc[12].acc_inst_0_n_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_acc[12].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_acc[12].acc_inst_0_n_42\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_10\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[13].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_19
     port map (
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46\(1 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47\(2 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_acc[13].acc_inst_0_n_32\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_acc[13].acc_inst_0_n_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_acc[13].acc_inst_0_n_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_acc[13].acc_inst_0_n_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_acc[13].acc_inst_0_n_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_acc[13].acc_inst_0_n_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_acc[13].acc_inst_0_n_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_acc[13].acc_inst_0_n_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_acc[13].acc_inst_0_n_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_acc[13].acc_inst_0_n_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_acc[13].acc_inst_0_n_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_acc[13].acc_inst_0_n_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_acc[13].acc_inst_0_n_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_acc[13].acc_inst_0_n_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_acc[13].acc_inst_0_n_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_acc[13].acc_inst_0_n_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_acc[13].acc_inst_0_n_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_acc[13].acc_inst_0_n_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_acc[13].acc_inst_0_n_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_acc[13].acc_inst_0_n_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_acc[13].acc_inst_0_n_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_acc[13].acc_inst_0_n_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_acc[13].acc_inst_0_n_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_acc[13].acc_inst_0_n_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_acc[13].acc_inst_0_n_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_acc[13].acc_inst_0_n_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_acc[13].acc_inst_0_n_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_acc[13].acc_inst_0_n_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_acc[13].acc_inst_0_n_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_acc[13].acc_inst_0_n_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_acc[13].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_acc[13].acc_inst_0_n_42\,
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      Q(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\(31 downto 0),
      SR(0) => SR(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(2),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_11\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[14].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_20
     port map (
      \Accum_i_reg[0]_0\ => \GEN_acc[12].acc_inst_0_n_0\,
      \Accum_i_reg[10]_0\ => \GEN_acc[12].acc_inst_0_n_42\,
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]_3\(3 downto 0),
      \Accum_i_reg[11]_1\ => \GEN_acc[12].acc_inst_0_n_43\,
      \Accum_i_reg[12]_0\ => \GEN_acc[12].acc_inst_0_n_44\,
      \Accum_i_reg[13]_0\ => \GEN_acc[12].acc_inst_0_n_45\,
      \Accum_i_reg[14]_0\ => \GEN_acc[12].acc_inst_0_n_46\,
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]_3\(3 downto 0),
      \Accum_i_reg[15]_1\ => \GEN_acc[12].acc_inst_0_n_47\,
      \Accum_i_reg[16]_0\ => \GEN_acc[12].acc_inst_0_n_48\,
      \Accum_i_reg[17]_0\ => \GEN_acc[12].acc_inst_0_n_49\,
      \Accum_i_reg[18]_0\ => \GEN_acc[12].acc_inst_0_n_50\,
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]_3\(3 downto 0),
      \Accum_i_reg[19]_1\ => \GEN_acc[12].acc_inst_0_n_51\,
      \Accum_i_reg[1]_0\ => \GEN_acc[12].acc_inst_0_n_33\,
      \Accum_i_reg[20]_0\ => \GEN_acc[12].acc_inst_0_n_52\,
      \Accum_i_reg[21]_0\ => \GEN_acc[12].acc_inst_0_n_53\,
      \Accum_i_reg[22]_0\ => \GEN_acc[12].acc_inst_0_n_54\,
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]_3\(3 downto 0),
      \Accum_i_reg[23]_1\ => \GEN_acc[12].acc_inst_0_n_55\,
      \Accum_i_reg[24]_0\ => \GEN_acc[12].acc_inst_0_n_56\,
      \Accum_i_reg[25]_0\ => \GEN_acc[12].acc_inst_0_n_57\,
      \Accum_i_reg[26]_0\ => \GEN_acc[12].acc_inst_0_n_58\,
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]_3\(3 downto 0),
      \Accum_i_reg[27]_1\ => \GEN_acc[12].acc_inst_0_n_59\,
      \Accum_i_reg[28]_0\ => \GEN_acc[12].acc_inst_0_n_60\,
      \Accum_i_reg[29]_0\ => \GEN_acc[12].acc_inst_0_n_61\,
      \Accum_i_reg[2]_0\ => \GEN_acc[12].acc_inst_0_n_34\,
      \Accum_i_reg[30]_0\ => \GEN_acc[12].acc_inst_0_n_62\,
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]_3\(3 downto 0),
      \Accum_i_reg[31]_1\ => \GEN_acc[12].acc_inst_0_n_63\,
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]_3\(3 downto 0),
      \Accum_i_reg[3]_1\ => \GEN_acc[12].acc_inst_0_n_35\,
      \Accum_i_reg[4]_0\ => \GEN_acc[12].acc_inst_0_n_36\,
      \Accum_i_reg[5]_0\ => \GEN_acc[12].acc_inst_0_n_37\,
      \Accum_i_reg[6]_0\ => \GEN_acc[12].acc_inst_0_n_38\,
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]_3\(3 downto 0),
      \Accum_i_reg[7]_1\ => \GEN_acc[12].acc_inst_0_n_39\,
      \Accum_i_reg[8]_0\ => \GEN_acc[12].acc_inst_0_n_40\,
      \Accum_i_reg[9]_0\ => \GEN_acc[12].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]\,
      SR(0) => SR(0),
      \Write_Latency_Int_reg[30]\(30 downto 0) => \Write_Latency_Int_reg[30]_0\(30 downto 0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_12\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[15].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_21
     port map (
      \Accum_i_reg[0]_0\ => \GEN_acc[13].acc_inst_0_n_32\,
      \Accum_i_reg[10]_0\ => \GEN_acc[13].acc_inst_0_n_42\,
      \Accum_i_reg[11]_0\ => \GEN_acc[13].acc_inst_0_n_43\,
      \Accum_i_reg[12]_0\ => \GEN_acc[13].acc_inst_0_n_44\,
      \Accum_i_reg[13]_0\ => \GEN_acc[13].acc_inst_0_n_45\,
      \Accum_i_reg[14]_0\ => \GEN_acc[13].acc_inst_0_n_46\,
      \Accum_i_reg[15]_0\ => \GEN_acc[13].acc_inst_0_n_47\,
      \Accum_i_reg[16]_0\ => \GEN_acc[13].acc_inst_0_n_48\,
      \Accum_i_reg[17]_0\ => \GEN_acc[13].acc_inst_0_n_49\,
      \Accum_i_reg[18]_0\ => \GEN_acc[13].acc_inst_0_n_50\,
      \Accum_i_reg[19]_0\ => \GEN_acc[13].acc_inst_0_n_51\,
      \Accum_i_reg[1]_0\ => \GEN_acc[13].acc_inst_0_n_33\,
      \Accum_i_reg[20]_0\ => \GEN_acc[13].acc_inst_0_n_52\,
      \Accum_i_reg[21]_0\ => \GEN_acc[13].acc_inst_0_n_53\,
      \Accum_i_reg[22]_0\ => \GEN_acc[13].acc_inst_0_n_54\,
      \Accum_i_reg[23]_0\ => \GEN_acc[13].acc_inst_0_n_55\,
      \Accum_i_reg[24]_0\ => \GEN_acc[13].acc_inst_0_n_56\,
      \Accum_i_reg[25]_0\ => \GEN_acc[13].acc_inst_0_n_57\,
      \Accum_i_reg[26]_0\ => \GEN_acc[13].acc_inst_0_n_58\,
      \Accum_i_reg[27]_0\ => \GEN_acc[13].acc_inst_0_n_59\,
      \Accum_i_reg[28]_0\ => \GEN_acc[13].acc_inst_0_n_60\,
      \Accum_i_reg[29]_0\ => \GEN_acc[13].acc_inst_0_n_61\,
      \Accum_i_reg[2]_0\ => \GEN_acc[13].acc_inst_0_n_34\,
      \Accum_i_reg[30]_0\ => \GEN_acc[13].acc_inst_0_n_62\,
      \Accum_i_reg[31]_0\ => \GEN_acc[13].acc_inst_0_n_63\,
      \Accum_i_reg[3]_0\ => \GEN_acc[13].acc_inst_0_n_35\,
      \Accum_i_reg[4]_0\ => \GEN_acc[13].acc_inst_0_n_36\,
      \Accum_i_reg[5]_0\ => \GEN_acc[13].acc_inst_0_n_37\,
      \Accum_i_reg[6]_0\ => \GEN_acc[13].acc_inst_0_n_38\,
      \Accum_i_reg[7]_0\ => \GEN_acc[13].acc_inst_0_n_39\,
      \Accum_i_reg[8]_0\ => \GEN_acc[13].acc_inst_0_n_40\,
      \Accum_i_reg[9]_0\ => \GEN_acc[13].acc_inst_0_n_41\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31 downto 0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]\,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_13\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[16].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_22
     port map (
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48\(1 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49\(2 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \Sample_Metric_Cnt[16]_33\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      Q(31 downto 0) => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_4\(31 downto 0),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(2),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_14\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[17].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_23
     port map (
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]_4\(3 downto 0),
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]_4\(3 downto 0),
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]_4\(3 downto 0),
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]_4\(3 downto 0),
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]_4\(3 downto 0),
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]_4\(3 downto 0),
      \Accum_i_reg[31]_1\(31 downto 0) => \^gen_sample_metric_cnt.samp_metric_cnt_reg[31]_4\(31 downto 0),
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]_4\(3 downto 0),
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]_4\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31 downto 0) => \Sample_Metric_Cnt[16]_33\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      Lat_Addr_11downto2(1 downto 0) => Lat_Addr_11downto2(1 downto 0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      S2_Read_Latency(30 downto 0) => S2_Read_Latency(30 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_15\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[1].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_24
     port map (
      DI(3 downto 0) => DI(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(1 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(2 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138\,
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      Q(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(31 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(0),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[2].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_25
     port map (
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]\(3 downto 0),
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]\(3 downto 0),
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]\(3 downto 0),
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]\(3 downto 0),
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]\(3 downto 0),
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]\(3 downto 0),
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]\(3 downto 0),
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_acc[2].acc_inst_0_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_acc[2].acc_inst_0_n_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_acc[2].acc_inst_0_n_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_acc[2].acc_inst_0_n_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_acc[2].acc_inst_0_n_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_acc[2].acc_inst_0_n_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_acc[2].acc_inst_0_n_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_acc[2].acc_inst_0_n_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_acc[2].acc_inst_0_n_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_acc[2].acc_inst_0_n_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_acc[2].acc_inst_0_n_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_acc[2].acc_inst_0_n_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_acc[2].acc_inst_0_n_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_acc[2].acc_inst_0_n_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_acc[2].acc_inst_0_n_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_acc[2].acc_inst_0_n_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_acc[2].acc_inst_0_n_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_acc[2].acc_inst_0_n_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_acc[2].acc_inst_0_n_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_acc[2].acc_inst_0_n_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_acc[2].acc_inst_0_n_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_acc[2].acc_inst_0_n_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_acc[2].acc_inst_0_n_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_acc[2].acc_inst_0_n_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_acc[2].acc_inst_0_n_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_acc[2].acc_inst_0_n_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_acc[2].acc_inst_0_n_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_acc[2].acc_inst_0_n_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_acc[2].acc_inst_0_n_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_acc[2].acc_inst_0_n_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_acc[2].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_acc[2].acc_inst_0_n_42\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]\,
      Q(30 downto 0) => Q(30 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_0\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[3].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_26
     port map (
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31 downto 0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_255\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_1\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[4].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_27
     port map (
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_acc[4].acc_inst_0_n_32\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_acc[4].acc_inst_0_n_33\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_acc[4].acc_inst_0_n_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_acc[4].acc_inst_0_n_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_acc[4].acc_inst_0_n_44\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_acc[4].acc_inst_0_n_45\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_acc[4].acc_inst_0_n_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_acc[4].acc_inst_0_n_47\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_acc[4].acc_inst_0_n_48\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_acc[4].acc_inst_0_n_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_acc[4].acc_inst_0_n_50\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_acc[4].acc_inst_0_n_51\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_acc[4].acc_inst_0_n_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_acc[4].acc_inst_0_n_35\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_acc[4].acc_inst_0_n_53\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_acc[4].acc_inst_0_n_54\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_acc[4].acc_inst_0_n_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_acc[4].acc_inst_0_n_56\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_acc[4].acc_inst_0_n_57\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_acc[4].acc_inst_0_n_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_acc[4].acc_inst_0_n_59\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_acc[4].acc_inst_0_n_60\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_acc[4].acc_inst_0_n_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_acc[4].acc_inst_0_n_62\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_acc[4].acc_inst_0_n_36\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_acc[4].acc_inst_0_n_63\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_acc[4].acc_inst_0_n_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_acc[4].acc_inst_0_n_38\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_acc[4].acc_inst_0_n_39\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_acc[4].acc_inst_0_n_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_acc[4].acc_inst_0_n_41\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_acc[4].acc_inst_0_n_42\,
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      Q(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_2\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[5].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_28
     port map (
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]_0\(3 downto 0),
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]_0\(3 downto 0),
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]_0\(3 downto 0),
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]_0\(3 downto 0),
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]_0\(3 downto 0),
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]_0\(3 downto 0),
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]_0\(3 downto 0),
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]_0\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      S0_Read_Latency(30 downto 0) => S0_Read_Latency(30 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_3\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[6].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_29
     port map (
      \Accum_i_reg[0]_0\ => \GEN_acc[4].acc_inst_0_n_32\,
      \Accum_i_reg[0]_1\ => \GEN_acc[2].acc_inst_0_n_0\,
      \Accum_i_reg[0]_2\ => \GEN_acc[0].acc_inst_0_n_0\,
      \Accum_i_reg[10]_0\ => \GEN_acc[4].acc_inst_0_n_42\,
      \Accum_i_reg[10]_1\ => \GEN_acc[2].acc_inst_0_n_42\,
      \Accum_i_reg[10]_2\ => \GEN_acc[0].acc_inst_0_n_42\,
      \Accum_i_reg[11]_0\ => \GEN_acc[4].acc_inst_0_n_43\,
      \Accum_i_reg[11]_1\ => \GEN_acc[2].acc_inst_0_n_43\,
      \Accum_i_reg[11]_2\ => \GEN_acc[0].acc_inst_0_n_43\,
      \Accum_i_reg[12]_0\ => \GEN_acc[4].acc_inst_0_n_44\,
      \Accum_i_reg[12]_1\ => \GEN_acc[2].acc_inst_0_n_44\,
      \Accum_i_reg[12]_2\ => \GEN_acc[0].acc_inst_0_n_44\,
      \Accum_i_reg[13]_0\ => \GEN_acc[4].acc_inst_0_n_45\,
      \Accum_i_reg[13]_1\ => \GEN_acc[2].acc_inst_0_n_45\,
      \Accum_i_reg[13]_2\ => \GEN_acc[0].acc_inst_0_n_45\,
      \Accum_i_reg[14]_0\ => \GEN_acc[4].acc_inst_0_n_46\,
      \Accum_i_reg[14]_1\ => \GEN_acc[2].acc_inst_0_n_46\,
      \Accum_i_reg[14]_2\ => \GEN_acc[0].acc_inst_0_n_46\,
      \Accum_i_reg[15]_0\ => \GEN_acc[4].acc_inst_0_n_47\,
      \Accum_i_reg[15]_1\ => \GEN_acc[2].acc_inst_0_n_47\,
      \Accum_i_reg[15]_2\ => \GEN_acc[0].acc_inst_0_n_47\,
      \Accum_i_reg[16]_0\ => \GEN_acc[4].acc_inst_0_n_48\,
      \Accum_i_reg[16]_1\ => \GEN_acc[2].acc_inst_0_n_48\,
      \Accum_i_reg[16]_2\ => \GEN_acc[0].acc_inst_0_n_48\,
      \Accum_i_reg[17]_0\ => \GEN_acc[4].acc_inst_0_n_49\,
      \Accum_i_reg[17]_1\ => \GEN_acc[2].acc_inst_0_n_49\,
      \Accum_i_reg[17]_2\ => \GEN_acc[0].acc_inst_0_n_49\,
      \Accum_i_reg[18]_0\ => \GEN_acc[4].acc_inst_0_n_50\,
      \Accum_i_reg[18]_1\ => \GEN_acc[2].acc_inst_0_n_50\,
      \Accum_i_reg[18]_2\ => \GEN_acc[0].acc_inst_0_n_50\,
      \Accum_i_reg[19]_0\ => \GEN_acc[4].acc_inst_0_n_51\,
      \Accum_i_reg[19]_1\ => \GEN_acc[2].acc_inst_0_n_51\,
      \Accum_i_reg[19]_2\ => \GEN_acc[0].acc_inst_0_n_51\,
      \Accum_i_reg[1]_0\ => \GEN_acc[4].acc_inst_0_n_33\,
      \Accum_i_reg[1]_1\ => \GEN_acc[2].acc_inst_0_n_33\,
      \Accum_i_reg[1]_2\ => \GEN_acc[0].acc_inst_0_n_33\,
      \Accum_i_reg[20]_0\ => \GEN_acc[4].acc_inst_0_n_52\,
      \Accum_i_reg[20]_1\ => \GEN_acc[2].acc_inst_0_n_52\,
      \Accum_i_reg[20]_2\ => \GEN_acc[0].acc_inst_0_n_52\,
      \Accum_i_reg[21]_0\ => \GEN_acc[4].acc_inst_0_n_53\,
      \Accum_i_reg[21]_1\ => \GEN_acc[2].acc_inst_0_n_53\,
      \Accum_i_reg[21]_2\ => \GEN_acc[0].acc_inst_0_n_53\,
      \Accum_i_reg[22]_0\ => \GEN_acc[4].acc_inst_0_n_54\,
      \Accum_i_reg[22]_1\ => \GEN_acc[2].acc_inst_0_n_54\,
      \Accum_i_reg[22]_2\ => \GEN_acc[0].acc_inst_0_n_54\,
      \Accum_i_reg[23]_0\ => \GEN_acc[4].acc_inst_0_n_55\,
      \Accum_i_reg[23]_1\ => \GEN_acc[2].acc_inst_0_n_55\,
      \Accum_i_reg[23]_2\ => \GEN_acc[0].acc_inst_0_n_55\,
      \Accum_i_reg[24]_0\ => \GEN_acc[4].acc_inst_0_n_56\,
      \Accum_i_reg[24]_1\ => \GEN_acc[2].acc_inst_0_n_56\,
      \Accum_i_reg[24]_2\ => \GEN_acc[0].acc_inst_0_n_56\,
      \Accum_i_reg[25]_0\ => \GEN_acc[4].acc_inst_0_n_57\,
      \Accum_i_reg[25]_1\ => \GEN_acc[2].acc_inst_0_n_57\,
      \Accum_i_reg[25]_2\ => \GEN_acc[0].acc_inst_0_n_57\,
      \Accum_i_reg[26]_0\ => \GEN_acc[4].acc_inst_0_n_58\,
      \Accum_i_reg[26]_1\ => \GEN_acc[2].acc_inst_0_n_58\,
      \Accum_i_reg[26]_2\ => \GEN_acc[0].acc_inst_0_n_58\,
      \Accum_i_reg[27]_0\ => \GEN_acc[4].acc_inst_0_n_59\,
      \Accum_i_reg[27]_1\ => \GEN_acc[2].acc_inst_0_n_59\,
      \Accum_i_reg[27]_2\ => \GEN_acc[0].acc_inst_0_n_59\,
      \Accum_i_reg[28]_0\ => \GEN_acc[4].acc_inst_0_n_60\,
      \Accum_i_reg[28]_1\ => \GEN_acc[2].acc_inst_0_n_60\,
      \Accum_i_reg[28]_2\ => \GEN_acc[0].acc_inst_0_n_60\,
      \Accum_i_reg[29]_0\ => \GEN_acc[4].acc_inst_0_n_61\,
      \Accum_i_reg[29]_1\ => \GEN_acc[2].acc_inst_0_n_61\,
      \Accum_i_reg[29]_2\ => \GEN_acc[0].acc_inst_0_n_61\,
      \Accum_i_reg[2]_0\ => \GEN_acc[4].acc_inst_0_n_34\,
      \Accum_i_reg[2]_1\ => \GEN_acc[2].acc_inst_0_n_34\,
      \Accum_i_reg[2]_2\ => \GEN_acc[0].acc_inst_0_n_34\,
      \Accum_i_reg[30]_0\ => \GEN_acc[4].acc_inst_0_n_62\,
      \Accum_i_reg[30]_1\ => \GEN_acc[2].acc_inst_0_n_62\,
      \Accum_i_reg[30]_2\ => \GEN_acc[0].acc_inst_0_n_62\,
      \Accum_i_reg[31]_0\ => \GEN_acc[4].acc_inst_0_n_63\,
      \Accum_i_reg[31]_1\ => \GEN_acc[2].acc_inst_0_n_63\,
      \Accum_i_reg[31]_2\ => \GEN_acc[0].acc_inst_0_n_63\,
      \Accum_i_reg[3]_0\ => \GEN_acc[4].acc_inst_0_n_35\,
      \Accum_i_reg[3]_1\ => \GEN_acc[2].acc_inst_0_n_35\,
      \Accum_i_reg[3]_2\ => \GEN_acc[0].acc_inst_0_n_35\,
      \Accum_i_reg[4]_0\ => \GEN_acc[4].acc_inst_0_n_36\,
      \Accum_i_reg[4]_1\ => \GEN_acc[2].acc_inst_0_n_36\,
      \Accum_i_reg[4]_2\ => \GEN_acc[0].acc_inst_0_n_36\,
      \Accum_i_reg[5]_0\ => \GEN_acc[4].acc_inst_0_n_37\,
      \Accum_i_reg[5]_1\ => \GEN_acc[2].acc_inst_0_n_37\,
      \Accum_i_reg[5]_2\ => \GEN_acc[0].acc_inst_0_n_37\,
      \Accum_i_reg[6]_0\ => \GEN_acc[4].acc_inst_0_n_38\,
      \Accum_i_reg[6]_1\ => \GEN_acc[2].acc_inst_0_n_38\,
      \Accum_i_reg[6]_2\ => \GEN_acc[0].acc_inst_0_n_38\,
      \Accum_i_reg[7]_0\ => \GEN_acc[4].acc_inst_0_n_39\,
      \Accum_i_reg[7]_1\ => \GEN_acc[2].acc_inst_0_n_39\,
      \Accum_i_reg[7]_2\ => \GEN_acc[0].acc_inst_0_n_39\,
      \Accum_i_reg[8]_0\ => \GEN_acc[4].acc_inst_0_n_40\,
      \Accum_i_reg[8]_1\ => \GEN_acc[2].acc_inst_0_n_40\,
      \Accum_i_reg[8]_2\ => \GEN_acc[0].acc_inst_0_n_40\,
      \Accum_i_reg[9]_0\ => \GEN_acc[4].acc_inst_0_n_41\,
      \Accum_i_reg[9]_1\ => \GEN_acc[2].acc_inst_0_n_41\,
      \Accum_i_reg[9]_2\ => \GEN_acc[0].acc_inst_0_n_41\,
      \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31 downto 0) => \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      Lat_Addr_11downto2(1 downto 0) => Lat_Addr_11downto2(1 downto 0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]\,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_4\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[7].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_30
     port map (
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\(1 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29\(1 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(2 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30\(2 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\(3 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3 downto 0) => \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_256\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      SR(0) => SR(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(1),
      core_aclk => core_aclk,
      \out\(0) => \out\(0),
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_5\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[8].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_31
     port map (
      \Accum_i_reg[11]_0\(3 downto 0) => \Accum_i_reg[11]_1\(3 downto 0),
      \Accum_i_reg[15]_0\(3 downto 0) => \Accum_i_reg[15]_1\(3 downto 0),
      \Accum_i_reg[19]_0\(3 downto 0) => \Accum_i_reg[19]_1\(3 downto 0),
      \Accum_i_reg[23]_0\(3 downto 0) => \Accum_i_reg[23]_1\(3 downto 0),
      \Accum_i_reg[27]_0\(3 downto 0) => \Accum_i_reg[27]_1\(3 downto 0),
      \Accum_i_reg[31]_0\(3 downto 0) => \Accum_i_reg[31]_1\(3 downto 0),
      \Accum_i_reg[3]_0\(3 downto 0) => \Accum_i_reg[3]_1\(3 downto 0),
      \Accum_i_reg[7]_0\(3 downto 0) => \Accum_i_reg[7]_1\(3 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      SR(0) => SR(0),
      \Write_Latency_Int_reg[30]\(30 downto 0) => \Write_Latency_Int_reg[30]\(30 downto 0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_6\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc[9].acc_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_32
     port map (
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31 downto 0) => \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Lat_Addr_11downto2_CDC_reg[6]\ => \Lat_Addr_11downto2_CDC_reg[6]_0\,
      \Lat_Addr_11downto2_CDC_reg[7]\ => \Lat_Addr_11downto2_CDC_reg[7]_0\,
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_7\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[0].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_33
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_259\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Write_Latency_Int_reg[15]\(31 downto 0) => \Max_Write_Latency_Int_reg[15]\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_16\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[1].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_34
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_260\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Read_Latency_Int_reg[15]\(31 downto 0) => \Max_Read_Latency_Int_reg[15]\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_17\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[2].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_35
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_261\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Write_Latency_Int_reg[15]\(31 downto 0) => \Max_Write_Latency_Int_reg[15]_0\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_18\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[3].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_36
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_262\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Read_Latency_Int_reg[15]\(31 downto 0) => \Max_Read_Latency_Int_reg[15]_0\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_19\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[4].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_37
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_263\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Write_Latency_Int_reg[15]\(31 downto 0) => \Max_Write_Latency_Int_reg[15]_1\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_20\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\GEN_acc_extnd[5].acc_extnd_inst_0\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_acc_sample_profile_38
     port map (
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\(31 downto 0) => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_264\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0),
      \Max_Read_Latency_Int_reg[15]\(31 downto 0) => \Max_Read_Latency_Int_reg[15]_1\(31 downto 0),
      SR(0) => SR(0),
      core_aclk => core_aclk,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]_21\(0),
      \s_level_out_bus_d4_reg[1]\(0) => \s_level_out_bus_d4_reg[1]\(0)
    );
\MinMax_Read_Latency_En_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En(0),
      Q => \Accum_i_reg[0]_0\(0),
      R => core_aresetn(0)
    );
\MinMax_Read_Latency_En_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En(1),
      Q => \Accum_i_reg[0]_0\(1),
      R => core_aresetn(0)
    );
\MinMax_Read_Latency_En_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Read_Latency_En(2),
      Q => \Accum_i_reg[0]_0\(2),
      R => core_aresetn(0)
    );
\MinMax_Write_Latency_En_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En(0),
      Q => \Accum_i_reg[0]\(0),
      R => core_aresetn(0)
    );
\MinMax_Write_Latency_En_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En(1),
      Q => \Accum_i_reg[0]\(1),
      R => core_aresetn(0)
    );
\MinMax_Write_Latency_En_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Write_Latency_En(2),
      Q => \Accum_i_reg[0]\(2),
      R => core_aresetn(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_bus_d6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Wr_Lat_Start : out STD_LOGIC;
    Wr_Lat_End : out STD_LOGIC;
    Rd_Lat_Start : out STD_LOGIC;
    Rd_Lat_End : out STD_LOGIC;
    \IP2Bus_Data_sampled_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Global_Intr_En : out STD_LOGIC;
    \s_level_out_bus_d1_cdc_to_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_latency_start : out STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_latency_start_0 : out STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_latency_start_1 : out STD_LOGIC;
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ : out STD_LOGIC;
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rvalid_reg : out STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \IP2Bus_Data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \IP2Bus_Data_sampled_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    core_aclk : in STD_LOGIC;
    Bus2IP_RdCE : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Samp_Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Metric_Cnt_Reg_Set_Rd_En : in STD_LOGIC;
    Control_Set_Wr_En : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Trace_Filter_Rd_En : in STD_LOGIC;
    Event_Log_Set_Rd_En : in STD_LOGIC;
    Status_Reg_WIF_Rd_En : in STD_LOGIC;
    Status_Reg_FOC_Rd_En : in STD_LOGIC;
    Status_Reg_Set_Rd_En : in STD_LOGIC;
    \bus2ip_addr_i_reg[2]\ : in STD_LOGIC;
    \bus2ip_addr_i_reg[0]\ : in STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : in STD_LOGIC;
    Intr_Reg_Set_Rd_En : in STD_LOGIC;
    Control_Set_Rd_En : in STD_LOGIC;
    Addr_3downto0_is_0xC : in STD_LOGIC;
    Addr_3downto0_is_0x8 : in STD_LOGIC;
    Addr_3downto0_is_0x4 : in STD_LOGIC;
    p_14_in : in STD_LOGIC;
    Global_Intr_En_reg_0 : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0\ : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0\ : in STD_LOGIC;
    \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_0\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_1\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_2\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_3\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_4\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_5\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_6\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_7\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_8\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_9\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_10\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_11\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_12\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_13\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_14\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_15\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_16\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_17\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_18\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_19\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_20\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_21\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_22\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_23\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_24\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_25\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_26\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_27\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_28\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_29\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_30\ : in STD_LOGIC;
    \Lat_Addr_11downto2_CDC_reg[2]_31\ : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    Wr_Add_Issue_reg : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    Rd_Add_Issue_reg : in STD_LOGIC;
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    Wr_Add_Issue_reg_0 : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    Rd_Add_Issue_reg_0 : in STD_LOGIC;
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    Wr_Add_Issue_reg_1 : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    Rd_Add_Issue_reg_1 : in STD_LOGIC;
    \Accum_i_reg[0]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ : in STD_LOGIC;
    \Accum_i_reg[0]_0\ : in STD_LOGIC;
    \Accum_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[0]_1\ : in STD_LOGIC;
    \Accum_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[0]_2\ : in STD_LOGIC;
    \Accum_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[0]_3\ : in STD_LOGIC;
    \Accum_i_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[1]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0\ : in STD_LOGIC;
    \Accum_i_reg[1]_0\ : in STD_LOGIC;
    \Accum_i_reg[1]_1\ : in STD_LOGIC;
    \Accum_i_reg[1]_2\ : in STD_LOGIC;
    \Accum_i_reg[1]_3\ : in STD_LOGIC;
    \Accum_i_reg[2]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0\ : in STD_LOGIC;
    \Accum_i_reg[2]_0\ : in STD_LOGIC;
    \Accum_i_reg[2]_1\ : in STD_LOGIC;
    \Accum_i_reg[2]_2\ : in STD_LOGIC;
    \Accum_i_reg[2]_3\ : in STD_LOGIC;
    \Accum_i_reg[3]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0\ : in STD_LOGIC;
    \Accum_i_reg[3]_0\ : in STD_LOGIC;
    \Accum_i_reg[3]_1\ : in STD_LOGIC;
    \Accum_i_reg[3]_2\ : in STD_LOGIC;
    \Accum_i_reg[3]_3\ : in STD_LOGIC;
    \Accum_i_reg[4]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0\ : in STD_LOGIC;
    \Accum_i_reg[4]_0\ : in STD_LOGIC;
    \Accum_i_reg[4]_1\ : in STD_LOGIC;
    \Accum_i_reg[4]_2\ : in STD_LOGIC;
    \Accum_i_reg[4]_3\ : in STD_LOGIC;
    \Accum_i_reg[5]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0\ : in STD_LOGIC;
    \Accum_i_reg[5]_0\ : in STD_LOGIC;
    \Accum_i_reg[5]_1\ : in STD_LOGIC;
    \Accum_i_reg[5]_2\ : in STD_LOGIC;
    \Accum_i_reg[5]_3\ : in STD_LOGIC;
    \Accum_i_reg[6]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\ : in STD_LOGIC;
    \Accum_i_reg[6]_0\ : in STD_LOGIC;
    \Accum_i_reg[6]_1\ : in STD_LOGIC;
    \Accum_i_reg[6]_2\ : in STD_LOGIC;
    \Accum_i_reg[6]_3\ : in STD_LOGIC;
    \Accum_i_reg[7]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\ : in STD_LOGIC;
    \Accum_i_reg[7]_0\ : in STD_LOGIC;
    \Accum_i_reg[7]_1\ : in STD_LOGIC;
    \Accum_i_reg[7]_2\ : in STD_LOGIC;
    \Accum_i_reg[7]_3\ : in STD_LOGIC;
    \Accum_i_reg[8]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_0\ : in STD_LOGIC;
    \Accum_i_reg[8]_1\ : in STD_LOGIC;
    \Accum_i_reg[8]_2\ : in STD_LOGIC;
    \Accum_i_reg[8]_3\ : in STD_LOGIC;
    \Accum_i_reg[9]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\ : in STD_LOGIC;
    \Accum_i_reg[9]_0\ : in STD_LOGIC;
    \Accum_i_reg[9]_1\ : in STD_LOGIC;
    \Accum_i_reg[9]_2\ : in STD_LOGIC;
    \Accum_i_reg[9]_3\ : in STD_LOGIC;
    \Accum_i_reg[10]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\ : in STD_LOGIC;
    \Accum_i_reg[10]_0\ : in STD_LOGIC;
    \Accum_i_reg[10]_1\ : in STD_LOGIC;
    \Accum_i_reg[10]_2\ : in STD_LOGIC;
    \Accum_i_reg[10]_3\ : in STD_LOGIC;
    \Accum_i_reg[11]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\ : in STD_LOGIC;
    \Accum_i_reg[11]_0\ : in STD_LOGIC;
    \Accum_i_reg[11]_1\ : in STD_LOGIC;
    \Accum_i_reg[11]_2\ : in STD_LOGIC;
    \Accum_i_reg[11]_3\ : in STD_LOGIC;
    \Accum_i_reg[12]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\ : in STD_LOGIC;
    \Accum_i_reg[12]_0\ : in STD_LOGIC;
    \Accum_i_reg[12]_1\ : in STD_LOGIC;
    \Accum_i_reg[12]_2\ : in STD_LOGIC;
    \Accum_i_reg[12]_3\ : in STD_LOGIC;
    \Accum_i_reg[13]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\ : in STD_LOGIC;
    \Accum_i_reg[13]_0\ : in STD_LOGIC;
    \Accum_i_reg[13]_1\ : in STD_LOGIC;
    \Accum_i_reg[13]_2\ : in STD_LOGIC;
    \Accum_i_reg[13]_3\ : in STD_LOGIC;
    \Accum_i_reg[14]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\ : in STD_LOGIC;
    \Accum_i_reg[14]_0\ : in STD_LOGIC;
    \Accum_i_reg[14]_1\ : in STD_LOGIC;
    \Accum_i_reg[14]_2\ : in STD_LOGIC;
    \Accum_i_reg[14]_3\ : in STD_LOGIC;
    \Accum_i_reg[15]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\ : in STD_LOGIC;
    \Accum_i_reg[15]_0\ : in STD_LOGIC;
    \Accum_i_reg[15]_1\ : in STD_LOGIC;
    \Accum_i_reg[15]_2\ : in STD_LOGIC;
    \Accum_i_reg[15]_3\ : in STD_LOGIC;
    \Accum_i_reg[16]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0\ : in STD_LOGIC;
    \Accum_i_reg[16]_0\ : in STD_LOGIC;
    \Accum_i_reg[16]_1\ : in STD_LOGIC;
    \Accum_i_reg[16]_2\ : in STD_LOGIC;
    \Accum_i_reg[16]_3\ : in STD_LOGIC;
    \Accum_i_reg[17]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0\ : in STD_LOGIC;
    \Accum_i_reg[17]_0\ : in STD_LOGIC;
    \Accum_i_reg[17]_1\ : in STD_LOGIC;
    \Accum_i_reg[17]_2\ : in STD_LOGIC;
    \Accum_i_reg[17]_3\ : in STD_LOGIC;
    \Accum_i_reg[18]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0\ : in STD_LOGIC;
    \Accum_i_reg[18]_0\ : in STD_LOGIC;
    \Accum_i_reg[18]_1\ : in STD_LOGIC;
    \Accum_i_reg[18]_2\ : in STD_LOGIC;
    \Accum_i_reg[18]_3\ : in STD_LOGIC;
    \Accum_i_reg[19]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0\ : in STD_LOGIC;
    \Accum_i_reg[19]_0\ : in STD_LOGIC;
    \Accum_i_reg[19]_1\ : in STD_LOGIC;
    \Accum_i_reg[19]_2\ : in STD_LOGIC;
    \Accum_i_reg[19]_3\ : in STD_LOGIC;
    \Accum_i_reg[20]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0\ : in STD_LOGIC;
    \Accum_i_reg[20]_0\ : in STD_LOGIC;
    \Accum_i_reg[20]_1\ : in STD_LOGIC;
    \Accum_i_reg[20]_2\ : in STD_LOGIC;
    \Accum_i_reg[20]_3\ : in STD_LOGIC;
    \Accum_i_reg[21]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0\ : in STD_LOGIC;
    \Accum_i_reg[21]_0\ : in STD_LOGIC;
    \Accum_i_reg[21]_1\ : in STD_LOGIC;
    \Accum_i_reg[21]_2\ : in STD_LOGIC;
    \Accum_i_reg[21]_3\ : in STD_LOGIC;
    \Accum_i_reg[22]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0\ : in STD_LOGIC;
    \Accum_i_reg[22]_0\ : in STD_LOGIC;
    \Accum_i_reg[22]_1\ : in STD_LOGIC;
    \Accum_i_reg[22]_2\ : in STD_LOGIC;
    \Accum_i_reg[22]_3\ : in STD_LOGIC;
    \Accum_i_reg[23]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0\ : in STD_LOGIC;
    \Accum_i_reg[23]_0\ : in STD_LOGIC;
    \Accum_i_reg[23]_1\ : in STD_LOGIC;
    \Accum_i_reg[23]_2\ : in STD_LOGIC;
    \Accum_i_reg[23]_3\ : in STD_LOGIC;
    \Accum_i_reg[24]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\ : in STD_LOGIC;
    \Accum_i_reg[24]_0\ : in STD_LOGIC;
    \Accum_i_reg[24]_1\ : in STD_LOGIC;
    \Accum_i_reg[24]_2\ : in STD_LOGIC;
    \Accum_i_reg[24]_3\ : in STD_LOGIC;
    \Accum_i_reg[25]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\ : in STD_LOGIC;
    \Accum_i_reg[25]_0\ : in STD_LOGIC;
    \Accum_i_reg[25]_1\ : in STD_LOGIC;
    \Accum_i_reg[25]_2\ : in STD_LOGIC;
    \Accum_i_reg[25]_3\ : in STD_LOGIC;
    \Accum_i_reg[26]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\ : in STD_LOGIC;
    \Accum_i_reg[26]_0\ : in STD_LOGIC;
    \Accum_i_reg[26]_1\ : in STD_LOGIC;
    \Accum_i_reg[26]_2\ : in STD_LOGIC;
    \Accum_i_reg[26]_3\ : in STD_LOGIC;
    \Accum_i_reg[27]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\ : in STD_LOGIC;
    \Accum_i_reg[27]_0\ : in STD_LOGIC;
    \Accum_i_reg[27]_1\ : in STD_LOGIC;
    \Accum_i_reg[27]_2\ : in STD_LOGIC;
    \Accum_i_reg[27]_3\ : in STD_LOGIC;
    \Accum_i_reg[28]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\ : in STD_LOGIC;
    \Accum_i_reg[28]_0\ : in STD_LOGIC;
    \Accum_i_reg[28]_1\ : in STD_LOGIC;
    \Accum_i_reg[28]_2\ : in STD_LOGIC;
    \Accum_i_reg[28]_3\ : in STD_LOGIC;
    \Accum_i_reg[29]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\ : in STD_LOGIC;
    \Accum_i_reg[29]_0\ : in STD_LOGIC;
    \Accum_i_reg[29]_1\ : in STD_LOGIC;
    \Accum_i_reg[29]_2\ : in STD_LOGIC;
    \Accum_i_reg[29]_3\ : in STD_LOGIC;
    \Accum_i_reg[30]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\ : in STD_LOGIC;
    \Accum_i_reg[30]_0\ : in STD_LOGIC;
    \Accum_i_reg[30]_1\ : in STD_LOGIC;
    \Accum_i_reg[30]_2\ : in STD_LOGIC;
    \Accum_i_reg[30]_3\ : in STD_LOGIC;
    \Accum_i_reg[31]_3\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\ : in STD_LOGIC;
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\ : in STD_LOGIC;
    \Accum_i_reg[31]_4\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_5\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_6\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_7\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_8\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_9\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Accum_i_reg[31]_10\ : in STD_LOGIC;
    \Accum_i_reg[31]_11\ : in STD_LOGIC;
    \Accum_i_reg[31]_12\ : in STD_LOGIC;
    \Accum_i_reg[31]_13\ : in STD_LOGIC;
    \s_level_out_bus_d4_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Sample_Interval_Cnt_Lapse : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    rvalid_reg_0 : in STD_LOGIC;
    capture_event_sync : in STD_LOGIC;
    \bus2ip_addr_i_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    write_req_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus2ip_addr_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \IER_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Intr_Reg_ISR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile : entity is "axi_perf_mon_v5_0_12_register_module_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile is
  signal A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gen_metric_ram.metric_ram_cdcr_reg_0\ : STD_LOGIC;
  signal \^gen_metric_ram.metric_ram_cdcr_reg_1\ : STD_LOGIC;
  signal \^gen_metric_ram.metric_ram_cdcr_reg_2\ : STD_LOGIC;
  signal \^gen_metric_ram.metric_ram_cdcr_reg_3\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\ : STD_LOGIC;
  signal \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\ : STD_LOGIC;
  signal \^global_intr_en\ : STD_LOGIC;
  signal IP2Bus_Data1 : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[12]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[13]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[14]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[16]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[17]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[18]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[1]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[20]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[21]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[22]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[24]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[25]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[26]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[28]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[29]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[30]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[31]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_5_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_6_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_7_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[6]_i_9_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[7]_i_4_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[8]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[9]_i_3_n_0\ : STD_LOGIC;
  signal \^ip2bus_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ip2bus_data_sampled_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Lat_Addr_11downto2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Lat_Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0x8 : STD_LOGIC;
  signal Lat_Addr_3downto0_is_0xC : STD_LOGIC;
  signal Lat_Control_Set_Rd_En : STD_LOGIC;
  signal Lat_Event_Log_Set_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_GIE_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_IER_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_ISR_Rd_En : STD_LOGIC;
  signal Lat_Intr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Sample_Interval_Rd_En : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_d2 : STD_LOGIC;
  signal Lat_Sample_Reg_Rd_En_d3 : STD_LOGIC;
  signal Lat_Status_Reg_FOC_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Status_Reg_WIF_Rd_En : STD_LOGIC;
  signal Lat_Trace_Filter_Rd_En : STD_LOGIC;
  signal Metric_Ram_Data_In : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_ram_Out_Reg_CDCR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal RValid : STD_LOGIC;
  signal Rd_En_sync : STD_LOGIC;
  signal \^rd_lat_end\ : STD_LOGIC;
  signal \^rd_lat_start\ : STD_LOGIC;
  signal Sample_Reg_Rd_First : STD_LOGIC;
  signal Sample_Time_Diff_Reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Trace_ctrl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \Trace_ctrl_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \^wr_lat_end\ : STD_LOGIC;
  signal \^wr_lat_start\ : STD_LOGIC;
  signal cdc_sync_inst2_n_2 : STD_LOGIC;
  signal cdc_sync_inst2_n_3 : STD_LOGIC;
  signal cdc_sync_inst2_n_4 : STD_LOGIC;
  signal cdc_sync_inst2_n_5 : STD_LOGIC;
  signal eventlog_fifo_rden_n_1 : STD_LOGIC;
  signal eventlog_fifo_rden_n_10 : STD_LOGIC;
  signal eventlog_fifo_rden_n_11 : STD_LOGIC;
  signal eventlog_fifo_rden_n_12 : STD_LOGIC;
  signal eventlog_fifo_rden_n_13 : STD_LOGIC;
  signal eventlog_fifo_rden_n_14 : STD_LOGIC;
  signal eventlog_fifo_rden_n_15 : STD_LOGIC;
  signal eventlog_fifo_rden_n_16 : STD_LOGIC;
  signal eventlog_fifo_rden_n_17 : STD_LOGIC;
  signal eventlog_fifo_rden_n_18 : STD_LOGIC;
  signal eventlog_fifo_rden_n_19 : STD_LOGIC;
  signal eventlog_fifo_rden_n_2 : STD_LOGIC;
  signal eventlog_fifo_rden_n_20 : STD_LOGIC;
  signal eventlog_fifo_rden_n_21 : STD_LOGIC;
  signal eventlog_fifo_rden_n_22 : STD_LOGIC;
  signal eventlog_fifo_rden_n_23 : STD_LOGIC;
  signal eventlog_fifo_rden_n_24 : STD_LOGIC;
  signal eventlog_fifo_rden_n_25 : STD_LOGIC;
  signal eventlog_fifo_rden_n_26 : STD_LOGIC;
  signal eventlog_fifo_rden_n_27 : STD_LOGIC;
  signal eventlog_fifo_rden_n_28 : STD_LOGIC;
  signal eventlog_fifo_rden_n_29 : STD_LOGIC;
  signal eventlog_fifo_rden_n_3 : STD_LOGIC;
  signal eventlog_fifo_rden_n_30 : STD_LOGIC;
  signal eventlog_fifo_rden_n_31 : STD_LOGIC;
  signal eventlog_fifo_rden_n_32 : STD_LOGIC;
  signal eventlog_fifo_rden_n_4 : STD_LOGIC;
  signal eventlog_fifo_rden_n_5 : STD_LOGIC;
  signal eventlog_fifo_rden_n_6 : STD_LOGIC;
  signal eventlog_fifo_rden_n_7 : STD_LOGIC;
  signal eventlog_fifo_rden_n_8 : STD_LOGIC;
  signal eventlog_fifo_rden_n_9 : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_in_d1_cdc_from_reg0 : STD_LOGIC;
  signal \^s_level_out_bus_d1_cdc_to_reg[2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s_level_out_bus_d6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "INDEPENDENT";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is "GEN_METRIC_RAM.Metric_ram_CDCR";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_490\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_491\ : label is "soft_lutpair235";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\ : label is "no";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_7\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \IP2Bus_Data[1]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_6\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_7\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_5\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_5\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_6\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \IP2Bus_Data[4]_i_6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_7\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_8\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \IP2Bus_Data[7]_i_4\ : label is "soft_lutpair227";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ <= \^gen_metric_ram.metric_ram_cdcr_reg_0\;
  \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ <= \^gen_metric_ram.metric_ram_cdcr_reg_1\;
  \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ <= \^gen_metric_ram.metric_ram_cdcr_reg_2\;
  \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ <= \^gen_metric_ram.metric_ram_cdcr_reg_3\;
  Global_Intr_En <= \^global_intr_en\;
  \IP2Bus_Data_reg[31]_0\(31 downto 0) <= \^ip2bus_data_reg[31]_0\(31 downto 0);
  \IP2Bus_Data_sampled_reg[31]\(0) <= \^ip2bus_data_sampled_reg[31]\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  Rd_Lat_End <= \^rd_lat_end\;
  Rd_Lat_Start <= \^rd_lat_start\;
  Wr_Lat_End <= \^wr_lat_end\;
  Wr_Lat_Start <= \^wr_lat_start\;
  \s_level_out_bus_d1_cdc_to_reg[2]\(2 downto 0) <= \^s_level_out_bus_d1_cdc_to_reg[2]\(2 downto 0);
  s_level_out_bus_d6(0) <= \^s_level_out_bus_d6\(0);
Event_Log_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(8),
      Q => \^d\(2),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 10) => Lat_Addr_11downto2(9 downto 5),
      ADDRARDADDR(9) => \^q\(1),
      ADDRARDADDR(8) => Lat_Addr_11downto2(3),
      ADDRARDADDR(7) => \^q\(0),
      ADDRARDADDR(6 downto 5) => Lat_Addr_11downto2(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => core_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => Metric_Ram_Data_In(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => Metric_ram_Out_Reg_CDCR(31 downto 0),
      DOBDO(31 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_SBITERR_UNCONNECTED\,
      WEA(3) => Rd_En_sync,
      WEA(2) => Rd_En_sync,
      WEA(1) => Rd_En_sync,
      WEA(0) => Rd_En_sync,
      WEBWE(7 downto 0) => B"00000000"
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(31)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(22)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[15]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_16\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(14),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(14),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(14),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(14),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[14]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_17\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(13),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(13),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(13),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(13),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[13]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_18\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(21)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(12),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(12),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(12),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(12),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[12]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_19\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(11),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(11),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(11),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(11),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[11]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_20\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(10),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(10),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(10),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(10),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(20)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[10]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_21\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(9),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(9),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(9),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(9),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[9]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_22\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(8),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(8),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(8),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(8),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[8]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_23\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(19)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(7),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(7),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(7),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(7),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[7]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_24\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(6),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(6),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(6),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(6),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[6]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_25\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(5),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(5),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(5),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(18)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[5]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_26\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(4),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(4),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(4),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(4),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[4]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_27\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(3),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(3),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(3),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(3),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[3]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_28\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(17)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(2),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(2),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(2),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(2),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[2]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_29\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(1),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(1),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(1),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(1),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[1]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_30\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(0),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(0),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(0),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(0),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(16)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[0]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_31\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Lat_Addr_11downto2(1),
      I1 => Lat_Addr_11downto2(9),
      I2 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      I1 => Lat_Addr_11downto2(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^gen_metric_ram.metric_ram_cdcr_reg_3\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      I1 => Lat_Addr_11downto2(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^gen_metric_ram.metric_ram_cdcr_reg_2\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(31),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(31),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      I1 => Lat_Addr_11downto2(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^gen_metric_ram.metric_ram_cdcr_reg_3\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      I1 => Lat_Addr_11downto2(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^gen_metric_ram.metric_ram_cdcr_reg_2\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0\,
      I1 => \Accum_i_reg[31]_8\(31),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(31),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Lat_Addr_11downto2(9),
      I1 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(15)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Lat_Addr_11downto2(0),
      I1 => Lat_Addr_11downto2(5),
      I2 => Lat_Addr_11downto2(8),
      I3 => Lat_Addr_11downto2(9),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[31]_11\,
      I2 => \Accum_i_reg[31]_0\(31),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[31]_10\,
      I2 => \Accum_i_reg[31]\(31),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(31),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[31]_13\,
      I2 => \Accum_i_reg[31]_2\(31),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(31),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[31]_12\,
      I2 => \Accum_i_reg[31]_1\(31),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(30),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(30),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(14)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(30),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(30),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[30]_1\,
      I2 => \Accum_i_reg[31]_0\(30),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(30),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[30]_0\,
      I2 => \Accum_i_reg[31]\(30),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(30),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[30]_3\,
      I2 => \Accum_i_reg[31]_2\(30),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(30),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[30]_2\,
      I2 => \Accum_i_reg[31]_1\(30),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(30),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(29),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(29),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(13)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(29),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(29),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[29]_1\,
      I2 => \Accum_i_reg[31]_0\(29),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(29),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[29]_0\,
      I2 => \Accum_i_reg[31]\(29),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(29),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[29]_3\,
      I2 => \Accum_i_reg[31]_2\(29),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(29),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[29]_2\,
      I2 => \Accum_i_reg[31]_1\(29),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(29),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(28),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(28),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(30)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(12)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(28),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(28),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[28]_1\,
      I2 => \Accum_i_reg[31]_0\(28),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(28),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[28]_0\,
      I2 => \Accum_i_reg[31]\(28),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(28),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[28]_3\,
      I2 => \Accum_i_reg[31]_2\(28),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(28),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[28]_2\,
      I2 => \Accum_i_reg[31]_1\(28),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(28),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(27),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(27),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(11)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(27),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(27),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[27]_1\,
      I2 => \Accum_i_reg[31]_0\(27),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(27),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[27]_0\,
      I2 => \Accum_i_reg[31]\(27),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(27),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[27]_3\,
      I2 => \Accum_i_reg[31]_2\(27),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(27),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[27]_2\,
      I2 => \Accum_i_reg[31]_1\(27),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(27),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(26),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(26),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(10)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(26),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(26),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[26]_1\,
      I2 => \Accum_i_reg[31]_0\(26),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(26),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[26]_0\,
      I2 => \Accum_i_reg[31]\(26),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(26),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[26]_3\,
      I2 => \Accum_i_reg[31]_2\(26),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(26),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[26]_2\,
      I2 => \Accum_i_reg[31]_1\(26),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(26),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(25),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(25),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(9)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(25),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(25),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[25]_1\,
      I2 => \Accum_i_reg[31]_0\(25),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(25),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[25]_0\,
      I2 => \Accum_i_reg[31]\(25),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(25),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[25]_3\,
      I2 => \Accum_i_reg[31]_2\(25),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(25),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[25]_2\,
      I2 => \Accum_i_reg[31]_1\(25),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(25),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(24),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(24),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(8)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(24),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(24),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[24]_1\,
      I2 => \Accum_i_reg[31]_0\(24),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(24),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[24]_0\,
      I2 => \Accum_i_reg[31]\(24),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(24),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[24]_3\,
      I2 => \Accum_i_reg[31]_2\(24),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(24),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[24]_2\,
      I2 => \Accum_i_reg[31]_1\(24),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(24),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(23),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(23),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(7)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(23),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(23),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[23]_1\,
      I2 => \Accum_i_reg[31]_0\(23),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(23),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[23]_0\,
      I2 => \Accum_i_reg[31]\(23),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(23),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[23]_3\,
      I2 => \Accum_i_reg[31]_2\(23),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(23),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[23]_2\,
      I2 => \Accum_i_reg[31]_1\(23),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(23),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(22),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(22),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(6)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(22),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(22),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[22]_1\,
      I2 => \Accum_i_reg[31]_0\(22),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(22),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[22]_0\,
      I2 => \Accum_i_reg[31]\(22),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(22),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[22]_3\,
      I2 => \Accum_i_reg[31]_2\(22),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(22),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[22]_2\,
      I2 => \Accum_i_reg[31]_1\(22),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(22),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(21),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(21),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(5)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(21),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(21),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[21]_1\,
      I2 => \Accum_i_reg[31]_0\(21),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(21),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[21]_0\,
      I2 => \Accum_i_reg[31]\(21),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(21),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[21]_3\,
      I2 => \Accum_i_reg[31]_2\(21),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(21),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[21]_2\,
      I2 => \Accum_i_reg[31]_1\(21),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(21),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(20),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(20),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(4)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(20),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(20),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[20]_1\,
      I2 => \Accum_i_reg[31]_0\(20),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(20),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[20]_0\,
      I2 => \Accum_i_reg[31]\(20),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(20),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[20]_3\,
      I2 => \Accum_i_reg[31]_2\(20),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(20),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[20]_2\,
      I2 => \Accum_i_reg[31]_1\(20),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(20),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(19),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(19),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(3)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(19),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(19),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[19]_1\,
      I2 => \Accum_i_reg[31]_0\(19),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(19),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[19]_0\,
      I2 => \Accum_i_reg[31]\(19),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(19),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[19]_3\,
      I2 => \Accum_i_reg[31]_2\(19),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(19),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[19]_2\,
      I2 => \Accum_i_reg[31]_1\(19),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(19),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(18),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(18),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(29)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(2)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(18),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(18),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[18]_1\,
      I2 => \Accum_i_reg[31]_0\(18),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(18),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[18]_0\,
      I2 => \Accum_i_reg[31]\(18),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(18),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[18]_3\,
      I2 => \Accum_i_reg[31]_2\(18),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(18),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[18]_2\,
      I2 => \Accum_i_reg[31]_1\(18),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(18),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(17),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(17),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(1)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(17),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(17),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[17]_1\,
      I2 => \Accum_i_reg[31]_0\(17),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(17),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[17]_0\,
      I2 => \Accum_i_reg[31]\(17),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(17),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[17]_3\,
      I2 => \Accum_i_reg[31]_2\(17),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(17),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[17]_2\,
      I2 => \Accum_i_reg[31]_1\(17),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(17),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(16),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(16),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(0)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(16),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(16),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[16]_1\,
      I2 => \Accum_i_reg[31]_0\(16),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(16),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[16]_0\,
      I2 => \Accum_i_reg[31]\(16),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(16),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[16]_3\,
      I2 => \Accum_i_reg[31]_2\(16),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(16),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[16]_2\,
      I2 => \Accum_i_reg[31]_1\(16),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(16),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(15),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(15),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(31),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(31),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(15),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(15),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[15]_1\,
      I2 => \Accum_i_reg[31]_0\(15),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(15),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[15]_0\,
      I2 => \Accum_i_reg[31]\(15),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(15),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[15]_3\,
      I2 => \Accum_i_reg[31]_2\(15),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(15),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[15]_2\,
      I2 => \Accum_i_reg[31]_1\(15),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(15),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(14),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(14),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(31),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(31),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(14),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(14),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[14]_1\,
      I2 => \Accum_i_reg[31]_0\(14),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(14),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[14]_0\,
      I2 => \Accum_i_reg[31]\(14),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(14),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[14]_3\,
      I2 => \Accum_i_reg[31]_2\(14),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(14),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[14]_2\,
      I2 => \Accum_i_reg[31]_1\(14),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(14),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(13),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(13),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[31]_3\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(13),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(13),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[13]_1\,
      I2 => \Accum_i_reg[31]_0\(13),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(13),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[13]_0\,
      I2 => \Accum_i_reg[31]\(13),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(13),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[13]_3\,
      I2 => \Accum_i_reg[31]_2\(13),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(13),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[13]_2\,
      I2 => \Accum_i_reg[31]_1\(13),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(13),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(12),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(12),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(12),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(12),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[12]_1\,
      I2 => \Accum_i_reg[31]_0\(12),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(12),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[12]_0\,
      I2 => \Accum_i_reg[31]\(12),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(12),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[12]_3\,
      I2 => \Accum_i_reg[31]_2\(12),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(12),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[12]_2\,
      I2 => \Accum_i_reg[31]_1\(12),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(12),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(11),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(11),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Lat_Addr_11downto2(0),
      I1 => Lat_Addr_11downto2(8),
      I2 => Lat_Addr_11downto2(9),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(11),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(11),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[11]_1\,
      I2 => \Accum_i_reg[31]_0\(11),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(11),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[11]_0\,
      I2 => \Accum_i_reg[31]\(11),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(11),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[11]_3\,
      I2 => \Accum_i_reg[31]_2\(11),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(11),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[11]_2\,
      I2 => \Accum_i_reg[31]_1\(11),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(11),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(10),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(10),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(30),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(30),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(10),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(10),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[10]_1\,
      I2 => \Accum_i_reg[31]_0\(10),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(10),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[10]_0\,
      I2 => \Accum_i_reg[31]\(10),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(10),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[10]_3\,
      I2 => \Accum_i_reg[31]_2\(10),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(10),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[10]_2\,
      I2 => \Accum_i_reg[31]_1\(10),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(10),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(9),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(9),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(30),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(30),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(9),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(9),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[9]_1\,
      I2 => \Accum_i_reg[31]_0\(9),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(9),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[9]_0\,
      I2 => \Accum_i_reg[31]\(9),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(9),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[9]_3\,
      I2 => \Accum_i_reg[31]_2\(9),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(9),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[9]_2\,
      I2 => \Accum_i_reg[31]_1\(9),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(9),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(8),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(8),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(28)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[30]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(8),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(8),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[8]_1\,
      I2 => \Accum_i_reg[31]_0\(8),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(8),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[8]_0\,
      I2 => \Accum_i_reg[31]\(8),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(8),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[8]_3\,
      I2 => \Accum_i_reg[31]_2\(8),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(8),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[8]_2\,
      I2 => \Accum_i_reg[31]_1\(8),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(8),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(7),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(7),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(7),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(7),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[7]_1\,
      I2 => \Accum_i_reg[31]_0\(7),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(7),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[7]_0\,
      I2 => \Accum_i_reg[31]\(7),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(7),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[7]_3\,
      I2 => \Accum_i_reg[31]_2\(7),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(7),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[7]_2\,
      I2 => \Accum_i_reg[31]_1\(7),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(7),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_417_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(6),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(6),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_419_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(29),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(29),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(6),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(6),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_420_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[6]_1\,
      I2 => \Accum_i_reg[31]_0\(6),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(6),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_424_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[6]_0\,
      I2 => \Accum_i_reg[31]\(6),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(6),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_425_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[6]_3\,
      I2 => \Accum_i_reg[31]_2\(6),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(6),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_426_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[6]_2\,
      I2 => \Accum_i_reg[31]_1\(6),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(6),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_427_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(5),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_429_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(29),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(29),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(5),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_430_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[5]_1\,
      I2 => \Accum_i_reg[31]_0\(5),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(5),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_434_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[5]_0\,
      I2 => \Accum_i_reg[31]\(5),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(5),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_435_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[5]_3\,
      I2 => \Accum_i_reg[31]_2\(5),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(5),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_436_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[5]_2\,
      I2 => \Accum_i_reg[31]_1\(5),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(5),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_437_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(4),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(4),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_439_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[29]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(4),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(4),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_440_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[4]_1\,
      I2 => \Accum_i_reg[31]_0\(4),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(4),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_444_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[4]_0\,
      I2 => \Accum_i_reg[31]\(4),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(4),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_445_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[4]_3\,
      I2 => \Accum_i_reg[31]_2\(4),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(4),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_446_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[4]_2\,
      I2 => \Accum_i_reg[31]_1\(4),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(4),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_447_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(3),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(3),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_449_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_2\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(3),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(3),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_450_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[3]_1\,
      I2 => \Accum_i_reg[31]_0\(3),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(3),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_454_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[3]_0\,
      I2 => \Accum_i_reg[31]\(3),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(3),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_455_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[3]_3\,
      I2 => \Accum_i_reg[31]_2\(3),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(3),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_456_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[3]_2\,
      I2 => \Accum_i_reg[31]_1\(3),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(3),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_457_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(2),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(2),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_459_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(28),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(28),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(2),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(2),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_460_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[2]_1\,
      I2 => \Accum_i_reg[31]_0\(2),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(2),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_464_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[2]_0\,
      I2 => \Accum_i_reg[31]\(2),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(2),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_465_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[2]_3\,
      I2 => \Accum_i_reg[31]_2\(2),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(2),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_466_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[2]_2\,
      I2 => \Accum_i_reg[31]_1\(2),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(2),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_467_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(1),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(1),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_469_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(28),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(28),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(1),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(1),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_470_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[1]_1\,
      I2 => \Accum_i_reg[31]_0\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(1),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_474_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[1]_0\,
      I2 => \Accum_i_reg[31]\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(1),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_475_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[1]_3\,
      I2 => \Accum_i_reg[31]_2\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(1),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_476_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[1]_2\,
      I2 => \Accum_i_reg[31]_1\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(1),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_477_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_5\(0),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(0),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_479_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[28]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \Accum_i_reg[31]_8\(0),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(0),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_480_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\,
      I1 => \Accum_i_reg[0]_1\,
      I2 => \Accum_i_reg[31]_0\(0),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(0),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_484_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\,
      I1 => \Accum_i_reg[0]_0\,
      I2 => \Accum_i_reg[31]\(0),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(0),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_485_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I1 => \Accum_i_reg[0]_3\,
      I2 => \Accum_i_reg[31]_2\(0),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(0),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_486_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\,
      I1 => \Accum_i_reg[0]_2\,
      I2 => \Accum_i_reg[31]_1\(0),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I4 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(0),
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_487_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => Lat_Addr_11downto2(0),
      I1 => Lat_Addr_11downto2(8),
      I2 => Lat_Addr_11downto2(9),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_489_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_3\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_490\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Lat_Addr_11downto2(7),
      I1 => Lat_Addr_11downto2(6),
      I2 => Lat_Addr_11downto2(3),
      O => \^gen_metric_ram.metric_ram_cdcr_reg_3\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_491\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Lat_Addr_11downto2(6),
      I1 => Lat_Addr_11downto2(7),
      I2 => Lat_Addr_11downto2(3),
      O => \^gen_metric_ram.metric_ram_cdcr_reg_2\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_3\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_492_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^gen_metric_ram.metric_ram_cdcr_reg_2\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_493_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(31),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(31),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_494_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => Lat_Addr_11downto2(8),
      I1 => Lat_Addr_11downto2(9),
      I2 => Lat_Addr_11downto2(0),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_495_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(31),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(31),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_496_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_498\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Addr_11downto2(6),
      I1 => Lat_Addr_11downto2(7),
      I2 => Lat_Addr_11downto2(3),
      O => \^gen_metric_ram.metric_ram_cdcr_reg_1\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_499\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Addr_11downto2(7),
      I1 => Lat_Addr_11downto2(6),
      I2 => Lat_Addr_11downto2(3),
      O => \^gen_metric_ram.metric_ram_cdcr_reg_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(27)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(27),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(27),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_502_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => Lat_Addr_11downto2(5),
      I2 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_504_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_508_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(27),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(27),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(30),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(30),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_514_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(30),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(30),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_515_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[27]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(29),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(29),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_527_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(29),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(29),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_528_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_4\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(26),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(26),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(28),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(28),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_540_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(28),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(28),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_541_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(26),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(26),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(27),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(27),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_553_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(27),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(27),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_554_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[26]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(26),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(26),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_566_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(26),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(26),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_567_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_5\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(25),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(25),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_579_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(25),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(25),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(25),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(25),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_580_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(25),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(25),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(24),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(24),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_592_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(24),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(24),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_593_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(26)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[25]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(23),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(23),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_605_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(23),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(23),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_606_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_6\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(22),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(22),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_618_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(22),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(22),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_619_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(24),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(24),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(24),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(24),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(21),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(21),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_631_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(21),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(21),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_632_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[24]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(20),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(20),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_644_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(20),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(20),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_645_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_7\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(19),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(19),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_657_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(19),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(19),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_658_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(23),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(23),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(23),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(23),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(18),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(18),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_670_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(18),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(18),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_671_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[23]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(17),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(17),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_683_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(17),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(17),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_684_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_8\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(16),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(16),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_696_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(16),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(16),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_697_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(25)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(22),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(22),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(15),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(15),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_709_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(22),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(22),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(15),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(15),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_710_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[22]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(14),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(14),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_722_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(14),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(14),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_723_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_9\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(13),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(13),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_735_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(13),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(13),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_736_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(21),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(21),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(12),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(12),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_748_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(12),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(12),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_749_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(21),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(21),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[21]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(11),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(11),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_761_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(11),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(11),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_762_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_10\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(10),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(10),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_774_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(10),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(10),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_775_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(20),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(20),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(9),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(9),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_787_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(9),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(9),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_788_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(20),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(20),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(24)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[20]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(8),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(8),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_800_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(8),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(8),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_801_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_11\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(7),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(7),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_813_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(7),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(7),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_814_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(19),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(19),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(6),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(6),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_826_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(6),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(6),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_827_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(19),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(19),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(5),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(5),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_839_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[19]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(5),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(5),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_840_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_12\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(4),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(4),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_852_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(4),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(4),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_853_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(18),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(18),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(3),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(3),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_865_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(3),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(3),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_866_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(18),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(18),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(2),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(2),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_878_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(2),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(2),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_879_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[18]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_13\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(1),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(1),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_891_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(1),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(1),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_892_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBABBBABBBA"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0\,
      I1 => Lat_Addr_11downto2(1),
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0\,
      O => Metric_Ram_Data_In(23)
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(17),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(17),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_6\(0),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(0),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_904_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800000088000000"
    )
        port map (
      I0 => \Accum_i_reg[31]_9\(0),
      I1 => \^gen_metric_ram.metric_ram_cdcr_reg_0\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(0),
      I3 => Lat_Addr_11downto2(5),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_506_n_0\,
      I5 => \^gen_metric_ram.metric_ram_cdcr_reg_1\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_905_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(17),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(17),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[17]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_14\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(16),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(16),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(16),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(16),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A8A8AA88"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0\,
      I1 => \Accum_i_reg[16]\,
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\,
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDFDFDFDFC"
    )
        port map (
      I0 => Lat_Addr_11downto2(5),
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0\,
      I2 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0\,
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0\,
      I5 => \Lat_Addr_11downto2_CDC_reg[2]_15\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0\,
      I1 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0\,
      I2 => \Accum_i_reg[31]_4\(15),
      I3 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(15),
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0\
    );
\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFF888"
    )
        port map (
      I0 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0\,
      I1 => \Accum_i_reg[31]_7\(15),
      I2 => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(15),
      I3 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0\,
      I4 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0\,
      I5 => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0\,
      O => \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0\
    );
\GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0\,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(0),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0\,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(1),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\,
      Q => \^s_level_out_bus_d1_cdc_to_reg[2]\(2),
      S => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(0),
      Q => \^ip2bus_data_reg[31]_0\(0),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(10),
      Q => \^ip2bus_data_reg[31]_0\(10),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(11),
      Q => \^ip2bus_data_reg[31]_0\(11),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(12),
      Q => \^ip2bus_data_reg[31]_0\(12),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(13),
      Q => \^ip2bus_data_reg[31]_0\(13),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(14),
      Q => \^ip2bus_data_reg[31]_0\(14),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(15),
      Q => \^ip2bus_data_reg[31]_0\(15),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(16),
      Q => \^ip2bus_data_reg[31]_0\(16),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(17),
      Q => \^ip2bus_data_reg[31]_0\(17),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(18),
      Q => \^ip2bus_data_reg[31]_0\(18),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(19),
      Q => \^ip2bus_data_reg[31]_0\(19),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(1),
      Q => \^ip2bus_data_reg[31]_0\(1),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(20),
      Q => \^ip2bus_data_reg[31]_0\(20),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(21),
      Q => \^ip2bus_data_reg[31]_0\(21),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(22),
      Q => \^ip2bus_data_reg[31]_0\(22),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(23),
      Q => \^ip2bus_data_reg[31]_0\(23),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(24),
      Q => \^ip2bus_data_reg[31]_0\(24),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(25),
      Q => \^ip2bus_data_reg[31]_0\(25),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(26),
      Q => \^ip2bus_data_reg[31]_0\(26),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(27),
      Q => \^ip2bus_data_reg[31]_0\(27),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(28),
      Q => \^ip2bus_data_reg[31]_0\(28),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(29),
      Q => \^ip2bus_data_reg[31]_0\(29),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(2),
      Q => \^ip2bus_data_reg[31]_0\(2),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(30),
      Q => \^ip2bus_data_reg[31]_0\(30),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(31),
      Q => \^ip2bus_data_reg[31]_0\(31),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(3),
      Q => \^ip2bus_data_reg[31]_0\(3),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(4),
      Q => \^ip2bus_data_reg[31]_0\(4),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(5),
      Q => \^ip2bus_data_reg[31]_0\(5),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(6),
      Q => \^ip2bus_data_reg[31]_0\(6),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(7),
      Q => \^ip2bus_data_reg[31]_0\(7),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(8),
      Q => \^ip2bus_data_reg[31]_0\(8),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i_reg[0]_0\(0),
      D => s_axi_wdata(9),
      Q => \^ip2bus_data_reg[31]_0\(9),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Reg_Rd_First_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => E(0),
      Q => Sample_Reg_Rd_First,
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(0),
      Q => Sample_Time_Diff_Reg(0),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(10),
      Q => Sample_Time_Diff_Reg(10),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(11),
      Q => Sample_Time_Diff_Reg(11),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(12),
      Q => Sample_Time_Diff_Reg(12),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(13),
      Q => Sample_Time_Diff_Reg(13),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(14),
      Q => Sample_Time_Diff_Reg(14),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(15),
      Q => Sample_Time_Diff_Reg(15),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(16),
      Q => Sample_Time_Diff_Reg(16),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(17),
      Q => Sample_Time_Diff_Reg(17),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(18),
      Q => Sample_Time_Diff_Reg(18),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(19),
      Q => Sample_Time_Diff_Reg(19),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(1),
      Q => Sample_Time_Diff_Reg(1),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(20),
      Q => Sample_Time_Diff_Reg(20),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(21),
      Q => Sample_Time_Diff_Reg(21),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(22),
      Q => Sample_Time_Diff_Reg(22),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(23),
      Q => Sample_Time_Diff_Reg(23),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(24),
      Q => Sample_Time_Diff_Reg(24),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(25),
      Q => Sample_Time_Diff_Reg(25),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(26),
      Q => Sample_Time_Diff_Reg(26),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(27),
      Q => Sample_Time_Diff_Reg(27),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(28),
      Q => Sample_Time_Diff_Reg(28),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(29),
      Q => Sample_Time_Diff_Reg(29),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(2),
      Q => Sample_Time_Diff_Reg(2),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(30),
      Q => Sample_Time_Diff_Reg(30),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(31),
      Q => Sample_Time_Diff_Reg(31),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(3),
      Q => Sample_Time_Diff_Reg(3),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(4),
      Q => Sample_Time_Diff_Reg(4),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(5),
      Q => Sample_Time_Diff_Reg(5),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(6),
      Q => Sample_Time_Diff_Reg(6),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(7),
      Q => Sample_Time_Diff_Reg(7),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(8),
      Q => Sample_Time_Diff_Reg(8),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => A(9),
      Q => Sample_Time_Diff_Reg(9),
      R => \^s_level_out_bus_d6\(0)
    );
\GEN_SAMPLE_PROFILE.sample_reg_counter_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter
     port map (
      E(0) => Sample_Reg_Rd_First,
      Q(31 downto 0) => A(31 downto 0),
      SR(0) => \^s_level_out_bus_d6\(0),
      s_axi_aclk => s_axi_aclk
    );
\GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => Lat_Sample_Reg_Rd_En_d2,
      Q => Lat_Sample_Reg_Rd_En_d3,
      R => core_aresetn_0(0)
    );
\GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst\: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized4\
     port map (
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0) => \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0),
      Lat_Sample_Reg_Rd_En => Lat_Sample_Reg_Rd_En,
      Lat_Sample_Reg_Rd_En_d3 => Lat_Sample_Reg_Rd_En_d3,
      SR(0) => SR(0),
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      capture_event_sync => capture_event_sync,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0(0) => core_aresetn_0(0),
      \out\ => Lat_Sample_Reg_Rd_En_d2,
      \s_level_out_bus_d4_reg[1]\(0) => \out\(0),
      \s_level_out_bus_d4_reg[2]\(0) => \s_level_out_bus_d4_reg[2]\(0)
    );
Global_Intr_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Global_Intr_En_reg_0,
      Q => \^global_intr_en\,
      R => \^s_level_out_bus_d6\(0)
    );
IP2Bus_DataValid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => RValid,
      Q => \^ip2bus_data_sampled_reg[31]\(0),
      R => \^s_level_out_bus_d6\(0)
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Sample_Time_Diff_Reg(0),
      I3 => \^s_level_out_bus_d1_cdc_to_reg[2]\(0),
      I4 => Lat_Addr_3downto0_is_0x4,
      I5 => \^ip2bus_data_reg[31]_0\(0),
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFCFFFF"
    )
        port map (
      I0 => Metric_ram_Out_Reg_CDCR(0),
      I1 => Lat_Status_Reg_Set_Rd_En,
      I2 => \IP2Bus_Data[0]_i_5_n_0\,
      I3 => \IP2Bus_Data[0]_i_6_n_0\,
      I4 => \Trace_ctrl_reg_reg_n_0_[0]\,
      I5 => IP2Bus_Data1,
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Lat_Control_Set_Rd_En,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      O => \IP2Bus_Data[0]_i_5_n_0\
    );
\IP2Bus_Data[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I2 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I3 => Lat_Event_Log_Set_Rd_En,
      O => \IP2Bus_Data[0]_i_6_n_0\
    );
\IP2Bus_Data[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAC000"
    )
        port map (
      I0 => \^d\(0),
      I1 => Lat_Intr_Reg_GIE_Rd_En,
      I2 => Lat_Intr_Reg_Set_Rd_En,
      I3 => \^global_intr_en\,
      I4 => Lat_Control_Set_Rd_En,
      O => \IP2Bus_Data[0]_i_7_n_0\
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(10),
      I1 => Sample_Time_Diff_Reg(10),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[10]_i_2_n_0\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[10]\,
      I3 => Metric_ram_Out_Reg_CDCR(10),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(12),
      I1 => Sample_Time_Diff_Reg(12),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[12]_i_2_n_0\
    );
\IP2Bus_Data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[12]\,
      I3 => Metric_ram_Out_Reg_CDCR(12),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[12]_i_3_n_0\
    );
\IP2Bus_Data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(13),
      I1 => Sample_Time_Diff_Reg(13),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[13]_i_2_n_0\
    );
\IP2Bus_Data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[13]\,
      I3 => Metric_ram_Out_Reg_CDCR(13),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[13]_i_3_n_0\
    );
\IP2Bus_Data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(14),
      I1 => Sample_Time_Diff_Reg(14),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[14]_i_2_n_0\
    );
\IP2Bus_Data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[14]\,
      I3 => Metric_ram_Out_Reg_CDCR(14),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[14]_i_3_n_0\
    );
\IP2Bus_Data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(16),
      I1 => Sample_Time_Diff_Reg(16),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[16]_i_2_n_0\
    );
\IP2Bus_Data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[16]\,
      I3 => Metric_ram_Out_Reg_CDCR(16),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[16]_i_3_n_0\
    );
\IP2Bus_Data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(17),
      I1 => Sample_Time_Diff_Reg(17),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[17]_i_2_n_0\
    );
\IP2Bus_Data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[17]\,
      I3 => Metric_ram_Out_Reg_CDCR(17),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[17]_i_3_n_0\
    );
\IP2Bus_Data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(18),
      I1 => Sample_Time_Diff_Reg(18),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[18]_i_2_n_0\
    );
\IP2Bus_Data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[18]\,
      I3 => Metric_ram_Out_Reg_CDCR(18),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[18]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Sample_Time_Diff_Reg(1),
      I3 => \^s_level_out_bus_d1_cdc_to_reg[2]\(1),
      I4 => Lat_Addr_3downto0_is_0x4,
      I5 => \^ip2bus_data_reg[31]_0\(1),
      O => \IP2Bus_Data[1]_i_3_n_0\
    );
\IP2Bus_Data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044400040004000"
    )
        port map (
      I0 => Lat_Intr_Reg_GIE_Rd_En,
      I1 => \IP2Bus_Data[1]_i_6_n_0\,
      I2 => \IER_reg[0]\(0),
      I3 => Lat_Intr_Reg_IER_Rd_En,
      I4 => Intr_Reg_ISR(0),
      I5 => Lat_Intr_Reg_ISR_Rd_En,
      O => \IP2Bus_Data[1]_i_4_n_0\
    );
\IP2Bus_Data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000C0000"
    )
        port map (
      I0 => Metric_ram_Out_Reg_CDCR(1),
      I1 => \Trace_ctrl_reg_reg_n_0_[1]\,
      I2 => Lat_Event_Log_Set_Rd_En,
      I3 => Lat_Status_Reg_Set_Rd_En,
      I4 => Lat_Trace_Filter_Rd_En,
      I5 => IP2Bus_Data1,
      O => \IP2Bus_Data[1]_i_5_n_0\
    );
\IP2Bus_Data[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Lat_Intr_Reg_Set_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      I2 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[1]_i_6_n_0\
    );
\IP2Bus_Data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(20),
      I1 => Sample_Time_Diff_Reg(20),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[20]_i_2_n_0\
    );
\IP2Bus_Data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[20]\,
      I3 => Metric_ram_Out_Reg_CDCR(20),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[20]_i_3_n_0\
    );
\IP2Bus_Data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(21),
      I1 => Sample_Time_Diff_Reg(21),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[21]_i_2_n_0\
    );
\IP2Bus_Data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[21]\,
      I3 => Metric_ram_Out_Reg_CDCR(21),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[21]_i_3_n_0\
    );
\IP2Bus_Data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(22),
      I1 => Sample_Time_Diff_Reg(22),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[22]_i_2_n_0\
    );
\IP2Bus_Data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[22]\,
      I3 => Metric_ram_Out_Reg_CDCR(22),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[22]_i_3_n_0\
    );
\IP2Bus_Data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(24),
      I1 => Sample_Time_Diff_Reg(24),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[24]_i_2_n_0\
    );
\IP2Bus_Data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[24]\,
      I3 => Metric_ram_Out_Reg_CDCR(24),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[24]_i_3_n_0\
    );
\IP2Bus_Data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(25),
      I1 => Sample_Time_Diff_Reg(25),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[25]_i_2_n_0\
    );
\IP2Bus_Data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[25]\,
      I3 => Metric_ram_Out_Reg_CDCR(25),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[25]_i_3_n_0\
    );
\IP2Bus_Data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(26),
      I1 => Sample_Time_Diff_Reg(26),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[26]_i_2_n_0\
    );
\IP2Bus_Data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[26]\,
      I3 => Metric_ram_Out_Reg_CDCR(26),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[26]_i_3_n_0\
    );
\IP2Bus_Data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(28),
      I1 => Sample_Time_Diff_Reg(28),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[28]_i_2_n_0\
    );
\IP2Bus_Data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[28]\,
      I3 => Metric_ram_Out_Reg_CDCR(28),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[28]_i_3_n_0\
    );
\IP2Bus_Data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(29),
      I1 => Sample_Time_Diff_Reg(29),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[29]_i_2_n_0\
    );
\IP2Bus_Data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[29]\,
      I3 => Metric_ram_Out_Reg_CDCR(29),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[29]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044044000"
    )
        port map (
      I0 => Lat_Status_Reg_Set_Rd_En,
      I1 => \IP2Bus_Data[2]_i_6_n_0\,
      I2 => IP2Bus_Data1,
      I3 => Metric_ram_Out_Reg_CDCR(2),
      I4 => \Trace_ctrl_reg_reg_n_0_[2]\,
      I5 => \IP2Bus_Data[0]_i_6_n_0\,
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => Intr_Reg_ISR(1),
      I1 => Lat_Intr_Reg_GIE_Rd_En,
      I2 => Lat_Intr_Reg_ISR_Rd_En,
      I3 => Lat_Intr_Reg_IER_Rd_En,
      I4 => \IP2Bus_Data[2]_i_7_n_0\,
      I5 => Lat_Intr_Reg_Set_Rd_En,
      O => \IP2Bus_Data[2]_i_4_n_0\
    );
\IP2Bus_Data[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Lat_Control_Set_Rd_En,
      I1 => Lat_Sample_Interval_Rd_En,
      I2 => Lat_Intr_Reg_Set_Rd_En,
      O => \IP2Bus_Data[2]_i_6_n_0\
    );
\IP2Bus_Data[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      O => \IP2Bus_Data[2]_i_7_n_0\
    );
\IP2Bus_Data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(30),
      I1 => Sample_Time_Diff_Reg(30),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[30]_i_2_n_0\
    );
\IP2Bus_Data[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Lat_Control_Set_Rd_En,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      I2 => Lat_Sample_Interval_Rd_En,
      I3 => Lat_Status_Reg_Set_Rd_En,
      O => \IP2Bus_Data[30]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[30]\,
      I3 => Metric_ram_Out_Reg_CDCR(30),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[30]_i_4_n_0\
    );
\IP2Bus_Data[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => Lat_Control_Set_Rd_En,
      I1 => Lat_Intr_Reg_Set_Rd_En,
      I2 => Lat_Sample_Interval_Rd_En,
      I3 => Lat_Status_Reg_FOC_Rd_En,
      I4 => Lat_Status_Reg_Set_Rd_En,
      O => \IP2Bus_Data[30]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x4,
      I2 => Lat_Addr_3downto0_is_0x8,
      I3 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[31]_i_3_n_0\
    );
\IP2Bus_Data[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I1 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I2 => Lat_Trace_Filter_Rd_En,
      O => \IP2Bus_Data[31]_i_5_n_0\
    );
\IP2Bus_Data[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I1 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I2 => Lat_Trace_Filter_Rd_En,
      I3 => Lat_Event_Log_Set_Rd_En,
      O => \IP2Bus_Data[31]_i_6_n_0\
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Addr_3downto0_is_0x4,
      I2 => \^ip2bus_data_reg[31]_0\(4),
      I3 => Sample_Time_Diff_Reg(4),
      I4 => \IP2Bus_Data[6]_i_6_n_0\,
      I5 => \IP2Bus_Data[4]_i_5_n_0\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      I2 => \^wr_lat_start\,
      O => \IP2Bus_Data[4]_i_5_n_0\
    );
\IP2Bus_Data[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0CAA00"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(4),
      I1 => Sample_Time_Diff_Reg(4),
      I2 => Lat_Addr_3downto0_is_0x8,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0xC,
      O => \IP2Bus_Data[4]_i_6_n_0\
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Addr_3downto0_is_0x4,
      I2 => \^ip2bus_data_reg[31]_0\(5),
      I3 => Sample_Time_Diff_Reg(5),
      I4 => \IP2Bus_Data[6]_i_6_n_0\,
      I5 => \IP2Bus_Data[5]_i_5_n_0\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      I2 => \^wr_lat_end\,
      O => \IP2Bus_Data[5]_i_5_n_0\
    );
\IP2Bus_Data[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0CAA00"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(5),
      I1 => Sample_Time_Diff_Reg(5),
      I2 => Lat_Addr_3downto0_is_0x8,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0xC,
      O => \IP2Bus_Data[5]_i_6_n_0\
    );
\IP2Bus_Data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => Lat_Event_Log_Set_Rd_En,
      I1 => Lat_Status_Reg_Set_Rd_En,
      I2 => Lat_Trace_Filter_Rd_En,
      I3 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I4 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[6]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA808080"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Addr_3downto0_is_0x4,
      I2 => \^ip2bus_data_reg[31]_0\(6),
      I3 => Sample_Time_Diff_Reg(6),
      I4 => \IP2Bus_Data[6]_i_6_n_0\,
      I5 => \IP2Bus_Data[6]_i_7_n_0\,
      O => \IP2Bus_Data[6]_i_3_n_0\
    );
\IP2Bus_Data[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0x8,
      I1 => Lat_Addr_3downto0_is_0x4,
      I2 => Lat_Addr_3downto0_is_0xC,
      O => \IP2Bus_Data[6]_i_6_n_0\
    );
\IP2Bus_Data[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Lat_Sample_Interval_Rd_En,
      I1 => Lat_Control_Set_Rd_En,
      I2 => \^rd_lat_start\,
      O => \IP2Bus_Data[6]_i_7_n_0\
    );
\IP2Bus_Data[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I1 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => IP2Bus_Data1
    );
\IP2Bus_Data[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0CAA00"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(6),
      I1 => Sample_Time_Diff_Reg(6),
      I2 => Lat_Addr_3downto0_is_0x8,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0xC,
      O => \IP2Bus_Data[6]_i_9_n_0\
    );
\IP2Bus_Data[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA0CAA00"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(7),
      I1 => Sample_Time_Diff_Reg(7),
      I2 => Lat_Addr_3downto0_is_0x8,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0xC,
      O => \IP2Bus_Data[7]_i_2_n_0\
    );
\IP2Bus_Data[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDCF"
    )
        port map (
      I0 => Metric_ram_Out_Reg_CDCR(7),
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => Lat_Trace_Filter_Rd_En,
      I3 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[7]_i_4_n_0\
    );
\IP2Bus_Data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[8]\,
      I3 => Metric_ram_Out_Reg_CDCR(8),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[8]_i_2_n_0\
    );
\IP2Bus_Data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEC200000EC20"
    )
        port map (
      I0 => Lat_Addr_3downto0_is_0xC,
      I1 => Lat_Addr_3downto0_is_0x8,
      I2 => Sample_Time_Diff_Reg(8),
      I3 => \^s_level_out_bus_d1_cdc_to_reg[2]\(2),
      I4 => Lat_Addr_3downto0_is_0x4,
      I5 => \^ip2bus_data_reg[31]_0\(8),
      O => \IP2Bus_Data[8]_i_3_n_0\
    );
\IP2Bus_Data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AAC000000000"
    )
        port map (
      I0 => \^ip2bus_data_reg[31]_0\(9),
      I1 => Sample_Time_Diff_Reg(9),
      I2 => Lat_Addr_3downto0_is_0xC,
      I3 => Lat_Addr_3downto0_is_0x4,
      I4 => Lat_Addr_3downto0_is_0x8,
      I5 => Lat_Sample_Interval_Rd_En,
      O => \IP2Bus_Data[9]_i_2_n_0\
    );
\IP2Bus_Data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFFCCFFDFDF"
    )
        port map (
      I0 => Lat_Trace_Filter_Rd_En,
      I1 => Lat_Event_Log_Set_Rd_En,
      I2 => \Trace_ctrl_reg_reg_n_0_[9]\,
      I3 => Metric_ram_Out_Reg_CDCR(9),
      I4 => Lat_Metric_Cnt_Reg_Set_Rd_En,
      I5 => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      O => \IP2Bus_Data[9]_i_3_n_0\
    );
\IP2Bus_Data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_5,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(0),
      R => '0'
    );
\IP2Bus_Data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_10,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(10),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_27,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(11),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_11,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(12),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_12,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(13),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_13,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(14),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_28,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(15),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_14,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(16),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_15,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(17),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_16,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(18),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_29,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(19),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_7,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(1),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_17,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(20),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_18,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(21),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_19,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(22),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_30,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(23),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_20,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(24),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_21,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(25),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_22,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(26),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_31,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(27),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_23,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(28),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_24,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(29),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_6,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(2),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_25,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(30),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_32,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(31),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_26,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(3),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_4,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(4),
      R => '0'
    );
\IP2Bus_Data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_3,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(5),
      R => '0'
    );
\IP2Bus_Data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_2,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(6),
      R => '0'
    );
\IP2Bus_Data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_1,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(7),
      R => '0'
    );
\IP2Bus_Data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_8,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(8),
      R => cdc_sync_inst2_n_3
    );
\IP2Bus_Data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => eventlog_fifo_rden_n_9,
      Q => \IP2Bus_Data_sampled_reg[31]_0\(9),
      R => cdc_sync_inst2_n_3
    );
\Lat_Addr_11downto2_CDC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(0),
      Q => Lat_Addr_11downto2(0),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(1),
      Q => Lat_Addr_11downto2(1),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(2),
      Q => \^q\(0),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(3),
      Q => Lat_Addr_11downto2(3),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(4),
      Q => \^q\(1),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(5),
      Q => Lat_Addr_11downto2(5),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(6),
      Q => Lat_Addr_11downto2(6),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(7),
      Q => Lat_Addr_11downto2(7),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(8),
      Q => Lat_Addr_11downto2(8),
      R => \^s_level_out_bus_d6\(0)
    );
\Lat_Addr_11downto2_CDC_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[11]\(9),
      Q => Lat_Addr_11downto2(9),
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Addr_3downto0_is_0x4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0x4,
      Q => Lat_Addr_3downto0_is_0x4,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Addr_3downto0_is_0x8_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0x8,
      Q => Lat_Addr_3downto0_is_0x8,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Addr_3downto0_is_0xC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Addr_3downto0_is_0xC,
      Q => Lat_Addr_3downto0_is_0xC,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Control_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Control_Set_Rd_En,
      Q => Lat_Control_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Event_Log_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Event_Log_Set_Rd_En,
      Q => Lat_Event_Log_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Intr_Reg_GIE_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[2]_0\,
      Q => Lat_Intr_Reg_GIE_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Intr_Reg_IER_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[0]\,
      Q => Lat_Intr_Reg_IER_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Intr_Reg_ISR_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => \bus2ip_addr_i_reg[2]\,
      Q => Lat_Intr_Reg_ISR_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Intr_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Intr_Reg_Set_Rd_En,
      Q => Lat_Intr_Reg_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Metric_Cnt_Reg_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Q => Lat_Samp_Metric_Cnt_Reg_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Sample_Interval_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => p_14_in,
      Q => Lat_Sample_Interval_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Sample_Reg_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => E(0),
      Q => Lat_Sample_Reg_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Status_Reg_FOC_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Status_Reg_FOC_Rd_En,
      Q => Lat_Status_Reg_FOC_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Status_Reg_Set_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Status_Reg_Set_Rd_En,
      Q => Lat_Status_Reg_Set_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Status_Reg_WIF_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Status_Reg_WIF_Rd_En,
      Q => Lat_Status_Reg_WIF_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Lat_Trace_Filter_Rd_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IP_RdCE,
      D => Trace_Filter_Rd_En,
      Q => Lat_Trace_Filter_Rd_En,
      R => \^s_level_out_bus_d6\(0)
    );
Metrics_Cnt_En_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(0),
      Q => \^d\(0),
      R => \^s_level_out_bus_d6\(0)
    );
Metrics_Cnt_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(1),
      Q => \^d\(1),
      R => \^s_level_out_bus_d6\(0)
    );
Rd_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(7),
      Q => \^rd_lat_end\,
      R => \^s_level_out_bus_d6\(0)
    );
Rd_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(6),
      Q => \^rd_lat_start\,
      R => \^s_level_out_bus_d6\(0)
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_0_axi_arready,
      I1 => slot_0_axi_arvalid,
      I2 => \^rd_lat_start\,
      I3 => Rd_Add_Issue_reg,
      O => \Rd_Latency_Fifo_Wr_Data_reg[32]\(0)
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_1_axi_arready,
      I1 => slot_1_axi_arvalid,
      I2 => \^rd_lat_start\,
      I3 => Rd_Add_Issue_reg_0,
      O => \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(0)
    );
\Rd_Latency_Fifo_Wr_Data[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_2_axi_arready,
      I1 => slot_2_axi_arvalid,
      I2 => \^rd_lat_start\,
      I3 => Rd_Add_Issue_reg_1,
      O => \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0)
    );
Streaming_FIFO_Reset_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(25),
      Q => \^d\(3),
      R => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(0),
      Q => \Trace_ctrl_reg_reg_n_0_[0]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(10),
      Q => \Trace_ctrl_reg_reg_n_0_[10]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(12),
      Q => \Trace_ctrl_reg_reg_n_0_[12]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(13),
      Q => \Trace_ctrl_reg_reg_n_0_[13]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(14),
      Q => \Trace_ctrl_reg_reg_n_0_[14]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(16),
      Q => \Trace_ctrl_reg_reg_n_0_[16]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(17),
      Q => \Trace_ctrl_reg_reg_n_0_[17]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(18),
      Q => \Trace_ctrl_reg_reg_n_0_[18]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(1),
      Q => \Trace_ctrl_reg_reg_n_0_[1]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(20),
      Q => \Trace_ctrl_reg_reg_n_0_[20]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(21),
      Q => \Trace_ctrl_reg_reg_n_0_[21]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(22),
      Q => \Trace_ctrl_reg_reg_n_0_[22]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(24),
      Q => \Trace_ctrl_reg_reg_n_0_[24]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(25),
      Q => \Trace_ctrl_reg_reg_n_0_[25]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(26),
      Q => \Trace_ctrl_reg_reg_n_0_[26]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(28),
      Q => \Trace_ctrl_reg_reg_n_0_[28]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(29),
      Q => \Trace_ctrl_reg_reg_n_0_[29]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(2),
      Q => \Trace_ctrl_reg_reg_n_0_[2]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(30),
      Q => \Trace_ctrl_reg_reg_n_0_[30]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(4),
      Q => \Trace_ctrl_reg_reg_n_0_[4]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(5),
      Q => \Trace_ctrl_reg_reg_n_0_[5]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(6),
      Q => \Trace_ctrl_reg_reg_n_0_[6]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(8),
      Q => \Trace_ctrl_reg_reg_n_0_[8]\,
      S => \^s_level_out_bus_d6\(0)
    );
\Trace_ctrl_reg_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => write_req_reg(0),
      D => s_axi_wdata(9),
      Q => \Trace_ctrl_reg_reg_n_0_[9]\,
      S => \^s_level_out_bus_d6\(0)
    );
Use_Ext_Trigger_Log_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(9),
      Q => \^d\(5),
      R => \^s_level_out_bus_d6\(0)
    );
Use_Ext_Trigger_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(2),
      Q => \^d\(4),
      R => \^s_level_out_bus_d6\(0)
    );
Wr_Lat_End_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(5),
      Q => \^wr_lat_end\,
      R => \^s_level_out_bus_d6\(0)
    );
Wr_Lat_Start_CDC_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Control_Set_Wr_En,
      D => s_axi_wdata(4),
      Q => \^wr_lat_start\,
      R => \^s_level_out_bus_d6\(0)
    );
cdc_sync_inst1: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync
     port map (
      Bus2IP_RdCE => Bus2IP_RdCE,
      SR(0) => \^s_level_out_bus_d6\(0),
      core_aclk => core_aclk,
      core_aresetn(0) => core_aresetn_0(0),
      \out\ => Rd_En_sync,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      p_in_d1_cdc_from_reg_0 => p_0_in0_in,
      s_axi_aclk => s_axi_aclk
    );
cdc_sync_inst2: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync_3
     port map (
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[4]\ => \IP2Bus_Data[4]_i_6_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[5]\ => \IP2Bus_Data[5]_i_6_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[6]\ => \IP2Bus_Data[6]_i_9_n_0\,
      IP2Bus_DataValid_reg => RValid,
      \IP2Bus_Data_reg[1]\ => cdc_sync_inst2_n_3,
      \IP2Bus_Data_reg[4]\ => cdc_sync_inst2_n_2,
      \IP2Bus_Data_reg[5]\ => cdc_sync_inst2_n_4,
      \IP2Bus_Data_reg[6]\ => cdc_sync_inst2_n_5,
      Lat_Control_Set_Rd_En => Lat_Control_Set_Rd_En,
      Lat_Intr_Reg_Set_Rd_En => Lat_Intr_Reg_Set_Rd_En,
      Lat_Sample_Interval_Rd_En => Lat_Sample_Interval_Rd_En,
      Rd_Lat_Start_CDC_reg => \^rd_lat_start\,
      SR(0) => \^s_level_out_bus_d6\(0),
      Wr_Lat_End => \^wr_lat_end\,
      Wr_Lat_Start_CDC_reg => \^wr_lat_start\,
      core_aclk => core_aclk,
      core_aresetn(0) => core_aresetn_0(0),
      \out\ => p_0_in0_in,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
eventlog_fifo_rden: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized5\
     port map (
      D(4) => eventlog_fifo_rden_n_1,
      D(3) => eventlog_fifo_rden_n_2,
      D(2) => eventlog_fifo_rden_n_3,
      D(1) => eventlog_fifo_rden_n_4,
      D(0) => eventlog_fifo_rden_n_5,
      DOADO(9) => Metric_ram_Out_Reg_CDCR(31),
      DOADO(8) => Metric_ram_Out_Reg_CDCR(27),
      DOADO(7) => Metric_ram_Out_Reg_CDCR(23),
      DOADO(6) => Metric_ram_Out_Reg_CDCR(19),
      DOADO(5) => Metric_ram_Out_Reg_CDCR(15),
      DOADO(4) => Metric_ram_Out_Reg_CDCR(11),
      DOADO(3 downto 0) => Metric_ram_Out_Reg_CDCR(6 downto 3),
      \GEN_ISR_REG[1].ISR_reg[1]\ => \IP2Bus_Data[2]_i_4_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \IP2Bus_Data[0]_i_3_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \IP2Bus_Data[1]_i_5_n_0\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \IP2Bus_Data[7]_i_4_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[10]\ => \IP2Bus_Data[10]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[12]\ => \IP2Bus_Data[12]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[13]\ => \IP2Bus_Data[13]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[14]\ => \IP2Bus_Data[14]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[16]\ => \IP2Bus_Data[16]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[17]\ => \IP2Bus_Data[17]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[18]\ => \IP2Bus_Data[18]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[20]\ => \IP2Bus_Data[20]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[21]\ => \IP2Bus_Data[21]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[22]\ => \IP2Bus_Data[22]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[24]\ => \IP2Bus_Data[24]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[25]\ => \IP2Bus_Data[25]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[26]\ => \IP2Bus_Data[26]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[28]\ => \IP2Bus_Data[28]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[29]\ => \IP2Bus_Data[29]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[30]\ => \IP2Bus_Data[30]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(7) => \^ip2bus_data_reg[31]_0\(31),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(6) => \^ip2bus_data_reg[31]_0\(27),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(5) => \^ip2bus_data_reg[31]_0\(23),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(4) => \^ip2bus_data_reg[31]_0\(19),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(3) => \^ip2bus_data_reg[31]_0\(15),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(2) => \^ip2bus_data_reg[31]_0\(11),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[31]\(1 downto 0) => \^ip2bus_data_reg[31]_0\(3 downto 2),
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[7]\ => \IP2Bus_Data[7]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Interval_i_reg_CDC_reg[9]\ => \IP2Bus_Data[9]_i_2_n_0\,
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(7) => Sample_Time_Diff_Reg(31),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(6) => Sample_Time_Diff_Reg(27),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(5) => Sample_Time_Diff_Reg(23),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(4) => Sample_Time_Diff_Reg(19),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(3) => Sample_Time_Diff_Reg(15),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(2) => Sample_Time_Diff_Reg(11),
      \GEN_SAMPLE_PROFILE.Sample_Time_Diff_Reg_reg[31]\(1 downto 0) => Sample_Time_Diff_Reg(3 downto 2),
      IP2Bus_Data1 => IP2Bus_Data1,
      \IP2Bus_Data_reg[10]\ => eventlog_fifo_rden_n_10,
      \IP2Bus_Data_reg[11]\ => eventlog_fifo_rden_n_27,
      \IP2Bus_Data_reg[12]\ => eventlog_fifo_rden_n_11,
      \IP2Bus_Data_reg[13]\ => eventlog_fifo_rden_n_12,
      \IP2Bus_Data_reg[14]\ => eventlog_fifo_rden_n_13,
      \IP2Bus_Data_reg[15]\ => eventlog_fifo_rden_n_28,
      \IP2Bus_Data_reg[16]\ => eventlog_fifo_rden_n_14,
      \IP2Bus_Data_reg[17]\ => eventlog_fifo_rden_n_15,
      \IP2Bus_Data_reg[18]\ => eventlog_fifo_rden_n_16,
      \IP2Bus_Data_reg[19]\ => eventlog_fifo_rden_n_29,
      \IP2Bus_Data_reg[1]\ => eventlog_fifo_rden_n_7,
      \IP2Bus_Data_reg[20]\ => eventlog_fifo_rden_n_17,
      \IP2Bus_Data_reg[21]\ => eventlog_fifo_rden_n_18,
      \IP2Bus_Data_reg[22]\ => eventlog_fifo_rden_n_19,
      \IP2Bus_Data_reg[23]\ => eventlog_fifo_rden_n_30,
      \IP2Bus_Data_reg[24]\ => eventlog_fifo_rden_n_20,
      \IP2Bus_Data_reg[25]\ => eventlog_fifo_rden_n_21,
      \IP2Bus_Data_reg[26]\ => eventlog_fifo_rden_n_22,
      \IP2Bus_Data_reg[27]\ => eventlog_fifo_rden_n_31,
      \IP2Bus_Data_reg[28]\ => eventlog_fifo_rden_n_23,
      \IP2Bus_Data_reg[29]\ => eventlog_fifo_rden_n_24,
      \IP2Bus_Data_reg[2]\ => eventlog_fifo_rden_n_6,
      \IP2Bus_Data_reg[30]\ => eventlog_fifo_rden_n_25,
      \IP2Bus_Data_reg[31]\ => eventlog_fifo_rden_n_32,
      \IP2Bus_Data_reg[3]\ => eventlog_fifo_rden_n_26,
      \IP2Bus_Data_reg[8]\ => eventlog_fifo_rden_n_8,
      \IP2Bus_Data_reg[9]\ => eventlog_fifo_rden_n_9,
      Lat_Addr_3downto0_is_0x4 => Lat_Addr_3downto0_is_0x4,
      Lat_Addr_3downto0_is_0xC_reg => \IP2Bus_Data[0]_i_2_n_0\,
      Lat_Addr_3downto0_is_0xC_reg_0 => \IP2Bus_Data[31]_i_3_n_0\,
      Lat_Addr_3downto0_is_0xC_reg_1 => \IP2Bus_Data[1]_i_3_n_0\,
      Lat_Addr_3downto0_is_0xC_reg_2 => \IP2Bus_Data[8]_i_3_n_0\,
      Lat_Control_Set_Rd_En => Lat_Control_Set_Rd_En,
      Lat_Control_Set_Rd_En_reg => \IP2Bus_Data[2]_i_6_n_0\,
      Lat_Control_Set_Rd_En_reg_0 => \IP2Bus_Data[30]_i_3_n_0\,
      Lat_Control_Set_Rd_En_reg_1 => \IP2Bus_Data[30]_i_5_n_0\,
      Lat_Event_Log_Set_Rd_En => Lat_Event_Log_Set_Rd_En,
      Lat_Event_Log_Set_Rd_En_reg => \IP2Bus_Data[6]_i_2_n_0\,
      Lat_Intr_Reg_GIE_Rd_En_reg => \IP2Bus_Data[1]_i_4_n_0\,
      Lat_Intr_Reg_Set_Rd_En => Lat_Intr_Reg_Set_Rd_En,
      Lat_Intr_Reg_Set_Rd_En_reg => cdc_sync_inst2_n_2,
      Lat_Intr_Reg_Set_Rd_En_reg_0 => cdc_sync_inst2_n_4,
      Lat_Intr_Reg_Set_Rd_En_reg_1 => cdc_sync_inst2_n_5,
      Lat_Metric_Cnt_Reg_Set_Rd_En_reg => \IP2Bus_Data[31]_i_6_n_0\,
      Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg => \IP2Bus_Data[31]_i_5_n_0\,
      Lat_Sample_Interval_Rd_En => Lat_Sample_Interval_Rd_En,
      Lat_Sample_Interval_Rd_En_reg => \IP2Bus_Data[4]_i_2_n_0\,
      Lat_Sample_Interval_Rd_En_reg_0 => \IP2Bus_Data[5]_i_2_n_0\,
      Lat_Sample_Interval_Rd_En_reg_1 => \IP2Bus_Data[6]_i_3_n_0\,
      Lat_Status_Reg_FOC_Rd_En => Lat_Status_Reg_FOC_Rd_En,
      Lat_Status_Reg_Set_Rd_En => Lat_Status_Reg_Set_Rd_En,
      Lat_Status_Reg_Set_Rd_En_reg => \IP2Bus_Data[2]_i_3_n_0\,
      Lat_Status_Reg_WIF_Rd_En => Lat_Status_Reg_WIF_Rd_En,
      Lat_Trace_Filter_Rd_En_reg => \IP2Bus_Data[8]_i_2_n_0\,
      Lat_Trace_Filter_Rd_En_reg_0 => \IP2Bus_Data[9]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_1 => \IP2Bus_Data[10]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_10 => \IP2Bus_Data[22]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_11 => \IP2Bus_Data[24]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_12 => \IP2Bus_Data[25]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_13 => \IP2Bus_Data[26]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_14 => \IP2Bus_Data[28]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_15 => \IP2Bus_Data[29]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_16 => \IP2Bus_Data[30]_i_4_n_0\,
      Lat_Trace_Filter_Rd_En_reg_2 => \IP2Bus_Data[12]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_3 => \IP2Bus_Data[13]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_4 => \IP2Bus_Data[14]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_5 => \IP2Bus_Data[16]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_6 => \IP2Bus_Data[17]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_7 => \IP2Bus_Data[18]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_8 => \IP2Bus_Data[20]_i_3_n_0\,
      Lat_Trace_Filter_Rd_En_reg_9 => \IP2Bus_Data[21]_i_3_n_0\,
      Metrics_Cnt_En_reg => \IP2Bus_Data[0]_i_7_n_0\,
      Q(2) => \Trace_ctrl_reg_reg_n_0_[6]\,
      Q(1) => \Trace_ctrl_reg_reg_n_0_[5]\,
      Q(0) => \Trace_ctrl_reg_reg_n_0_[4]\,
      Rd_Lat_End => \^rd_lat_end\,
      SR(0) => \^s_level_out_bus_d6\(0),
      Use_Ext_Trigger_reg(1) => \^d\(4),
      Use_Ext_Trigger_reg(0) => \^d\(1),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      scndry_out_int_d1_reg => RValid,
      scndry_out_int_d1_reg_0 => cdc_sync_inst2_n_3
    );
rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ip2bus_data_sampled_reg[31]\(0),
      I1 => s_axi_rready,
      I2 => rvalid_reg_0,
      O => rvalid_reg
    );
wr_latency_start_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_0_axi_awvalid,
      I1 => slot_0_axi_awready,
      I2 => \^wr_lat_start\,
      I3 => Wr_Add_Issue_reg,
      O => wr_latency_start
    );
\wr_latency_start_d1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_1_axi_awvalid,
      I1 => slot_1_axi_awready,
      I2 => \^wr_lat_start\,
      I3 => Wr_Add_Issue_reg_0,
      O => wr_latency_start_0
    );
\wr_latency_start_d1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => slot_2_axi_awvalid,
      I1 => slot_2_axi_awready,
      I2 => \^wr_lat_start\,
      I3 => Wr_Add_Issue_reg_1,
      O => wr_latency_start_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt is
  port (
    Sample_Interval_Cnt_Lapse : out STD_LOGIC;
    p_in_d1_cdc_from_reg0 : out STD_LOGIC;
    core_aresetn_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_level_out_bus_d4_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_aresetn : in STD_LOGIC;
    Sample_Cnt_Ld : in STD_LOGIC;
    Sample_Interval : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt : entity is "axi_perf_mon_v5_0_12_samp_intl_cnt";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt is
begin
counter_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_counter_15
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0(0) => core_aresetn_0(0),
      \out\ => \out\,
      p_in_d1_cdc_from_reg => Sample_Interval_Cnt_Lapse,
      p_in_d1_cdc_from_reg0 => p_in_d1_cdc_from_reg0,
      \s_level_out_bus_d4_reg[0]\(0) => \s_level_out_bus_d4_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile is
  port (
    s_axi_wready : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    trigger_in_ack : out STD_LOGIC;
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    reset_event_sync : in STD_LOGIC;
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_0_ext_trig_stop : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    slot_0_ext_trig : in STD_LOGIC;
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_ext_trig_stop : in STD_LOGIC;
    slot_1_ext_trig : in STD_LOGIC;
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_2_ext_trig_stop : in STD_LOGIC;
    slot_2_ext_trig : in STD_LOGIC;
    slot_2_axi_wlast : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    trigger_in : in STD_LOGIC;
    capture_event_sync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile : entity is "axi_perf_mon_v5_0_12_profile";
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile is
  signal Addr_3downto0_is_0x4 : STD_LOGIC;
  signal Addr_3downto0_is_0x8 : STD_LOGIC;
  signal Addr_3downto0_is_0xC : STD_LOGIC;
  signal Bus2IP_Addr : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal Bus2IP_RdCE : STD_LOGIC;
  signal Control_Bits_sync : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Control_Set_Rd_En : STD_LOGIC;
  signal Control_Set_Wr_En : STD_LOGIC;
  signal Event_Log_En : STD_LOGIC;
  signal Event_Log_Set_Rd_En : STD_LOGIC;
  signal Ext_Trig_Metric_en : STD_LOGIC;
  signal Ext_Trig_Metric_en_8 : STD_LOGIC;
  signal Ext_Trig_Metric_en_9 : STD_LOGIC;
  signal \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3\ : STD_LOGIC;
  signal \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4\ : STD_LOGIC;
  signal \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766\ : STD_LOGIC;
  signal \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_10\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_100\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_101\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_102\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_103\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_104\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_105\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_106\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_107\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_108\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_109\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_11\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_110\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_111\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_112\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_113\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_114\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_115\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_12\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_13\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_14\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_147\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_148\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_149\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_15\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_150\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_151\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_152\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_153\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_154\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_155\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_156\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_157\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_158\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_159\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_16\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_160\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_161\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_162\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_163\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_164\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_165\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_166\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_167\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_168\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_169\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_17\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_170\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_171\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_172\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_173\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_174\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_175\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_176\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_177\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_178\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_179\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_18\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_180\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_181\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_182\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_183\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_184\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_185\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_186\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_187\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_188\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_189\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_19\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_190\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_191\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_192\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_193\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_194\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_195\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_196\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_197\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_198\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_199\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_20\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_200\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_201\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_202\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_21\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_22\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_23\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_24\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_25\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_26\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_267\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_268\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_269\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_27\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_270\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_271\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_272\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_273\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_274\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_275\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_276\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_277\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_278\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_279\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_28\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_280\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_281\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_282\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_283\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_284\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_285\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_286\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_287\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_288\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_289\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_29\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_290\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_291\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_292\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_293\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_294\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_295\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_296\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_297\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_298\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_299\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_30\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_300\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_301\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_302\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_303\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_304\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_305\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_306\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_307\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_308\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_309\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_31\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_310\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_311\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_312\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_313\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_314\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_315\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_316\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_317\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_318\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_319\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_32\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_320\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_321\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_322\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_33\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_34\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_35\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_36\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_37\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_38\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_39\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_40\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_41\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_42\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_43\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_44\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_45\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_46\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_5\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_6\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_78\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_79\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_80\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_81\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_82\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_83\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_84\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_85\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_86\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_87\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_88\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_89\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_9\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_90\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_91\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_92\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_93\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_94\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_95\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_96\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_97\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_98\ : STD_LOGIC;
  signal \GEN_SLOT0_PROFILE.metric_calc_inst0_n_99\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_10\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_100\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_101\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_102\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_103\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_104\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_105\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_106\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_107\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_108\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_109\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_11\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_110\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_111\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_112\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_113\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_114\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_115\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_12\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_13\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_14\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_147\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_148\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_149\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_15\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_150\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_151\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_152\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_153\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_154\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_155\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_156\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_157\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_158\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_159\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_16\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_160\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_161\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_162\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_163\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_164\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_165\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_166\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_167\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_168\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_169\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_17\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_170\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_171\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_172\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_173\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_174\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_175\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_176\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_177\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_178\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_179\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_18\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_180\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_181\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_182\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_183\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_184\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_185\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_186\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_187\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_188\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_189\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_19\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_190\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_191\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_192\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_193\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_194\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_195\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_196\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_197\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_198\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_199\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_20\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_200\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_201\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_202\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_21\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_22\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_23\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_24\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_25\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_26\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_267\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_268\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_269\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_27\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_270\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_271\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_272\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_273\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_274\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_275\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_276\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_277\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_278\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_279\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_28\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_280\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_281\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_282\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_283\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_284\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_285\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_286\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_287\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_288\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_289\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_29\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_290\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_291\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_292\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_293\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_294\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_295\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_296\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_297\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_298\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_299\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_30\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_300\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_301\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_302\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_303\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_304\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_305\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_306\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_307\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_308\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_309\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_31\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_310\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_311\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_312\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_313\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_314\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_315\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_316\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_317\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_318\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_319\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_32\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_320\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_321\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_322\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_33\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_34\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_35\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_36\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_37\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_38\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_39\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_40\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_41\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_42\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_43\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_44\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_45\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_46\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_5\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_6\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_78\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_79\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_80\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_81\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_82\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_83\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_84\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_85\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_86\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_87\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_88\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_89\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_9\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_90\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_91\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_92\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_93\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_94\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_95\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_96\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_97\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_98\ : STD_LOGIC;
  signal \GEN_SLOT1.metric_calc_inst1_n_99\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_10\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_100\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_101\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_102\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_103\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_104\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_105\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_106\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_107\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_108\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_109\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_11\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_110\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_111\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_112\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_113\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_114\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_115\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_12\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_13\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_14\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_147\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_148\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_149\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_15\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_150\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_151\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_152\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_153\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_154\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_155\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_156\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_157\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_158\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_159\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_16\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_160\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_161\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_162\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_163\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_164\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_165\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_166\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_167\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_168\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_169\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_17\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_170\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_171\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_172\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_173\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_174\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_175\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_176\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_177\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_178\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_179\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_18\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_180\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_181\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_182\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_183\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_184\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_185\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_186\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_187\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_188\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_189\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_19\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_190\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_191\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_192\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_193\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_194\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_195\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_196\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_197\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_198\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_199\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_20\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_200\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_201\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_202\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_21\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_22\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_23\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_24\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_25\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_26\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_267\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_268\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_269\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_27\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_270\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_271\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_272\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_273\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_274\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_275\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_276\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_277\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_278\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_279\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_28\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_280\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_281\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_282\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_283\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_284\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_285\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_286\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_287\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_288\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_289\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_29\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_290\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_291\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_292\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_293\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_294\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_295\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_296\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_297\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_298\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_299\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_30\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_300\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_301\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_302\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_303\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_304\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_305\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_306\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_307\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_308\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_309\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_31\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_310\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_311\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_312\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_313\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_314\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_315\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_316\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_317\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_318\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_319\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_32\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_320\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_321\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_322\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_33\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_34\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_35\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_36\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_37\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_38\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_39\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_40\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_41\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_42\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_43\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_44\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_45\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_46\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_5\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_6\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_78\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_79\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_80\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_81\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_82\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_83\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_84\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_85\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_86\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_87\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_88\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_89\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_9\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_90\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_91\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_92\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_93\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_94\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_95\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_96\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_97\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_98\ : STD_LOGIC;
  signal \GEN_SLOT2.metric_calc_inst2_n_99\ : STD_LOGIC;
  signal \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\ : STD_LOGIC;
  signal \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\ : STD_LOGIC;
  signal \GEN_acc[0].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[0].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[10].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[11].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[12].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[12].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[13].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[14].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[15].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[15].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[16].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[17].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[1].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[2].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[3].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[3].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[4].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[5].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[6].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[6].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[7].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[8].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc[9].acc_inst_0/Accum_i1_in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \GEN_acc[9].acc_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal \GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in\ : STD_LOGIC;
  signal Global_Intr_En : STD_LOGIC;
  signal IP2Bus_Data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal IP2Bus_DataValid : STD_LOGIC;
  signal Interval_Cnt_En : STD_LOGIC;
  signal Interval_Cnt_En_sync : STD_LOGIC;
  signal Interval_Cnt_Ld : STD_LOGIC;
  signal Interval_Cnt_Ld_sync : STD_LOGIC;
  signal Intr_In_sync : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Intr_Reg_IER : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Intr_Reg_ISR : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Intr_Reg_Set_Rd_En : STD_LOGIC;
  signal Lat_Addr_11downto2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \Metric_Cnt[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[10]_20\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[11]_22\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[12]_24\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[13]_26\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[14]_28\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[15]_30\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[16]_32\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[17]_34\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[2]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[3]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[4]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[5]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[6]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[7]_14\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[8]_16\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt[9]_18\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal \Metric_Cnt_extnd[0]_36\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt_extnd[1]_38\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt_extnd[2]_40\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt_extnd[3]_42\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt_extnd[4]_44\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Metric_Cnt_extnd[5]_46\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Metrics_Cnt_En : STD_LOGIC;
  signal Metrics_Cnt_En_Int : STD_LOGIC;
  signal Metrics_Cnt_En_Int_0 : STD_LOGIC;
  signal Metrics_Cnt_En_Int_4 : STD_LOGIC;
  signal Metrics_Cnt_Reset : STD_LOGIC;
  signal Rd_Lat_End : STD_LOGIC;
  signal Rd_Lat_Start : STD_LOGIC;
  signal Read_Latency_En : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Reset_On_Sample_Int_Lapse : STD_LOGIC;
  signal Reset_On_Sample_Int_Lapse_sync : STD_LOGIC;
  signal Rtrans_Cnt_En : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Rtrans_Cnt_En0 : STD_LOGIC;
  signal Rtrans_Cnt_En0_2 : STD_LOGIC;
  signal Rtrans_Cnt_En0_6 : STD_LOGIC;
  signal S0_Max_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S0_Max_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S0_Min_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S0_Min_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S0_Read_Byte_Cnt_En : STD_LOGIC;
  signal S0_Read_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal S0_Write_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal S1_Max_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S1_Max_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S1_Min_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S1_Min_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S1_Read_Byte_Cnt_En : STD_LOGIC;
  signal S1_Read_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal S1_Write_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal S2_Max_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S2_Max_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S2_Min_Read_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S2_Min_Write_Latency : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S2_Read_Byte_Cnt_En : STD_LOGIC;
  signal S2_Read_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal S2_Write_Latency : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal Samp_Metric_Cnt_Reg_Set_Rd_En : STD_LOGIC;
  signal Sample_Cnt_Ld : STD_LOGIC;
  signal Sample_En : STD_LOGIC;
  signal Sample_Interval : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Interval_Cnt_Lapse : STD_LOGIC;
  signal Sample_Interval_i_reg_CDC0 : STD_LOGIC;
  signal \Sample_Metric_Cnt[10]_21\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[11]_23\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[3]_7\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt[7]_15\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[0]_37\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[1]_39\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[2]_41\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[3]_43\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[4]_45\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Sample_Metric_Cnt_extnd[5]_47\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Sample_Reg_Rd_En : STD_LOGIC;
  signal Status_Reg_FOC_Rd_En : STD_LOGIC;
  signal Status_Reg_Set_Rd_En : STD_LOGIC;
  signal Status_Reg_WIF_Rd_En : STD_LOGIC;
  signal Streaming_FIFO_Reset : STD_LOGIC;
  signal Trace_Filter_Rd_En : STD_LOGIC;
  signal Trace_Filter_Wr_En : STD_LOGIC;
  signal Use_Ext_Trig : STD_LOGIC;
  signal Use_Ext_Trig_Log : STD_LOGIC;
  signal Wr_Lat_End : STD_LOGIC;
  signal Wr_Lat_Start : STD_LOGIC;
  signal Write_Beat_Cnt_En : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Write_Beat_Cnt_En10 : STD_LOGIC;
  signal Write_Beat_Cnt_En10_1 : STD_LOGIC;
  signal Write_Beat_Cnt_En10_5 : STD_LOGIC;
  signal Write_Latency_En : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Wtrans_Cnt_En : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Wtrans_Cnt_En0 : STD_LOGIC;
  signal Wtrans_Cnt_En0_3 : STD_LOGIC;
  signal Wtrans_Cnt_En0_7 : STD_LOGIC;
  signal accum_in_valid_extnd_2 : STD_LOGIC;
  signal accum_in_valid_extnd_3 : STD_LOGIC;
  signal accum_in_valid_extnd_4 : STD_LOGIC;
  signal accum_in_valid_extnd_5 : STD_LOGIC;
  signal axi_interface_inst_n_15 : STD_LOGIC;
  signal axi_interface_inst_n_17 : STD_LOGIC;
  signal axi_interface_inst_n_18 : STD_LOGIC;
  signal axi_interface_inst_n_20 : STD_LOGIC;
  signal axi_interface_inst_n_37 : STD_LOGIC;
  signal axi_interface_inst_n_38 : STD_LOGIC;
  signal axi_interface_inst_n_39 : STD_LOGIC;
  signal axi_interface_inst_n_40 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal rd_latency_start : STD_LOGIC;
  signal rd_latency_start_10 : STD_LOGIC;
  signal rd_latency_start_12 : STD_LOGIC;
  signal register_module_inst_n_24 : STD_LOGIC;
  signal register_module_inst_n_25 : STD_LOGIC;
  signal register_module_inst_n_26 : STD_LOGIC;
  signal register_module_inst_n_27 : STD_LOGIC;
  signal register_module_inst_n_29 : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal trigger_in_sync : STD_LOGIC;
  signal wr_latency_start : STD_LOGIC;
  signal wr_latency_start_11 : STD_LOGIC;
  signal wr_latency_start_13 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of trigger_in_ack_r_reg : label is "no";
begin
  p_0_in <= \^p_0_in\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\GEN_CONTROL_SYNC.control_sig_cdc_sync\: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized0\
     port map (
      \Accum_i_reg[0]\(0) => \GEN_acc[0].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_0\(0) => \GEN_acc[1].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_1\(0) => \GEN_acc[2].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_10\(0) => \GEN_acc[11].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_11\(0) => \GEN_acc[12].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_12\(0) => \GEN_acc[13].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_13\(0) => \GEN_acc[14].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_14\(0) => \GEN_acc[15].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_15\(0) => \GEN_acc[16].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_16\(0) => \GEN_acc[17].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_17\(0) => \GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_18\(0) => \GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_19\(0) => \GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_2\(0) => \GEN_acc[3].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_20\(0) => \GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_21\(0) => \GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_22\(0) => \GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in\,
      \Accum_i_reg[0]_3\(0) => \GEN_acc[4].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_4\(0) => \GEN_acc[5].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_5\(0) => \GEN_acc[6].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_6\(0) => \GEN_acc[7].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_7\(0) => \GEN_acc[8].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_8\(0) => \GEN_acc[9].acc_inst_0/p_0_in\,
      \Accum_i_reg[0]_9\(0) => \GEN_acc[10].acc_inst_0/p_0_in\,
      D(5) => Use_Ext_Trig_Log,
      D(4) => Use_Ext_Trig,
      D(3) => Streaming_FIFO_Reset,
      D(2) => Event_Log_En,
      D(1) => Metrics_Cnt_Reset,
      D(0) => Metrics_Cnt_En,
      E(0) => Metrics_Cnt_En_Int_4,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      Ext_Trig_Metric_en_6 => Ext_Trig_Metric_en_8,
      Ext_Trig_Metric_en_7 => Ext_Trig_Metric_en_9,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]\(0) => Metrics_Cnt_En_Int_0,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0\(0) => Metrics_Cnt_En_Int,
      \MinMax_Read_Latency_En_reg[2]\(2) => accum_in_valid_extnd_5,
      \MinMax_Read_Latency_En_reg[2]\(1) => accum_in_valid_extnd_3,
      \MinMax_Read_Latency_En_reg[2]\(0) => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349\,
      Q(2) => accum_in_valid_extnd_4,
      Q(1) => accum_in_valid_extnd_2,
      Q(0) => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346\,
      Read_Latency_En(2 downto 0) => Read_Latency_En(2 downto 0),
      Rtrans_Cnt_En(2 downto 0) => Rtrans_Cnt_En(2 downto 0),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0_6,
      Rtrans_Cnt_En0_1 => Rtrans_Cnt_En0_2,
      Rtrans_Cnt_En0_4 => Rtrans_Cnt_En0,
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      S1_Read_Byte_Cnt_En => S1_Read_Byte_Cnt_En,
      S2_Read_Byte_Cnt_En => S2_Read_Byte_Cnt_En,
      SR(0) => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3\,
      Write_Beat_Cnt_En(2 downto 0) => Write_Beat_Cnt_En(2 downto 0),
      Write_Beat_Cnt_En10 => Write_Beat_Cnt_En10_5,
      Write_Beat_Cnt_En10_2 => Write_Beat_Cnt_En10_1,
      Write_Beat_Cnt_En10_5 => Write_Beat_Cnt_En10,
      Write_Latency_En(2 downto 0) => Write_Latency_En(2 downto 0),
      Wtrans_Cnt_En(2 downto 0) => Wtrans_Cnt_En(2 downto 0),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0_7,
      Wtrans_Cnt_En0_0 => Wtrans_Cnt_En0_3,
      Wtrans_Cnt_En0_3 => Wtrans_Cnt_En0,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      \out\(2) => Control_Bits_sync(4),
      \out\(1 downto 0) => Control_Bits_sync(1 downto 0),
      reset_event_sync => reset_event_sync,
      rst_int_n_reg => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4\,
      \s_level_out_bus_d5_reg[0]_0\(0) => \^p_0_in\,
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_awready => slot_2_axi_awready,
      slot_2_axi_awvalid => slot_2_axi_awvalid,
      slot_2_axi_wready => slot_2_axi_wready,
      slot_2_axi_wvalid => slot_2_axi_wvalid
    );
\GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync\: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized3\
     port map (
      D(2) => Reset_On_Sample_Int_Lapse_sync,
      D(1) => Interval_Cnt_Ld_sync,
      D(0) => Interval_Cnt_En_sync,
      E(0) => \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(2) => Reset_On_Sample_Int_Lapse,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(1) => Interval_Cnt_Ld,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\(0) => Interval_Cnt_En,
      SR(0) => \^p_0_in\,
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk,
      \out\(0) => Control_Bits_sync(0)
    );
\GEN_INTR_ASYNC.intr_sync_module_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_intr_sync
     port map (
      Intr_In_sync(1 downto 0) => Intr_In_sync(1 downto 0),
      core_aclk => core_aclk,
      core_aresetn(0) => \^p_0_in\,
      \out\ => \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      s_axi_aclk => s_axi_aclk,
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0)
    );
\GEN_METRIC_COUNT_PROFILE.metric_counters_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_counters_profile
     port map (
      \Accum_i_reg[0]\(2) => accum_in_valid_extnd_4,
      \Accum_i_reg[0]\(1) => accum_in_valid_extnd_2,
      \Accum_i_reg[0]\(0) => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1346\,
      \Accum_i_reg[0]_0\(2) => accum_in_valid_extnd_5,
      \Accum_i_reg[0]_0\(1) => accum_in_valid_extnd_3,
      \Accum_i_reg[0]_0\(0) => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_1349\,
      \Accum_i_reg[11]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_275\,
      \Accum_i_reg[11]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_276\,
      \Accum_i_reg[11]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_277\,
      \Accum_i_reg[11]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_278\,
      \Accum_i_reg[11]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_303\,
      \Accum_i_reg[11]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_304\,
      \Accum_i_reg[11]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_305\,
      \Accum_i_reg[11]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_306\,
      \Accum_i_reg[11]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_275\,
      \Accum_i_reg[11]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_276\,
      \Accum_i_reg[11]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_277\,
      \Accum_i_reg[11]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_278\,
      \Accum_i_reg[11]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_303\,
      \Accum_i_reg[11]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_304\,
      \Accum_i_reg[11]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_305\,
      \Accum_i_reg[11]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_306\,
      \Accum_i_reg[11]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_275\,
      \Accum_i_reg[11]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_276\,
      \Accum_i_reg[11]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_277\,
      \Accum_i_reg[11]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_278\,
      \Accum_i_reg[11]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_303\,
      \Accum_i_reg[11]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_304\,
      \Accum_i_reg[11]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_305\,
      \Accum_i_reg[11]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_306\,
      \Accum_i_reg[15]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_279\,
      \Accum_i_reg[15]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_280\,
      \Accum_i_reg[15]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_281\,
      \Accum_i_reg[15]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_282\,
      \Accum_i_reg[15]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_307\,
      \Accum_i_reg[15]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_308\,
      \Accum_i_reg[15]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_309\,
      \Accum_i_reg[15]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_310\,
      \Accum_i_reg[15]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_279\,
      \Accum_i_reg[15]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_280\,
      \Accum_i_reg[15]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_281\,
      \Accum_i_reg[15]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_282\,
      \Accum_i_reg[15]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_307\,
      \Accum_i_reg[15]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_308\,
      \Accum_i_reg[15]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_309\,
      \Accum_i_reg[15]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_310\,
      \Accum_i_reg[15]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_279\,
      \Accum_i_reg[15]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_280\,
      \Accum_i_reg[15]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_281\,
      \Accum_i_reg[15]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_282\,
      \Accum_i_reg[15]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_307\,
      \Accum_i_reg[15]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_308\,
      \Accum_i_reg[15]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_309\,
      \Accum_i_reg[15]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_310\,
      \Accum_i_reg[19]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_283\,
      \Accum_i_reg[19]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_284\,
      \Accum_i_reg[19]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_285\,
      \Accum_i_reg[19]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_286\,
      \Accum_i_reg[19]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_311\,
      \Accum_i_reg[19]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_312\,
      \Accum_i_reg[19]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_313\,
      \Accum_i_reg[19]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_314\,
      \Accum_i_reg[19]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_283\,
      \Accum_i_reg[19]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_284\,
      \Accum_i_reg[19]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_285\,
      \Accum_i_reg[19]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_286\,
      \Accum_i_reg[19]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_311\,
      \Accum_i_reg[19]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_312\,
      \Accum_i_reg[19]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_313\,
      \Accum_i_reg[19]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_314\,
      \Accum_i_reg[19]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_283\,
      \Accum_i_reg[19]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_284\,
      \Accum_i_reg[19]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_285\,
      \Accum_i_reg[19]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_286\,
      \Accum_i_reg[19]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_311\,
      \Accum_i_reg[19]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_312\,
      \Accum_i_reg[19]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_313\,
      \Accum_i_reg[19]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_314\,
      \Accum_i_reg[23]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_287\,
      \Accum_i_reg[23]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_288\,
      \Accum_i_reg[23]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_289\,
      \Accum_i_reg[23]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_290\,
      \Accum_i_reg[23]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_315\,
      \Accum_i_reg[23]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_316\,
      \Accum_i_reg[23]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_317\,
      \Accum_i_reg[23]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_318\,
      \Accum_i_reg[23]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_287\,
      \Accum_i_reg[23]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_288\,
      \Accum_i_reg[23]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_289\,
      \Accum_i_reg[23]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_290\,
      \Accum_i_reg[23]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_315\,
      \Accum_i_reg[23]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_316\,
      \Accum_i_reg[23]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_317\,
      \Accum_i_reg[23]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_318\,
      \Accum_i_reg[23]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_287\,
      \Accum_i_reg[23]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_288\,
      \Accum_i_reg[23]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_289\,
      \Accum_i_reg[23]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_290\,
      \Accum_i_reg[23]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_315\,
      \Accum_i_reg[23]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_316\,
      \Accum_i_reg[23]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_317\,
      \Accum_i_reg[23]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_318\,
      \Accum_i_reg[27]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_291\,
      \Accum_i_reg[27]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_292\,
      \Accum_i_reg[27]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_293\,
      \Accum_i_reg[27]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_294\,
      \Accum_i_reg[27]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_319\,
      \Accum_i_reg[27]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_320\,
      \Accum_i_reg[27]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_321\,
      \Accum_i_reg[27]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_322\,
      \Accum_i_reg[27]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_291\,
      \Accum_i_reg[27]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_292\,
      \Accum_i_reg[27]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_293\,
      \Accum_i_reg[27]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_294\,
      \Accum_i_reg[27]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_319\,
      \Accum_i_reg[27]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_320\,
      \Accum_i_reg[27]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_321\,
      \Accum_i_reg[27]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_322\,
      \Accum_i_reg[27]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_291\,
      \Accum_i_reg[27]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_292\,
      \Accum_i_reg[27]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_293\,
      \Accum_i_reg[27]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_294\,
      \Accum_i_reg[27]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_319\,
      \Accum_i_reg[27]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_320\,
      \Accum_i_reg[27]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_321\,
      \Accum_i_reg[27]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_322\,
      \Accum_i_reg[31]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_43\,
      \Accum_i_reg[31]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_44\,
      \Accum_i_reg[31]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_45\,
      \Accum_i_reg[31]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_46\,
      \Accum_i_reg[31]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_112\,
      \Accum_i_reg[31]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_113\,
      \Accum_i_reg[31]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_114\,
      \Accum_i_reg[31]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_115\,
      \Accum_i_reg[31]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_43\,
      \Accum_i_reg[31]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_44\,
      \Accum_i_reg[31]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_45\,
      \Accum_i_reg[31]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_46\,
      \Accum_i_reg[31]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_112\,
      \Accum_i_reg[31]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_113\,
      \Accum_i_reg[31]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_114\,
      \Accum_i_reg[31]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_115\,
      \Accum_i_reg[31]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_43\,
      \Accum_i_reg[31]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_44\,
      \Accum_i_reg[31]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_45\,
      \Accum_i_reg[31]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_46\,
      \Accum_i_reg[31]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_112\,
      \Accum_i_reg[31]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_113\,
      \Accum_i_reg[31]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_114\,
      \Accum_i_reg[31]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_115\,
      \Accum_i_reg[3]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_267\,
      \Accum_i_reg[3]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_268\,
      \Accum_i_reg[3]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_269\,
      \Accum_i_reg[3]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_270\,
      \Accum_i_reg[3]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_295\,
      \Accum_i_reg[3]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_296\,
      \Accum_i_reg[3]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_297\,
      \Accum_i_reg[3]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_298\,
      \Accum_i_reg[3]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_267\,
      \Accum_i_reg[3]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_268\,
      \Accum_i_reg[3]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_269\,
      \Accum_i_reg[3]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_270\,
      \Accum_i_reg[3]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_295\,
      \Accum_i_reg[3]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_296\,
      \Accum_i_reg[3]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_297\,
      \Accum_i_reg[3]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_298\,
      \Accum_i_reg[3]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_267\,
      \Accum_i_reg[3]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_268\,
      \Accum_i_reg[3]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_269\,
      \Accum_i_reg[3]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_270\,
      \Accum_i_reg[3]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_295\,
      \Accum_i_reg[3]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_296\,
      \Accum_i_reg[3]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_297\,
      \Accum_i_reg[3]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_298\,
      \Accum_i_reg[7]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_271\,
      \Accum_i_reg[7]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_272\,
      \Accum_i_reg[7]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_273\,
      \Accum_i_reg[7]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_274\,
      \Accum_i_reg[7]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_299\,
      \Accum_i_reg[7]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_300\,
      \Accum_i_reg[7]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_301\,
      \Accum_i_reg[7]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_302\,
      \Accum_i_reg[7]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_271\,
      \Accum_i_reg[7]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_272\,
      \Accum_i_reg[7]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_273\,
      \Accum_i_reg[7]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_274\,
      \Accum_i_reg[7]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_299\,
      \Accum_i_reg[7]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_300\,
      \Accum_i_reg[7]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_301\,
      \Accum_i_reg[7]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_302\,
      \Accum_i_reg[7]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_271\,
      \Accum_i_reg[7]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_272\,
      \Accum_i_reg[7]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_273\,
      \Accum_i_reg[7]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_274\,
      \Accum_i_reg[7]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_299\,
      \Accum_i_reg[7]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_300\,
      \Accum_i_reg[7]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_301\,
      \Accum_i_reg[7]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_302\,
      D(31 downto 0) => \GEN_acc[0].acc_inst_0/Accum_i1_in\(31 downto 0),
      DI(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_38\,
      DI(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_39\,
      DI(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_40\,
      DI(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_41\,
      E(0) => \GEN_acc[0].acc_inst_0/p_0_in\,
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg\(31 downto 0) => \GEN_acc[3].acc_inst_0/Accum_i1_in\(31 downto 0),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_0\(31 downto 0) => \GEN_acc[9].acc_inst_0/Accum_i1_in\(31 downto 0),
      \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg_1\(31 downto 0) => \GEN_acc[15].acc_inst_0/Accum_i1_in\(31 downto 0),
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg\ => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_111\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_107\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_108\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_109\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_110\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_175\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_176\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_177\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_178\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_87\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_88\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_89\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_10\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_90\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_195\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_196\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_197\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_11\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_198\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_83\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_84\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_85\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_12\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_86\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_199\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_200\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_201\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_13\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_202\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_81\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_14\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_82\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_78\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_79\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_15\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_80\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_16\ => \GEN_SLOT1.metric_calc_inst1_n_111\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\(3) => \GEN_SLOT1.metric_calc_inst1_n_107\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\(2) => \GEN_SLOT1.metric_calc_inst1_n_108\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\(1) => \GEN_SLOT1.metric_calc_inst1_n_109\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_17\(0) => \GEN_SLOT1.metric_calc_inst1_n_110\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\(3) => \GEN_SLOT1.metric_calc_inst1_n_175\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\(2) => \GEN_SLOT1.metric_calc_inst1_n_176\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\(1) => \GEN_SLOT1.metric_calc_inst1_n_177\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_18\(0) => \GEN_SLOT1.metric_calc_inst1_n_178\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\(3) => \GEN_SLOT1.metric_calc_inst1_n_103\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\(2) => \GEN_SLOT1.metric_calc_inst1_n_104\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\(1) => \GEN_SLOT1.metric_calc_inst1_n_105\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_19\(0) => \GEN_SLOT1.metric_calc_inst1_n_106\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_103\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_104\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_105\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_106\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\(3) => \GEN_SLOT1.metric_calc_inst1_n_179\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\(2) => \GEN_SLOT1.metric_calc_inst1_n_180\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\(1) => \GEN_SLOT1.metric_calc_inst1_n_181\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_20\(0) => \GEN_SLOT1.metric_calc_inst1_n_182\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\(3) => \GEN_SLOT1.metric_calc_inst1_n_99\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\(2) => \GEN_SLOT1.metric_calc_inst1_n_100\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\(1) => \GEN_SLOT1.metric_calc_inst1_n_101\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_21\(0) => \GEN_SLOT1.metric_calc_inst1_n_102\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\(3) => \GEN_SLOT1.metric_calc_inst1_n_183\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\(2) => \GEN_SLOT1.metric_calc_inst1_n_184\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\(1) => \GEN_SLOT1.metric_calc_inst1_n_185\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_22\(0) => \GEN_SLOT1.metric_calc_inst1_n_186\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\(3) => \GEN_SLOT1.metric_calc_inst1_n_95\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\(2) => \GEN_SLOT1.metric_calc_inst1_n_96\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\(1) => \GEN_SLOT1.metric_calc_inst1_n_97\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_23\(0) => \GEN_SLOT1.metric_calc_inst1_n_98\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\(3) => \GEN_SLOT1.metric_calc_inst1_n_187\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\(2) => \GEN_SLOT1.metric_calc_inst1_n_188\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\(1) => \GEN_SLOT1.metric_calc_inst1_n_189\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_24\(0) => \GEN_SLOT1.metric_calc_inst1_n_190\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\(3) => \GEN_SLOT1.metric_calc_inst1_n_91\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\(2) => \GEN_SLOT1.metric_calc_inst1_n_92\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\(1) => \GEN_SLOT1.metric_calc_inst1_n_93\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_25\(0) => \GEN_SLOT1.metric_calc_inst1_n_94\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\(3) => \GEN_SLOT1.metric_calc_inst1_n_191\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\(2) => \GEN_SLOT1.metric_calc_inst1_n_192\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\(1) => \GEN_SLOT1.metric_calc_inst1_n_193\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_26\(0) => \GEN_SLOT1.metric_calc_inst1_n_194\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\(3) => \GEN_SLOT1.metric_calc_inst1_n_87\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\(2) => \GEN_SLOT1.metric_calc_inst1_n_88\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\(1) => \GEN_SLOT1.metric_calc_inst1_n_89\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_27\(0) => \GEN_SLOT1.metric_calc_inst1_n_90\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\(3) => \GEN_SLOT1.metric_calc_inst1_n_195\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\(2) => \GEN_SLOT1.metric_calc_inst1_n_196\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\(1) => \GEN_SLOT1.metric_calc_inst1_n_197\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_28\(0) => \GEN_SLOT1.metric_calc_inst1_n_198\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\(3) => \GEN_SLOT1.metric_calc_inst1_n_83\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\(2) => \GEN_SLOT1.metric_calc_inst1_n_84\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\(1) => \GEN_SLOT1.metric_calc_inst1_n_85\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_29\(0) => \GEN_SLOT1.metric_calc_inst1_n_86\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_179\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_180\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_181\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_182\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\(3) => \GEN_SLOT1.metric_calc_inst1_n_199\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\(2) => \GEN_SLOT1.metric_calc_inst1_n_200\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\(1) => \GEN_SLOT1.metric_calc_inst1_n_201\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_30\(0) => \GEN_SLOT1.metric_calc_inst1_n_202\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31\(1) => \GEN_SLOT1.metric_calc_inst1_n_81\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_31\(0) => \GEN_SLOT1.metric_calc_inst1_n_82\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32\(2) => \GEN_SLOT1.metric_calc_inst1_n_78\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32\(1) => \GEN_SLOT1.metric_calc_inst1_n_79\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_32\(0) => \GEN_SLOT1.metric_calc_inst1_n_80\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_33\ => \GEN_SLOT2.metric_calc_inst2_n_111\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\(3) => \GEN_SLOT2.metric_calc_inst2_n_107\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\(2) => \GEN_SLOT2.metric_calc_inst2_n_108\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\(1) => \GEN_SLOT2.metric_calc_inst2_n_109\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_34\(0) => \GEN_SLOT2.metric_calc_inst2_n_110\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\(3) => \GEN_SLOT2.metric_calc_inst2_n_175\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\(2) => \GEN_SLOT2.metric_calc_inst2_n_176\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\(1) => \GEN_SLOT2.metric_calc_inst2_n_177\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_35\(0) => \GEN_SLOT2.metric_calc_inst2_n_178\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\(3) => \GEN_SLOT2.metric_calc_inst2_n_103\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\(2) => \GEN_SLOT2.metric_calc_inst2_n_104\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\(1) => \GEN_SLOT2.metric_calc_inst2_n_105\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_36\(0) => \GEN_SLOT2.metric_calc_inst2_n_106\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\(3) => \GEN_SLOT2.metric_calc_inst2_n_179\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\(2) => \GEN_SLOT2.metric_calc_inst2_n_180\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\(1) => \GEN_SLOT2.metric_calc_inst2_n_181\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_37\(0) => \GEN_SLOT2.metric_calc_inst2_n_182\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\(3) => \GEN_SLOT2.metric_calc_inst2_n_99\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\(2) => \GEN_SLOT2.metric_calc_inst2_n_100\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\(1) => \GEN_SLOT2.metric_calc_inst2_n_101\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_38\(0) => \GEN_SLOT2.metric_calc_inst2_n_102\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\(3) => \GEN_SLOT2.metric_calc_inst2_n_183\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\(2) => \GEN_SLOT2.metric_calc_inst2_n_184\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\(1) => \GEN_SLOT2.metric_calc_inst2_n_185\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_39\(0) => \GEN_SLOT2.metric_calc_inst2_n_186\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_99\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_100\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_101\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_102\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\(3) => \GEN_SLOT2.metric_calc_inst2_n_95\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\(2) => \GEN_SLOT2.metric_calc_inst2_n_96\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\(1) => \GEN_SLOT2.metric_calc_inst2_n_97\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_40\(0) => \GEN_SLOT2.metric_calc_inst2_n_98\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\(3) => \GEN_SLOT2.metric_calc_inst2_n_187\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\(2) => \GEN_SLOT2.metric_calc_inst2_n_188\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\(1) => \GEN_SLOT2.metric_calc_inst2_n_189\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_41\(0) => \GEN_SLOT2.metric_calc_inst2_n_190\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\(3) => \GEN_SLOT2.metric_calc_inst2_n_91\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\(2) => \GEN_SLOT2.metric_calc_inst2_n_92\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\(1) => \GEN_SLOT2.metric_calc_inst2_n_93\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_42\(0) => \GEN_SLOT2.metric_calc_inst2_n_94\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\(3) => \GEN_SLOT2.metric_calc_inst2_n_191\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\(2) => \GEN_SLOT2.metric_calc_inst2_n_192\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\(1) => \GEN_SLOT2.metric_calc_inst2_n_193\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_43\(0) => \GEN_SLOT2.metric_calc_inst2_n_194\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\(3) => \GEN_SLOT2.metric_calc_inst2_n_87\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\(2) => \GEN_SLOT2.metric_calc_inst2_n_88\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\(1) => \GEN_SLOT2.metric_calc_inst2_n_89\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_44\(0) => \GEN_SLOT2.metric_calc_inst2_n_90\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\(3) => \GEN_SLOT2.metric_calc_inst2_n_195\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\(2) => \GEN_SLOT2.metric_calc_inst2_n_196\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\(1) => \GEN_SLOT2.metric_calc_inst2_n_197\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_45\(0) => \GEN_SLOT2.metric_calc_inst2_n_198\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\(3) => \GEN_SLOT2.metric_calc_inst2_n_83\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\(2) => \GEN_SLOT2.metric_calc_inst2_n_84\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\(1) => \GEN_SLOT2.metric_calc_inst2_n_85\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_46\(0) => \GEN_SLOT2.metric_calc_inst2_n_86\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\(3) => \GEN_SLOT2.metric_calc_inst2_n_199\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\(2) => \GEN_SLOT2.metric_calc_inst2_n_200\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\(1) => \GEN_SLOT2.metric_calc_inst2_n_201\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_47\(0) => \GEN_SLOT2.metric_calc_inst2_n_202\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48\(1) => \GEN_SLOT2.metric_calc_inst2_n_81\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_48\(0) => \GEN_SLOT2.metric_calc_inst2_n_82\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49\(2) => \GEN_SLOT2.metric_calc_inst2_n_78\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49\(1) => \GEN_SLOT2.metric_calc_inst2_n_79\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_49\(0) => \GEN_SLOT2.metric_calc_inst2_n_80\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_183\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_184\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_185\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_186\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_95\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_96\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_97\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_98\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_187\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_188\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_189\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_7\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_190\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_91\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_92\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_93\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_8\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_94\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_191\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_192\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_193\,
      \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_9\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_194\,
      \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg\(31 downto 0) => \GEN_acc[6].acc_inst_0/Accum_i1_in\(31 downto 0),
      \GEN_ARSIZE_AXI4.Write_Beat_Cnt_En_reg_0\(31 downto 0) => \GEN_acc[12].acc_inst_0/Accum_i1_in\(31 downto 0),
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg\ => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_42\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_34\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_35\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_36\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_37\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_151\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_152\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_153\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_154\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_14\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_15\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_16\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_10\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_17\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_171\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_172\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_173\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_11\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_174\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_12\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_12\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_13\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_9\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_10\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_13\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_11\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_14\ => \GEN_SLOT1.metric_calc_inst1_n_42\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(3) => \GEN_SLOT1.metric_calc_inst1_n_38\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(2) => \GEN_SLOT1.metric_calc_inst1_n_39\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(1) => \GEN_SLOT1.metric_calc_inst1_n_40\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_15\(0) => \GEN_SLOT1.metric_calc_inst1_n_41\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\(3) => \GEN_SLOT1.metric_calc_inst1_n_147\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\(2) => \GEN_SLOT1.metric_calc_inst1_n_148\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\(1) => \GEN_SLOT1.metric_calc_inst1_n_149\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_16\(0) => \GEN_SLOT1.metric_calc_inst1_n_150\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\(3) => \GEN_SLOT1.metric_calc_inst1_n_34\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\(2) => \GEN_SLOT1.metric_calc_inst1_n_35\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\(1) => \GEN_SLOT1.metric_calc_inst1_n_36\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_17\(0) => \GEN_SLOT1.metric_calc_inst1_n_37\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\(3) => \GEN_SLOT1.metric_calc_inst1_n_151\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\(2) => \GEN_SLOT1.metric_calc_inst1_n_152\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\(1) => \GEN_SLOT1.metric_calc_inst1_n_153\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_18\(0) => \GEN_SLOT1.metric_calc_inst1_n_154\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\(3) => \GEN_SLOT1.metric_calc_inst1_n_30\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\(2) => \GEN_SLOT1.metric_calc_inst1_n_31\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\(1) => \GEN_SLOT1.metric_calc_inst1_n_32\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_19\(0) => \GEN_SLOT1.metric_calc_inst1_n_33\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_30\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_31\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_32\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_33\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\(3) => \GEN_SLOT1.metric_calc_inst1_n_155\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\(2) => \GEN_SLOT1.metric_calc_inst1_n_156\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\(1) => \GEN_SLOT1.metric_calc_inst1_n_157\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_20\(0) => \GEN_SLOT1.metric_calc_inst1_n_158\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\(3) => \GEN_SLOT1.metric_calc_inst1_n_26\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\(2) => \GEN_SLOT1.metric_calc_inst1_n_27\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\(1) => \GEN_SLOT1.metric_calc_inst1_n_28\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_21\(0) => \GEN_SLOT1.metric_calc_inst1_n_29\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\(3) => \GEN_SLOT1.metric_calc_inst1_n_159\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\(2) => \GEN_SLOT1.metric_calc_inst1_n_160\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\(1) => \GEN_SLOT1.metric_calc_inst1_n_161\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_22\(0) => \GEN_SLOT1.metric_calc_inst1_n_162\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\(3) => \GEN_SLOT1.metric_calc_inst1_n_22\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\(2) => \GEN_SLOT1.metric_calc_inst1_n_23\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\(1) => \GEN_SLOT1.metric_calc_inst1_n_24\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_23\(0) => \GEN_SLOT1.metric_calc_inst1_n_25\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\(3) => \GEN_SLOT1.metric_calc_inst1_n_163\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\(2) => \GEN_SLOT1.metric_calc_inst1_n_164\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\(1) => \GEN_SLOT1.metric_calc_inst1_n_165\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_24\(0) => \GEN_SLOT1.metric_calc_inst1_n_166\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\(3) => \GEN_SLOT1.metric_calc_inst1_n_18\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\(2) => \GEN_SLOT1.metric_calc_inst1_n_19\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\(1) => \GEN_SLOT1.metric_calc_inst1_n_20\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_25\(0) => \GEN_SLOT1.metric_calc_inst1_n_21\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\(3) => \GEN_SLOT1.metric_calc_inst1_n_167\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\(2) => \GEN_SLOT1.metric_calc_inst1_n_168\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\(1) => \GEN_SLOT1.metric_calc_inst1_n_169\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_26\(0) => \GEN_SLOT1.metric_calc_inst1_n_170\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\(3) => \GEN_SLOT1.metric_calc_inst1_n_14\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\(2) => \GEN_SLOT1.metric_calc_inst1_n_15\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\(1) => \GEN_SLOT1.metric_calc_inst1_n_16\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_27\(0) => \GEN_SLOT1.metric_calc_inst1_n_17\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\(3) => \GEN_SLOT1.metric_calc_inst1_n_171\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\(2) => \GEN_SLOT1.metric_calc_inst1_n_172\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\(1) => \GEN_SLOT1.metric_calc_inst1_n_173\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_28\(0) => \GEN_SLOT1.metric_calc_inst1_n_174\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29\(1) => \GEN_SLOT1.metric_calc_inst1_n_12\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_29\(0) => \GEN_SLOT1.metric_calc_inst1_n_13\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_155\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_156\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_157\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_3\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_158\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30\(2) => \GEN_SLOT1.metric_calc_inst1_n_9\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30\(1) => \GEN_SLOT1.metric_calc_inst1_n_10\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_30\(0) => \GEN_SLOT1.metric_calc_inst1_n_11\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_31\ => \GEN_SLOT2.metric_calc_inst2_n_42\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\(3) => \GEN_SLOT2.metric_calc_inst2_n_38\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\(2) => \GEN_SLOT2.metric_calc_inst2_n_39\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\(1) => \GEN_SLOT2.metric_calc_inst2_n_40\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_32\(0) => \GEN_SLOT2.metric_calc_inst2_n_41\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\(3) => \GEN_SLOT2.metric_calc_inst2_n_147\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\(2) => \GEN_SLOT2.metric_calc_inst2_n_148\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\(1) => \GEN_SLOT2.metric_calc_inst2_n_149\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_33\(0) => \GEN_SLOT2.metric_calc_inst2_n_150\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\(3) => \GEN_SLOT2.metric_calc_inst2_n_34\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\(2) => \GEN_SLOT2.metric_calc_inst2_n_35\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\(1) => \GEN_SLOT2.metric_calc_inst2_n_36\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_34\(0) => \GEN_SLOT2.metric_calc_inst2_n_37\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\(3) => \GEN_SLOT2.metric_calc_inst2_n_151\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\(2) => \GEN_SLOT2.metric_calc_inst2_n_152\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\(1) => \GEN_SLOT2.metric_calc_inst2_n_153\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_35\(0) => \GEN_SLOT2.metric_calc_inst2_n_154\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\(3) => \GEN_SLOT2.metric_calc_inst2_n_30\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\(2) => \GEN_SLOT2.metric_calc_inst2_n_31\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\(1) => \GEN_SLOT2.metric_calc_inst2_n_32\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_36\(0) => \GEN_SLOT2.metric_calc_inst2_n_33\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\(3) => \GEN_SLOT2.metric_calc_inst2_n_155\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\(2) => \GEN_SLOT2.metric_calc_inst2_n_156\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\(1) => \GEN_SLOT2.metric_calc_inst2_n_157\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_37\(0) => \GEN_SLOT2.metric_calc_inst2_n_158\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\(3) => \GEN_SLOT2.metric_calc_inst2_n_26\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\(2) => \GEN_SLOT2.metric_calc_inst2_n_27\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\(1) => \GEN_SLOT2.metric_calc_inst2_n_28\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_38\(0) => \GEN_SLOT2.metric_calc_inst2_n_29\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\(3) => \GEN_SLOT2.metric_calc_inst2_n_159\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\(2) => \GEN_SLOT2.metric_calc_inst2_n_160\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\(1) => \GEN_SLOT2.metric_calc_inst2_n_161\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_39\(0) => \GEN_SLOT2.metric_calc_inst2_n_162\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_26\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_27\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_28\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_4\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_29\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\(3) => \GEN_SLOT2.metric_calc_inst2_n_22\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\(2) => \GEN_SLOT2.metric_calc_inst2_n_23\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\(1) => \GEN_SLOT2.metric_calc_inst2_n_24\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_40\(0) => \GEN_SLOT2.metric_calc_inst2_n_25\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\(3) => \GEN_SLOT2.metric_calc_inst2_n_163\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\(2) => \GEN_SLOT2.metric_calc_inst2_n_164\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\(1) => \GEN_SLOT2.metric_calc_inst2_n_165\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_41\(0) => \GEN_SLOT2.metric_calc_inst2_n_166\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\(3) => \GEN_SLOT2.metric_calc_inst2_n_18\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\(2) => \GEN_SLOT2.metric_calc_inst2_n_19\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\(1) => \GEN_SLOT2.metric_calc_inst2_n_20\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_42\(0) => \GEN_SLOT2.metric_calc_inst2_n_21\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\(3) => \GEN_SLOT2.metric_calc_inst2_n_167\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\(2) => \GEN_SLOT2.metric_calc_inst2_n_168\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\(1) => \GEN_SLOT2.metric_calc_inst2_n_169\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_43\(0) => \GEN_SLOT2.metric_calc_inst2_n_170\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\(3) => \GEN_SLOT2.metric_calc_inst2_n_14\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\(2) => \GEN_SLOT2.metric_calc_inst2_n_15\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\(1) => \GEN_SLOT2.metric_calc_inst2_n_16\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_44\(0) => \GEN_SLOT2.metric_calc_inst2_n_17\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\(3) => \GEN_SLOT2.metric_calc_inst2_n_171\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\(2) => \GEN_SLOT2.metric_calc_inst2_n_172\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\(1) => \GEN_SLOT2.metric_calc_inst2_n_173\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_45\(0) => \GEN_SLOT2.metric_calc_inst2_n_174\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46\(1) => \GEN_SLOT2.metric_calc_inst2_n_12\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_46\(0) => \GEN_SLOT2.metric_calc_inst2_n_13\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47\(2) => \GEN_SLOT2.metric_calc_inst2_n_9\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47\(1) => \GEN_SLOT2.metric_calc_inst2_n_10\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_47\(0) => \GEN_SLOT2.metric_calc_inst2_n_11\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_159\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_160\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_161\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_5\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_162\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_22\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_23\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_24\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_6\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_25\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_163\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_164\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_165\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_7\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_166\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_18\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_19\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_20\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_8\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_21\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_167\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_168\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_169\,
      \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg_9\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_170\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_100\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_101\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_102\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_103\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_104\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_105\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_106\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_107\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_108\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_109\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_110\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_111\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_112\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_113\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_114\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_115\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_116\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_117\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_118\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_119\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_120\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_121\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_122\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_123\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_124\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_125\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_126\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_127\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_128\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_129\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_130\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_131\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_132\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_133\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_134\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_135\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_136\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_137\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_138\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_139\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_14\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_140\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_141\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_142\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_143\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_144\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_145\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_146\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_147\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_148\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_149\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_15\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_150\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_151\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_152\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_153\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_154\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_155\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_156\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_157\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_158\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_159\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_16\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_160\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_161\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_162\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_163\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_164\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_165\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_166\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_167\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_168\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_169\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_17\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_170\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_171\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_172\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_173\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_174\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_175\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_176\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_177\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_178\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_179\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_18\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_180\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_181\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_182\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_183\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_184\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_185\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_186\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_187\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_188\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_189\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_19\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_190\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_191\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_192\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_193\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_194\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_195\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_196\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_197\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_198\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_199\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_20\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_200\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_201\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_202\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_203\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_204\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_205\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_206\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_207\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_208\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_209\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_21\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_210\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_211\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_212\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_213\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_214\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_215\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_216\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_217\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_218\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_219\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_22\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_220\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_221\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_222\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_223\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_224\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_225\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_226\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_227\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_228\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_229\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_23\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_230\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_231\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_232\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_233\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_234\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_235\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_236\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_237\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_238\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_239\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_24\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_240\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_241\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_242\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_243\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_244\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_245\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_246\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_247\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_248\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_249\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_25\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_250\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_251\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_252\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_253\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_254\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_255\(31 downto 0) => \Sample_Metric_Cnt[3]_7\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_256\(31 downto 0) => \Sample_Metric_Cnt[7]_15\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_257\(31 downto 0) => \Sample_Metric_Cnt[10]_21\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_258\(31 downto 0) => \Sample_Metric_Cnt[11]_23\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_259\(31 downto 0) => \Sample_Metric_Cnt_extnd[0]_37\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_26\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_260\(31 downto 0) => \Sample_Metric_Cnt_extnd[1]_39\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_261\(31 downto 0) => \Sample_Metric_Cnt_extnd[2]_41\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_262\(31 downto 0) => \Sample_Metric_Cnt_extnd[3]_43\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_263\(31 downto 0) => \Sample_Metric_Cnt_extnd[4]_45\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_264\(31 downto 0) => \Sample_Metric_Cnt_extnd[5]_47\(31 downto 0),
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_27\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_28\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_29\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_30\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_31\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_32\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_33\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_34\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_35\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_36\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_37\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_38\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_39\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_40\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_41\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_42\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_43\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_44\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_45\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_46\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_47\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_48\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_49\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_50\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_51\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_52\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_53\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_54\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_55\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_56\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_57\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_58\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_59\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_60\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_61\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_62\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_63\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_64\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_65\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_66\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_67\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_68\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_69\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_70\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_71\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_72\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_73\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_74\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_75\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_76\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_77\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_78\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_79\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_80\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_81\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_82\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_83\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_84\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_85\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_86\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_87\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_88\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_89\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_90\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_91\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_92\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_93\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_94\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_95\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_96\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_97\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_98\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547\,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_99\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(31 downto 0) => \Metric_Cnt[1]_2\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \Metric_Cnt[4]_8\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31 downto 0) => \Metric_Cnt[7]_14\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(31 downto 0) => \Metric_Cnt[9]_18\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_11\(31 downto 0) => \Metric_Cnt[8]_16\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_12\(31 downto 0) => \Metric_Cnt[5]_10\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_13\(31 downto 0) => \Metric_Cnt[0]_0\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_14\(31 downto 0) => \Metric_Cnt[17]_34\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_15\(31 downto 0) => \Metric_Cnt[3]_6\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_16\(31 downto 0) => \Metric_Cnt[11]_22\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_17\(31 downto 0) => \Metric_Cnt_extnd[0]_36\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_18\(31 downto 0) => \Metric_Cnt_extnd[1]_38\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_19\(31 downto 0) => \Metric_Cnt_extnd[2]_40\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(31 downto 0) => \Metric_Cnt[10]_20\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_20\(31 downto 0) => \Metric_Cnt_extnd[3]_42\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_21\(31 downto 0) => \Metric_Cnt_extnd[4]_44\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_22\(31 downto 0) => \Metric_Cnt_extnd[5]_46\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\(31 downto 0) => \Metric_Cnt[13]_26\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\(31 downto 0) => \Metric_Cnt[16]_32\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(31 downto 0) => \Metric_Cnt[15]_30\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(31 downto 0) => \Metric_Cnt[14]_28\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(31 downto 0) => \Metric_Cnt[6]_12\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(31 downto 0) => \Metric_Cnt[2]_4\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(31 downto 0) => \Metric_Cnt[12]_24\(31 downto 0),
      \GEN_SAMPLE_REG_ASYNC.Lat_Sample_Reg_Rd_En_d3_reg\(0) => Sample_En,
      Lat_Addr_11downto2(1) => Lat_Addr_11downto2(4),
      Lat_Addr_11downto2(0) => Lat_Addr_11downto2(2),
      \Lat_Addr_11downto2_CDC_reg[6]\ => register_module_inst_n_25,
      \Lat_Addr_11downto2_CDC_reg[6]_0\ => register_module_inst_n_26,
      \Lat_Addr_11downto2_CDC_reg[7]\ => register_module_inst_n_24,
      \Lat_Addr_11downto2_CDC_reg[7]_0\ => register_module_inst_n_27,
      \Max_Read_Latency_Int_reg[15]\(31 downto 16) => S0_Max_Read_Latency(15 downto 0),
      \Max_Read_Latency_Int_reg[15]\(15 downto 0) => S0_Min_Read_Latency(15 downto 0),
      \Max_Read_Latency_Int_reg[15]_0\(31 downto 16) => S1_Max_Read_Latency(15 downto 0),
      \Max_Read_Latency_Int_reg[15]_0\(15 downto 0) => S1_Min_Read_Latency(15 downto 0),
      \Max_Read_Latency_Int_reg[15]_1\(31 downto 16) => S2_Max_Read_Latency(15 downto 0),
      \Max_Read_Latency_Int_reg[15]_1\(15 downto 0) => S2_Min_Read_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]\(31 downto 16) => S0_Max_Write_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]\(15 downto 0) => S0_Min_Write_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]_0\(31 downto 16) => S1_Max_Write_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]_0\(15 downto 0) => S1_Min_Write_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]_1\(31 downto 16) => S2_Max_Write_Latency(15 downto 0),
      \Max_Write_Latency_Int_reg[15]_1\(15 downto 0) => S2_Min_Write_Latency(15 downto 0),
      Q(30 downto 0) => S0_Write_Latency(30 downto 0),
      Read_Latency_En(2 downto 0) => Read_Latency_En(2 downto 0),
      Rtrans_Cnt_En(2 downto 0) => Rtrans_Cnt_En(2 downto 0),
      S(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_147\,
      S(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_148\,
      S(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_149\,
      S(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_150\,
      S0_Read_Latency(30 downto 0) => S0_Read_Latency(30 downto 0),
      S1_Read_Latency(30 downto 0) => S1_Read_Latency(30 downto 0),
      S2_Read_Latency(30 downto 0) => S2_Read_Latency(30 downto 0),
      SR(0) => \GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i\(31),
      Write_Latency_En(2 downto 0) => Write_Latency_En(2 downto 0),
      \Write_Latency_Int_reg[30]\(30 downto 0) => S1_Write_Latency(30 downto 0),
      \Write_Latency_Int_reg[30]_0\(30 downto 0) => S2_Write_Latency(30 downto 0),
      Wtrans_Cnt_En(2 downto 0) => Wtrans_Cnt_En(2 downto 0),
      core_aclk => core_aclk,
      core_aresetn(0) => \^p_0_in\,
      \out\(0) => Control_Bits_sync(0),
      \s_level_out_bus_d4_reg[0]\(0) => \GEN_acc[1].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_0\(0) => \GEN_acc[2].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_1\(0) => \GEN_acc[3].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_10\(0) => \GEN_acc[12].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_11\(0) => \GEN_acc[13].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_12\(0) => \GEN_acc[14].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_13\(0) => \GEN_acc[15].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_14\(0) => \GEN_acc[16].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_15\(0) => \GEN_acc[17].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_16\(0) => \GEN_acc_extnd[0].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_17\(0) => \GEN_acc_extnd[1].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_18\(0) => \GEN_acc_extnd[2].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_19\(0) => \GEN_acc_extnd[3].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_2\(0) => \GEN_acc[4].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_20\(0) => \GEN_acc_extnd[4].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_21\(0) => \GEN_acc_extnd[5].acc_extnd_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_3\(0) => \GEN_acc[5].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_4\(0) => \GEN_acc[6].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_5\(0) => \GEN_acc[7].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_6\(0) => \GEN_acc[8].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_7\(0) => \GEN_acc[9].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_8\(0) => \GEN_acc[10].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[0]_9\(0) => \GEN_acc[11].acc_inst_0/p_0_in\,
      \s_level_out_bus_d4_reg[1]\(0) => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_3\
    );
\GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_samp_intl_cnt
     port map (
      D(1) => Interval_Cnt_Ld_sync,
      D(0) => Interval_Cnt_En_sync,
      E(0) => \GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync_n_3\,
      Sample_Cnt_Ld => Sample_Cnt_Ld,
      Sample_Interval(31 downto 0) => Sample_Interval(31 downto 0),
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0(0) => \^p_0_in\,
      \out\ => \GEN_SYNC[0].cdc_sync_inst/p_0_in0_in\,
      p_in_d1_cdc_from_reg0 => \GEN_SYNC[0].cdc_sync_inst/p_in_d1_cdc_from_reg0\,
      \s_level_out_bus_d4_reg[0]\(0) => Control_Bits_sync(0)
    );
\GEN_SLOT0_PROFILE.metric_calc_inst0\: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__xdcDup__1\
     port map (
      \Accum_i_reg[11]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_275\,
      \Accum_i_reg[11]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_276\,
      \Accum_i_reg[11]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_277\,
      \Accum_i_reg[11]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_278\,
      \Accum_i_reg[11]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_303\,
      \Accum_i_reg[11]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_304\,
      \Accum_i_reg[11]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_305\,
      \Accum_i_reg[11]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_306\,
      \Accum_i_reg[12]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_30\,
      \Accum_i_reg[12]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_31\,
      \Accum_i_reg[12]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_32\,
      \Accum_i_reg[12]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_33\,
      \Accum_i_reg[12]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_99\,
      \Accum_i_reg[12]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_100\,
      \Accum_i_reg[12]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_101\,
      \Accum_i_reg[12]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_102\,
      \Accum_i_reg[12]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_155\,
      \Accum_i_reg[12]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_156\,
      \Accum_i_reg[12]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_157\,
      \Accum_i_reg[12]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_158\,
      \Accum_i_reg[12]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_183\,
      \Accum_i_reg[12]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_184\,
      \Accum_i_reg[12]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_185\,
      \Accum_i_reg[12]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_186\,
      \Accum_i_reg[15]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_279\,
      \Accum_i_reg[15]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_280\,
      \Accum_i_reg[15]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_281\,
      \Accum_i_reg[15]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_282\,
      \Accum_i_reg[15]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_307\,
      \Accum_i_reg[15]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_308\,
      \Accum_i_reg[15]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_309\,
      \Accum_i_reg[15]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_310\,
      \Accum_i_reg[16]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_26\,
      \Accum_i_reg[16]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_27\,
      \Accum_i_reg[16]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_28\,
      \Accum_i_reg[16]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_29\,
      \Accum_i_reg[16]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_95\,
      \Accum_i_reg[16]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_96\,
      \Accum_i_reg[16]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_97\,
      \Accum_i_reg[16]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_98\,
      \Accum_i_reg[16]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_159\,
      \Accum_i_reg[16]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_160\,
      \Accum_i_reg[16]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_161\,
      \Accum_i_reg[16]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_162\,
      \Accum_i_reg[16]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_187\,
      \Accum_i_reg[16]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_188\,
      \Accum_i_reg[16]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_189\,
      \Accum_i_reg[16]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_190\,
      \Accum_i_reg[19]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_283\,
      \Accum_i_reg[19]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_284\,
      \Accum_i_reg[19]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_285\,
      \Accum_i_reg[19]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_286\,
      \Accum_i_reg[19]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_311\,
      \Accum_i_reg[19]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_312\,
      \Accum_i_reg[19]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_313\,
      \Accum_i_reg[19]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_314\,
      \Accum_i_reg[20]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_22\,
      \Accum_i_reg[20]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_23\,
      \Accum_i_reg[20]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_24\,
      \Accum_i_reg[20]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_25\,
      \Accum_i_reg[20]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_91\,
      \Accum_i_reg[20]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_92\,
      \Accum_i_reg[20]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_93\,
      \Accum_i_reg[20]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_94\,
      \Accum_i_reg[20]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_163\,
      \Accum_i_reg[20]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_164\,
      \Accum_i_reg[20]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_165\,
      \Accum_i_reg[20]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_166\,
      \Accum_i_reg[20]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_191\,
      \Accum_i_reg[20]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_192\,
      \Accum_i_reg[20]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_193\,
      \Accum_i_reg[20]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_194\,
      \Accum_i_reg[23]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_287\,
      \Accum_i_reg[23]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_288\,
      \Accum_i_reg[23]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_289\,
      \Accum_i_reg[23]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_290\,
      \Accum_i_reg[23]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_315\,
      \Accum_i_reg[23]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_316\,
      \Accum_i_reg[23]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_317\,
      \Accum_i_reg[23]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_318\,
      \Accum_i_reg[24]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_18\,
      \Accum_i_reg[24]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_19\,
      \Accum_i_reg[24]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_20\,
      \Accum_i_reg[24]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_21\,
      \Accum_i_reg[24]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_87\,
      \Accum_i_reg[24]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_88\,
      \Accum_i_reg[24]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_89\,
      \Accum_i_reg[24]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_90\,
      \Accum_i_reg[24]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_167\,
      \Accum_i_reg[24]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_168\,
      \Accum_i_reg[24]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_169\,
      \Accum_i_reg[24]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_170\,
      \Accum_i_reg[24]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_195\,
      \Accum_i_reg[24]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_196\,
      \Accum_i_reg[24]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_197\,
      \Accum_i_reg[24]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_198\,
      \Accum_i_reg[27]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_291\,
      \Accum_i_reg[27]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_292\,
      \Accum_i_reg[27]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_293\,
      \Accum_i_reg[27]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_294\,
      \Accum_i_reg[27]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_319\,
      \Accum_i_reg[27]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_320\,
      \Accum_i_reg[27]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_321\,
      \Accum_i_reg[27]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_322\,
      \Accum_i_reg[28]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_14\,
      \Accum_i_reg[28]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_15\,
      \Accum_i_reg[28]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_16\,
      \Accum_i_reg[28]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_17\,
      \Accum_i_reg[28]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_83\,
      \Accum_i_reg[28]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_84\,
      \Accum_i_reg[28]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_85\,
      \Accum_i_reg[28]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_86\,
      \Accum_i_reg[28]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_171\,
      \Accum_i_reg[28]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_172\,
      \Accum_i_reg[28]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_173\,
      \Accum_i_reg[28]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_174\,
      \Accum_i_reg[28]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_199\,
      \Accum_i_reg[28]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_200\,
      \Accum_i_reg[28]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_201\,
      \Accum_i_reg[28]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_202\,
      \Accum_i_reg[31]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_9\,
      \Accum_i_reg[31]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_10\,
      \Accum_i_reg[31]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_11\,
      \Accum_i_reg[31]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_12\,
      \Accum_i_reg[31]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_13\,
      \Accum_i_reg[31]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_43\,
      \Accum_i_reg[31]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_44\,
      \Accum_i_reg[31]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_45\,
      \Accum_i_reg[31]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_46\,
      \Accum_i_reg[31]_10\(31 downto 0) => \Metric_Cnt[2]_4\(31 downto 0),
      \Accum_i_reg[31]_11\(31 downto 0) => \Metric_Cnt[3]_6\(31 downto 0),
      \Accum_i_reg[31]_12\(31 downto 0) => \Metric_Cnt[4]_8\(31 downto 0),
      \Accum_i_reg[31]_13\(31 downto 0) => \Metric_Cnt[5]_10\(31 downto 0),
      \Accum_i_reg[31]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_78\,
      \Accum_i_reg[31]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_79\,
      \Accum_i_reg[31]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_80\,
      \Accum_i_reg[31]_3\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_81\,
      \Accum_i_reg[31]_3\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_82\,
      \Accum_i_reg[31]_4\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_112\,
      \Accum_i_reg[31]_4\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_113\,
      \Accum_i_reg[31]_4\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_114\,
      \Accum_i_reg[31]_4\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_115\,
      \Accum_i_reg[31]_5\(31 downto 0) => \GEN_acc[3].acc_inst_0/Accum_i1_in\(31 downto 0),
      \Accum_i_reg[31]_6\(31 downto 16) => S0_Max_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_6\(15 downto 0) => S0_Min_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_7\(31 downto 16) => S0_Max_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_7\(15 downto 0) => S0_Min_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_8\(31 downto 0) => \Metric_Cnt[0]_0\(31 downto 0),
      \Accum_i_reg[31]_9\(31 downto 0) => \Metric_Cnt[1]_2\(31 downto 0),
      \Accum_i_reg[3]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_267\,
      \Accum_i_reg[3]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_268\,
      \Accum_i_reg[3]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_269\,
      \Accum_i_reg[3]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_270\,
      \Accum_i_reg[3]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_295\,
      \Accum_i_reg[3]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_296\,
      \Accum_i_reg[3]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_297\,
      \Accum_i_reg[3]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_298\,
      \Accum_i_reg[4]\ => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_42\,
      \Accum_i_reg[4]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_107\,
      \Accum_i_reg[4]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_108\,
      \Accum_i_reg[4]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_109\,
      \Accum_i_reg[4]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_110\,
      \Accum_i_reg[4]_1\ => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_111\,
      \Accum_i_reg[4]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_175\,
      \Accum_i_reg[4]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_176\,
      \Accum_i_reg[4]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_177\,
      \Accum_i_reg[4]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_178\,
      \Accum_i_reg[7]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_271\,
      \Accum_i_reg[7]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_272\,
      \Accum_i_reg[7]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_273\,
      \Accum_i_reg[7]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_274\,
      \Accum_i_reg[7]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_299\,
      \Accum_i_reg[7]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_300\,
      \Accum_i_reg[7]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_301\,
      \Accum_i_reg[7]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_302\,
      \Accum_i_reg[8]\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_34\,
      \Accum_i_reg[8]\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_35\,
      \Accum_i_reg[8]\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_36\,
      \Accum_i_reg[8]\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_37\,
      \Accum_i_reg[8]_0\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_103\,
      \Accum_i_reg[8]_0\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_104\,
      \Accum_i_reg[8]_0\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_105\,
      \Accum_i_reg[8]_0\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_106\,
      \Accum_i_reg[8]_1\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_151\,
      \Accum_i_reg[8]_1\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_152\,
      \Accum_i_reg[8]_1\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_153\,
      \Accum_i_reg[8]_1\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_154\,
      \Accum_i_reg[8]_2\(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_179\,
      \Accum_i_reg[8]_2\(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_180\,
      \Accum_i_reg[8]_2\(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_181\,
      \Accum_i_reg[8]_2\(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_182\,
      D(31 downto 0) => \GEN_acc[0].acc_inst_0/Accum_i1_in\(31 downto 0),
      DI(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_38\,
      DI(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_39\,
      DI(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_40\,
      DI(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_41\,
      E(0) => Metrics_Cnt_En_Int_4,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en,
      \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) => S0_Read_Latency(30 downto 0),
      Q(30 downto 0) => S0_Write_Latency(30 downto 0),
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Lat_Start_CDC_reg(0) => rd_latency_start_12,
      Rd_Latency_Fifo_Wr_En_reg_0 => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_5\,
      Read_Latency_En(0) => Read_Latency_En(0),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(0),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0_6,
      S(3) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_147\,
      S(2) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_148\,
      S(1) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_149\,
      S(0) => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_150\,
      S0_Read_Byte_Cnt_En => S0_Read_Byte_Cnt_En,
      UNCONN_IN(1) => slot_0_ext_trig_stop,
      UNCONN_IN(0) => slot_0_ext_trig,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(0),
      Write_Beat_Cnt_En10 => Write_Beat_Cnt_En10_5,
      Write_Latency_En(0) => Write_Latency_En(0),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(0),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0_7,
      core_aclk => core_aclk,
      \out\(1) => Control_Bits_sync(4),
      \out\(0) => Control_Bits_sync(0),
      \s_level_out_bus_d4_reg[1]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4\,
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => slot_0_axi_arsize(2 downto 0),
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(7 downto 0) => slot_0_axi_wstrb(7 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      wr_latency_start => wr_latency_start_13,
      wr_latency_start_d1_reg_0 => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_6\
    );
\GEN_SLOT1.metric_calc_inst1\: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile__parameterized0\
     port map (
      \Accum_i_reg[11]\(3) => \GEN_SLOT1.metric_calc_inst1_n_275\,
      \Accum_i_reg[11]\(2) => \GEN_SLOT1.metric_calc_inst1_n_276\,
      \Accum_i_reg[11]\(1) => \GEN_SLOT1.metric_calc_inst1_n_277\,
      \Accum_i_reg[11]\(0) => \GEN_SLOT1.metric_calc_inst1_n_278\,
      \Accum_i_reg[11]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_303\,
      \Accum_i_reg[11]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_304\,
      \Accum_i_reg[11]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_305\,
      \Accum_i_reg[11]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_306\,
      \Accum_i_reg[12]\(3) => \GEN_SLOT1.metric_calc_inst1_n_30\,
      \Accum_i_reg[12]\(2) => \GEN_SLOT1.metric_calc_inst1_n_31\,
      \Accum_i_reg[12]\(1) => \GEN_SLOT1.metric_calc_inst1_n_32\,
      \Accum_i_reg[12]\(0) => \GEN_SLOT1.metric_calc_inst1_n_33\,
      \Accum_i_reg[12]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_99\,
      \Accum_i_reg[12]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_100\,
      \Accum_i_reg[12]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_101\,
      \Accum_i_reg[12]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_102\,
      \Accum_i_reg[12]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_155\,
      \Accum_i_reg[12]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_156\,
      \Accum_i_reg[12]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_157\,
      \Accum_i_reg[12]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_158\,
      \Accum_i_reg[12]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_183\,
      \Accum_i_reg[12]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_184\,
      \Accum_i_reg[12]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_185\,
      \Accum_i_reg[12]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_186\,
      \Accum_i_reg[15]\(3) => \GEN_SLOT1.metric_calc_inst1_n_279\,
      \Accum_i_reg[15]\(2) => \GEN_SLOT1.metric_calc_inst1_n_280\,
      \Accum_i_reg[15]\(1) => \GEN_SLOT1.metric_calc_inst1_n_281\,
      \Accum_i_reg[15]\(0) => \GEN_SLOT1.metric_calc_inst1_n_282\,
      \Accum_i_reg[15]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_307\,
      \Accum_i_reg[15]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_308\,
      \Accum_i_reg[15]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_309\,
      \Accum_i_reg[15]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_310\,
      \Accum_i_reg[16]\(3) => \GEN_SLOT1.metric_calc_inst1_n_26\,
      \Accum_i_reg[16]\(2) => \GEN_SLOT1.metric_calc_inst1_n_27\,
      \Accum_i_reg[16]\(1) => \GEN_SLOT1.metric_calc_inst1_n_28\,
      \Accum_i_reg[16]\(0) => \GEN_SLOT1.metric_calc_inst1_n_29\,
      \Accum_i_reg[16]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_95\,
      \Accum_i_reg[16]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_96\,
      \Accum_i_reg[16]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_97\,
      \Accum_i_reg[16]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_98\,
      \Accum_i_reg[16]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_159\,
      \Accum_i_reg[16]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_160\,
      \Accum_i_reg[16]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_161\,
      \Accum_i_reg[16]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_162\,
      \Accum_i_reg[16]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_187\,
      \Accum_i_reg[16]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_188\,
      \Accum_i_reg[16]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_189\,
      \Accum_i_reg[16]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_190\,
      \Accum_i_reg[19]\(3) => \GEN_SLOT1.metric_calc_inst1_n_283\,
      \Accum_i_reg[19]\(2) => \GEN_SLOT1.metric_calc_inst1_n_284\,
      \Accum_i_reg[19]\(1) => \GEN_SLOT1.metric_calc_inst1_n_285\,
      \Accum_i_reg[19]\(0) => \GEN_SLOT1.metric_calc_inst1_n_286\,
      \Accum_i_reg[19]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_311\,
      \Accum_i_reg[19]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_312\,
      \Accum_i_reg[19]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_313\,
      \Accum_i_reg[19]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_314\,
      \Accum_i_reg[20]\(3) => \GEN_SLOT1.metric_calc_inst1_n_22\,
      \Accum_i_reg[20]\(2) => \GEN_SLOT1.metric_calc_inst1_n_23\,
      \Accum_i_reg[20]\(1) => \GEN_SLOT1.metric_calc_inst1_n_24\,
      \Accum_i_reg[20]\(0) => \GEN_SLOT1.metric_calc_inst1_n_25\,
      \Accum_i_reg[20]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_91\,
      \Accum_i_reg[20]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_92\,
      \Accum_i_reg[20]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_93\,
      \Accum_i_reg[20]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_94\,
      \Accum_i_reg[20]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_163\,
      \Accum_i_reg[20]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_164\,
      \Accum_i_reg[20]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_165\,
      \Accum_i_reg[20]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_166\,
      \Accum_i_reg[20]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_191\,
      \Accum_i_reg[20]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_192\,
      \Accum_i_reg[20]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_193\,
      \Accum_i_reg[20]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_194\,
      \Accum_i_reg[23]\(3) => \GEN_SLOT1.metric_calc_inst1_n_287\,
      \Accum_i_reg[23]\(2) => \GEN_SLOT1.metric_calc_inst1_n_288\,
      \Accum_i_reg[23]\(1) => \GEN_SLOT1.metric_calc_inst1_n_289\,
      \Accum_i_reg[23]\(0) => \GEN_SLOT1.metric_calc_inst1_n_290\,
      \Accum_i_reg[23]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_315\,
      \Accum_i_reg[23]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_316\,
      \Accum_i_reg[23]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_317\,
      \Accum_i_reg[23]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_318\,
      \Accum_i_reg[24]\(3) => \GEN_SLOT1.metric_calc_inst1_n_18\,
      \Accum_i_reg[24]\(2) => \GEN_SLOT1.metric_calc_inst1_n_19\,
      \Accum_i_reg[24]\(1) => \GEN_SLOT1.metric_calc_inst1_n_20\,
      \Accum_i_reg[24]\(0) => \GEN_SLOT1.metric_calc_inst1_n_21\,
      \Accum_i_reg[24]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_87\,
      \Accum_i_reg[24]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_88\,
      \Accum_i_reg[24]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_89\,
      \Accum_i_reg[24]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_90\,
      \Accum_i_reg[24]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_167\,
      \Accum_i_reg[24]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_168\,
      \Accum_i_reg[24]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_169\,
      \Accum_i_reg[24]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_170\,
      \Accum_i_reg[24]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_195\,
      \Accum_i_reg[24]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_196\,
      \Accum_i_reg[24]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_197\,
      \Accum_i_reg[24]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_198\,
      \Accum_i_reg[27]\(3) => \GEN_SLOT1.metric_calc_inst1_n_291\,
      \Accum_i_reg[27]\(2) => \GEN_SLOT1.metric_calc_inst1_n_292\,
      \Accum_i_reg[27]\(1) => \GEN_SLOT1.metric_calc_inst1_n_293\,
      \Accum_i_reg[27]\(0) => \GEN_SLOT1.metric_calc_inst1_n_294\,
      \Accum_i_reg[27]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_319\,
      \Accum_i_reg[27]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_320\,
      \Accum_i_reg[27]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_321\,
      \Accum_i_reg[27]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_322\,
      \Accum_i_reg[28]\(3) => \GEN_SLOT1.metric_calc_inst1_n_14\,
      \Accum_i_reg[28]\(2) => \GEN_SLOT1.metric_calc_inst1_n_15\,
      \Accum_i_reg[28]\(1) => \GEN_SLOT1.metric_calc_inst1_n_16\,
      \Accum_i_reg[28]\(0) => \GEN_SLOT1.metric_calc_inst1_n_17\,
      \Accum_i_reg[28]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_83\,
      \Accum_i_reg[28]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_84\,
      \Accum_i_reg[28]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_85\,
      \Accum_i_reg[28]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_86\,
      \Accum_i_reg[28]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_171\,
      \Accum_i_reg[28]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_172\,
      \Accum_i_reg[28]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_173\,
      \Accum_i_reg[28]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_174\,
      \Accum_i_reg[28]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_199\,
      \Accum_i_reg[28]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_200\,
      \Accum_i_reg[28]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_201\,
      \Accum_i_reg[28]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_202\,
      \Accum_i_reg[31]\(2) => \GEN_SLOT1.metric_calc_inst1_n_9\,
      \Accum_i_reg[31]\(1) => \GEN_SLOT1.metric_calc_inst1_n_10\,
      \Accum_i_reg[31]\(0) => \GEN_SLOT1.metric_calc_inst1_n_11\,
      \Accum_i_reg[31]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_12\,
      \Accum_i_reg[31]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_13\,
      \Accum_i_reg[31]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_43\,
      \Accum_i_reg[31]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_44\,
      \Accum_i_reg[31]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_45\,
      \Accum_i_reg[31]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_46\,
      \Accum_i_reg[31]_10\(31 downto 0) => \Metric_Cnt[7]_14\(31 downto 0),
      \Accum_i_reg[31]_11\(31 downto 0) => \Metric_Cnt[8]_16\(31 downto 0),
      \Accum_i_reg[31]_12\(31 downto 0) => \Metric_Cnt[9]_18\(31 downto 0),
      \Accum_i_reg[31]_13\(31 downto 0) => \Metric_Cnt[10]_20\(31 downto 0),
      \Accum_i_reg[31]_14\(31 downto 0) => \Metric_Cnt[11]_22\(31 downto 0),
      \Accum_i_reg[31]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_78\,
      \Accum_i_reg[31]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_79\,
      \Accum_i_reg[31]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_80\,
      \Accum_i_reg[31]_3\(1) => \GEN_SLOT1.metric_calc_inst1_n_81\,
      \Accum_i_reg[31]_3\(0) => \GEN_SLOT1.metric_calc_inst1_n_82\,
      \Accum_i_reg[31]_4\(3) => \GEN_SLOT1.metric_calc_inst1_n_112\,
      \Accum_i_reg[31]_4\(2) => \GEN_SLOT1.metric_calc_inst1_n_113\,
      \Accum_i_reg[31]_4\(1) => \GEN_SLOT1.metric_calc_inst1_n_114\,
      \Accum_i_reg[31]_4\(0) => \GEN_SLOT1.metric_calc_inst1_n_115\,
      \Accum_i_reg[31]_5\(31 downto 0) => \GEN_acc[6].acc_inst_0/Accum_i1_in\(31 downto 0),
      \Accum_i_reg[31]_6\(31 downto 0) => \GEN_acc[9].acc_inst_0/Accum_i1_in\(31 downto 0),
      \Accum_i_reg[31]_7\(31 downto 16) => S1_Max_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_7\(15 downto 0) => S1_Min_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_8\(31 downto 16) => S1_Max_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_8\(15 downto 0) => S1_Min_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_9\(31 downto 0) => \Metric_Cnt[6]_12\(31 downto 0),
      \Accum_i_reg[3]\(3) => \GEN_SLOT1.metric_calc_inst1_n_267\,
      \Accum_i_reg[3]\(2) => \GEN_SLOT1.metric_calc_inst1_n_268\,
      \Accum_i_reg[3]\(1) => \GEN_SLOT1.metric_calc_inst1_n_269\,
      \Accum_i_reg[3]\(0) => \GEN_SLOT1.metric_calc_inst1_n_270\,
      \Accum_i_reg[3]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_295\,
      \Accum_i_reg[3]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_296\,
      \Accum_i_reg[3]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_297\,
      \Accum_i_reg[3]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_298\,
      \Accum_i_reg[4]\(3) => \GEN_SLOT1.metric_calc_inst1_n_38\,
      \Accum_i_reg[4]\(2) => \GEN_SLOT1.metric_calc_inst1_n_39\,
      \Accum_i_reg[4]\(1) => \GEN_SLOT1.metric_calc_inst1_n_40\,
      \Accum_i_reg[4]\(0) => \GEN_SLOT1.metric_calc_inst1_n_41\,
      \Accum_i_reg[4]_0\ => \GEN_SLOT1.metric_calc_inst1_n_42\,
      \Accum_i_reg[4]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_107\,
      \Accum_i_reg[4]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_108\,
      \Accum_i_reg[4]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_109\,
      \Accum_i_reg[4]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_110\,
      \Accum_i_reg[4]_2\ => \GEN_SLOT1.metric_calc_inst1_n_111\,
      \Accum_i_reg[4]_3\(3) => \GEN_SLOT1.metric_calc_inst1_n_147\,
      \Accum_i_reg[4]_3\(2) => \GEN_SLOT1.metric_calc_inst1_n_148\,
      \Accum_i_reg[4]_3\(1) => \GEN_SLOT1.metric_calc_inst1_n_149\,
      \Accum_i_reg[4]_3\(0) => \GEN_SLOT1.metric_calc_inst1_n_150\,
      \Accum_i_reg[4]_4\(3) => \GEN_SLOT1.metric_calc_inst1_n_175\,
      \Accum_i_reg[4]_4\(2) => \GEN_SLOT1.metric_calc_inst1_n_176\,
      \Accum_i_reg[4]_4\(1) => \GEN_SLOT1.metric_calc_inst1_n_177\,
      \Accum_i_reg[4]_4\(0) => \GEN_SLOT1.metric_calc_inst1_n_178\,
      \Accum_i_reg[7]\(3) => \GEN_SLOT1.metric_calc_inst1_n_271\,
      \Accum_i_reg[7]\(2) => \GEN_SLOT1.metric_calc_inst1_n_272\,
      \Accum_i_reg[7]\(1) => \GEN_SLOT1.metric_calc_inst1_n_273\,
      \Accum_i_reg[7]\(0) => \GEN_SLOT1.metric_calc_inst1_n_274\,
      \Accum_i_reg[7]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_299\,
      \Accum_i_reg[7]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_300\,
      \Accum_i_reg[7]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_301\,
      \Accum_i_reg[7]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_302\,
      \Accum_i_reg[8]\(3) => \GEN_SLOT1.metric_calc_inst1_n_34\,
      \Accum_i_reg[8]\(2) => \GEN_SLOT1.metric_calc_inst1_n_35\,
      \Accum_i_reg[8]\(1) => \GEN_SLOT1.metric_calc_inst1_n_36\,
      \Accum_i_reg[8]\(0) => \GEN_SLOT1.metric_calc_inst1_n_37\,
      \Accum_i_reg[8]_0\(3) => \GEN_SLOT1.metric_calc_inst1_n_103\,
      \Accum_i_reg[8]_0\(2) => \GEN_SLOT1.metric_calc_inst1_n_104\,
      \Accum_i_reg[8]_0\(1) => \GEN_SLOT1.metric_calc_inst1_n_105\,
      \Accum_i_reg[8]_0\(0) => \GEN_SLOT1.metric_calc_inst1_n_106\,
      \Accum_i_reg[8]_1\(3) => \GEN_SLOT1.metric_calc_inst1_n_151\,
      \Accum_i_reg[8]_1\(2) => \GEN_SLOT1.metric_calc_inst1_n_152\,
      \Accum_i_reg[8]_1\(1) => \GEN_SLOT1.metric_calc_inst1_n_153\,
      \Accum_i_reg[8]_1\(0) => \GEN_SLOT1.metric_calc_inst1_n_154\,
      \Accum_i_reg[8]_2\(3) => \GEN_SLOT1.metric_calc_inst1_n_179\,
      \Accum_i_reg[8]_2\(2) => \GEN_SLOT1.metric_calc_inst1_n_180\,
      \Accum_i_reg[8]_2\(1) => \GEN_SLOT1.metric_calc_inst1_n_181\,
      \Accum_i_reg[8]_2\(0) => \GEN_SLOT1.metric_calc_inst1_n_182\,
      D(1) => slot_1_ext_trig_stop,
      D(0) => slot_1_ext_trig,
      E(0) => Metrics_Cnt_En_Int_0,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en_8,
      \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) => S1_Read_Latency(30 downto 0),
      Q(30 downto 0) => S1_Write_Latency(30 downto 0),
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Lat_Start_CDC_reg(0) => rd_latency_start_10,
      Rd_Latency_Fifo_Wr_En_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_5\,
      Read_Latency_En(0) => Read_Latency_En(1),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(1),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0_2,
      S1_Read_Byte_Cnt_En => S1_Read_Byte_Cnt_En,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(1),
      Write_Beat_Cnt_En10 => Write_Beat_Cnt_En10_1,
      Write_Latency_En(0) => Write_Latency_En(1),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(1),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0_3,
      core_aclk => core_aclk,
      \out\(1) => Control_Bits_sync(4),
      \out\(0) => Control_Bits_sync(0),
      \s_level_out_bus_d4_reg[1]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4\,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arsize(2 downto 0) => slot_1_axi_arsize(2 downto 0),
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      wr_latency_start => wr_latency_start_11,
      wr_latency_start_d1_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_6\
    );
\GEN_SLOT2.metric_calc_inst2\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_metric_calc_profile
     port map (
      \Accum_i_reg[11]\(3) => \GEN_SLOT2.metric_calc_inst2_n_275\,
      \Accum_i_reg[11]\(2) => \GEN_SLOT2.metric_calc_inst2_n_276\,
      \Accum_i_reg[11]\(1) => \GEN_SLOT2.metric_calc_inst2_n_277\,
      \Accum_i_reg[11]\(0) => \GEN_SLOT2.metric_calc_inst2_n_278\,
      \Accum_i_reg[11]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_303\,
      \Accum_i_reg[11]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_304\,
      \Accum_i_reg[11]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_305\,
      \Accum_i_reg[11]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_306\,
      \Accum_i_reg[12]\(3) => \GEN_SLOT2.metric_calc_inst2_n_30\,
      \Accum_i_reg[12]\(2) => \GEN_SLOT2.metric_calc_inst2_n_31\,
      \Accum_i_reg[12]\(1) => \GEN_SLOT2.metric_calc_inst2_n_32\,
      \Accum_i_reg[12]\(0) => \GEN_SLOT2.metric_calc_inst2_n_33\,
      \Accum_i_reg[12]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_99\,
      \Accum_i_reg[12]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_100\,
      \Accum_i_reg[12]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_101\,
      \Accum_i_reg[12]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_102\,
      \Accum_i_reg[12]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_155\,
      \Accum_i_reg[12]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_156\,
      \Accum_i_reg[12]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_157\,
      \Accum_i_reg[12]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_158\,
      \Accum_i_reg[12]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_183\,
      \Accum_i_reg[12]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_184\,
      \Accum_i_reg[12]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_185\,
      \Accum_i_reg[12]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_186\,
      \Accum_i_reg[15]\(3) => \GEN_SLOT2.metric_calc_inst2_n_279\,
      \Accum_i_reg[15]\(2) => \GEN_SLOT2.metric_calc_inst2_n_280\,
      \Accum_i_reg[15]\(1) => \GEN_SLOT2.metric_calc_inst2_n_281\,
      \Accum_i_reg[15]\(0) => \GEN_SLOT2.metric_calc_inst2_n_282\,
      \Accum_i_reg[15]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_307\,
      \Accum_i_reg[15]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_308\,
      \Accum_i_reg[15]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_309\,
      \Accum_i_reg[15]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_310\,
      \Accum_i_reg[16]\(3) => \GEN_SLOT2.metric_calc_inst2_n_26\,
      \Accum_i_reg[16]\(2) => \GEN_SLOT2.metric_calc_inst2_n_27\,
      \Accum_i_reg[16]\(1) => \GEN_SLOT2.metric_calc_inst2_n_28\,
      \Accum_i_reg[16]\(0) => \GEN_SLOT2.metric_calc_inst2_n_29\,
      \Accum_i_reg[16]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_95\,
      \Accum_i_reg[16]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_96\,
      \Accum_i_reg[16]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_97\,
      \Accum_i_reg[16]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_98\,
      \Accum_i_reg[16]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_159\,
      \Accum_i_reg[16]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_160\,
      \Accum_i_reg[16]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_161\,
      \Accum_i_reg[16]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_162\,
      \Accum_i_reg[16]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_187\,
      \Accum_i_reg[16]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_188\,
      \Accum_i_reg[16]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_189\,
      \Accum_i_reg[16]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_190\,
      \Accum_i_reg[19]\(3) => \GEN_SLOT2.metric_calc_inst2_n_283\,
      \Accum_i_reg[19]\(2) => \GEN_SLOT2.metric_calc_inst2_n_284\,
      \Accum_i_reg[19]\(1) => \GEN_SLOT2.metric_calc_inst2_n_285\,
      \Accum_i_reg[19]\(0) => \GEN_SLOT2.metric_calc_inst2_n_286\,
      \Accum_i_reg[19]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_311\,
      \Accum_i_reg[19]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_312\,
      \Accum_i_reg[19]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_313\,
      \Accum_i_reg[19]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_314\,
      \Accum_i_reg[20]\(3) => \GEN_SLOT2.metric_calc_inst2_n_22\,
      \Accum_i_reg[20]\(2) => \GEN_SLOT2.metric_calc_inst2_n_23\,
      \Accum_i_reg[20]\(1) => \GEN_SLOT2.metric_calc_inst2_n_24\,
      \Accum_i_reg[20]\(0) => \GEN_SLOT2.metric_calc_inst2_n_25\,
      \Accum_i_reg[20]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_91\,
      \Accum_i_reg[20]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_92\,
      \Accum_i_reg[20]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_93\,
      \Accum_i_reg[20]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_94\,
      \Accum_i_reg[20]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_163\,
      \Accum_i_reg[20]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_164\,
      \Accum_i_reg[20]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_165\,
      \Accum_i_reg[20]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_166\,
      \Accum_i_reg[20]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_191\,
      \Accum_i_reg[20]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_192\,
      \Accum_i_reg[20]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_193\,
      \Accum_i_reg[20]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_194\,
      \Accum_i_reg[23]\(3) => \GEN_SLOT2.metric_calc_inst2_n_287\,
      \Accum_i_reg[23]\(2) => \GEN_SLOT2.metric_calc_inst2_n_288\,
      \Accum_i_reg[23]\(1) => \GEN_SLOT2.metric_calc_inst2_n_289\,
      \Accum_i_reg[23]\(0) => \GEN_SLOT2.metric_calc_inst2_n_290\,
      \Accum_i_reg[23]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_315\,
      \Accum_i_reg[23]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_316\,
      \Accum_i_reg[23]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_317\,
      \Accum_i_reg[23]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_318\,
      \Accum_i_reg[24]\(3) => \GEN_SLOT2.metric_calc_inst2_n_18\,
      \Accum_i_reg[24]\(2) => \GEN_SLOT2.metric_calc_inst2_n_19\,
      \Accum_i_reg[24]\(1) => \GEN_SLOT2.metric_calc_inst2_n_20\,
      \Accum_i_reg[24]\(0) => \GEN_SLOT2.metric_calc_inst2_n_21\,
      \Accum_i_reg[24]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_87\,
      \Accum_i_reg[24]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_88\,
      \Accum_i_reg[24]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_89\,
      \Accum_i_reg[24]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_90\,
      \Accum_i_reg[24]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_167\,
      \Accum_i_reg[24]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_168\,
      \Accum_i_reg[24]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_169\,
      \Accum_i_reg[24]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_170\,
      \Accum_i_reg[24]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_195\,
      \Accum_i_reg[24]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_196\,
      \Accum_i_reg[24]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_197\,
      \Accum_i_reg[24]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_198\,
      \Accum_i_reg[27]\(3) => \GEN_SLOT2.metric_calc_inst2_n_291\,
      \Accum_i_reg[27]\(2) => \GEN_SLOT2.metric_calc_inst2_n_292\,
      \Accum_i_reg[27]\(1) => \GEN_SLOT2.metric_calc_inst2_n_293\,
      \Accum_i_reg[27]\(0) => \GEN_SLOT2.metric_calc_inst2_n_294\,
      \Accum_i_reg[27]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_319\,
      \Accum_i_reg[27]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_320\,
      \Accum_i_reg[27]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_321\,
      \Accum_i_reg[27]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_322\,
      \Accum_i_reg[28]\(3) => \GEN_SLOT2.metric_calc_inst2_n_14\,
      \Accum_i_reg[28]\(2) => \GEN_SLOT2.metric_calc_inst2_n_15\,
      \Accum_i_reg[28]\(1) => \GEN_SLOT2.metric_calc_inst2_n_16\,
      \Accum_i_reg[28]\(0) => \GEN_SLOT2.metric_calc_inst2_n_17\,
      \Accum_i_reg[28]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_83\,
      \Accum_i_reg[28]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_84\,
      \Accum_i_reg[28]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_85\,
      \Accum_i_reg[28]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_86\,
      \Accum_i_reg[28]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_171\,
      \Accum_i_reg[28]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_172\,
      \Accum_i_reg[28]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_173\,
      \Accum_i_reg[28]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_174\,
      \Accum_i_reg[28]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_199\,
      \Accum_i_reg[28]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_200\,
      \Accum_i_reg[28]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_201\,
      \Accum_i_reg[28]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_202\,
      \Accum_i_reg[31]\(2) => \GEN_SLOT2.metric_calc_inst2_n_9\,
      \Accum_i_reg[31]\(1) => \GEN_SLOT2.metric_calc_inst2_n_10\,
      \Accum_i_reg[31]\(0) => \GEN_SLOT2.metric_calc_inst2_n_11\,
      \Accum_i_reg[31]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_12\,
      \Accum_i_reg[31]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_13\,
      \Accum_i_reg[31]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_43\,
      \Accum_i_reg[31]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_44\,
      \Accum_i_reg[31]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_45\,
      \Accum_i_reg[31]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_46\,
      \Accum_i_reg[31]_10\(31 downto 0) => \Metric_Cnt[13]_26\(31 downto 0),
      \Accum_i_reg[31]_11\(31 downto 0) => \Metric_Cnt[14]_28\(31 downto 0),
      \Accum_i_reg[31]_12\(31 downto 0) => \Metric_Cnt[15]_30\(31 downto 0),
      \Accum_i_reg[31]_13\(31 downto 0) => \Metric_Cnt[16]_32\(31 downto 0),
      \Accum_i_reg[31]_14\(31 downto 0) => \Metric_Cnt[17]_34\(31 downto 0),
      \Accum_i_reg[31]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_78\,
      \Accum_i_reg[31]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_79\,
      \Accum_i_reg[31]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_80\,
      \Accum_i_reg[31]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_81\,
      \Accum_i_reg[31]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_82\,
      \Accum_i_reg[31]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_112\,
      \Accum_i_reg[31]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_113\,
      \Accum_i_reg[31]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_114\,
      \Accum_i_reg[31]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_115\,
      \Accum_i_reg[31]_5\(31 downto 0) => \GEN_acc[12].acc_inst_0/Accum_i1_in\(31 downto 0),
      \Accum_i_reg[31]_6\(31 downto 0) => \GEN_acc[15].acc_inst_0/Accum_i1_in\(31 downto 0),
      \Accum_i_reg[31]_7\(31 downto 16) => S2_Max_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_7\(15 downto 0) => S2_Min_Write_Latency(15 downto 0),
      \Accum_i_reg[31]_8\(31 downto 16) => S2_Max_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_8\(15 downto 0) => S2_Min_Read_Latency(15 downto 0),
      \Accum_i_reg[31]_9\(31 downto 0) => \Metric_Cnt[12]_24\(31 downto 0),
      \Accum_i_reg[3]\(3) => \GEN_SLOT2.metric_calc_inst2_n_267\,
      \Accum_i_reg[3]\(2) => \GEN_SLOT2.metric_calc_inst2_n_268\,
      \Accum_i_reg[3]\(1) => \GEN_SLOT2.metric_calc_inst2_n_269\,
      \Accum_i_reg[3]\(0) => \GEN_SLOT2.metric_calc_inst2_n_270\,
      \Accum_i_reg[3]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_295\,
      \Accum_i_reg[3]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_296\,
      \Accum_i_reg[3]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_297\,
      \Accum_i_reg[3]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_298\,
      \Accum_i_reg[4]\(3) => \GEN_SLOT2.metric_calc_inst2_n_38\,
      \Accum_i_reg[4]\(2) => \GEN_SLOT2.metric_calc_inst2_n_39\,
      \Accum_i_reg[4]\(1) => \GEN_SLOT2.metric_calc_inst2_n_40\,
      \Accum_i_reg[4]\(0) => \GEN_SLOT2.metric_calc_inst2_n_41\,
      \Accum_i_reg[4]_0\ => \GEN_SLOT2.metric_calc_inst2_n_42\,
      \Accum_i_reg[4]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_107\,
      \Accum_i_reg[4]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_108\,
      \Accum_i_reg[4]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_109\,
      \Accum_i_reg[4]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_110\,
      \Accum_i_reg[4]_2\ => \GEN_SLOT2.metric_calc_inst2_n_111\,
      \Accum_i_reg[4]_3\(3) => \GEN_SLOT2.metric_calc_inst2_n_147\,
      \Accum_i_reg[4]_3\(2) => \GEN_SLOT2.metric_calc_inst2_n_148\,
      \Accum_i_reg[4]_3\(1) => \GEN_SLOT2.metric_calc_inst2_n_149\,
      \Accum_i_reg[4]_3\(0) => \GEN_SLOT2.metric_calc_inst2_n_150\,
      \Accum_i_reg[4]_4\(3) => \GEN_SLOT2.metric_calc_inst2_n_175\,
      \Accum_i_reg[4]_4\(2) => \GEN_SLOT2.metric_calc_inst2_n_176\,
      \Accum_i_reg[4]_4\(1) => \GEN_SLOT2.metric_calc_inst2_n_177\,
      \Accum_i_reg[4]_4\(0) => \GEN_SLOT2.metric_calc_inst2_n_178\,
      \Accum_i_reg[7]\(3) => \GEN_SLOT2.metric_calc_inst2_n_271\,
      \Accum_i_reg[7]\(2) => \GEN_SLOT2.metric_calc_inst2_n_272\,
      \Accum_i_reg[7]\(1) => \GEN_SLOT2.metric_calc_inst2_n_273\,
      \Accum_i_reg[7]\(0) => \GEN_SLOT2.metric_calc_inst2_n_274\,
      \Accum_i_reg[7]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_299\,
      \Accum_i_reg[7]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_300\,
      \Accum_i_reg[7]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_301\,
      \Accum_i_reg[7]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_302\,
      \Accum_i_reg[8]\(3) => \GEN_SLOT2.metric_calc_inst2_n_34\,
      \Accum_i_reg[8]\(2) => \GEN_SLOT2.metric_calc_inst2_n_35\,
      \Accum_i_reg[8]\(1) => \GEN_SLOT2.metric_calc_inst2_n_36\,
      \Accum_i_reg[8]\(0) => \GEN_SLOT2.metric_calc_inst2_n_37\,
      \Accum_i_reg[8]_0\(3) => \GEN_SLOT2.metric_calc_inst2_n_103\,
      \Accum_i_reg[8]_0\(2) => \GEN_SLOT2.metric_calc_inst2_n_104\,
      \Accum_i_reg[8]_0\(1) => \GEN_SLOT2.metric_calc_inst2_n_105\,
      \Accum_i_reg[8]_0\(0) => \GEN_SLOT2.metric_calc_inst2_n_106\,
      \Accum_i_reg[8]_1\(3) => \GEN_SLOT2.metric_calc_inst2_n_151\,
      \Accum_i_reg[8]_1\(2) => \GEN_SLOT2.metric_calc_inst2_n_152\,
      \Accum_i_reg[8]_1\(1) => \GEN_SLOT2.metric_calc_inst2_n_153\,
      \Accum_i_reg[8]_1\(0) => \GEN_SLOT2.metric_calc_inst2_n_154\,
      \Accum_i_reg[8]_2\(3) => \GEN_SLOT2.metric_calc_inst2_n_179\,
      \Accum_i_reg[8]_2\(2) => \GEN_SLOT2.metric_calc_inst2_n_180\,
      \Accum_i_reg[8]_2\(1) => \GEN_SLOT2.metric_calc_inst2_n_181\,
      \Accum_i_reg[8]_2\(0) => \GEN_SLOT2.metric_calc_inst2_n_182\,
      D(1) => slot_2_ext_trig_stop,
      D(0) => slot_2_ext_trig,
      E(0) => Metrics_Cnt_En_Int,
      Ext_Trig_Metric_en => Ext_Trig_Metric_en_9,
      \Max_Read_Latency_Int_reg[30]_0\(30 downto 0) => S2_Read_Latency(30 downto 0),
      Q(30 downto 0) => S2_Write_Latency(30 downto 0),
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      Rd_Lat_Start_CDC_reg(0) => rd_latency_start,
      Rd_Latency_Fifo_Wr_En_reg_0 => \GEN_SLOT2.metric_calc_inst2_n_5\,
      Read_Latency_En(0) => Read_Latency_En(2),
      Rtrans_Cnt_En(0) => Rtrans_Cnt_En(2),
      Rtrans_Cnt_En0 => Rtrans_Cnt_En0,
      S2_Read_Byte_Cnt_En => S2_Read_Byte_Cnt_En,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      Write_Beat_Cnt_En(0) => Write_Beat_Cnt_En(2),
      Write_Beat_Cnt_En10 => Write_Beat_Cnt_En10,
      Write_Latency_En(0) => Write_Latency_En(2),
      Wtrans_Cnt_En(0) => Wtrans_Cnt_En(2),
      Wtrans_Cnt_En0 => Wtrans_Cnt_En0,
      core_aclk => core_aclk,
      \out\(1) => Control_Bits_sync(4),
      \out\(0) => Control_Bits_sync(0),
      \s_level_out_bus_d4_reg[1]\ => \GEN_CONTROL_SYNC.control_sig_cdc_sync_n_4\,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arsize(2 downto 0) => slot_2_axi_arsize(2 downto 0),
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_awready => slot_2_axi_awready,
      slot_2_axi_awvalid => slot_2_axi_awvalid,
      slot_2_axi_rlast => slot_2_axi_rlast,
      slot_2_axi_rready => slot_2_axi_rready,
      slot_2_axi_rvalid => slot_2_axi_rvalid,
      slot_2_axi_wlast => slot_2_axi_wlast,
      slot_2_axi_wready => slot_2_axi_wready,
      slot_2_axi_wstrb(7 downto 0) => slot_2_axi_wstrb(7 downto 0),
      slot_2_axi_wvalid => slot_2_axi_wvalid,
      wr_latency_start => wr_latency_start,
      wr_latency_start_d1_reg_0 => \GEN_SLOT2.metric_calc_inst2_n_6\
    );
axi_interface_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_axi_interface
     port map (
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0x8 => Addr_3downto0_is_0x8,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Bus2IP_RdCE => Bus2IP_RdCE,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      D(31 downto 0) => IP2Bus_Data(31 downto 0),
      E(0) => Sample_Interval_i_reg_CDC0,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg\ => axi_interface_inst_n_40,
      \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg\ => axi_interface_inst_n_39,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg\ => axi_interface_inst_n_38,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(2) => Reset_On_Sample_Int_Lapse,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(1) => Interval_Cnt_Ld,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\(0) => Interval_Cnt_En,
      Global_Intr_En => Global_Intr_En,
      Global_Intr_En_reg => axi_interface_inst_n_20,
      Global_Intr_En_reg_0 => axi_interface_inst_n_37,
      IP2Bus_DataValid_reg => register_module_inst_n_29,
      IP2Bus_DataValid_reg_0(0) => IP2Bus_DataValid,
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      Lat_Intr_Reg_GIE_Rd_En_reg => axi_interface_inst_n_15,
      Lat_Intr_Reg_IER_Rd_En_reg => axi_interface_inst_n_17,
      Lat_Intr_Reg_ISR_Rd_En_reg => axi_interface_inst_n_18,
      Lat_Sample_Reg_Rd_En_reg(0) => Sample_Reg_Rd_En,
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Q(9 downto 0) => Bus2IP_Addr(11 downto 2),
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Status_Reg_FOC_Rd_En => Status_Reg_FOC_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      Status_Reg_WIF_Rd_En => Status_Reg_WIF_Rd_En,
      Trace_Filter_Rd_En => Trace_Filter_Rd_En,
      \Trace_ctrl_reg_reg[30]\(0) => Trace_Filter_Wr_En,
      p_14_in => p_14_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => \^s_axi_rvalid\,
      s_axi_wdata(2) => s_axi_wdata(8),
      s_axi_wdata(1 downto 0) => s_axi_wdata(1 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0)
    );
interrupt_module_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_interrupt_module
     port map (
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0x8 => Addr_3downto0_is_0x8,
      Global_Intr_En => Global_Intr_En,
      \IER_reg[0]_0\(0) => Intr_Reg_IER(0),
      Intr_In_sync(1 downto 0) => Intr_In_sync(1 downto 0),
      Intr_Reg_ISR(1 downto 0) => Intr_Reg_ISR(1 downto 0),
      \bus2ip_addr_i_reg[4]\ => axi_interface_inst_n_20,
      interrupt => interrupt,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(2 downto 1),
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0)
    );
register_module_inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_register_module_profile
     port map (
      \Accum_i_reg[0]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_700\,
      \Accum_i_reg[0]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_448\,
      \Accum_i_reg[0]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_481\,
      \Accum_i_reg[0]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_514\,
      \Accum_i_reg[0]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_547\,
      \Accum_i_reg[10]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_742\,
      \Accum_i_reg[10]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_616\,
      \Accum_i_reg[10]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_617\,
      \Accum_i_reg[10]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_618\,
      \Accum_i_reg[10]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_619\,
      \Accum_i_reg[11]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_743\,
      \Accum_i_reg[11]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_620\,
      \Accum_i_reg[11]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_621\,
      \Accum_i_reg[11]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_622\,
      \Accum_i_reg[11]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_623\,
      \Accum_i_reg[12]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_744\,
      \Accum_i_reg[12]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_624\,
      \Accum_i_reg[12]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_625\,
      \Accum_i_reg[12]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_626\,
      \Accum_i_reg[12]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_627\,
      \Accum_i_reg[13]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_745\,
      \Accum_i_reg[13]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_628\,
      \Accum_i_reg[13]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_629\,
      \Accum_i_reg[13]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_630\,
      \Accum_i_reg[13]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_631\,
      \Accum_i_reg[14]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_746\,
      \Accum_i_reg[14]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_632\,
      \Accum_i_reg[14]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_633\,
      \Accum_i_reg[14]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_634\,
      \Accum_i_reg[14]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_635\,
      \Accum_i_reg[15]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_747\,
      \Accum_i_reg[15]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_636\,
      \Accum_i_reg[15]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_637\,
      \Accum_i_reg[15]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_638\,
      \Accum_i_reg[15]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_639\,
      \Accum_i_reg[16]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_748\,
      \Accum_i_reg[16]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_640\,
      \Accum_i_reg[16]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_641\,
      \Accum_i_reg[16]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_642\,
      \Accum_i_reg[16]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_643\,
      \Accum_i_reg[17]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_749\,
      \Accum_i_reg[17]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_644\,
      \Accum_i_reg[17]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_645\,
      \Accum_i_reg[17]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_646\,
      \Accum_i_reg[17]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_647\,
      \Accum_i_reg[18]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_750\,
      \Accum_i_reg[18]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_648\,
      \Accum_i_reg[18]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_649\,
      \Accum_i_reg[18]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_650\,
      \Accum_i_reg[18]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_651\,
      \Accum_i_reg[19]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_751\,
      \Accum_i_reg[19]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_652\,
      \Accum_i_reg[19]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_653\,
      \Accum_i_reg[19]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_654\,
      \Accum_i_reg[19]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_655\,
      \Accum_i_reg[1]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_733\,
      \Accum_i_reg[1]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_580\,
      \Accum_i_reg[1]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_581\,
      \Accum_i_reg[1]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_582\,
      \Accum_i_reg[1]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_583\,
      \Accum_i_reg[20]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_752\,
      \Accum_i_reg[20]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_656\,
      \Accum_i_reg[20]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_657\,
      \Accum_i_reg[20]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_658\,
      \Accum_i_reg[20]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_659\,
      \Accum_i_reg[21]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_753\,
      \Accum_i_reg[21]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_660\,
      \Accum_i_reg[21]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_661\,
      \Accum_i_reg[21]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_662\,
      \Accum_i_reg[21]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_663\,
      \Accum_i_reg[22]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_754\,
      \Accum_i_reg[22]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_664\,
      \Accum_i_reg[22]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_665\,
      \Accum_i_reg[22]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_666\,
      \Accum_i_reg[22]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_667\,
      \Accum_i_reg[23]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_755\,
      \Accum_i_reg[23]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_668\,
      \Accum_i_reg[23]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_669\,
      \Accum_i_reg[23]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_670\,
      \Accum_i_reg[23]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_671\,
      \Accum_i_reg[24]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_756\,
      \Accum_i_reg[24]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_672\,
      \Accum_i_reg[24]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_673\,
      \Accum_i_reg[24]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_674\,
      \Accum_i_reg[24]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_675\,
      \Accum_i_reg[25]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_757\,
      \Accum_i_reg[25]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_676\,
      \Accum_i_reg[25]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_677\,
      \Accum_i_reg[25]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_678\,
      \Accum_i_reg[25]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_679\,
      \Accum_i_reg[26]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_758\,
      \Accum_i_reg[26]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_680\,
      \Accum_i_reg[26]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_681\,
      \Accum_i_reg[26]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_682\,
      \Accum_i_reg[26]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_683\,
      \Accum_i_reg[27]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_759\,
      \Accum_i_reg[27]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_684\,
      \Accum_i_reg[27]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_685\,
      \Accum_i_reg[27]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_686\,
      \Accum_i_reg[27]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_687\,
      \Accum_i_reg[28]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_760\,
      \Accum_i_reg[28]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_688\,
      \Accum_i_reg[28]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_689\,
      \Accum_i_reg[28]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_690\,
      \Accum_i_reg[28]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_691\,
      \Accum_i_reg[29]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_761\,
      \Accum_i_reg[29]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_692\,
      \Accum_i_reg[29]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_693\,
      \Accum_i_reg[29]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_694\,
      \Accum_i_reg[29]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_695\,
      \Accum_i_reg[2]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_734\,
      \Accum_i_reg[2]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_584\,
      \Accum_i_reg[2]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_585\,
      \Accum_i_reg[2]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_586\,
      \Accum_i_reg[2]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_587\,
      \Accum_i_reg[30]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_762\,
      \Accum_i_reg[30]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_696\,
      \Accum_i_reg[30]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_697\,
      \Accum_i_reg[30]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_698\,
      \Accum_i_reg[30]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_699\,
      \Accum_i_reg[31]\(31 downto 0) => \Metric_Cnt[11]_22\(31 downto 0),
      \Accum_i_reg[31]_0\(31 downto 0) => \Metric_Cnt[10]_20\(31 downto 0),
      \Accum_i_reg[31]_1\(31 downto 0) => \Metric_Cnt[7]_14\(31 downto 0),
      \Accum_i_reg[31]_10\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_764\,
      \Accum_i_reg[31]_11\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_765\,
      \Accum_i_reg[31]_12\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_766\,
      \Accum_i_reg[31]_13\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_767\,
      \Accum_i_reg[31]_2\(31 downto 0) => \Metric_Cnt[3]_6\(31 downto 0),
      \Accum_i_reg[31]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_763\,
      \Accum_i_reg[31]_4\(31 downto 0) => \Metric_Cnt_extnd[5]_46\(31 downto 0),
      \Accum_i_reg[31]_5\(31 downto 0) => \Metric_Cnt_extnd[1]_38\(31 downto 0),
      \Accum_i_reg[31]_6\(31 downto 0) => \Metric_Cnt_extnd[3]_42\(31 downto 0),
      \Accum_i_reg[31]_7\(31 downto 0) => \Metric_Cnt_extnd[4]_44\(31 downto 0),
      \Accum_i_reg[31]_8\(31 downto 0) => \Metric_Cnt_extnd[0]_36\(31 downto 0),
      \Accum_i_reg[31]_9\(31 downto 0) => \Metric_Cnt_extnd[2]_40\(31 downto 0),
      \Accum_i_reg[3]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_735\,
      \Accum_i_reg[3]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_588\,
      \Accum_i_reg[3]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_589\,
      \Accum_i_reg[3]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_590\,
      \Accum_i_reg[3]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_591\,
      \Accum_i_reg[4]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_736\,
      \Accum_i_reg[4]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_592\,
      \Accum_i_reg[4]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_593\,
      \Accum_i_reg[4]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_594\,
      \Accum_i_reg[4]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_595\,
      \Accum_i_reg[5]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_737\,
      \Accum_i_reg[5]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_596\,
      \Accum_i_reg[5]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_597\,
      \Accum_i_reg[5]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_598\,
      \Accum_i_reg[5]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_599\,
      \Accum_i_reg[6]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_738\,
      \Accum_i_reg[6]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_600\,
      \Accum_i_reg[6]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_601\,
      \Accum_i_reg[6]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_602\,
      \Accum_i_reg[6]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_603\,
      \Accum_i_reg[7]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_739\,
      \Accum_i_reg[7]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_604\,
      \Accum_i_reg[7]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_605\,
      \Accum_i_reg[7]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_606\,
      \Accum_i_reg[7]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_607\,
      \Accum_i_reg[8]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_740\,
      \Accum_i_reg[8]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_608\,
      \Accum_i_reg[8]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_609\,
      \Accum_i_reg[8]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_610\,
      \Accum_i_reg[8]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_611\,
      \Accum_i_reg[9]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_741\,
      \Accum_i_reg[9]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_612\,
      \Accum_i_reg[9]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_613\,
      \Accum_i_reg[9]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_614\,
      \Accum_i_reg[9]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_615\,
      Addr_3downto0_is_0x4 => Addr_3downto0_is_0x4,
      Addr_3downto0_is_0x8 => Addr_3downto0_is_0x8,
      Addr_3downto0_is_0xC => Addr_3downto0_is_0xC,
      Bus2IP_RdCE => Bus2IP_RdCE,
      Control_Set_Rd_En => Control_Set_Rd_En,
      Control_Set_Wr_En => Control_Set_Wr_En,
      D(5) => Use_Ext_Trig_Log,
      D(4) => Use_Ext_Trig,
      D(3) => Streaming_FIFO_Reset,
      D(2) => Event_Log_En,
      D(1) => Metrics_Cnt_Reset,
      D(0) => Metrics_Cnt_En,
      E(0) => Sample_Reg_Rd_En,
      Event_Log_Set_Rd_En => Event_Log_Set_Rd_En,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0\ => register_module_inst_n_24,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1\ => register_module_inst_n_25,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2\ => register_module_inst_n_26,
      \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3\ => register_module_inst_n_27,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]\(0) => Sample_En,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_192\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[0]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_225\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_350\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[10]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_351\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_353\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[11]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_354\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_356\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[12]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_357\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_359\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[13]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_360\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_362\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[14]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_363\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_365\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[15]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_366\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_368\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[16]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_369\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_371\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[17]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_372\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_374\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[18]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_375\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_377\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[19]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_378\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_323\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[1]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_324\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_380\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[20]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_381\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_383\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[21]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_384\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_386\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[22]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_387\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_389\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[23]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_390\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_392\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[24]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_393\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_395\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[25]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_396\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_398\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[26]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_399\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_401\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[27]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_402\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_404\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[28]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_405\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_407\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[29]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_408\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_326\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[2]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_327\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_410\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[30]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_411\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]\(31 downto 0) => \Sample_Metric_Cnt[11]_23\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_0\(31 downto 0) => \Sample_Metric_Cnt[10]_21\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_1\(31 downto 0) => \Sample_Metric_Cnt[7]_15\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_10\(31 downto 0) => \Sample_Metric_Cnt_extnd[2]_41\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_2\(31 downto 0) => \Sample_Metric_Cnt[3]_7\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_413\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_4\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_414\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_5\(31 downto 0) => \Sample_Metric_Cnt_extnd[5]_47\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_6\(31 downto 0) => \Sample_Metric_Cnt_extnd[1]_39\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_7\(31 downto 0) => \Sample_Metric_Cnt_extnd[3]_43\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_8\(31 downto 0) => \Sample_Metric_Cnt_extnd[4]_45\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[31]_9\(31 downto 0) => \Sample_Metric_Cnt_extnd[0]_37\(31 downto 0),
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_329\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[3]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_330\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_332\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[4]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_333\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_335\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[5]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_336\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_338\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[6]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_339\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_341\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[7]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_342\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_344\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[8]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_345\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_347\,
      \GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[9]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_348\,
      \GEN_SAMPLE_PROFILE.Interval_Cnt_En_int_reg_0\ => axi_interface_inst_n_40,
      \GEN_SAMPLE_PROFILE.Interval_Cnt_Ld_int_reg_0\ => axi_interface_inst_n_39,
      \GEN_SAMPLE_PROFILE.Reset_On_Sample_Int_Lapse_int_reg_0\ => axi_interface_inst_n_38,
      Global_Intr_En => Global_Intr_En,
      Global_Intr_En_reg_0 => axi_interface_inst_n_37,
      \IER_reg[0]\(0) => Intr_Reg_IER(0),
      \IP2Bus_Data_reg[31]_0\(31 downto 0) => Sample_Interval(31 downto 0),
      \IP2Bus_Data_sampled_reg[31]\(0) => IP2Bus_DataValid,
      \IP2Bus_Data_sampled_reg[31]_0\(31 downto 0) => IP2Bus_Data(31 downto 0),
      Intr_Reg_ISR(1 downto 0) => Intr_Reg_ISR(1 downto 0),
      Intr_Reg_Set_Rd_En => Intr_Reg_Set_Rd_En,
      \Lat_Addr_11downto2_CDC_reg[2]_0\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_415\,
      \Lat_Addr_11downto2_CDC_reg[2]_1\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_412\,
      \Lat_Addr_11downto2_CDC_reg[2]_10\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_385\,
      \Lat_Addr_11downto2_CDC_reg[2]_11\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_382\,
      \Lat_Addr_11downto2_CDC_reg[2]_12\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_379\,
      \Lat_Addr_11downto2_CDC_reg[2]_13\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_376\,
      \Lat_Addr_11downto2_CDC_reg[2]_14\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_373\,
      \Lat_Addr_11downto2_CDC_reg[2]_15\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_370\,
      \Lat_Addr_11downto2_CDC_reg[2]_16\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_367\,
      \Lat_Addr_11downto2_CDC_reg[2]_17\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_364\,
      \Lat_Addr_11downto2_CDC_reg[2]_18\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_361\,
      \Lat_Addr_11downto2_CDC_reg[2]_19\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_358\,
      \Lat_Addr_11downto2_CDC_reg[2]_2\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_409\,
      \Lat_Addr_11downto2_CDC_reg[2]_20\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_355\,
      \Lat_Addr_11downto2_CDC_reg[2]_21\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_352\,
      \Lat_Addr_11downto2_CDC_reg[2]_22\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_349\,
      \Lat_Addr_11downto2_CDC_reg[2]_23\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_346\,
      \Lat_Addr_11downto2_CDC_reg[2]_24\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_343\,
      \Lat_Addr_11downto2_CDC_reg[2]_25\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_340\,
      \Lat_Addr_11downto2_CDC_reg[2]_26\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_337\,
      \Lat_Addr_11downto2_CDC_reg[2]_27\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_334\,
      \Lat_Addr_11downto2_CDC_reg[2]_28\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_331\,
      \Lat_Addr_11downto2_CDC_reg[2]_29\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_328\,
      \Lat_Addr_11downto2_CDC_reg[2]_3\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_406\,
      \Lat_Addr_11downto2_CDC_reg[2]_30\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_325\,
      \Lat_Addr_11downto2_CDC_reg[2]_31\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_258\,
      \Lat_Addr_11downto2_CDC_reg[2]_4\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_403\,
      \Lat_Addr_11downto2_CDC_reg[2]_5\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_400\,
      \Lat_Addr_11downto2_CDC_reg[2]_6\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_397\,
      \Lat_Addr_11downto2_CDC_reg[2]_7\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_394\,
      \Lat_Addr_11downto2_CDC_reg[2]_8\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_391\,
      \Lat_Addr_11downto2_CDC_reg[2]_9\ => \GEN_METRIC_COUNT_PROFILE.metric_counters_inst_n_388\,
      Metric_Cnt_Reg_Set_Rd_En => Metric_Cnt_Reg_Set_Rd_En,
      Q(1) => Lat_Addr_11downto2(4),
      Q(0) => Lat_Addr_11downto2(2),
      Rd_Add_Issue_reg => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_5\,
      Rd_Add_Issue_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_5\,
      Rd_Add_Issue_reg_1 => \GEN_SLOT2.metric_calc_inst2_n_5\,
      Rd_Lat_End => Rd_Lat_End,
      Rd_Lat_Start => Rd_Lat_Start,
      \Rd_Latency_Fifo_Wr_Data_reg[32]\(0) => rd_latency_start_12,
      \Rd_Latency_Fifo_Wr_Data_reg[32]_0\(0) => rd_latency_start_10,
      \Rd_Latency_Fifo_Wr_Data_reg[32]_1\(0) => rd_latency_start,
      SR(0) => \GEN_acc_extnd[0].acc_extnd_inst_0/Accum_i\(31),
      Samp_Metric_Cnt_Reg_Set_Rd_En => Samp_Metric_Cnt_Reg_Set_Rd_En,
      Sample_Interval_Cnt_Lapse => Sample_Interval_Cnt_Lapse,
      Status_Reg_FOC_Rd_En => Status_Reg_FOC_Rd_En,
      Status_Reg_Set_Rd_En => Status_Reg_Set_Rd_En,
      Status_Reg_WIF_Rd_En => Status_Reg_WIF_Rd_En,
      Trace_Filter_Rd_En => Trace_Filter_Rd_En,
      Wr_Add_Issue_reg => \GEN_SLOT0_PROFILE.metric_calc_inst0_n_6\,
      Wr_Add_Issue_reg_0 => \GEN_SLOT1.metric_calc_inst1_n_6\,
      Wr_Add_Issue_reg_1 => \GEN_SLOT2.metric_calc_inst2_n_6\,
      Wr_Lat_End => Wr_Lat_End,
      Wr_Lat_Start => Wr_Lat_Start,
      \bus2ip_addr_i_reg[0]\ => axi_interface_inst_n_17,
      \bus2ip_addr_i_reg[0]_0\(0) => Sample_Interval_i_reg_CDC0,
      \bus2ip_addr_i_reg[11]\(9 downto 0) => Bus2IP_Addr(11 downto 2),
      \bus2ip_addr_i_reg[2]\ => axi_interface_inst_n_18,
      \bus2ip_addr_i_reg[2]_0\ => axi_interface_inst_n_15,
      capture_event_sync => capture_event_sync,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      core_aresetn_0(0) => \^p_0_in\,
      \out\(0) => Control_Bits_sync(1),
      p_14_in => p_14_in,
      rvalid_reg => register_module_inst_n_29,
      rvalid_reg_0 => \^s_axi_rvalid\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      \s_level_out_bus_d1_cdc_to_reg[2]\(2) => Reset_On_Sample_Int_Lapse,
      \s_level_out_bus_d1_cdc_to_reg[2]\(1) => Interval_Cnt_Ld,
      \s_level_out_bus_d1_cdc_to_reg[2]\(0) => Interval_Cnt_En,
      \s_level_out_bus_d4_reg[2]\(0) => Reset_On_Sample_Int_Lapse_sync,
      s_level_out_bus_d6(0) => s_level_out_bus_d6(0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_awready => slot_2_axi_awready,
      slot_2_axi_awvalid => slot_2_axi_awvalid,
      wr_latency_start => wr_latency_start_13,
      wr_latency_start_0 => wr_latency_start_11,
      wr_latency_start_1 => wr_latency_start,
      write_req_reg(0) => Trace_Filter_Wr_En
    );
trigger_in_ack_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_aclk,
      CE => '1',
      D => trigger_in_sync,
      Q => trigger_in_ack,
      R => \^p_0_in\
    );
trigger_sig_cdc_sync: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized6\
     port map (
      core_aclk => core_aclk,
      core_aresetn(0) => \^p_0_in\,
      \out\ => trigger_in_sync,
      trigger_in => trigger_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_0_axis_aclk : in STD_LOGIC;
    slot_0_axis_aresetn : in STD_LOGIC;
    slot_0_axis_tvalid : in STD_LOGIC;
    slot_0_axis_tready : in STD_LOGIC;
    slot_0_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axis_tlast : in STD_LOGIC;
    slot_0_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_ext_trig : in STD_LOGIC;
    slot_0_ext_trig_stop : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_1_axis_aclk : in STD_LOGIC;
    slot_1_axis_aresetn : in STD_LOGIC;
    slot_1_axis_tvalid : in STD_LOGIC;
    slot_1_axis_tready : in STD_LOGIC;
    slot_1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axis_tlast : in STD_LOGIC;
    slot_1_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_ext_trig : in STD_LOGIC;
    slot_1_ext_trig_stop : in STD_LOGIC;
    slot_2_axi_aclk : in STD_LOGIC;
    slot_2_axi_aresetn : in STD_LOGIC;
    slot_2_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_wlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    slot_2_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_bvalid : in STD_LOGIC;
    slot_2_axi_bready : in STD_LOGIC;
    slot_2_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_2_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    slot_2_axis_aclk : in STD_LOGIC;
    slot_2_axis_aresetn : in STD_LOGIC;
    slot_2_axis_tvalid : in STD_LOGIC;
    slot_2_axis_tready : in STD_LOGIC;
    slot_2_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axis_tlast : in STD_LOGIC;
    slot_2_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_ext_trig : in STD_LOGIC;
    slot_2_ext_trig_stop : in STD_LOGIC;
    slot_3_axi_aclk : in STD_LOGIC;
    slot_3_axi_aresetn : in STD_LOGIC;
    slot_3_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_awvalid : in STD_LOGIC;
    slot_3_axi_awready : in STD_LOGIC;
    slot_3_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_wlast : in STD_LOGIC;
    slot_3_axi_wvalid : in STD_LOGIC;
    slot_3_axi_wready : in STD_LOGIC;
    slot_3_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_bvalid : in STD_LOGIC;
    slot_3_axi_bready : in STD_LOGIC;
    slot_3_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_3_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_arvalid : in STD_LOGIC;
    slot_3_axi_arready : in STD_LOGIC;
    slot_3_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_3_axi_rlast : in STD_LOGIC;
    slot_3_axi_rvalid : in STD_LOGIC;
    slot_3_axi_rready : in STD_LOGIC;
    slot_3_axis_aclk : in STD_LOGIC;
    slot_3_axis_aresetn : in STD_LOGIC;
    slot_3_axis_tvalid : in STD_LOGIC;
    slot_3_axis_tready : in STD_LOGIC;
    slot_3_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_3_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_3_axis_tlast : in STD_LOGIC;
    slot_3_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_3_ext_trig : in STD_LOGIC;
    slot_3_ext_trig_stop : in STD_LOGIC;
    slot_4_axi_aclk : in STD_LOGIC;
    slot_4_axi_aresetn : in STD_LOGIC;
    slot_4_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_awvalid : in STD_LOGIC;
    slot_4_axi_awready : in STD_LOGIC;
    slot_4_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_wlast : in STD_LOGIC;
    slot_4_axi_wvalid : in STD_LOGIC;
    slot_4_axi_wready : in STD_LOGIC;
    slot_4_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_bvalid : in STD_LOGIC;
    slot_4_axi_bready : in STD_LOGIC;
    slot_4_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_4_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_4_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_arvalid : in STD_LOGIC;
    slot_4_axi_arready : in STD_LOGIC;
    slot_4_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_4_axi_rlast : in STD_LOGIC;
    slot_4_axi_rvalid : in STD_LOGIC;
    slot_4_axi_rready : in STD_LOGIC;
    slot_4_axis_aclk : in STD_LOGIC;
    slot_4_axis_aresetn : in STD_LOGIC;
    slot_4_axis_tvalid : in STD_LOGIC;
    slot_4_axis_tready : in STD_LOGIC;
    slot_4_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_4_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_4_axis_tlast : in STD_LOGIC;
    slot_4_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_4_ext_trig : in STD_LOGIC;
    slot_4_ext_trig_stop : in STD_LOGIC;
    slot_5_axi_aclk : in STD_LOGIC;
    slot_5_axi_aresetn : in STD_LOGIC;
    slot_5_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_awvalid : in STD_LOGIC;
    slot_5_axi_awready : in STD_LOGIC;
    slot_5_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_wlast : in STD_LOGIC;
    slot_5_axi_wvalid : in STD_LOGIC;
    slot_5_axi_wready : in STD_LOGIC;
    slot_5_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_bvalid : in STD_LOGIC;
    slot_5_axi_bready : in STD_LOGIC;
    slot_5_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_5_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_5_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_arvalid : in STD_LOGIC;
    slot_5_axi_arready : in STD_LOGIC;
    slot_5_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_5_axi_rlast : in STD_LOGIC;
    slot_5_axi_rvalid : in STD_LOGIC;
    slot_5_axi_rready : in STD_LOGIC;
    slot_5_axis_aclk : in STD_LOGIC;
    slot_5_axis_aresetn : in STD_LOGIC;
    slot_5_axis_tvalid : in STD_LOGIC;
    slot_5_axis_tready : in STD_LOGIC;
    slot_5_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_5_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_5_axis_tlast : in STD_LOGIC;
    slot_5_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_5_ext_trig : in STD_LOGIC;
    slot_5_ext_trig_stop : in STD_LOGIC;
    slot_6_axi_aclk : in STD_LOGIC;
    slot_6_axi_aresetn : in STD_LOGIC;
    slot_6_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_awvalid : in STD_LOGIC;
    slot_6_axi_awready : in STD_LOGIC;
    slot_6_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_wlast : in STD_LOGIC;
    slot_6_axi_wvalid : in STD_LOGIC;
    slot_6_axi_wready : in STD_LOGIC;
    slot_6_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_bvalid : in STD_LOGIC;
    slot_6_axi_bready : in STD_LOGIC;
    slot_6_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_6_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_6_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_arvalid : in STD_LOGIC;
    slot_6_axi_arready : in STD_LOGIC;
    slot_6_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_6_axi_rlast : in STD_LOGIC;
    slot_6_axi_rvalid : in STD_LOGIC;
    slot_6_axi_rready : in STD_LOGIC;
    slot_6_axis_aclk : in STD_LOGIC;
    slot_6_axis_aresetn : in STD_LOGIC;
    slot_6_axis_tvalid : in STD_LOGIC;
    slot_6_axis_tready : in STD_LOGIC;
    slot_6_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_6_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_6_axis_tlast : in STD_LOGIC;
    slot_6_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_6_ext_trig : in STD_LOGIC;
    slot_6_ext_trig_stop : in STD_LOGIC;
    slot_7_axi_aclk : in STD_LOGIC;
    slot_7_axi_aresetn : in STD_LOGIC;
    slot_7_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_awvalid : in STD_LOGIC;
    slot_7_axi_awready : in STD_LOGIC;
    slot_7_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_wlast : in STD_LOGIC;
    slot_7_axi_wvalid : in STD_LOGIC;
    slot_7_axi_wready : in STD_LOGIC;
    slot_7_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_bvalid : in STD_LOGIC;
    slot_7_axi_bready : in STD_LOGIC;
    slot_7_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_7_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_7_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_arvalid : in STD_LOGIC;
    slot_7_axi_arready : in STD_LOGIC;
    slot_7_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_7_axi_rlast : in STD_LOGIC;
    slot_7_axi_rvalid : in STD_LOGIC;
    slot_7_axi_rready : in STD_LOGIC;
    slot_7_axis_aclk : in STD_LOGIC;
    slot_7_axis_aresetn : in STD_LOGIC;
    slot_7_axis_tvalid : in STD_LOGIC;
    slot_7_axis_tready : in STD_LOGIC;
    slot_7_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_7_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_7_axis_tlast : in STD_LOGIC;
    slot_7_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_7_ext_trig : in STD_LOGIC;
    slot_7_ext_trig_stop : in STD_LOGIC;
    ext_clk_0 : in STD_LOGIC;
    ext_rstn_0 : in STD_LOGIC;
    ext_event_0_cnt_start : in STD_LOGIC;
    ext_event_0_cnt_stop : in STD_LOGIC;
    ext_event_0 : in STD_LOGIC;
    ext_clk_1 : in STD_LOGIC;
    ext_rstn_1 : in STD_LOGIC;
    ext_event_1_cnt_start : in STD_LOGIC;
    ext_event_1_cnt_stop : in STD_LOGIC;
    ext_event_1 : in STD_LOGIC;
    ext_clk_2 : in STD_LOGIC;
    ext_rstn_2 : in STD_LOGIC;
    ext_event_2_cnt_start : in STD_LOGIC;
    ext_event_2_cnt_stop : in STD_LOGIC;
    ext_event_2 : in STD_LOGIC;
    ext_clk_3 : in STD_LOGIC;
    ext_rstn_3 : in STD_LOGIC;
    ext_event_3_cnt_start : in STD_LOGIC;
    ext_event_3_cnt_stop : in STD_LOGIC;
    ext_event_3 : in STD_LOGIC;
    ext_clk_4 : in STD_LOGIC;
    ext_rstn_4 : in STD_LOGIC;
    ext_event_4_cnt_start : in STD_LOGIC;
    ext_event_4_cnt_stop : in STD_LOGIC;
    ext_event_4 : in STD_LOGIC;
    ext_clk_5 : in STD_LOGIC;
    ext_rstn_5 : in STD_LOGIC;
    ext_event_5_cnt_start : in STD_LOGIC;
    ext_event_5_cnt_stop : in STD_LOGIC;
    ext_event_5 : in STD_LOGIC;
    ext_clk_6 : in STD_LOGIC;
    ext_rstn_6 : in STD_LOGIC;
    ext_event_6_cnt_start : in STD_LOGIC;
    ext_event_6_cnt_stop : in STD_LOGIC;
    ext_event_6 : in STD_LOGIC;
    ext_clk_7 : in STD_LOGIC;
    ext_rstn_7 : in STD_LOGIC;
    ext_event_7_cnt_start : in STD_LOGIC;
    ext_event_7_cnt_stop : in STD_LOGIC;
    ext_event_7 : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready : in STD_LOGIC;
    s_axi_offld_aclk : in STD_LOGIC;
    s_axi_offld_aresetn : in STD_LOGIC;
    s_axi_offld_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_arvalid : in STD_LOGIC;
    s_axi_offld_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_offld_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_arready : out STD_LOGIC;
    s_axi_offld_rready : in STD_LOGIC;
    s_axi_offld_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_offld_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_offld_rvalid : out STD_LOGIC;
    s_axi_offld_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_offld_rlast : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    trigger_in : in STD_LOGIC;
    trigger_in_ack : out STD_LOGIC
  );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "system_top_axi_perf_mon_1_9";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 3;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 4;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 3;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 64;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI3";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 3;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI3";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 3;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 64;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI3";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 3;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI3";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "axi_perf_mon_v5_0_12_top";
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top : entity is 1;
end system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top;

architecture STRUCTURE of system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top is
  signal \<const0>\ : STD_LOGIC;
  signal capture_event_sync : STD_LOGIC;
  signal flop_fi_out : STD_LOGIC;
  signal flop_ze_out : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal reset_event_sync : STD_LOGIC;
  signal rst_flop_fi_out : STD_LOGIC;
  signal rst_flop_ze_out : STD_LOGIC;
begin
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tstrb(6) <= \<const0>\;
  m_axis_tstrb(5) <= \<const0>\;
  m_axis_tstrb(4) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_offld_arready <= \<const0>\;
  s_axi_offld_rdata(31) <= \<const0>\;
  s_axi_offld_rdata(30) <= \<const0>\;
  s_axi_offld_rdata(29) <= \<const0>\;
  s_axi_offld_rdata(28) <= \<const0>\;
  s_axi_offld_rdata(27) <= \<const0>\;
  s_axi_offld_rdata(26) <= \<const0>\;
  s_axi_offld_rdata(25) <= \<const0>\;
  s_axi_offld_rdata(24) <= \<const0>\;
  s_axi_offld_rdata(23) <= \<const0>\;
  s_axi_offld_rdata(22) <= \<const0>\;
  s_axi_offld_rdata(21) <= \<const0>\;
  s_axi_offld_rdata(20) <= \<const0>\;
  s_axi_offld_rdata(19) <= \<const0>\;
  s_axi_offld_rdata(18) <= \<const0>\;
  s_axi_offld_rdata(17) <= \<const0>\;
  s_axi_offld_rdata(16) <= \<const0>\;
  s_axi_offld_rdata(15) <= \<const0>\;
  s_axi_offld_rdata(14) <= \<const0>\;
  s_axi_offld_rdata(13) <= \<const0>\;
  s_axi_offld_rdata(12) <= \<const0>\;
  s_axi_offld_rdata(11) <= \<const0>\;
  s_axi_offld_rdata(10) <= \<const0>\;
  s_axi_offld_rdata(9) <= \<const0>\;
  s_axi_offld_rdata(8) <= \<const0>\;
  s_axi_offld_rdata(7) <= \<const0>\;
  s_axi_offld_rdata(6) <= \<const0>\;
  s_axi_offld_rdata(5) <= \<const0>\;
  s_axi_offld_rdata(4) <= \<const0>\;
  s_axi_offld_rdata(3) <= \<const0>\;
  s_axi_offld_rdata(2) <= \<const0>\;
  s_axi_offld_rdata(1) <= \<const0>\;
  s_axi_offld_rdata(0) <= \<const0>\;
  s_axi_offld_rid(0) <= \<const0>\;
  s_axi_offld_rlast <= \<const0>\;
  s_axi_offld_rresp(1) <= \<const0>\;
  s_axi_offld_rresp(0) <= \<const0>\;
  s_axi_offld_rvalid <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
\GEN_PROFILE_Trace_Mode.profile_trace_mode_inst\: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_profile
     port map (
      capture_event_sync => capture_event_sync,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      interrupt => interrupt,
      p_0_in => p_0_in,
      reset_event_sync => reset_event_sync,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => slot_0_axi_arsize(2 downto 0),
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(7 downto 0) => slot_0_axi_wstrb(7 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_0_ext_trig => slot_0_ext_trig,
      slot_0_ext_trig_stop => slot_0_ext_trig_stop,
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arsize(2 downto 0) => slot_1_axi_arsize(2 downto 0),
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      slot_1_ext_trig => slot_1_ext_trig,
      slot_1_ext_trig_stop => slot_1_ext_trig_stop,
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arsize(2 downto 0) => slot_2_axi_arsize(2 downto 0),
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_awready => slot_2_axi_awready,
      slot_2_axi_awvalid => slot_2_axi_awvalid,
      slot_2_axi_rlast => slot_2_axi_rlast,
      slot_2_axi_rready => slot_2_axi_rready,
      slot_2_axi_rvalid => slot_2_axi_rvalid,
      slot_2_axi_wlast => slot_2_axi_wlast,
      slot_2_axi_wready => slot_2_axi_wready,
      slot_2_axi_wstrb(7 downto 0) => slot_2_axi_wstrb(7 downto 0),
      slot_2_axi_wvalid => slot_2_axi_wvalid,
      slot_2_ext_trig => slot_2_ext_trig,
      slot_2_ext_trig_stop => slot_2_ext_trig_stop,
      trigger_in => trigger_in,
      trigger_in_ack => trigger_in_ack
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ext_sync_flop_0: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_ze_out
    );
ext_sync_flop_00: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_0
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_ze_out,
      reset_event => reset_event
    );
ext_sync_flop_1: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_1
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      \out\ => flop_fi_out,
      q_reg_0 => flop_ze_out
    );
ext_sync_flop_10: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_dff_async_reset_2
     port map (
      core_aclk => core_aclk,
      \out\ => rst_flop_fi_out,
      q_reg_0 => rst_flop_ze_out,
      reset_event => reset_event
    );
reset_event_cdc_sync: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized7\
     port map (
      core_aclk => core_aclk,
      \out\ => capture_event_sync,
      p_0_in => p_0_in,
      q_reg => flop_fi_out
    );
reset_event_cdc_sync1: entity work.\system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_cdc_sync__parameterized8\
     port map (
      core_aclk => core_aclk,
      \out\ => reset_event_sync,
      p_0_in => p_0_in,
      q_reg => rst_flop_fi_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_axi_perf_mon_1_9 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    slot_0_axi_aclk : in STD_LOGIC;
    slot_0_axi_aresetn : in STD_LOGIC;
    slot_0_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_awvalid : in STD_LOGIC;
    slot_0_axi_awready : in STD_LOGIC;
    slot_0_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_0_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_0_axi_wlast : in STD_LOGIC;
    slot_0_axi_wvalid : in STD_LOGIC;
    slot_0_axi_wready : in STD_LOGIC;
    slot_0_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_bvalid : in STD_LOGIC;
    slot_0_axi_bready : in STD_LOGIC;
    slot_0_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_0_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_0_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_0_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_arvalid : in STD_LOGIC;
    slot_0_axi_arready : in STD_LOGIC;
    slot_0_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_0_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_0_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_0_axi_rlast : in STD_LOGIC;
    slot_0_axi_rvalid : in STD_LOGIC;
    slot_0_axi_rready : in STD_LOGIC;
    slot_1_axi_aclk : in STD_LOGIC;
    slot_1_axi_aresetn : in STD_LOGIC;
    slot_1_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_awvalid : in STD_LOGIC;
    slot_1_axi_awready : in STD_LOGIC;
    slot_1_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_wlast : in STD_LOGIC;
    slot_1_axi_wvalid : in STD_LOGIC;
    slot_1_axi_wready : in STD_LOGIC;
    slot_1_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_bvalid : in STD_LOGIC;
    slot_1_axi_bready : in STD_LOGIC;
    slot_1_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_1_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_1_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_arvalid : in STD_LOGIC;
    slot_1_axi_arready : in STD_LOGIC;
    slot_1_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_1_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_1_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_1_axi_rlast : in STD_LOGIC;
    slot_1_axi_rvalid : in STD_LOGIC;
    slot_1_axi_rready : in STD_LOGIC;
    slot_2_axi_aclk : in STD_LOGIC;
    slot_2_axi_aresetn : in STD_LOGIC;
    slot_2_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_awvalid : in STD_LOGIC;
    slot_2_axi_awready : in STD_LOGIC;
    slot_2_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_2_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    slot_2_axi_wlast : in STD_LOGIC;
    slot_2_axi_wvalid : in STD_LOGIC;
    slot_2_axi_wready : in STD_LOGIC;
    slot_2_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_bvalid : in STD_LOGIC;
    slot_2_axi_bready : in STD_LOGIC;
    slot_2_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    slot_2_axi_arlen : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    slot_2_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    slot_2_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_arvalid : in STD_LOGIC;
    slot_2_axi_arready : in STD_LOGIC;
    slot_2_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    slot_2_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    slot_2_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    slot_2_axi_rlast : in STD_LOGIC;
    slot_2_axi_rvalid : in STD_LOGIC;
    slot_2_axi_rready : in STD_LOGIC;
    capture_event : in STD_LOGIC;
    reset_event : in STD_LOGIC;
    core_aclk : in STD_LOGIC;
    core_aresetn : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_top_axi_perf_mon_1_9 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_top_axi_perf_mon_1_9 : entity is "system_top_axi_perf_mon_1_9,axi_perf_mon_v5_0_12_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_top_axi_perf_mon_1_9 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_top_axi_perf_mon_1_9 : entity is "axi_perf_mon_v5_0_12_top,Vivado 2016.3";
end system_top_axi_perf_mon_1_9;

architecture STRUCTURE of system_top_axi_perf_mon_1_9 is
  signal NLW_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_offld_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_trigger_in_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_s_axi_offld_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_offld_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute COUNTER_LOAD_VALUE : integer;
  attribute COUNTER_LOAD_VALUE of inst : label is 0;
  attribute C_AXI4LITE_CORE_CLK_ASYNC : integer;
  attribute C_AXI4LITE_CORE_CLK_ASYNC of inst : label is 1;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 : integer;
  attribute C_AXIS_DWIDTH_ROUND_TO_32 of inst : label is 64;
  attribute C_ENABLE_ADVANCED : integer;
  attribute C_ENABLE_ADVANCED of inst : label is 0;
  attribute C_ENABLE_EVENT_COUNT : integer;
  attribute C_ENABLE_EVENT_COUNT of inst : label is 0;
  attribute C_ENABLE_EVENT_LOG : integer;
  attribute C_ENABLE_EVENT_LOG of inst : label is 0;
  attribute C_ENABLE_PROFILE : integer;
  attribute C_ENABLE_PROFILE of inst : label is 1;
  attribute C_ENABLE_TRACE : integer;
  attribute C_ENABLE_TRACE of inst : label is 0;
  attribute C_EN_ALL_TRACE : integer;
  attribute C_EN_ALL_TRACE of inst : label is 1;
  attribute C_EN_AXI_DEBUG : integer;
  attribute C_EN_AXI_DEBUG of inst : label is 0;
  attribute C_EN_EXT_EVENTS_FLAG : integer;
  attribute C_EN_EXT_EVENTS_FLAG of inst : label is 0;
  attribute C_EN_FIRST_READ_FLAG : integer;
  attribute C_EN_FIRST_READ_FLAG of inst : label is 1;
  attribute C_EN_FIRST_WRITE_FLAG : integer;
  attribute C_EN_FIRST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_LAST_READ_FLAG : integer;
  attribute C_EN_LAST_READ_FLAG of inst : label is 1;
  attribute C_EN_LAST_WRITE_FLAG : integer;
  attribute C_EN_LAST_WRITE_FLAG of inst : label is 1;
  attribute C_EN_RD_ADD_FLAG : integer;
  attribute C_EN_RD_ADD_FLAG of inst : label is 1;
  attribute C_EN_RESPONSE_FLAG : integer;
  attribute C_EN_RESPONSE_FLAG of inst : label is 1;
  attribute C_EN_SW_REG_WR_FLAG : integer;
  attribute C_EN_SW_REG_WR_FLAG of inst : label is 0;
  attribute C_EN_TRIGGER : integer;
  attribute C_EN_TRIGGER of inst : label is 0;
  attribute C_EN_WR_ADD_FLAG : integer;
  attribute C_EN_WR_ADD_FLAG of inst : label is 1;
  attribute C_EXT_EVENT0_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT0_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT1_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT1_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT2_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT2_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT3_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT3_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT4_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT4_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT5_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT5_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT6_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT6_FIFO_ENABLE of inst : label is 1;
  attribute C_EXT_EVENT7_FIFO_ENABLE : integer;
  attribute C_EXT_EVENT7_FIFO_ENABLE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_AXIS_DEPTH : integer;
  attribute C_FIFO_AXIS_DEPTH of inst : label is 32;
  attribute C_FIFO_AXIS_SYNC : integer;
  attribute C_FIFO_AXIS_SYNC of inst : label is 0;
  attribute C_FIFO_AXIS_TDATA_WIDTH : integer;
  attribute C_FIFO_AXIS_TDATA_WIDTH of inst : label is 56;
  attribute C_FIFO_AXIS_TID_WIDTH : integer;
  attribute C_FIFO_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_GLOBAL_COUNT_WIDTH : integer;
  attribute C_GLOBAL_COUNT_WIDTH of inst : label is 32;
  attribute C_HAVE_SAMPLED_METRIC_CNT : integer;
  attribute C_HAVE_SAMPLED_METRIC_CNT of inst : label is 1;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of inst : label is "system_top_axi_perf_mon_1_9";
  attribute C_LITE_ADDRESS_WIDTH : integer;
  attribute C_LITE_ADDRESS_WIDTH of inst : label is 16;
  attribute C_LOG_DATA_OFFLD : integer;
  attribute C_LOG_DATA_OFFLD of inst : label is 0;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH : integer;
  attribute C_METRICS_SAMPLE_COUNT_WIDTH of inst : label is 32;
  attribute C_METRIC_COUNT_SCALE : integer;
  attribute C_METRIC_COUNT_SCALE of inst : label is 1;
  attribute C_METRIC_COUNT_WIDTH : integer;
  attribute C_METRIC_COUNT_WIDTH of inst : label is 32;
  attribute C_NUM_MONITOR_SLOTS : integer;
  attribute C_NUM_MONITOR_SLOTS of inst : label is 3;
  attribute C_NUM_OF_COUNTERS : integer;
  attribute C_NUM_OF_COUNTERS of inst : label is 4;
  attribute C_REG_ALL_MONITOR_SIGNALS : integer;
  attribute C_REG_ALL_MONITOR_SIGNALS of inst : label is 0;
  attribute C_SHOW_AXIS_TDEST : integer;
  attribute C_SHOW_AXIS_TDEST of inst : label is 0;
  attribute C_SHOW_AXIS_TID : integer;
  attribute C_SHOW_AXIS_TID of inst : label is 0;
  attribute C_SHOW_AXIS_TUSER : integer;
  attribute C_SHOW_AXIS_TUSER of inst : label is 0;
  attribute C_SHOW_AXI_IDS : integer;
  attribute C_SHOW_AXI_IDS of inst : label is 0;
  attribute C_SHOW_AXI_LEN : integer;
  attribute C_SHOW_AXI_LEN of inst : label is 0;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_0_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_0_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_0_AXI_AWLEN : integer;
  attribute C_SLOT_0_AXI_AWLEN of inst : label is 3;
  attribute C_SLOT_0_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_0_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_SLOT_0_AXI_ID_WIDTH : integer;
  attribute C_SLOT_0_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_0_AXI_LOCK : integer;
  attribute C_SLOT_0_AXI_LOCK of inst : label is 1;
  attribute C_SLOT_0_AXI_PROTOCOL : string;
  attribute C_SLOT_0_AXI_PROTOCOL of inst : label is "AXI3";
  attribute C_SLOT_0_FIFO_ENABLE : integer;
  attribute C_SLOT_0_FIFO_ENABLE of inst : label is 0;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_1_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_1_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_AWLEN : integer;
  attribute C_SLOT_1_AXI_AWLEN of inst : label is 3;
  attribute C_SLOT_1_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_1_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_1_AXI_ID_WIDTH : integer;
  attribute C_SLOT_1_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_1_AXI_LOCK : integer;
  attribute C_SLOT_1_AXI_LOCK of inst : label is 1;
  attribute C_SLOT_1_AXI_PROTOCOL : string;
  attribute C_SLOT_1_AXI_PROTOCOL of inst : label is "AXI3";
  attribute C_SLOT_1_FIFO_ENABLE : integer;
  attribute C_SLOT_1_FIFO_ENABLE of inst : label is 0;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_2_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_2_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_2_AXI_AWLEN : integer;
  attribute C_SLOT_2_AXI_AWLEN of inst : label is 3;
  attribute C_SLOT_2_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_2_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_SLOT_2_AXI_ID_WIDTH : integer;
  attribute C_SLOT_2_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_2_AXI_LOCK : integer;
  attribute C_SLOT_2_AXI_LOCK of inst : label is 1;
  attribute C_SLOT_2_AXI_PROTOCOL : string;
  attribute C_SLOT_2_AXI_PROTOCOL of inst : label is "AXI3";
  attribute C_SLOT_2_FIFO_ENABLE : integer;
  attribute C_SLOT_2_FIFO_ENABLE of inst : label is 0;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_3_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_3_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_AWLEN : integer;
  attribute C_SLOT_3_AXI_AWLEN of inst : label is 3;
  attribute C_SLOT_3_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_3_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_3_AXI_ID_WIDTH : integer;
  attribute C_SLOT_3_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_3_AXI_LOCK : integer;
  attribute C_SLOT_3_AXI_LOCK of inst : label is 1;
  attribute C_SLOT_3_AXI_PROTOCOL : string;
  attribute C_SLOT_3_AXI_PROTOCOL of inst : label is "AXI3";
  attribute C_SLOT_3_FIFO_ENABLE : integer;
  attribute C_SLOT_3_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_4_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_4_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_AWLEN : integer;
  attribute C_SLOT_4_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_4_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_4_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_4_AXI_ID_WIDTH : integer;
  attribute C_SLOT_4_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_4_AXI_LOCK : integer;
  attribute C_SLOT_4_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_4_AXI_PROTOCOL : string;
  attribute C_SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_4_FIFO_ENABLE : integer;
  attribute C_SLOT_4_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_5_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_5_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_AWLEN : integer;
  attribute C_SLOT_5_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_5_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_5_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_5_AXI_ID_WIDTH : integer;
  attribute C_SLOT_5_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_5_AXI_LOCK : integer;
  attribute C_SLOT_5_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_5_AXI_PROTOCOL : string;
  attribute C_SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_5_FIFO_ENABLE : integer;
  attribute C_SLOT_5_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_6_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_6_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_AWLEN : integer;
  attribute C_SLOT_6_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_6_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_6_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_6_AXI_ID_WIDTH : integer;
  attribute C_SLOT_6_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_6_AXI_LOCK : integer;
  attribute C_SLOT_6_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_6_AXI_PROTOCOL : string;
  attribute C_SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_6_FIFO_ENABLE : integer;
  attribute C_SLOT_6_FIFO_ENABLE of inst : label is 1;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TID_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH : integer;
  attribute C_SLOT_7_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_ADDR_WIDTH : integer;
  attribute C_SLOT_7_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_AWLEN : integer;
  attribute C_SLOT_7_AXI_AWLEN of inst : label is 7;
  attribute C_SLOT_7_AXI_DATA_WIDTH : integer;
  attribute C_SLOT_7_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_SLOT_7_AXI_ID_WIDTH : integer;
  attribute C_SLOT_7_AXI_ID_WIDTH of inst : label is 1;
  attribute C_SLOT_7_AXI_LOCK : integer;
  attribute C_SLOT_7_AXI_LOCK of inst : label is 0;
  attribute C_SLOT_7_AXI_PROTOCOL : string;
  attribute C_SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute C_SLOT_7_FIFO_ENABLE : integer;
  attribute C_SLOT_7_FIFO_ENABLE of inst : label is 1;
  attribute C_SUPPORT_ID_REFLECTION : integer;
  attribute C_SUPPORT_ID_REFLECTION of inst : label is 0;
  attribute C_S_AXI4_BASEADDR : integer;
  attribute C_S_AXI4_BASEADDR of inst : label is -1;
  attribute C_S_AXI4_HIGHADDR : integer;
  attribute C_S_AXI4_HIGHADDR of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 16;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute C_S_AXI_PROTOCOL : string;
  attribute C_S_AXI_PROTOCOL of inst : label is "AXI4LITE";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute ENABLE_EXT_EVENTS : integer;
  attribute ENABLE_EXT_EVENTS of inst : label is 0;
  attribute SLOT_0_AXI_PROTOCOL : string;
  attribute SLOT_0_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_0_AXI_SUB_PROTOCOL : string;
  attribute SLOT_0_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_1_AXI_PROTOCOL : string;
  attribute SLOT_1_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_1_AXI_SUB_PROTOCOL : string;
  attribute SLOT_1_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_2_AXI_PROTOCOL : string;
  attribute SLOT_2_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_2_AXI_SUB_PROTOCOL : string;
  attribute SLOT_2_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_3_AXI_PROTOCOL : string;
  attribute SLOT_3_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_3_AXI_SUB_PROTOCOL : string;
  attribute SLOT_3_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_4_AXI_PROTOCOL : string;
  attribute SLOT_4_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_4_AXI_SUB_PROTOCOL : string;
  attribute SLOT_4_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_5_AXI_PROTOCOL : string;
  attribute SLOT_5_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_5_AXI_SUB_PROTOCOL : string;
  attribute SLOT_5_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_6_AXI_PROTOCOL : string;
  attribute SLOT_6_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_6_AXI_SUB_PROTOCOL : string;
  attribute SLOT_6_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute SLOT_7_AXI_PROTOCOL : string;
  attribute SLOT_7_AXI_PROTOCOL of inst : label is "AXI4";
  attribute SLOT_7_AXI_SUB_PROTOCOL : string;
  attribute SLOT_7_AXI_SUB_PROTOCOL of inst : label is "NONE";
  attribute S_AXI_OFFLD_ID_WIDTH : integer;
  attribute S_AXI_OFFLD_ID_WIDTH of inst : label is 1;
begin
inst: entity work.system_top_axi_perf_mon_1_9_axi_perf_mon_v5_0_12_top
     port map (
      capture_event => capture_event,
      core_aclk => core_aclk,
      core_aresetn => core_aresetn,
      ext_clk_0 => '0',
      ext_clk_1 => '0',
      ext_clk_2 => '0',
      ext_clk_3 => '0',
      ext_clk_4 => '0',
      ext_clk_5 => '0',
      ext_clk_6 => '0',
      ext_clk_7 => '0',
      ext_event_0 => '0',
      ext_event_0_cnt_start => '0',
      ext_event_0_cnt_stop => '0',
      ext_event_1 => '0',
      ext_event_1_cnt_start => '0',
      ext_event_1_cnt_stop => '0',
      ext_event_2 => '0',
      ext_event_2_cnt_start => '0',
      ext_event_2_cnt_stop => '0',
      ext_event_3 => '0',
      ext_event_3_cnt_start => '0',
      ext_event_3_cnt_stop => '0',
      ext_event_4 => '0',
      ext_event_4_cnt_start => '0',
      ext_event_4_cnt_stop => '0',
      ext_event_5 => '0',
      ext_event_5_cnt_start => '0',
      ext_event_5_cnt_stop => '0',
      ext_event_6 => '0',
      ext_event_6_cnt_start => '0',
      ext_event_6_cnt_stop => '0',
      ext_event_7 => '0',
      ext_event_7_cnt_start => '0',
      ext_event_7_cnt_stop => '0',
      ext_rstn_0 => '1',
      ext_rstn_1 => '1',
      ext_rstn_2 => '1',
      ext_rstn_3 => '1',
      ext_rstn_4 => '1',
      ext_rstn_5 => '1',
      ext_rstn_6 => '1',
      ext_rstn_7 => '1',
      interrupt => interrupt,
      m_axis_aclk => '0',
      m_axis_aresetn => '1',
      m_axis_tdata(55 downto 0) => NLW_inst_m_axis_tdata_UNCONNECTED(55 downto 0),
      m_axis_tid(0) => NLW_inst_m_axis_tid_UNCONNECTED(0),
      m_axis_tready => '0',
      m_axis_tstrb(6 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(6 downto 0),
      m_axis_tvalid => NLW_inst_m_axis_tvalid_UNCONNECTED,
      reset_event => reset_event,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 0) => s_axi_araddr(15 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 0) => s_axi_awaddr(15 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_offld_aclk => '0',
      s_axi_offld_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_offld_aresetn => '1',
      s_axi_offld_arid(0) => '0',
      s_axi_offld_arlen(7 downto 0) => B"00000000",
      s_axi_offld_arready => NLW_inst_s_axi_offld_arready_UNCONNECTED,
      s_axi_offld_arvalid => '0',
      s_axi_offld_rdata(31 downto 0) => NLW_inst_s_axi_offld_rdata_UNCONNECTED(31 downto 0),
      s_axi_offld_rid(0) => NLW_inst_s_axi_offld_rid_UNCONNECTED(0),
      s_axi_offld_rlast => NLW_inst_s_axi_offld_rlast_UNCONNECTED,
      s_axi_offld_rready => '0',
      s_axi_offld_rresp(1 downto 0) => NLW_inst_s_axi_offld_rresp_UNCONNECTED(1 downto 0),
      s_axi_offld_rvalid => NLW_inst_s_axi_offld_rvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      slot_0_axi_aclk => slot_0_axi_aclk,
      slot_0_axi_araddr(31 downto 0) => slot_0_axi_araddr(31 downto 0),
      slot_0_axi_arburst(1 downto 0) => slot_0_axi_arburst(1 downto 0),
      slot_0_axi_arcache(3 downto 0) => slot_0_axi_arcache(3 downto 0),
      slot_0_axi_aresetn => slot_0_axi_aresetn,
      slot_0_axi_arid(0) => slot_0_axi_arid(0),
      slot_0_axi_arlen(3 downto 0) => slot_0_axi_arlen(3 downto 0),
      slot_0_axi_arlock(1 downto 0) => slot_0_axi_arlock(1 downto 0),
      slot_0_axi_arprot(2 downto 0) => slot_0_axi_arprot(2 downto 0),
      slot_0_axi_arready => slot_0_axi_arready,
      slot_0_axi_arsize(2 downto 0) => slot_0_axi_arsize(2 downto 0),
      slot_0_axi_arvalid => slot_0_axi_arvalid,
      slot_0_axi_awaddr(31 downto 0) => slot_0_axi_awaddr(31 downto 0),
      slot_0_axi_awburst(1 downto 0) => slot_0_axi_awburst(1 downto 0),
      slot_0_axi_awcache(3 downto 0) => slot_0_axi_awcache(3 downto 0),
      slot_0_axi_awid(0) => slot_0_axi_awid(0),
      slot_0_axi_awlen(3 downto 0) => slot_0_axi_awlen(3 downto 0),
      slot_0_axi_awlock(1 downto 0) => slot_0_axi_awlock(1 downto 0),
      slot_0_axi_awprot(2 downto 0) => slot_0_axi_awprot(2 downto 0),
      slot_0_axi_awready => slot_0_axi_awready,
      slot_0_axi_awsize(2 downto 0) => slot_0_axi_awsize(2 downto 0),
      slot_0_axi_awvalid => slot_0_axi_awvalid,
      slot_0_axi_bid(0) => slot_0_axi_bid(0),
      slot_0_axi_bready => slot_0_axi_bready,
      slot_0_axi_bresp(1 downto 0) => slot_0_axi_bresp(1 downto 0),
      slot_0_axi_bvalid => slot_0_axi_bvalid,
      slot_0_axi_rdata(63 downto 0) => slot_0_axi_rdata(63 downto 0),
      slot_0_axi_rid(0) => slot_0_axi_rid(0),
      slot_0_axi_rlast => slot_0_axi_rlast,
      slot_0_axi_rready => slot_0_axi_rready,
      slot_0_axi_rresp(1 downto 0) => slot_0_axi_rresp(1 downto 0),
      slot_0_axi_rvalid => slot_0_axi_rvalid,
      slot_0_axi_wdata(63 downto 0) => slot_0_axi_wdata(63 downto 0),
      slot_0_axi_wlast => slot_0_axi_wlast,
      slot_0_axi_wready => slot_0_axi_wready,
      slot_0_axi_wstrb(7 downto 0) => slot_0_axi_wstrb(7 downto 0),
      slot_0_axi_wvalid => slot_0_axi_wvalid,
      slot_0_axis_aclk => '0',
      slot_0_axis_aresetn => '1',
      slot_0_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_0_axis_tdest(0) => '0',
      slot_0_axis_tid(0) => '0',
      slot_0_axis_tkeep(3 downto 0) => B"1111",
      slot_0_axis_tlast => '0',
      slot_0_axis_tready => '0',
      slot_0_axis_tstrb(3 downto 0) => B"1111",
      slot_0_axis_tuser(0) => '0',
      slot_0_axis_tvalid => '0',
      slot_0_ext_trig => '0',
      slot_0_ext_trig_stop => '0',
      slot_1_axi_aclk => slot_1_axi_aclk,
      slot_1_axi_araddr(31 downto 0) => slot_1_axi_araddr(31 downto 0),
      slot_1_axi_arburst(1 downto 0) => slot_1_axi_arburst(1 downto 0),
      slot_1_axi_arcache(3 downto 0) => slot_1_axi_arcache(3 downto 0),
      slot_1_axi_aresetn => slot_1_axi_aresetn,
      slot_1_axi_arid(0) => slot_1_axi_arid(0),
      slot_1_axi_arlen(3 downto 0) => slot_1_axi_arlen(3 downto 0),
      slot_1_axi_arlock(1 downto 0) => slot_1_axi_arlock(1 downto 0),
      slot_1_axi_arprot(2 downto 0) => slot_1_axi_arprot(2 downto 0),
      slot_1_axi_arready => slot_1_axi_arready,
      slot_1_axi_arsize(2 downto 0) => slot_1_axi_arsize(2 downto 0),
      slot_1_axi_arvalid => slot_1_axi_arvalid,
      slot_1_axi_awaddr(31 downto 0) => slot_1_axi_awaddr(31 downto 0),
      slot_1_axi_awburst(1 downto 0) => slot_1_axi_awburst(1 downto 0),
      slot_1_axi_awcache(3 downto 0) => slot_1_axi_awcache(3 downto 0),
      slot_1_axi_awid(0) => slot_1_axi_awid(0),
      slot_1_axi_awlen(3 downto 0) => slot_1_axi_awlen(3 downto 0),
      slot_1_axi_awlock(1 downto 0) => slot_1_axi_awlock(1 downto 0),
      slot_1_axi_awprot(2 downto 0) => slot_1_axi_awprot(2 downto 0),
      slot_1_axi_awready => slot_1_axi_awready,
      slot_1_axi_awsize(2 downto 0) => slot_1_axi_awsize(2 downto 0),
      slot_1_axi_awvalid => slot_1_axi_awvalid,
      slot_1_axi_bid(0) => slot_1_axi_bid(0),
      slot_1_axi_bready => slot_1_axi_bready,
      slot_1_axi_bresp(1 downto 0) => slot_1_axi_bresp(1 downto 0),
      slot_1_axi_bvalid => slot_1_axi_bvalid,
      slot_1_axi_rdata(31 downto 0) => slot_1_axi_rdata(31 downto 0),
      slot_1_axi_rid(0) => slot_1_axi_rid(0),
      slot_1_axi_rlast => slot_1_axi_rlast,
      slot_1_axi_rready => slot_1_axi_rready,
      slot_1_axi_rresp(1 downto 0) => slot_1_axi_rresp(1 downto 0),
      slot_1_axi_rvalid => slot_1_axi_rvalid,
      slot_1_axi_wdata(31 downto 0) => slot_1_axi_wdata(31 downto 0),
      slot_1_axi_wlast => slot_1_axi_wlast,
      slot_1_axi_wready => slot_1_axi_wready,
      slot_1_axi_wstrb(3 downto 0) => slot_1_axi_wstrb(3 downto 0),
      slot_1_axi_wvalid => slot_1_axi_wvalid,
      slot_1_axis_aclk => '0',
      slot_1_axis_aresetn => '1',
      slot_1_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_1_axis_tdest(0) => '0',
      slot_1_axis_tid(0) => '0',
      slot_1_axis_tkeep(3 downto 0) => B"1111",
      slot_1_axis_tlast => '0',
      slot_1_axis_tready => '0',
      slot_1_axis_tstrb(3 downto 0) => B"1111",
      slot_1_axis_tuser(0) => '0',
      slot_1_axis_tvalid => '0',
      slot_1_ext_trig => '0',
      slot_1_ext_trig_stop => '0',
      slot_2_axi_aclk => slot_2_axi_aclk,
      slot_2_axi_araddr(31 downto 0) => slot_2_axi_araddr(31 downto 0),
      slot_2_axi_arburst(1 downto 0) => slot_2_axi_arburst(1 downto 0),
      slot_2_axi_arcache(3 downto 0) => slot_2_axi_arcache(3 downto 0),
      slot_2_axi_aresetn => slot_2_axi_aresetn,
      slot_2_axi_arid(0) => slot_2_axi_arid(0),
      slot_2_axi_arlen(3 downto 0) => slot_2_axi_arlen(3 downto 0),
      slot_2_axi_arlock(1 downto 0) => slot_2_axi_arlock(1 downto 0),
      slot_2_axi_arprot(2 downto 0) => slot_2_axi_arprot(2 downto 0),
      slot_2_axi_arready => slot_2_axi_arready,
      slot_2_axi_arsize(2 downto 0) => slot_2_axi_arsize(2 downto 0),
      slot_2_axi_arvalid => slot_2_axi_arvalid,
      slot_2_axi_awaddr(31 downto 0) => slot_2_axi_awaddr(31 downto 0),
      slot_2_axi_awburst(1 downto 0) => slot_2_axi_awburst(1 downto 0),
      slot_2_axi_awcache(3 downto 0) => slot_2_axi_awcache(3 downto 0),
      slot_2_axi_awid(0) => slot_2_axi_awid(0),
      slot_2_axi_awlen(3 downto 0) => slot_2_axi_awlen(3 downto 0),
      slot_2_axi_awlock(1 downto 0) => slot_2_axi_awlock(1 downto 0),
      slot_2_axi_awprot(2 downto 0) => slot_2_axi_awprot(2 downto 0),
      slot_2_axi_awready => slot_2_axi_awready,
      slot_2_axi_awsize(2 downto 0) => slot_2_axi_awsize(2 downto 0),
      slot_2_axi_awvalid => slot_2_axi_awvalid,
      slot_2_axi_bid(0) => slot_2_axi_bid(0),
      slot_2_axi_bready => slot_2_axi_bready,
      slot_2_axi_bresp(1 downto 0) => slot_2_axi_bresp(1 downto 0),
      slot_2_axi_bvalid => slot_2_axi_bvalid,
      slot_2_axi_rdata(63 downto 0) => slot_2_axi_rdata(63 downto 0),
      slot_2_axi_rid(0) => slot_2_axi_rid(0),
      slot_2_axi_rlast => slot_2_axi_rlast,
      slot_2_axi_rready => slot_2_axi_rready,
      slot_2_axi_rresp(1 downto 0) => slot_2_axi_rresp(1 downto 0),
      slot_2_axi_rvalid => slot_2_axi_rvalid,
      slot_2_axi_wdata(63 downto 0) => slot_2_axi_wdata(63 downto 0),
      slot_2_axi_wlast => slot_2_axi_wlast,
      slot_2_axi_wready => slot_2_axi_wready,
      slot_2_axi_wstrb(7 downto 0) => slot_2_axi_wstrb(7 downto 0),
      slot_2_axi_wvalid => slot_2_axi_wvalid,
      slot_2_axis_aclk => '0',
      slot_2_axis_aresetn => '1',
      slot_2_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_2_axis_tdest(0) => '0',
      slot_2_axis_tid(0) => '0',
      slot_2_axis_tkeep(3 downto 0) => B"1111",
      slot_2_axis_tlast => '0',
      slot_2_axis_tready => '0',
      slot_2_axis_tstrb(3 downto 0) => B"1111",
      slot_2_axis_tuser(0) => '0',
      slot_2_axis_tvalid => '0',
      slot_2_ext_trig => '0',
      slot_2_ext_trig_stop => '0',
      slot_3_axi_aclk => '0',
      slot_3_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_arburst(1 downto 0) => B"00",
      slot_3_axi_arcache(3 downto 0) => B"0000",
      slot_3_axi_aresetn => '1',
      slot_3_axi_arid(0) => '0',
      slot_3_axi_arlen(3 downto 0) => B"0000",
      slot_3_axi_arlock(1 downto 0) => B"00",
      slot_3_axi_arprot(2 downto 0) => B"000",
      slot_3_axi_arready => '0',
      slot_3_axi_arsize(2 downto 0) => B"000",
      slot_3_axi_arvalid => '0',
      slot_3_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_awburst(1 downto 0) => B"00",
      slot_3_axi_awcache(3 downto 0) => B"0000",
      slot_3_axi_awid(0) => '0',
      slot_3_axi_awlen(3 downto 0) => B"0000",
      slot_3_axi_awlock(1 downto 0) => B"00",
      slot_3_axi_awprot(2 downto 0) => B"000",
      slot_3_axi_awready => '0',
      slot_3_axi_awsize(2 downto 0) => B"000",
      slot_3_axi_awvalid => '0',
      slot_3_axi_bid(0) => '0',
      slot_3_axi_bready => '0',
      slot_3_axi_bresp(1 downto 0) => B"00",
      slot_3_axi_bvalid => '0',
      slot_3_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_rid(0) => '0',
      slot_3_axi_rlast => '0',
      slot_3_axi_rready => '0',
      slot_3_axi_rresp(1 downto 0) => B"00",
      slot_3_axi_rvalid => '0',
      slot_3_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axi_wlast => '0',
      slot_3_axi_wready => '0',
      slot_3_axi_wstrb(3 downto 0) => B"0000",
      slot_3_axi_wvalid => '0',
      slot_3_axis_aclk => '0',
      slot_3_axis_aresetn => '1',
      slot_3_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_3_axis_tdest(0) => '0',
      slot_3_axis_tid(0) => '0',
      slot_3_axis_tkeep(3 downto 0) => B"1111",
      slot_3_axis_tlast => '0',
      slot_3_axis_tready => '0',
      slot_3_axis_tstrb(3 downto 0) => B"1111",
      slot_3_axis_tuser(0) => '0',
      slot_3_axis_tvalid => '0',
      slot_3_ext_trig => '0',
      slot_3_ext_trig_stop => '0',
      slot_4_axi_aclk => '0',
      slot_4_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_arburst(1 downto 0) => B"00",
      slot_4_axi_arcache(3 downto 0) => B"0000",
      slot_4_axi_aresetn => '1',
      slot_4_axi_arid(0) => '0',
      slot_4_axi_arlen(7 downto 0) => B"00000000",
      slot_4_axi_arlock(0) => '0',
      slot_4_axi_arprot(2 downto 0) => B"000",
      slot_4_axi_arready => '0',
      slot_4_axi_arsize(2 downto 0) => B"000",
      slot_4_axi_arvalid => '0',
      slot_4_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_awburst(1 downto 0) => B"00",
      slot_4_axi_awcache(3 downto 0) => B"0000",
      slot_4_axi_awid(0) => '0',
      slot_4_axi_awlen(7 downto 0) => B"00000000",
      slot_4_axi_awlock(0) => '0',
      slot_4_axi_awprot(2 downto 0) => B"000",
      slot_4_axi_awready => '0',
      slot_4_axi_awsize(2 downto 0) => B"000",
      slot_4_axi_awvalid => '0',
      slot_4_axi_bid(0) => '0',
      slot_4_axi_bready => '0',
      slot_4_axi_bresp(1 downto 0) => B"00",
      slot_4_axi_bvalid => '0',
      slot_4_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_rid(0) => '0',
      slot_4_axi_rlast => '0',
      slot_4_axi_rready => '0',
      slot_4_axi_rresp(1 downto 0) => B"00",
      slot_4_axi_rvalid => '0',
      slot_4_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axi_wlast => '0',
      slot_4_axi_wready => '0',
      slot_4_axi_wstrb(3 downto 0) => B"0000",
      slot_4_axi_wvalid => '0',
      slot_4_axis_aclk => '0',
      slot_4_axis_aresetn => '1',
      slot_4_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_4_axis_tdest(0) => '0',
      slot_4_axis_tid(0) => '0',
      slot_4_axis_tkeep(3 downto 0) => B"1111",
      slot_4_axis_tlast => '0',
      slot_4_axis_tready => '0',
      slot_4_axis_tstrb(3 downto 0) => B"1111",
      slot_4_axis_tuser(0) => '0',
      slot_4_axis_tvalid => '0',
      slot_4_ext_trig => '0',
      slot_4_ext_trig_stop => '0',
      slot_5_axi_aclk => '0',
      slot_5_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_arburst(1 downto 0) => B"00",
      slot_5_axi_arcache(3 downto 0) => B"0000",
      slot_5_axi_aresetn => '0',
      slot_5_axi_arid(0) => '0',
      slot_5_axi_arlen(7 downto 0) => B"00000000",
      slot_5_axi_arlock(0) => '0',
      slot_5_axi_arprot(2 downto 0) => B"000",
      slot_5_axi_arready => '0',
      slot_5_axi_arsize(2 downto 0) => B"000",
      slot_5_axi_arvalid => '0',
      slot_5_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_awburst(1 downto 0) => B"00",
      slot_5_axi_awcache(3 downto 0) => B"0000",
      slot_5_axi_awid(0) => '0',
      slot_5_axi_awlen(7 downto 0) => B"00000000",
      slot_5_axi_awlock(0) => '0',
      slot_5_axi_awprot(2 downto 0) => B"000",
      slot_5_axi_awready => '0',
      slot_5_axi_awsize(2 downto 0) => B"000",
      slot_5_axi_awvalid => '0',
      slot_5_axi_bid(0) => '0',
      slot_5_axi_bready => '0',
      slot_5_axi_bresp(1 downto 0) => B"00",
      slot_5_axi_bvalid => '0',
      slot_5_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_rid(0) => '0',
      slot_5_axi_rlast => '0',
      slot_5_axi_rready => '0',
      slot_5_axi_rresp(1 downto 0) => B"00",
      slot_5_axi_rvalid => '0',
      slot_5_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axi_wlast => '0',
      slot_5_axi_wready => '0',
      slot_5_axi_wstrb(3 downto 0) => B"0000",
      slot_5_axi_wvalid => '0',
      slot_5_axis_aclk => '0',
      slot_5_axis_aresetn => '1',
      slot_5_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_5_axis_tdest(0) => '0',
      slot_5_axis_tid(0) => '0',
      slot_5_axis_tkeep(3 downto 0) => B"1111",
      slot_5_axis_tlast => '0',
      slot_5_axis_tready => '0',
      slot_5_axis_tstrb(3 downto 0) => B"1111",
      slot_5_axis_tuser(0) => '0',
      slot_5_axis_tvalid => '0',
      slot_5_ext_trig => '0',
      slot_5_ext_trig_stop => '0',
      slot_6_axi_aclk => '0',
      slot_6_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_arburst(1 downto 0) => B"00",
      slot_6_axi_arcache(3 downto 0) => B"0000",
      slot_6_axi_aresetn => '1',
      slot_6_axi_arid(0) => '0',
      slot_6_axi_arlen(7 downto 0) => B"00000000",
      slot_6_axi_arlock(0) => '0',
      slot_6_axi_arprot(2 downto 0) => B"000",
      slot_6_axi_arready => '0',
      slot_6_axi_arsize(2 downto 0) => B"000",
      slot_6_axi_arvalid => '0',
      slot_6_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_awburst(1 downto 0) => B"00",
      slot_6_axi_awcache(3 downto 0) => B"0000",
      slot_6_axi_awid(0) => '0',
      slot_6_axi_awlen(7 downto 0) => B"00000000",
      slot_6_axi_awlock(0) => '0',
      slot_6_axi_awprot(2 downto 0) => B"000",
      slot_6_axi_awready => '0',
      slot_6_axi_awsize(2 downto 0) => B"000",
      slot_6_axi_awvalid => '0',
      slot_6_axi_bid(0) => '0',
      slot_6_axi_bready => '0',
      slot_6_axi_bresp(1 downto 0) => B"00",
      slot_6_axi_bvalid => '0',
      slot_6_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_rid(0) => '0',
      slot_6_axi_rlast => '0',
      slot_6_axi_rready => '0',
      slot_6_axi_rresp(1 downto 0) => B"00",
      slot_6_axi_rvalid => '0',
      slot_6_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axi_wlast => '0',
      slot_6_axi_wready => '0',
      slot_6_axi_wstrb(3 downto 0) => B"0000",
      slot_6_axi_wvalid => '0',
      slot_6_axis_aclk => '0',
      slot_6_axis_aresetn => '1',
      slot_6_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_6_axis_tdest(0) => '0',
      slot_6_axis_tid(0) => '0',
      slot_6_axis_tkeep(3 downto 0) => B"1111",
      slot_6_axis_tlast => '0',
      slot_6_axis_tready => '0',
      slot_6_axis_tstrb(3 downto 0) => B"1111",
      slot_6_axis_tuser(0) => '0',
      slot_6_axis_tvalid => '0',
      slot_6_ext_trig => '0',
      slot_6_ext_trig_stop => '0',
      slot_7_axi_aclk => '0',
      slot_7_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_arburst(1 downto 0) => B"00",
      slot_7_axi_arcache(3 downto 0) => B"0000",
      slot_7_axi_aresetn => '1',
      slot_7_axi_arid(0) => '0',
      slot_7_axi_arlen(7 downto 0) => B"00000000",
      slot_7_axi_arlock(0) => '0',
      slot_7_axi_arprot(2 downto 0) => B"000",
      slot_7_axi_arready => '0',
      slot_7_axi_arsize(2 downto 0) => B"000",
      slot_7_axi_arvalid => '0',
      slot_7_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_awburst(1 downto 0) => B"00",
      slot_7_axi_awcache(3 downto 0) => B"0000",
      slot_7_axi_awid(0) => '0',
      slot_7_axi_awlen(7 downto 0) => B"00000000",
      slot_7_axi_awlock(0) => '0',
      slot_7_axi_awprot(2 downto 0) => B"000",
      slot_7_axi_awready => '0',
      slot_7_axi_awsize(2 downto 0) => B"000",
      slot_7_axi_awvalid => '0',
      slot_7_axi_bid(0) => '0',
      slot_7_axi_bready => '0',
      slot_7_axi_bresp(1 downto 0) => B"00",
      slot_7_axi_bvalid => '0',
      slot_7_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_rid(0) => '0',
      slot_7_axi_rlast => '0',
      slot_7_axi_rready => '0',
      slot_7_axi_rresp(1 downto 0) => B"00",
      slot_7_axi_rvalid => '0',
      slot_7_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axi_wlast => '0',
      slot_7_axi_wready => '0',
      slot_7_axi_wstrb(3 downto 0) => B"0000",
      slot_7_axi_wvalid => '0',
      slot_7_axis_aclk => '0',
      slot_7_axis_aresetn => '1',
      slot_7_axis_tdata(31 downto 0) => B"00000000000000000000000000000000",
      slot_7_axis_tdest(0) => '0',
      slot_7_axis_tid(0) => '0',
      slot_7_axis_tkeep(3 downto 0) => B"1111",
      slot_7_axis_tlast => '0',
      slot_7_axis_tready => '0',
      slot_7_axis_tstrb(3 downto 0) => B"1111",
      slot_7_axis_tuser(0) => '0',
      slot_7_axis_tvalid => '0',
      slot_7_ext_trig => '0',
      slot_7_ext_trig_stop => '0',
      trigger_in => '0',
      trigger_in_ack => NLW_inst_trigger_in_ack_UNCONNECTED
    );
end STRUCTURE;
