Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: R_CPU_Unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "R_CPU_Unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "R_CPU_Unit"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : R_CPU_Unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\Translate_Control.v" into library work
Parsing module <TRANSLATE_CONTROL>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\Register_Files.v" into library work
Parsing module <REGISTER_FILES>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\PROGRAM_COUNTER.v" into library work
Parsing module <PROGRAM_COUNTER>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\Clk_100Hz.v" into library work
Parsing module <CLK_100Hz>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\R_CPU.v" into library work
Parsing module <R_CPU>.
Analyzing Verilog file "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DEBOUNCE.v" into library work
Parsing module <DEBOUNCE>.
Analyzing Verilog file "D:\workplace\verilog\E3-MULTI_FUNC_ALU\LED_DISPLAY.v" into library work
Parsing module <LED_DISPLAY>.
Analyzing Verilog file "D:\workplace\verilog\E8-R_CPU\R_CPU_Unit.v" into library work
Parsing module <R_CPU_Unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <R_CPU_Unit>.

Elaborating module <DEBOUNCE>.

Elaborating module <CLK_100Hz>.
WARNING:HDLCompiler:1016 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 66: Port dina is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 86: Port rsta is not connected to this instance

Elaborating module <R_CPU>.
WARNING:HDLCompiler:1127 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 55: Assignment to shamt ignored, since the identifier is never used

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "D:\workplace\verilog\E8-R_CPU\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.
WARNING:HDLCompiler:189 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 68: Size mismatch in connection of port <wea>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <PROGRAM_COUNTER>.

Elaborating module <TRANSLATE_CONTROL>.

Elaborating module <REGISTER_FILES>.

Elaborating module <ALU>.
WARNING:HDLCompiler:552 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 66: Input port dina[31] is not connected on this instance
WARNING:HDLCompiler:552 - "D:\workplace\verilog\E8-R_CPU\R_CPU.v" Line 86: Input port rsta is not connected on this instance

Elaborating module <LED_DISPLAY>.
WARNING:HDLCompiler:189 - "D:\workplace\verilog\E8-R_CPU\R_CPU_Unit.v" Line 58: Size mismatch in connection of port <LED_DISPLAY_SW_xi>. Formal port size is 3-bit while actual signal size is 4-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <R_CPU_Unit>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\R_CPU_Unit.v".
WARNING:Xst:647 - Input <sela<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <R_CPU_Unit> synthesized.

Synthesizing Unit <DEBOUNCE>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\DEBOUNCE.v".
        S0 = 3'b000
        S1 = 3'b001
        S2 = 3'b010
        S3 = 3'b011
        S4 = 3'b100
        S5 = 3'b101
    Found 1-bit register for signal <Key_xo>.
    Found 3-bit register for signal <ST>.
    Found 3-bit 7-to-1 multiplexer for signal <ST[2]_GND_2_o_wide_mux_8_OUT> created at line 40.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ST> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <DEBOUNCE> synthesized.

Synthesizing Unit <CLK_100Hz>.
    Related source file is "D:\workplace\verilog\E7-Get_and_Translate_Instruction\Clk_100Hz.v".
        N = 500000
    Found 1-bit register for signal <Clk_xo>.
    Found 32-bit register for signal <Counter>.
    Found 32-bit adder for signal <Counter[31]_GND_3_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <CLK_100Hz> synthesized.

Synthesizing Unit <R_CPU>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\R_CPU.v".
WARNING:Xst:2898 - Port 'rsta', unconnected in block instance 'R_F', is tied to GND.
    Summary:
	no macro.
Unit <R_CPU> synthesized.

Synthesizing Unit <PROGRAM_COUNTER>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\PROGRAM_COUNTER.v".
    Found 32-bit register for signal <douta>.
    Found 32-bit adder for signal <douta[31]_GND_6_o_add_0_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <PROGRAM_COUNTER> synthesized.

Synthesizing Unit <TRANSLATE_CONTROL>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\Translate_Control.v".
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aopa<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 Latch(s).
Unit <TRANSLATE_CONTROL> synthesized.

Synthesizing Unit <REGISTER_FILES>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\Register_Files.v".
    Found 1024-bit register for signal <n0046[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <douta> created at line 51.
    Found 32-bit 32-to-1 multiplexer for signal <doutb> created at line 52.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <REGISTER_FILES> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\workplace\verilog\E8-R_CPU\ALU.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_8_OUT> created at line 46.
    Found 33-bit adder for signal <n0031> created at line 45.
    Found 32-bit shifter logical left for signal <dinb[31]_dina[31]_shift_left_10_OUT> created at line 48
    Found 32-bit 8-to-1 multiplexer for signal <douta> created at line 40.
WARNING:Xst:737 - Found 1-bit latch for signal <ofa>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <dina[31]_dinb[31]_LessThan_9_o> created at line 47
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <LED_DISPLAY>.
    Related source file is "D:\workplace\verilog\E3-MULTI_FUNC_ALU\LED_DISPLAY.v".
    Found 8-bit 4-to-1 multiplexer for signal <_n0019> created at line 26.
    Summary:
	inferred   2 Multiplexer(s).
Unit <LED_DISPLAY> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 6
 1-bit register                                        : 2
 1024-bit register                                     : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 5
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM_B.ngc>.
Loading core <RAM_B> for timing and area information for instance <Inst_Mem>.

Synthesizing (advanced) Unit <CLK_100Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <CLK_100Hz> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1061
 Flip-Flops                                            : 1061
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 5
 3-bit 7-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 33
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <douta_0> has a constant value of 0 in block <PROGRAM_COUNTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <douta_1> has a constant value of 0 in block <PROGRAM_COUNTER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    douta_31 in unit <PROGRAM_COUNTER>
    douta_30 in unit <PROGRAM_COUNTER>
    douta_29 in unit <PROGRAM_COUNTER>
    douta_28 in unit <PROGRAM_COUNTER>
    douta_27 in unit <PROGRAM_COUNTER>
    douta_26 in unit <PROGRAM_COUNTER>
    douta_25 in unit <PROGRAM_COUNTER>
    douta_24 in unit <PROGRAM_COUNTER>
    douta_23 in unit <PROGRAM_COUNTER>
    douta_22 in unit <PROGRAM_COUNTER>
    douta_21 in unit <PROGRAM_COUNTER>
    douta_20 in unit <PROGRAM_COUNTER>
    douta_19 in unit <PROGRAM_COUNTER>
    douta_18 in unit <PROGRAM_COUNTER>
    douta_17 in unit <PROGRAM_COUNTER>
    douta_16 in unit <PROGRAM_COUNTER>
    douta_15 in unit <PROGRAM_COUNTER>
    douta_14 in unit <PROGRAM_COUNTER>
    douta_13 in unit <PROGRAM_COUNTER>
    douta_12 in unit <PROGRAM_COUNTER>
    douta_11 in unit <PROGRAM_COUNTER>
    douta_10 in unit <PROGRAM_COUNTER>
    douta_9 in unit <PROGRAM_COUNTER>
    douta_8 in unit <PROGRAM_COUNTER>
    douta_7 in unit <PROGRAM_COUNTER>
    douta_6 in unit <PROGRAM_COUNTER>
    douta_5 in unit <PROGRAM_COUNTER>
    douta_4 in unit <PROGRAM_COUNTER>
    douta_3 in unit <PROGRAM_COUNTER>
    douta_2 in unit <PROGRAM_COUNTER>


Optimizing unit <PROGRAM_COUNTER> ...

Optimizing unit <R_CPU_Unit> ...

Optimizing unit <DEBOUNCE> ...

Optimizing unit <REGISTER_FILES> ...
WARNING:Xst:1710 - FF/Latch <REG_FILES_31_1023> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1022> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1021> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1020> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1019> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1018> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1017> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1016> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1015> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1014> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1013> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1012> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1011> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1010> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1009> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1008> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1007> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1006> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1005> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1004> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1003> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1002> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1001> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_1000> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_999> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_998> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_997> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_996> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_995> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_994> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_993> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_FILES_31_992> (without init value) has a constant value of 0 in block <REGISTER_FILES>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <TRANSLATE_CONTROL> ...
WARNING:Xst:2677 - Node <RC/P_C/douta_31> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_30> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_29> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_28> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_27> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_26> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_25> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_24> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_23> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_22> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_21> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_20> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_19> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_18> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_17> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_16> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_15> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_14> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_13> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_12> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_11> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_10> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_9> of sequential type is unconnected in block <R_CPU_Unit>.
WARNING:Xst:2677 - Node <RC/P_C/douta_8> of sequential type is unconnected in block <R_CPU_Unit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block R_CPU_Unit, actual ratio is 30.
WARNING:Xst:1426 - The value init of the FF/Latch RC/P_C/douta_7_LD hinder the constant cleaning in the block R_CPU_Unit.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1041
 Flip-Flops                                            : 1041

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : R_CPU_Unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2380
#      GND                         : 2
#      INV                         : 2
#      LUT1                        : 35
#      LUT2                        : 66
#      LUT3                        : 93
#      LUT4                        : 912
#      LUT5                        : 80
#      LUT6                        : 883
#      MUXCY                       : 120
#      MUXF7                       : 82
#      VCC                         : 2
#      XORCY                       : 103
# FlipFlops/Latches                : 1046
#      FD                          : 11
#      FDC                         : 6
#      FDE                         : 992
#      FDR                         : 32
#      LD                          : 5
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8
PACKER Warning: Lut RC/P_C/douta_71 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1046  out of  18224     5%  
 Number of Slice LUTs:                 2071  out of   9112    22%  
    Number used as Logic:              2071  out of   9112    22%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2075
   Number with an unused Flip Flop:    1029  out of   2075    49%  
   Number with an unused LUT:             4  out of   2075     0%  
   Number of fully used LUT-FF pairs:  1042  out of   2075    50%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------------+------------------------+-------+
clkb                                                                  | BUFGP                  | 33    |
DE/CK/Clk_xo                                                          | NONE(DE/ST_2)          | 4     |
DE/Key_xo                                                             | BUFG                   | 1005  |
RC/C_A/opa[2]_GND_14_o_Mux_14_o(RC/C_A/opa[2]_GND_14_o_Mux_14_o1:O)   | NONE(*)(RC/C_A/ofa)    | 1     |
RC/T_C/opa[5]_GND_7_o_equal_1_o(RC/T_C/opa[5]_GND_7_o_equal_1_o<5>1:O)| NONE(*)(RC/T_C/aopa_0) | 3     |
rsta                                                                  | IBUF+BUFG              | 1     |
----------------------------------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.947ns (Maximum Frequency: 43.579MHz)
   Minimum input arrival time before clock: 2.458ns
   Maximum output required time after clock: 16.925ns
   Maximum combinational path delay: 7.685ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkb'
  Clock period: 5.188ns (frequency: 192.770MHz)
  Total number of paths / destination ports: 1585 / 65
-------------------------------------------------------------------------
Delay:               5.188ns (Levels of Logic = 3)
  Source:            DE/CK/Counter_1 (FF)
  Destination:       DE/CK/Counter_31 (FF)
  Source Clock:      clkb rising
  Destination Clock: clkb rising

  Data Path: DE/CK/Counter_1 to DE/CK/Counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  DE/CK/Counter_1 (DE/CK/Counter_1)
     LUT6:I0->O            1   0.203   0.808  DE/CK/Counter[31]_GND_3_o_equal_2_o<31>1 (DE/CK/Counter[31]_GND_3_o_equal_2_o<31>)
     LUT6:I3->O            2   0.205   0.617  DE/CK/Counter[31]_GND_3_o_equal_2_o<31>5 (DE/CK/Counter[31]_GND_3_o_equal_2_o<31>4)
     LUT3:I2->O           32   0.205   1.291  DE/CK/Counter[31]_GND_3_o_equal_2_o<31>7 (DE/CK/Counter[31]_GND_3_o_equal_2_o)
     FDR:R                     0.430          DE/CK/Counter_0
    ----------------------------------------
    Total                      5.188ns (1.490ns logic, 3.698ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DE/CK/Clk_xo'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 10 / 3
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            DE/ST_2 (FF)
  Destination:       DE/Key_xo (FF)
  Source Clock:      DE/CK/Clk_xo rising
  Destination Clock: DE/CK/Clk_xo rising

  Data Path: DE/ST_2 to DE/Key_xo
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  DE/ST_2 (DE/ST_2)
     LUT5:I0->O            1   0.203   0.000  DE/Key_xo_rstpot (DE/Key_xo_rstpot)
     FD:D                      0.102          DE/Key_xo
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DE/Key_xo'
  Clock period: 22.947ns (frequency: 43.579MHz)
  Total number of paths / destination ports: 8836245 / 1016
-------------------------------------------------------------------------
Delay:               11.473ns (Levels of Logic = 9)
  Source:            RC/Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       RC/R_F/REG_FILES_31_447 (FF)
  Source Clock:      DE/Key_xo rising
  Destination Clock: DE/Key_xo falling

  Data Path: RC/Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to RC/R_F/REG_FILES_31_447
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'RC/Inst_Mem:douta<21>'
     LUT6:I4->O            1   0.203   0.827  RC/R_F/Mmux_douta_834 (RC/R_F/Mmux_douta_834)
     LUT6:I2->O            1   0.203   0.000  RC/R_F/Mmux_douta_311 (RC/R_F/Mmux_douta_311)
     MUXF7:I1->O          53   0.140   1.672  RC/R_F/Mmux_douta_2_f7_10 (RC/R_Data_A<1>)
     LUT6:I4->O            4   0.203   0.912  RC/C_A/Sh91 (RC/C_A/Sh9)
     LUT6:I3->O            3   0.205   0.651  RC/C_A/Sh452 (RC/C_A/Sh45)
     LUT5:I4->O            5   0.205   0.715  RC/C_A/Mmux_douta214 (RC/C_A/Mmux_douta213)
     LUT6:I5->O           16   0.205   1.005  RC/C_A/Mmux_douta215 (data<29>)
     LUT4:I3->O            1   0.205   0.000  RC/R_F/REG_FILES[0][31]_GND_11_o_mux_36_OUT<29>1 (RC/R_F/REG_FILES[0][31]_GND_11_o_mux_36_OUT<29>)
     FDE:D                     0.102          RC/R_F/REG_FILES_31_29
    ----------------------------------------
    Total                     11.473ns (3.521ns logic, 7.952ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DE/CK/Clk_xo'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 2)
  Source:            clka (PAD)
  Destination:       DE/ST_2 (FF)
  Destination Clock: DE/CK/Clk_xo rising

  Data Path: clka to DE/ST_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.931  clka_IBUF (clka_IBUF)
     LUT4:I0->O            1   0.203   0.000  DE/Mmux_ST[2]_GND_2_o_wide_mux_8_OUT31 (DE/ST[2]_GND_2_o_wide_mux_8_OUT<2>)
     FD:D                      0.102          DE/ST_2
    ----------------------------------------
    Total                      2.458ns (1.527ns logic, 0.931ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DE/Key_xo'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 1)
  Source:            rsta (PAD)
  Destination:       RC/P_C/douta_7_C_7 (FF)
  Destination Clock: DE/Key_xo falling

  Data Path: rsta to RC/P_C/douta_7_C_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  rsta_IBUF (rsta_IBUF)
     FDC:CLR                   0.430          RC/P_C/douta_7_C_7
    ----------------------------------------
    Total                      2.396ns (1.652ns logic, 0.744ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DE/Key_xo'
  Total number of paths / destination ports: 569400 / 8
-------------------------------------------------------------------------
Offset:              16.925ns (Levels of Logic = 12)
  Source:            RC/Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       LED<7> (PAD)
  Source Clock:      DE/Key_xo rising

  Data Path: RC/Inst_Mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  256   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'RC/Inst_Mem:douta<21>'
     LUT6:I4->O            1   0.203   0.827  RC/R_F/Mmux_douta_834 (RC/R_F/Mmux_douta_834)
     LUT6:I2->O            1   0.203   0.000  RC/R_F/Mmux_douta_311 (RC/R_F/Mmux_douta_311)
     MUXF7:I1->O          53   0.140   1.672  RC/R_F/Mmux_douta_2_f7_10 (RC/R_Data_A<1>)
     LUT4:I2->O            5   0.203   0.715  RC/C_A/Sh12 (RC/C_A/Sh1)
     LUT4:I3->O            1   0.205   0.808  RC/C_A/Mmux_douta81 (RC/C_A/Mmux_douta8)
     LUT5:I2->O            2   0.205   0.617  RC/C_A/Mmux_douta83 (RC/C_A/Mmux_douta82)
     LUT6:I5->O           17   0.205   1.372  RC/C_A/Mmux_douta85 (data<17>)
     LUT6:I1->O            1   0.203   0.944  L_D/Mmux_LED_DISPLAY_F_xo85 (L_D/Mmux_LED_DISPLAY_F_xo84)
     LUT6:I0->O            1   0.203   0.827  L_D/Mmux_LED_DISPLAY_F_xo87 (L_D/Mmux_LED_DISPLAY_F_xo86)
     LUT6:I2->O            1   0.203   0.579  L_D/Mmux_LED_DISPLAY_F_xo810 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     16.925ns (6.394ns logic, 10.531ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RC/T_C/opa[5]_GND_7_o_equal_1_o'
  Total number of paths / destination ports: 580 / 8
-------------------------------------------------------------------------
Offset:              12.382ns (Levels of Logic = 7)
  Source:            RC/T_C/aopa_1 (LATCH)
  Destination:       LED<7> (PAD)
  Source Clock:      RC/T_C/opa[5]_GND_7_o_equal_1_o falling

  Data Path: RC/T_C/aopa_1 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              90   0.498   2.040  RC/T_C/aopa_1 (RC/T_C/aopa_1)
     LUT3:I0->O           36   0.205   1.693  RC/C_A/Mmux_douta1121 (RC/C_A/Mmux_douta112)
     LUT5:I0->O            2   0.203   0.617  RC/C_A/Mmux_douta73 (RC/C_A/Mmux_douta72)
     LUT6:I5->O           17   0.205   1.392  RC/C_A/Mmux_douta75 (data<16>)
     LUT6:I0->O            1   0.203   0.944  L_D/Mmux_LED_DISPLAY_F_xo85 (L_D/Mmux_LED_DISPLAY_F_xo84)
     LUT6:I0->O            1   0.203   0.827  L_D/Mmux_LED_DISPLAY_F_xo87 (L_D/Mmux_LED_DISPLAY_F_xo86)
     LUT6:I2->O            1   0.203   0.579  L_D/Mmux_LED_DISPLAY_F_xo810 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                     12.382ns (4.291ns logic, 8.091ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'RC/C_A/opa[2]_GND_14_o_Mux_14_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            RC/C_A/ofa (LATCH)
  Destination:       LED<0> (PAD)
  Source Clock:      RC/C_A/opa[2]_GND_14_o_Mux_14_o falling

  Data Path: RC/C_A/ofa to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  RC/C_A/ofa (RC/C_A/ofa)
     LUT3:I2->O            1   0.205   0.579  L_D/Mmux_LED_DISPLAY_F_xo12 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      4.433ns (3.274ns logic, 1.159ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31 / 8
-------------------------------------------------------------------------
Delay:               7.685ns (Levels of Logic = 5)
  Source:            sela<2> (PAD)
  Destination:       LED<7> (PAD)

  Data Path: sela<2> to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.934  sela_2_IBUF (sela_2_IBUF)
     LUT6:I4->O            1   0.203   0.944  L_D/Mmux_LED_DISPLAY_F_xo85 (L_D/Mmux_LED_DISPLAY_F_xo84)
     LUT6:I0->O            1   0.203   0.827  L_D/Mmux_LED_DISPLAY_F_xo87 (L_D/Mmux_LED_DISPLAY_F_xo86)
     LUT6:I2->O            1   0.203   0.579  L_D/Mmux_LED_DISPLAY_F_xo810 (LED_7_OBUF)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      7.685ns (4.402ns logic, 3.283ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DE/CK/Clk_xo
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DE/CK/Clk_xo   |    1.747|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DE/Key_xo
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
DE/Key_xo                      |         |    2.338|   11.473|         |
RC/T_C/opa[5]_GND_7_o_equal_1_o|         |         |    6.796|         |
rsta                           |         |    2.705|    3.072|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RC/C_A/opa[2]_GND_14_o_Mux_14_o
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
DE/Key_xo                      |         |         |    9.131|         |
RC/T_C/opa[5]_GND_7_o_equal_1_o|         |         |    2.747|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RC/T_C/opa[5]_GND_7_o_equal_1_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DE/Key_xo      |         |         |    2.905|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkb           |    5.188|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.90 secs
 
--> 

Total memory usage is 4557880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :    1 (   0 filtered)

