/*
 * ACPHY DeepSleepInit module DATA interface
 *
 * Broadcom Proprietary and Confidential. Copyright (C) 2016,
 * All Rights Reserved.
 * 
 * This is UNPUBLISHED PROPRIETARY SOURCE CODE of Broadcom;
 * the contents of this file may not be disclosed to third parties, copied
 * or duplicated in any form, in whole or in part, without the prior
 * written permission of Broadcom.
 *
 * <<Broadcom-WL-IPTag/Proprietary:>>
 *
 * $Id: phy_ac_dsi_data.h 650019 2016-07-20 07:13:54Z $
 */

#ifndef _PHY_AC_DSI_DATA_H_
#define _PHY_AC_DSI_DATA_H_

#include <fcbs.h>

extern fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_minipmu_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_2g_pll_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_5g_pll_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj1_min0_radio_5g_pll_to_2g_pwr_up[];
extern fcbs_input_data_t rom_20695_maj1_min0_radio_pwr_down[];
extern fcbs_input_data_t rom_maj36_min0_phy_reg_init[];
extern fcbs_input_data_t rom_maj36_min0_phy_tbl_init[];
extern fcbs_input_data_t ram_maj36_min0_chanspec_phy_radio[];
extern fcbs_input_data_t ram_maj36_min0_calcache_phy_radio[];
extern fcbs_input_data_t rom_maj36_min0_beDeaf[];
extern fcbs_input_data_t rom_maj36_min0_retFrmDeaf[];
extern fcbs_input_data_t rom_maj36_min0_tbl_access_setup[];
extern fcbs_input_data_t rom_maj36_min0_tbl_access_cleanup[];
extern fcbs_input_data_t ram_20695_maj1_min0_chan_tune[];
extern fcbs_input_data_t rom_maj36_min0_phy_rst[];
extern fcbs_input_data_t rom_maj36_min0_napping[];

extern fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_minipmu_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_2g_pll_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_5g_pll_pwr_up[];
extern fcbs_input_data_t dyn_ram_20695_maj2_min0_radio_5g_pll_to_2g_pwr_up[];
extern fcbs_input_data_t rom_20695_maj2_min0_radio_pwr_down[];
extern fcbs_input_data_t rom_maj36_min1_phy_reg_init[];
extern fcbs_input_data_t rom_maj36_min1_phy_tbl_init[];
extern fcbs_input_data_t ram_maj36_min1_chanspec_phy_radio[];
extern fcbs_input_data_t ram_maj36_min1_calcache_phy_radio[];
extern fcbs_input_data_t rom_maj36_min1_beDeaf[];
extern fcbs_input_data_t rom_maj36_min1_retFrmDeaf[];
extern fcbs_input_data_t rom_maj36_min1_tbl_access_setup[];
extern fcbs_input_data_t rom_maj36_min1_tbl_access_cleanup[];
extern fcbs_input_data_t ram_20695_maj2_min0_chan_tune[];
extern fcbs_input_data_t rom_maj36_min1_phy_rst[];
extern fcbs_input_data_t rom_maj36_min1_napping[];


#endif /* _PHY_AC_DSI_DATA_H_ */
