module BinToSevenSegment (
	input w,x,y,z,
	output reg a,b,c,d,e,f,g);
		always @ (w,x,y,z) begin
		case ({w,x,y,z})
		
		4'b0000: {a,b,c,d,e,f,g} = 7'b0000001;
		
		endcase 
	end
endmodule 
