// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "07/04/2022 19:51:09"

// 
// Device: Altera EP4CE6F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module traffic_led (
	sys_clk,
	sys_rst_n,
	key,
	\bit ,
	segment,
	led);
input 	sys_clk;
input 	sys_rst_n;
input 	[3:0] key;
output 	[7:0] \bit ;
output 	[7:0] segment;
output 	[23:0] led;

// Design Ports Information
// key[3]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[2]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[3]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[4]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[5]	=>  Location: PIN_M11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// bit[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[0]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[1]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[3]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[4]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[5]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[6]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segment[7]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[8]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[10]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[11]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[12]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[13]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[15]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[16]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[17]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[18]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[19]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[21]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[22]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[23]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_rst_n	=>  Location: PIN_N13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[0]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key[3]~input_o ;
wire \bit[0]~output_o ;
wire \bit[1]~output_o ;
wire \bit[2]~output_o ;
wire \bit[3]~output_o ;
wire \bit[4]~output_o ;
wire \bit[5]~output_o ;
wire \bit[6]~output_o ;
wire \bit[7]~output_o ;
wire \segment[0]~output_o ;
wire \segment[1]~output_o ;
wire \segment[2]~output_o ;
wire \segment[3]~output_o ;
wire \segment[4]~output_o ;
wire \segment[5]~output_o ;
wire \segment[6]~output_o ;
wire \segment[7]~output_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \led[3]~output_o ;
wire \led[4]~output_o ;
wire \led[5]~output_o ;
wire \led[6]~output_o ;
wire \led[7]~output_o ;
wire \led[8]~output_o ;
wire \led[9]~output_o ;
wire \led[10]~output_o ;
wire \led[11]~output_o ;
wire \led[12]~output_o ;
wire \led[13]~output_o ;
wire \led[14]~output_o ;
wire \led[15]~output_o ;
wire \led[16]~output_o ;
wire \led[17]~output_o ;
wire \led[18]~output_o ;
wire \led[19]~output_o ;
wire \led[20]~output_o ;
wire \led[21]~output_o ;
wire \led[22]~output_o ;
wire \led[23]~output_o ;
wire \sys_clk~input_o ;
wire \sys_clk~inputclkctrl_outclk ;
wire \u1_bit_seg_module|count_s[0]~16_combout ;
wire \sys_rst_n~input_o ;
wire \u1_bit_seg_module|count_s[2]~21 ;
wire \u1_bit_seg_module|count_s[3]~22_combout ;
wire \u1_bit_seg_module|count_s[3]~23 ;
wire \u1_bit_seg_module|count_s[4]~24_combout ;
wire \u1_bit_seg_module|count_s[4]~25 ;
wire \u1_bit_seg_module|count_s[5]~26_combout ;
wire \u1_bit_seg_module|count_s[5]~27 ;
wire \u1_bit_seg_module|count_s[6]~28_combout ;
wire \u1_bit_seg_module|count_s[6]~29 ;
wire \u1_bit_seg_module|count_s[7]~30_combout ;
wire \u1_bit_seg_module|count_s[7]~31 ;
wire \u1_bit_seg_module|count_s[8]~32_combout ;
wire \u1_bit_seg_module|count_s[8]~33 ;
wire \u1_bit_seg_module|count_s[9]~34_combout ;
wire \u1_bit_seg_module|count_s[9]~35 ;
wire \u1_bit_seg_module|count_s[10]~36_combout ;
wire \u1_bit_seg_module|count_s[10]~37 ;
wire \u1_bit_seg_module|count_s[11]~38_combout ;
wire \u1_bit_seg_module|count_s[11]~39 ;
wire \u1_bit_seg_module|count_s[12]~40_combout ;
wire \u1_bit_seg_module|count_s[12]~41 ;
wire \u1_bit_seg_module|count_s[13]~42_combout ;
wire \u1_bit_seg_module|count_s[13]~43 ;
wire \u1_bit_seg_module|count_s[14]~44_combout ;
wire \u1_bit_seg_module|count_s[14]~45 ;
wire \u1_bit_seg_module|count_s[15]~46_combout ;
wire \u1_bit_seg_module|Equal0~1_combout ;
wire \u1_bit_seg_module|LessThan0~0_combout ;
wire \u1_bit_seg_module|Equal0~0_combout ;
wire \u1_bit_seg_module|LessThan0~1_combout ;
wire \u1_bit_seg_module|LessThan0~2_combout ;
wire \u1_bit_seg_module|count_s[0]~17 ;
wire \u1_bit_seg_module|count_s[1]~18_combout ;
wire \u1_bit_seg_module|count_s[1]~19 ;
wire \u1_bit_seg_module|count_s[2]~20_combout ;
wire \u1_bit_seg_module|Equal0~3_combout ;
wire \u1_bit_seg_module|Equal0~2_combout ;
wire \u1_bit_seg_module|Equal0~4_combout ;
wire \u1_bit_seg_module|Equal0~5_combout ;
wire \u1_bit_seg_module|count_state[0]~0_combout ;
wire \u1_bit_seg_module|count_state[1]~2_combout ;
wire \u1_bit_seg_module|count_state[2]~1_combout ;
wire \u1_bit_seg_module|Decoder0~0_combout ;
wire \u1_bit_seg_module|Decoder0~1_combout ;
wire \u1_bit_seg_module|Decoder0~2_combout ;
wire \u1_bit_seg_module|Decoder0~3_combout ;
wire \u1_bit_seg_module|Decoder0~4_combout ;
wire \u1_bit_seg_module|Decoder0~5_combout ;
wire \u1_bit_seg_module|Decoder0~6_combout ;
wire \u1_bit_seg_module|Decoder0~7_combout ;
wire \u0_state_trans_model|t_count[0]~25_combout ;
wire \u0_state_trans_model|t_count[0]~26 ;
wire \u0_state_trans_model|t_count[1]~27_combout ;
wire \u0_state_trans_model|t_count[1]~28 ;
wire \u0_state_trans_model|t_count[2]~29_combout ;
wire \u0_state_trans_model|t_count[2]~30 ;
wire \u0_state_trans_model|t_count[3]~31_combout ;
wire \u0_state_trans_model|t_count[3]~32 ;
wire \u0_state_trans_model|t_count[4]~33_combout ;
wire \u0_state_trans_model|t_count[4]~34 ;
wire \u0_state_trans_model|t_count[5]~35_combout ;
wire \u0_state_trans_model|t_count[5]~36 ;
wire \u0_state_trans_model|t_count[6]~37_combout ;
wire \u0_state_trans_model|t_count[6]~38 ;
wire \u0_state_trans_model|t_count[7]~39_combout ;
wire \u0_state_trans_model|t_count[7]~40 ;
wire \u0_state_trans_model|t_count[8]~41_combout ;
wire \u0_state_trans_model|t_count[8]~42 ;
wire \u0_state_trans_model|t_count[9]~43_combout ;
wire \u0_state_trans_model|t_count[9]~44 ;
wire \u0_state_trans_model|t_count[10]~45_combout ;
wire \u0_state_trans_model|t_count[10]~46 ;
wire \u0_state_trans_model|t_count[11]~47_combout ;
wire \u0_state_trans_model|t_count[11]~48 ;
wire \u0_state_trans_model|t_count[12]~49_combout ;
wire \u0_state_trans_model|t_count[12]~50 ;
wire \u0_state_trans_model|t_count[13]~51_combout ;
wire \u0_state_trans_model|t_count[13]~52 ;
wire \u0_state_trans_model|t_count[14]~53_combout ;
wire \u0_state_trans_model|t_count[14]~54 ;
wire \u0_state_trans_model|t_count[15]~55_combout ;
wire \u0_state_trans_model|t_count[15]~56 ;
wire \u0_state_trans_model|t_count[16]~57_combout ;
wire \u0_state_trans_model|t_count[16]~58 ;
wire \u0_state_trans_model|t_count[17]~59_combout ;
wire \u0_state_trans_model|t_count[17]~60 ;
wire \u0_state_trans_model|t_count[18]~61_combout ;
wire \u0_state_trans_model|t_count[18]~62 ;
wire \u0_state_trans_model|t_count[19]~63_combout ;
wire \u0_state_trans_model|t_count[19]~64 ;
wire \u0_state_trans_model|t_count[20]~65_combout ;
wire \u0_state_trans_model|t_count[20]~66 ;
wire \u0_state_trans_model|t_count[21]~67_combout ;
wire \u0_state_trans_model|t_count[21]~68 ;
wire \u0_state_trans_model|t_count[22]~69_combout ;
wire \u0_state_trans_model|t_count[22]~70 ;
wire \u0_state_trans_model|t_count[23]~71_combout ;
wire \u0_state_trans_model|t_count[23]~72 ;
wire \u0_state_trans_model|t_count[24]~73_combout ;
wire \u0_state_trans_model|LessThan0~6_combout ;
wire \u0_state_trans_model|LessThan0~7_combout ;
wire \u0_state_trans_model|LessThan0~0_combout ;
wire \u0_state_trans_model|LessThan0~3_combout ;
wire \u0_state_trans_model|LessThan0~1_combout ;
wire \u0_state_trans_model|LessThan0~2_combout ;
wire \u0_state_trans_model|LessThan0~4_combout ;
wire \u0_state_trans_model|LessThan0~5_combout ;
wire \u0_state_trans_model|LessThan0~8_combout ;
wire \u0_state_trans_model|clk_t~0_combout ;
wire \u0_state_trans_model|clk_t~feeder_combout ;
wire \u0_state_trans_model|clk_t~q ;
wire \u0_state_trans_model|clk_t~clkctrl_outclk ;
wire \u0_state_trans_model|e_time~2_combout ;
wire \u0_state_trans_model|Mux2~0_combout ;
wire \u0_state_trans_model|Add26~3_combout ;
wire \u0_state_trans_model|Mux16~6_combout ;
wire \u0_state_trans_model|Add26~2_combout ;
wire \u0_state_trans_model|n_time~12_combout ;
wire \u0_state_trans_model|Add26~0_combout ;
wire \u0_state_trans_model|Mux22~2_combout ;
wire \u0_state_trans_model|Mux13~1_combout ;
wire \u0_state_trans_model|Mux12~2_combout ;
wire \u0_state_trans_model|LessThan1~0_combout ;
wire \u0_state_trans_model|Add26~1_combout ;
wire \u0_state_trans_model|n_time~11_combout ;
wire \u0_state_trans_model|LessThan1~1_combout ;
wire \u0_state_trans_model|Mux1~0_combout ;
wire \u0_state_trans_model|state[2]~0_combout ;
wire \u0_state_trans_model|e_time[8]~0_combout ;
wire \u0_state_trans_model|Mux18~0_combout ;
wire \u0_state_trans_model|Add16~1 ;
wire \u0_state_trans_model|Add16~3 ;
wire \u0_state_trans_model|Add16~5 ;
wire \u0_state_trans_model|Add16~7 ;
wire \u0_state_trans_model|Add16~9 ;
wire \u0_state_trans_model|Add16~10_combout ;
wire \u0_state_trans_model|Add16~8_combout ;
wire \u0_state_trans_model|Add16~6_combout ;
wire \u0_state_trans_model|Add16~4_combout ;
wire \u0_state_trans_model|Add16~2_combout ;
wire \u0_state_trans_model|Add16~0_combout ;
wire \u0_state_trans_model|Add17~1 ;
wire \u0_state_trans_model|Add17~3 ;
wire \u0_state_trans_model|Add17~5 ;
wire \u0_state_trans_model|Add17~7 ;
wire \u0_state_trans_model|Add17~9 ;
wire \u0_state_trans_model|Add17~11 ;
wire \u0_state_trans_model|Add17~13 ;
wire \u0_state_trans_model|Add17~14_combout ;
wire \u0_state_trans_model|Mux18~1_combout ;
wire \u0_state_trans_model|Mux18~2_combout ;
wire \u2_led_module|led~23_combout ;
wire \u0_state_trans_model|Add19~0_combout ;
wire \u0_state_trans_model|Add19~1_combout ;
wire \u0_state_trans_model|Add3~1 ;
wire \u0_state_trans_model|Add3~3 ;
wire \u0_state_trans_model|Add3~5 ;
wire \u0_state_trans_model|Add3~6_combout ;
wire \u0_state_trans_model|Mux19~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u0_state_trans_model|Add25~1 ;
wire \u0_state_trans_model|Add25~3 ;
wire \u0_state_trans_model|Add25~5 ;
wire \u0_state_trans_model|Add25~7 ;
wire \u0_state_trans_model|Add25~9 ;
wire \u0_state_trans_model|Add25~10_combout ;
wire \u0_state_trans_model|Mux9~4_combout ;
wire \u0_state_trans_model|Add19~2_combout ;
wire \u0_state_trans_model|Add3~4_combout ;
wire \u0_state_trans_model|Mux9~5_combout ;
wire \u0_state_trans_model|Mux20~0_combout ;
wire \u0_state_trans_model|Add17~12_combout ;
wire \u0_state_trans_model|Mux9~9_combout ;
wire \u0_state_trans_model|Mux20~1_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ;
wire \u0_state_trans_model|Add3~2_combout ;
wire \u0_state_trans_model|Mux21~0_combout ;
wire \u0_state_trans_model|Add25~8_combout ;
wire \u0_state_trans_model|Mux12~0_combout ;
wire \u0_state_trans_model|Mux12~1_combout ;
wire \u0_state_trans_model|e_time[4]~1_combout ;
wire \u2_led_module|Decoder0~0_combout ;
wire \u0_state_trans_model|Mux21~1_combout ;
wire \u0_state_trans_model|Add17~10_combout ;
wire \u0_state_trans_model|n_time~15_combout ;
wire \u0_state_trans_model|Mux21~2_combout ;
wire \u0_state_trans_model|Mux21~3_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u0_state_trans_model|Add3~0_combout ;
wire \u0_state_trans_model|Add19~3_combout ;
wire \u0_state_trans_model|Mux22~3_combout ;
wire \u0_state_trans_model|Add25~6_combout ;
wire \u0_state_trans_model|n_time~10_combout ;
wire \u0_state_trans_model|Mux13~0_combout ;
wire \u0_state_trans_model|Mux22~4_combout ;
wire \u0_state_trans_model|Add17~8_combout ;
wire \u0_state_trans_model|n_time~16_combout ;
wire \u0_state_trans_model|Mux22~5_combout ;
wire \u0_state_trans_model|Mux22~6_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u0_state_trans_model|Add17~6_combout ;
wire \u0_state_trans_model|Mux14~4_combout ;
wire \u0_state_trans_model|Add19~4_combout ;
wire \u0_state_trans_model|Mux14~3_combout ;
wire \u0_state_trans_model|Add25~4_combout ;
wire \u0_state_trans_model|Mux14~2_combout ;
wire \u0_state_trans_model|Mux23~0_combout ;
wire \u0_state_trans_model|Mux23~1_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u0_state_trans_model|Add17~4_combout ;
wire \u0_state_trans_model|Mux15~2_combout ;
wire \u0_state_trans_model|Add25~2_combout ;
wire \u0_state_trans_model|Mux15~0_combout ;
wire \u0_state_trans_model|Mux15~1_combout ;
wire \u0_state_trans_model|Mux24~0_combout ;
wire \u0_state_trans_model|Mux24~1_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u0_state_trans_model|Add25~0_combout ;
wire \u0_state_trans_model|Mux16~0_combout ;
wire \u0_state_trans_model|Add17~2_combout ;
wire \u0_state_trans_model|Mux16~1_combout ;
wire \u0_state_trans_model|Mux25~0_combout ;
wire \u0_state_trans_model|Mux25~1_combout ;
wire \u0_state_trans_model|Mux25~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93_combout ;
wire \u1_bit_seg_module|num[1]~1_combout ;
wire \u0_state_trans_model|Add22~0_combout ;
wire \u0_state_trans_model|Add22~1_combout ;
wire \u0_state_trans_model|Add23~1 ;
wire \u0_state_trans_model|Add23~3 ;
wire \u0_state_trans_model|Add23~5 ;
wire \u0_state_trans_model|Add23~7 ;
wire \u0_state_trans_model|Add23~9 ;
wire \u0_state_trans_model|Add23~11 ;
wire \u0_state_trans_model|Add23~13 ;
wire \u0_state_trans_model|Add23~14_combout ;
wire \u0_state_trans_model|Mux9~6_combout ;
wire \u0_state_trans_model|Mux9~10_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u0_state_trans_model|Add23~12_combout ;
wire \u0_state_trans_model|Mux9~8_combout ;
wire \u0_state_trans_model|Mux11~0_combout ;
wire \u0_state_trans_model|Mux9~7_combout ;
wire \u0_state_trans_model|Mux11~1_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u0_state_trans_model|n_time[4]~9_combout ;
wire \u0_state_trans_model|n_time[4]~14_combout ;
wire \u0_state_trans_model|s_time[5]~1_combout ;
wire \u0_state_trans_model|Add23~10_combout ;
wire \u0_state_trans_model|Mux12~4_combout ;
wire \u0_state_trans_model|Mux12~3_combout ;
wire \u0_state_trans_model|Mux12~5_combout ;
wire \u0_state_trans_model|Mux30~0_combout ;
wire \u0_state_trans_model|Mux30~1_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout ;
wire \u0_state_trans_model|Add23~8_combout ;
wire \u0_state_trans_model|Mux13~2_combout ;
wire \u0_state_trans_model|Mux13~3_combout ;
wire \u0_state_trans_model|Mux31~0_combout ;
wire \u0_state_trans_model|Mux31~1_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u0_state_trans_model|Add23~6_combout ;
wire \u0_state_trans_model|Mux14~5_combout ;
wire \u0_state_trans_model|Mux14~9_combout ;
wire \u0_state_trans_model|Mux32~0_combout ;
wire \u0_state_trans_model|Mux32~1_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u0_state_trans_model|n_time~17_combout ;
wire \u0_state_trans_model|Add23~4_combout ;
wire \u0_state_trans_model|Mux15~3_combout ;
wire \u0_state_trans_model|Mux15~4_combout ;
wire \u0_state_trans_model|Mux33~0_combout ;
wire \u0_state_trans_model|Mux33~1_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u0_state_trans_model|Mux12~6_combout ;
wire \u0_state_trans_model|Mux12~7_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout ;
wire \u0_state_trans_model|Mux13~4_combout ;
wire \u0_state_trans_model|Mux13~5_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout ;
wire \u0_state_trans_model|Mux14~6_combout ;
wire \u0_state_trans_model|Mux14~7_combout ;
wire \u0_state_trans_model|Mux14~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout ;
wire \u0_state_trans_model|Mux15~5_combout ;
wire \u0_state_trans_model|Mux15~6_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mux2~2_combout ;
wire \u0_state_trans_model|n_time~18_combout ;
wire \u0_state_trans_model|Mux16~4_combout ;
wire \u0_state_trans_model|Add23~2_combout ;
wire \u0_state_trans_model|Mux16~2_combout ;
wire \u0_state_trans_model|Mux16~3_combout ;
wire \u0_state_trans_model|Mux16~5_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mux2~0_combout ;
wire \u0_state_trans_model|Mux34~0_combout ;
wire \u0_state_trans_model|Mux34~1_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mux2~1_combout ;
wire \u1_bit_seg_module|Mux2~3_combout ;
wire \u0_state_trans_model|Add17~0_combout ;
wire \u0_state_trans_model|Mux17~4_combout ;
wire \u0_state_trans_model|Mux17~3_combout ;
wire \u0_state_trans_model|n_time~13_combout ;
wire \u0_state_trans_model|Mux26~0_combout ;
wire \u0_state_trans_model|Mux17~2_combout ;
wire \u0_state_trans_model|Mux26~1_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|num[0]~0_combout ;
wire \u0_state_trans_model|Mux17~9_combout ;
wire \u0_state_trans_model|Mux17~8_combout ;
wire \u0_state_trans_model|n_time[0]~0_combout ;
wire \u0_state_trans_model|Add23~0_combout ;
wire \u0_state_trans_model|Mux17~6_combout ;
wire \u0_state_trans_model|Mux17~7_combout ;
wire \u0_state_trans_model|Mux17~5_combout ;
wire \u0_state_trans_model|s_time[0]~0_combout ;
wire \u1_bit_seg_module|Mux3~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91_combout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90_combout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ;
wire \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ;
wire \u1_bit_seg_module|Mux3~1_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95_combout ;
wire \u1_bit_seg_module|num[3]~3_combout ;
wire \u1_bit_seg_module|Mux0~7_combout ;
wire \u1_bit_seg_module|Mux0~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mux0~5_combout ;
wire \u1_bit_seg_module|Mux0~3_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ;
wire \u1_bit_seg_module|Mux0~4_combout ;
wire \u1_bit_seg_module|Mux0~6_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94_combout ;
wire \u1_bit_seg_module|num[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92_combout ;
wire \u1_bit_seg_module|Mux1~0_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ;
wire \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92_combout ;
wire \u1_bit_seg_module|Mux1~1_combout ;
wire \u1_bit_seg_module|segment~0_combout ;
wire \u1_bit_seg_module|segment~1_combout ;
wire \u1_bit_seg_module|Decoder1~0_combout ;
wire \u1_bit_seg_module|WideOr3~0_combout ;
wire \u1_bit_seg_module|WideOr2~0_combout ;
wire \u1_bit_seg_module|WideOr1~0_combout ;
wire \u1_bit_seg_module|WideOr0~0_combout ;
wire \u1_bit_seg_module|segment[7]~feeder_combout ;
wire \key[1]~input_o ;
wire \key[0]~input_o ;
wire \key[2]~input_o ;
wire \u2_led_module|led~14_combout ;
wire \u2_led_module|led~15_combout ;
wire \u2_led_module|led~16_combout ;
wire \u2_led_module|led~26_combout ;
wire \u2_led_module|led[1]~feeder_combout ;
wire \u2_led_module|led~27_combout ;
wire \u2_led_module|led[2]~feeder_combout ;
wire \u2_led_module|led~17_combout ;
wire \u2_led_module|led[3]~feeder_combout ;
wire \u2_led_module|led~28_combout ;
wire \u2_led_module|led~29_combout ;
wire \u2_led_module|led[5]~feeder_combout ;
wire \u2_led_module|led[11]~feeder_combout ;
wire \u2_led_module|led~18_combout ;
wire \u2_led_module|led~19_combout ;
wire \u2_led_module|led~20_combout ;
wire \u2_led_module|led~21_combout ;
wire \u2_led_module|led[13]~feeder_combout ;
wire \u2_led_module|led~22_combout ;
wire \u2_led_module|led[14]~feeder_combout ;
wire \u2_led_module|led~24_combout ;
wire \u2_led_module|led[15]~feeder_combout ;
wire \u2_led_module|led~25_combout ;
wire \u2_led_module|led[16]~feeder_combout ;
wire \u2_led_module|led~30_combout ;
wire \u2_led_module|led[17]~feeder_combout ;
wire [9:0] \u0_state_trans_model|s_time ;
wire [9:0] \u0_state_trans_model|n_time ;
wire [15:0] \u1_bit_seg_module|count_s ;
wire [7:0] \u1_bit_seg_module|segment ;
wire [2:0] \u1_bit_seg_module|count_state ;
wire [5:0] \u0_state_trans_model|time_cnt ;
wire [23:0] \u2_led_module|led ;
wire [3:0] \u0_state_trans_model|state ;
wire [7:0] \u1_bit_seg_module|bit ;
wire [9:0] \u0_state_trans_model|e_time ;
wire [3:0] \u1_bit_seg_module|num ;
wire [24:0] \u0_state_trans_model|t_count ;


// Location: IOOBUF_X21_Y0_N16
cycloneive_io_obuf \bit[0]~output (
	.i(!\u1_bit_seg_module|bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[0]~output .bus_hold = "false";
defparam \bit[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \bit[1]~output (
	.i(!\u1_bit_seg_module|bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[1]~output .bus_hold = "false";
defparam \bit[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \bit[2]~output (
	.i(!\u1_bit_seg_module|bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[2]~output .bus_hold = "false";
defparam \bit[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \bit[3]~output (
	.i(!\u1_bit_seg_module|bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[3]~output .bus_hold = "false";
defparam \bit[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \bit[4]~output (
	.i(!\u1_bit_seg_module|bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[4]~output .bus_hold = "false";
defparam \bit[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \bit[5]~output (
	.i(!\u1_bit_seg_module|bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[5]~output .bus_hold = "false";
defparam \bit[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N23
cycloneive_io_obuf \bit[6]~output (
	.i(!\u1_bit_seg_module|bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[6]~output .bus_hold = "false";
defparam \bit[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \bit[7]~output (
	.i(!\u1_bit_seg_module|bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bit[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \bit[7]~output .bus_hold = "false";
defparam \bit[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \segment[0]~output (
	.i(\u1_bit_seg_module|segment [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[0]~output .bus_hold = "false";
defparam \segment[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cycloneive_io_obuf \segment[1]~output (
	.i(\u1_bit_seg_module|segment [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[1]~output .bus_hold = "false";
defparam \segment[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N23
cycloneive_io_obuf \segment[2]~output (
	.i(\u1_bit_seg_module|segment [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[2]~output .bus_hold = "false";
defparam \segment[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \segment[3]~output (
	.i(\u1_bit_seg_module|segment [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[3]~output .bus_hold = "false";
defparam \segment[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \segment[4]~output (
	.i(\u1_bit_seg_module|segment [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[4]~output .bus_hold = "false";
defparam \segment[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cycloneive_io_obuf \segment[5]~output (
	.i(\u1_bit_seg_module|segment [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[5]~output .bus_hold = "false";
defparam \segment[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cycloneive_io_obuf \segment[6]~output (
	.i(\u1_bit_seg_module|segment [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[6]~output .bus_hold = "false";
defparam \segment[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cycloneive_io_obuf \segment[7]~output (
	.i(\u1_bit_seg_module|segment [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segment[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \segment[7]~output .bus_hold = "false";
defparam \segment[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N23
cycloneive_io_obuf \led[0]~output (
	.i(\u2_led_module|led [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N16
cycloneive_io_obuf \led[1]~output (
	.i(\u2_led_module|led [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led[2]~output (
	.i(!\u2_led_module|led [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N9
cycloneive_io_obuf \led[3]~output (
	.i(\u2_led_module|led [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \led[4]~output (
	.i(\u2_led_module|led [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led[5]~output (
	.i(!\u2_led_module|led [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \led[6]~output (
	.i(\u2_led_module|led [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \led[7]~output (
	.i(\u2_led_module|led [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \led[8]~output (
	.i(!\u2_led_module|led [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[8]~output .bus_hold = "false";
defparam \led[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cycloneive_io_obuf \led[9]~output (
	.i(\u2_led_module|led [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[9]~output .bus_hold = "false";
defparam \led[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \led[10]~output (
	.i(\u2_led_module|led [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[10]~output .bus_hold = "false";
defparam \led[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cycloneive_io_obuf \led[11]~output (
	.i(!\u2_led_module|led [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[11]~output .bus_hold = "false";
defparam \led[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N9
cycloneive_io_obuf \led[12]~output (
	.i(\u2_led_module|led [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[12]~output .bus_hold = "false";
defparam \led[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y6_N16
cycloneive_io_obuf \led[13]~output (
	.i(\u2_led_module|led [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[13]~output .bus_hold = "false";
defparam \led[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cycloneive_io_obuf \led[14]~output (
	.i(!\u2_led_module|led [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[14]~output .bus_hold = "false";
defparam \led[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \led[15]~output (
	.i(\u2_led_module|led [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[15]~output .bus_hold = "false";
defparam \led[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \led[16]~output (
	.i(\u2_led_module|led [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[16]~output .bus_hold = "false";
defparam \led[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cycloneive_io_obuf \led[17]~output (
	.i(!\u2_led_module|led [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[17]~output .bus_hold = "false";
defparam \led[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \led[18]~output (
	.i(\u2_led_module|led [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[18]~output .bus_hold = "false";
defparam \led[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \led[19]~output (
	.i(\u2_led_module|led [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[19]~output .bus_hold = "false";
defparam \led[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \led[20]~output (
	.i(!\u2_led_module|led [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[20]~output .bus_hold = "false";
defparam \led[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cycloneive_io_obuf \led[21]~output (
	.i(\u2_led_module|led [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[21]~output .bus_hold = "false";
defparam \led[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \led[22]~output (
	.i(\u2_led_module|led [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[22]~output .bus_hold = "false";
defparam \led[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \led[23]~output (
	.i(!\u2_led_module|led [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[23]~output .bus_hold = "false";
defparam \led[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \sys_clk~input (
	.i(sys_clk),
	.ibar(gnd),
	.o(\sys_clk~input_o ));
// synopsys translate_off
defparam \sys_clk~input .bus_hold = "false";
defparam \sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \sys_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sys_clk~inputclkctrl .clock_type = "global clock";
defparam \sys_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \u1_bit_seg_module|count_s[0]~16 (
// Equation(s):
// \u1_bit_seg_module|count_s[0]~16_combout  = \u1_bit_seg_module|count_s [0] $ (VCC)
// \u1_bit_seg_module|count_s[0]~17  = CARRY(\u1_bit_seg_module|count_s [0])

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|count_s[0]~16_combout ),
	.cout(\u1_bit_seg_module|count_s[0]~17 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[0]~16 .lut_mask = 16'h33CC;
defparam \u1_bit_seg_module|count_s[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y2_N22
cycloneive_io_ibuf \sys_rst_n~input (
	.i(sys_rst_n),
	.ibar(gnd),
	.o(\sys_rst_n~input_o ));
// synopsys translate_off
defparam \sys_rst_n~input .bus_hold = "false";
defparam \sys_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \u1_bit_seg_module|count_s[2]~20 (
// Equation(s):
// \u1_bit_seg_module|count_s[2]~20_combout  = (\u1_bit_seg_module|count_s [2] & (\u1_bit_seg_module|count_s[1]~19  $ (GND))) # (!\u1_bit_seg_module|count_s [2] & (!\u1_bit_seg_module|count_s[1]~19  & VCC))
// \u1_bit_seg_module|count_s[2]~21  = CARRY((\u1_bit_seg_module|count_s [2] & !\u1_bit_seg_module|count_s[1]~19 ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[1]~19 ),
	.combout(\u1_bit_seg_module|count_s[2]~20_combout ),
	.cout(\u1_bit_seg_module|count_s[2]~21 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[2]~20 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|count_s[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \u1_bit_seg_module|count_s[3]~22 (
// Equation(s):
// \u1_bit_seg_module|count_s[3]~22_combout  = (\u1_bit_seg_module|count_s [3] & (!\u1_bit_seg_module|count_s[2]~21 )) # (!\u1_bit_seg_module|count_s [3] & ((\u1_bit_seg_module|count_s[2]~21 ) # (GND)))
// \u1_bit_seg_module|count_s[3]~23  = CARRY((!\u1_bit_seg_module|count_s[2]~21 ) # (!\u1_bit_seg_module|count_s [3]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[2]~21 ),
	.combout(\u1_bit_seg_module|count_s[3]~22_combout ),
	.cout(\u1_bit_seg_module|count_s[3]~23 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[3]~22 .lut_mask = 16'h3C3F;
defparam \u1_bit_seg_module|count_s[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \u1_bit_seg_module|count_s[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1_bit_seg_module|count_s[3]~22_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[3] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \u1_bit_seg_module|count_s[4]~24 (
// Equation(s):
// \u1_bit_seg_module|count_s[4]~24_combout  = (\u1_bit_seg_module|count_s [4] & (\u1_bit_seg_module|count_s[3]~23  $ (GND))) # (!\u1_bit_seg_module|count_s [4] & (!\u1_bit_seg_module|count_s[3]~23  & VCC))
// \u1_bit_seg_module|count_s[4]~25  = CARRY((\u1_bit_seg_module|count_s [4] & !\u1_bit_seg_module|count_s[3]~23 ))

	.dataa(\u1_bit_seg_module|count_s [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[3]~23 ),
	.combout(\u1_bit_seg_module|count_s[4]~24_combout ),
	.cout(\u1_bit_seg_module|count_s[4]~25 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[4]~24 .lut_mask = 16'hA50A;
defparam \u1_bit_seg_module|count_s[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \u1_bit_seg_module|count_s[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1_bit_seg_module|count_s[4]~24_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[4] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \u1_bit_seg_module|count_s[5]~26 (
// Equation(s):
// \u1_bit_seg_module|count_s[5]~26_combout  = (\u1_bit_seg_module|count_s [5] & (!\u1_bit_seg_module|count_s[4]~25 )) # (!\u1_bit_seg_module|count_s [5] & ((\u1_bit_seg_module|count_s[4]~25 ) # (GND)))
// \u1_bit_seg_module|count_s[5]~27  = CARRY((!\u1_bit_seg_module|count_s[4]~25 ) # (!\u1_bit_seg_module|count_s [5]))

	.dataa(\u1_bit_seg_module|count_s [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[4]~25 ),
	.combout(\u1_bit_seg_module|count_s[5]~26_combout ),
	.cout(\u1_bit_seg_module|count_s[5]~27 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[5]~26 .lut_mask = 16'h5A5F;
defparam \u1_bit_seg_module|count_s[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \u1_bit_seg_module|count_s[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[5]~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[5] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \u1_bit_seg_module|count_s[6]~28 (
// Equation(s):
// \u1_bit_seg_module|count_s[6]~28_combout  = (\u1_bit_seg_module|count_s [6] & (\u1_bit_seg_module|count_s[5]~27  $ (GND))) # (!\u1_bit_seg_module|count_s [6] & (!\u1_bit_seg_module|count_s[5]~27  & VCC))
// \u1_bit_seg_module|count_s[6]~29  = CARRY((\u1_bit_seg_module|count_s [6] & !\u1_bit_seg_module|count_s[5]~27 ))

	.dataa(\u1_bit_seg_module|count_s [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[5]~27 ),
	.combout(\u1_bit_seg_module|count_s[6]~28_combout ),
	.cout(\u1_bit_seg_module|count_s[6]~29 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[6]~28 .lut_mask = 16'hA50A;
defparam \u1_bit_seg_module|count_s[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \u1_bit_seg_module|count_s[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[6]~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[6] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \u1_bit_seg_module|count_s[7]~30 (
// Equation(s):
// \u1_bit_seg_module|count_s[7]~30_combout  = (\u1_bit_seg_module|count_s [7] & (!\u1_bit_seg_module|count_s[6]~29 )) # (!\u1_bit_seg_module|count_s [7] & ((\u1_bit_seg_module|count_s[6]~29 ) # (GND)))
// \u1_bit_seg_module|count_s[7]~31  = CARRY((!\u1_bit_seg_module|count_s[6]~29 ) # (!\u1_bit_seg_module|count_s [7]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[6]~29 ),
	.combout(\u1_bit_seg_module|count_s[7]~30_combout ),
	.cout(\u1_bit_seg_module|count_s[7]~31 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[7]~30 .lut_mask = 16'h3C3F;
defparam \u1_bit_seg_module|count_s[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \u1_bit_seg_module|count_s[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[7]~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[7] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \u1_bit_seg_module|count_s[8]~32 (
// Equation(s):
// \u1_bit_seg_module|count_s[8]~32_combout  = (\u1_bit_seg_module|count_s [8] & (\u1_bit_seg_module|count_s[7]~31  $ (GND))) # (!\u1_bit_seg_module|count_s [8] & (!\u1_bit_seg_module|count_s[7]~31  & VCC))
// \u1_bit_seg_module|count_s[8]~33  = CARRY((\u1_bit_seg_module|count_s [8] & !\u1_bit_seg_module|count_s[7]~31 ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[7]~31 ),
	.combout(\u1_bit_seg_module|count_s[8]~32_combout ),
	.cout(\u1_bit_seg_module|count_s[8]~33 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[8]~32 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|count_s[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \u1_bit_seg_module|count_s[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[8]~32_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[8] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \u1_bit_seg_module|count_s[9]~34 (
// Equation(s):
// \u1_bit_seg_module|count_s[9]~34_combout  = (\u1_bit_seg_module|count_s [9] & (!\u1_bit_seg_module|count_s[8]~33 )) # (!\u1_bit_seg_module|count_s [9] & ((\u1_bit_seg_module|count_s[8]~33 ) # (GND)))
// \u1_bit_seg_module|count_s[9]~35  = CARRY((!\u1_bit_seg_module|count_s[8]~33 ) # (!\u1_bit_seg_module|count_s [9]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[8]~33 ),
	.combout(\u1_bit_seg_module|count_s[9]~34_combout ),
	.cout(\u1_bit_seg_module|count_s[9]~35 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[9]~34 .lut_mask = 16'h3C3F;
defparam \u1_bit_seg_module|count_s[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \u1_bit_seg_module|count_s[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[9]~34_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[9] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \u1_bit_seg_module|count_s[10]~36 (
// Equation(s):
// \u1_bit_seg_module|count_s[10]~36_combout  = (\u1_bit_seg_module|count_s [10] & (\u1_bit_seg_module|count_s[9]~35  $ (GND))) # (!\u1_bit_seg_module|count_s [10] & (!\u1_bit_seg_module|count_s[9]~35  & VCC))
// \u1_bit_seg_module|count_s[10]~37  = CARRY((\u1_bit_seg_module|count_s [10] & !\u1_bit_seg_module|count_s[9]~35 ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[9]~35 ),
	.combout(\u1_bit_seg_module|count_s[10]~36_combout ),
	.cout(\u1_bit_seg_module|count_s[10]~37 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[10]~36 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|count_s[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \u1_bit_seg_module|count_s[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[10]~36_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[10] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \u1_bit_seg_module|count_s[11]~38 (
// Equation(s):
// \u1_bit_seg_module|count_s[11]~38_combout  = (\u1_bit_seg_module|count_s [11] & (!\u1_bit_seg_module|count_s[10]~37 )) # (!\u1_bit_seg_module|count_s [11] & ((\u1_bit_seg_module|count_s[10]~37 ) # (GND)))
// \u1_bit_seg_module|count_s[11]~39  = CARRY((!\u1_bit_seg_module|count_s[10]~37 ) # (!\u1_bit_seg_module|count_s [11]))

	.dataa(\u1_bit_seg_module|count_s [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[10]~37 ),
	.combout(\u1_bit_seg_module|count_s[11]~38_combout ),
	.cout(\u1_bit_seg_module|count_s[11]~39 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[11]~38 .lut_mask = 16'h5A5F;
defparam \u1_bit_seg_module|count_s[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \u1_bit_seg_module|count_s[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1_bit_seg_module|count_s[11]~38_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[11] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \u1_bit_seg_module|count_s[12]~40 (
// Equation(s):
// \u1_bit_seg_module|count_s[12]~40_combout  = (\u1_bit_seg_module|count_s [12] & (\u1_bit_seg_module|count_s[11]~39  $ (GND))) # (!\u1_bit_seg_module|count_s [12] & (!\u1_bit_seg_module|count_s[11]~39  & VCC))
// \u1_bit_seg_module|count_s[12]~41  = CARRY((\u1_bit_seg_module|count_s [12] & !\u1_bit_seg_module|count_s[11]~39 ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[11]~39 ),
	.combout(\u1_bit_seg_module|count_s[12]~40_combout ),
	.cout(\u1_bit_seg_module|count_s[12]~41 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[12]~40 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|count_s[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \u1_bit_seg_module|count_s[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[12]~40_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[12] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \u1_bit_seg_module|count_s[13]~42 (
// Equation(s):
// \u1_bit_seg_module|count_s[13]~42_combout  = (\u1_bit_seg_module|count_s [13] & (!\u1_bit_seg_module|count_s[12]~41 )) # (!\u1_bit_seg_module|count_s [13] & ((\u1_bit_seg_module|count_s[12]~41 ) # (GND)))
// \u1_bit_seg_module|count_s[13]~43  = CARRY((!\u1_bit_seg_module|count_s[12]~41 ) # (!\u1_bit_seg_module|count_s [13]))

	.dataa(\u1_bit_seg_module|count_s [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[12]~41 ),
	.combout(\u1_bit_seg_module|count_s[13]~42_combout ),
	.cout(\u1_bit_seg_module|count_s[13]~43 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[13]~42 .lut_mask = 16'h5A5F;
defparam \u1_bit_seg_module|count_s[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \u1_bit_seg_module|count_s[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[13]~42_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[13] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \u1_bit_seg_module|count_s[14]~44 (
// Equation(s):
// \u1_bit_seg_module|count_s[14]~44_combout  = (\u1_bit_seg_module|count_s [14] & (\u1_bit_seg_module|count_s[13]~43  $ (GND))) # (!\u1_bit_seg_module|count_s [14] & (!\u1_bit_seg_module|count_s[13]~43  & VCC))
// \u1_bit_seg_module|count_s[14]~45  = CARRY((\u1_bit_seg_module|count_s [14] & !\u1_bit_seg_module|count_s[13]~43 ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[13]~43 ),
	.combout(\u1_bit_seg_module|count_s[14]~44_combout ),
	.cout(\u1_bit_seg_module|count_s[14]~45 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[14]~44 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|count_s[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \u1_bit_seg_module|count_s[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[14]~44_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[14] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \u1_bit_seg_module|count_s[15]~46 (
// Equation(s):
// \u1_bit_seg_module|count_s[15]~46_combout  = \u1_bit_seg_module|count_s [15] $ (\u1_bit_seg_module|count_s[14]~45 )

	.dataa(\u1_bit_seg_module|count_s [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|count_s[14]~45 ),
	.combout(\u1_bit_seg_module|count_s[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[15]~46 .lut_mask = 16'h5A5A;
defparam \u1_bit_seg_module|count_s[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \u1_bit_seg_module|count_s[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[15]~46_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[15] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~1 (
// Equation(s):
// \u1_bit_seg_module|Equal0~1_combout  = (!\u1_bit_seg_module|count_s [3] & !\u1_bit_seg_module|count_s [4])

	.dataa(\u1_bit_seg_module|count_s [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|count_s [4]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~1 .lut_mask = 16'h0055;
defparam \u1_bit_seg_module|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \u1_bit_seg_module|LessThan0~0 (
// Equation(s):
// \u1_bit_seg_module|LessThan0~0_combout  = (!\u1_bit_seg_module|count_s [6] & (((\u1_bit_seg_module|Equal0~1_combout  & !\u1_bit_seg_module|Equal0~3_combout )) # (!\u1_bit_seg_module|count_s [5])))

	.dataa(\u1_bit_seg_module|count_s [6]),
	.datab(\u1_bit_seg_module|Equal0~1_combout ),
	.datac(\u1_bit_seg_module|count_s [5]),
	.datad(\u1_bit_seg_module|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|LessThan0~0 .lut_mask = 16'h0545;
defparam \u1_bit_seg_module|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~0 (
// Equation(s):
// \u1_bit_seg_module|Equal0~0_combout  = (!\u1_bit_seg_module|count_s [11] & (!\u1_bit_seg_module|count_s [9] & (!\u1_bit_seg_module|count_s [10] & !\u1_bit_seg_module|count_s [12])))

	.dataa(\u1_bit_seg_module|count_s [11]),
	.datab(\u1_bit_seg_module|count_s [9]),
	.datac(\u1_bit_seg_module|count_s [10]),
	.datad(\u1_bit_seg_module|count_s [12]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~0 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \u1_bit_seg_module|LessThan0~1 (
// Equation(s):
// \u1_bit_seg_module|LessThan0~1_combout  = (\u1_bit_seg_module|Equal0~0_combout  & ((\u1_bit_seg_module|LessThan0~0_combout ) # ((!\u1_bit_seg_module|count_s [7]) # (!\u1_bit_seg_module|count_s [8]))))

	.dataa(\u1_bit_seg_module|LessThan0~0_combout ),
	.datab(\u1_bit_seg_module|count_s [8]),
	.datac(\u1_bit_seg_module|count_s [7]),
	.datad(\u1_bit_seg_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|LessThan0~1 .lut_mask = 16'hBF00;
defparam \u1_bit_seg_module|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \u1_bit_seg_module|LessThan0~2 (
// Equation(s):
// \u1_bit_seg_module|LessThan0~2_combout  = (\u1_bit_seg_module|count_s [15]) # ((\u1_bit_seg_module|count_s [13] & (\u1_bit_seg_module|count_s [14] & !\u1_bit_seg_module|LessThan0~1_combout )))

	.dataa(\u1_bit_seg_module|count_s [13]),
	.datab(\u1_bit_seg_module|count_s [14]),
	.datac(\u1_bit_seg_module|count_s [15]),
	.datad(\u1_bit_seg_module|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|LessThan0~2 .lut_mask = 16'hF0F8;
defparam \u1_bit_seg_module|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \u1_bit_seg_module|count_s[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[0]~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[0] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \u1_bit_seg_module|count_s[1]~18 (
// Equation(s):
// \u1_bit_seg_module|count_s[1]~18_combout  = (\u1_bit_seg_module|count_s [1] & (!\u1_bit_seg_module|count_s[0]~17 )) # (!\u1_bit_seg_module|count_s [1] & ((\u1_bit_seg_module|count_s[0]~17 ) # (GND)))
// \u1_bit_seg_module|count_s[1]~19  = CARRY((!\u1_bit_seg_module|count_s[0]~17 ) # (!\u1_bit_seg_module|count_s [1]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_s [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|count_s[0]~17 ),
	.combout(\u1_bit_seg_module|count_s[1]~18_combout ),
	.cout(\u1_bit_seg_module|count_s[1]~19 ));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[1]~18 .lut_mask = 16'h3C3F;
defparam \u1_bit_seg_module|count_s[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \u1_bit_seg_module|count_s[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[1]~18_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[1] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \u1_bit_seg_module|count_s[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_s[2]~20_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(\u1_bit_seg_module|LessThan0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_s [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_s[2] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_s[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~3 (
// Equation(s):
// \u1_bit_seg_module|Equal0~3_combout  = (\u1_bit_seg_module|count_s [2] & (\u1_bit_seg_module|count_s [0] & \u1_bit_seg_module|count_s [1]))

	.dataa(\u1_bit_seg_module|count_s [2]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|count_s [0]),
	.datad(\u1_bit_seg_module|count_s [1]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~3 .lut_mask = 16'hA000;
defparam \u1_bit_seg_module|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~2 (
// Equation(s):
// \u1_bit_seg_module|Equal0~2_combout  = (\u1_bit_seg_module|count_s [8] & (\u1_bit_seg_module|Equal0~1_combout  & (\u1_bit_seg_module|count_s [7] & \u1_bit_seg_module|Equal0~0_combout )))

	.dataa(\u1_bit_seg_module|count_s [8]),
	.datab(\u1_bit_seg_module|Equal0~1_combout ),
	.datac(\u1_bit_seg_module|count_s [7]),
	.datad(\u1_bit_seg_module|Equal0~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~2 .lut_mask = 16'h8000;
defparam \u1_bit_seg_module|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~4 (
// Equation(s):
// \u1_bit_seg_module|Equal0~4_combout  = (!\u1_bit_seg_module|count_s [15] & (\u1_bit_seg_module|count_s [14] & (!\u1_bit_seg_module|count_s [6] & \u1_bit_seg_module|count_s [13])))

	.dataa(\u1_bit_seg_module|count_s [15]),
	.datab(\u1_bit_seg_module|count_s [14]),
	.datac(\u1_bit_seg_module|count_s [6]),
	.datad(\u1_bit_seg_module|count_s [13]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~4 .lut_mask = 16'h0400;
defparam \u1_bit_seg_module|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \u1_bit_seg_module|Equal0~5 (
// Equation(s):
// \u1_bit_seg_module|Equal0~5_combout  = (\u1_bit_seg_module|Equal0~3_combout  & (\u1_bit_seg_module|count_s [5] & (\u1_bit_seg_module|Equal0~2_combout  & \u1_bit_seg_module|Equal0~4_combout )))

	.dataa(\u1_bit_seg_module|Equal0~3_combout ),
	.datab(\u1_bit_seg_module|count_s [5]),
	.datac(\u1_bit_seg_module|Equal0~2_combout ),
	.datad(\u1_bit_seg_module|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Equal0~5 .lut_mask = 16'h8000;
defparam \u1_bit_seg_module|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \u1_bit_seg_module|count_state[0]~0 (
// Equation(s):
// \u1_bit_seg_module|count_state[0]~0_combout  = \u1_bit_seg_module|count_state [0] $ (\u1_bit_seg_module|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|count_state [0]),
	.datad(\u1_bit_seg_module|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|count_state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[0]~0 .lut_mask = 16'h0FF0;
defparam \u1_bit_seg_module|count_state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \u1_bit_seg_module|count_state[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_state[0]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[0] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \u1_bit_seg_module|count_state[1]~2 (
// Equation(s):
// \u1_bit_seg_module|count_state[1]~2_combout  = \u1_bit_seg_module|count_state [1] $ (((\u1_bit_seg_module|count_state [0] & \u1_bit_seg_module|Equal0~5_combout )))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|count_state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[1]~2 .lut_mask = 16'h5AF0;
defparam \u1_bit_seg_module|count_state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \u1_bit_seg_module|count_state[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_state[1]~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[1] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \u1_bit_seg_module|count_state[2]~1 (
// Equation(s):
// \u1_bit_seg_module|count_state[2]~1_combout  = \u1_bit_seg_module|count_state [2] $ (((\u1_bit_seg_module|count_state [0] & (\u1_bit_seg_module|count_state [1] & \u1_bit_seg_module|Equal0~5_combout ))))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|count_state [1]),
	.datac(\u1_bit_seg_module|count_state [2]),
	.datad(\u1_bit_seg_module|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|count_state[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[2]~1 .lut_mask = 16'h78F0;
defparam \u1_bit_seg_module|count_state[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \u1_bit_seg_module|count_state[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|count_state[2]~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|count_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|count_state[2] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|count_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~0 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~0_combout  = (!\u1_bit_seg_module|count_state [2] & (!\u1_bit_seg_module|count_state [1] & !\u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~0 .lut_mask = 16'h0003;
defparam \u1_bit_seg_module|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \u1_bit_seg_module|bit[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[0] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~1 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~1_combout  = (!\u1_bit_seg_module|count_state [2] & (!\u1_bit_seg_module|count_state [1] & \u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~1 .lut_mask = 16'h0300;
defparam \u1_bit_seg_module|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \u1_bit_seg_module|bit[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[1] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~2 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~2_combout  = (!\u1_bit_seg_module|count_state [0] & (!\u1_bit_seg_module|count_state [2] & \u1_bit_seg_module|count_state [1]))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~2 .lut_mask = 16'h1010;
defparam \u1_bit_seg_module|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \u1_bit_seg_module|bit[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[2] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~3 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~3_combout  = (!\u1_bit_seg_module|count_state [2] & (\u1_bit_seg_module|count_state [1] & \u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~3 .lut_mask = 16'h3000;
defparam \u1_bit_seg_module|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \u1_bit_seg_module|bit[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[3] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~4 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~4_combout  = (\u1_bit_seg_module|count_state [2] & (!\u1_bit_seg_module|count_state [1] & !\u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~4 .lut_mask = 16'h000C;
defparam \u1_bit_seg_module|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \u1_bit_seg_module|bit[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[4] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~5 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~5_combout  = (\u1_bit_seg_module|count_state [2] & (!\u1_bit_seg_module|count_state [1] & \u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~5 .lut_mask = 16'h0C00;
defparam \u1_bit_seg_module|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \u1_bit_seg_module|bit[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[5] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~6 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~6_combout  = (!\u1_bit_seg_module|count_state [0] & (\u1_bit_seg_module|count_state [2] & \u1_bit_seg_module|count_state [1]))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~6 .lut_mask = 16'h4040;
defparam \u1_bit_seg_module|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \u1_bit_seg_module|bit[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[6] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \u1_bit_seg_module|Decoder0~7 (
// Equation(s):
// \u1_bit_seg_module|Decoder0~7_combout  = (\u1_bit_seg_module|count_state [0] & (\u1_bit_seg_module|count_state [2] & \u1_bit_seg_module|count_state [1]))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder0~7 .lut_mask = 16'h8080;
defparam \u1_bit_seg_module|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \u1_bit_seg_module|bit[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|bit[7] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \u0_state_trans_model|t_count[0]~25 (
// Equation(s):
// \u0_state_trans_model|t_count[0]~25_combout  = \u0_state_trans_model|t_count [0] $ (VCC)
// \u0_state_trans_model|t_count[0]~26  = CARRY(\u0_state_trans_model|t_count [0])

	.dataa(\u0_state_trans_model|t_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|t_count[0]~25_combout ),
	.cout(\u0_state_trans_model|t_count[0]~26 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[0]~25 .lut_mask = 16'h55AA;
defparam \u0_state_trans_model|t_count[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N9
dffeas \u0_state_trans_model|t_count[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[0]~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \u0_state_trans_model|t_count[1]~27 (
// Equation(s):
// \u0_state_trans_model|t_count[1]~27_combout  = (\u0_state_trans_model|t_count [1] & (!\u0_state_trans_model|t_count[0]~26 )) # (!\u0_state_trans_model|t_count [1] & ((\u0_state_trans_model|t_count[0]~26 ) # (GND)))
// \u0_state_trans_model|t_count[1]~28  = CARRY((!\u0_state_trans_model|t_count[0]~26 ) # (!\u0_state_trans_model|t_count [1]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[0]~26 ),
	.combout(\u0_state_trans_model|t_count[1]~27_combout ),
	.cout(\u0_state_trans_model|t_count[1]~28 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[1]~27 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \u0_state_trans_model|t_count[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[1]~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \u0_state_trans_model|t_count[2]~29 (
// Equation(s):
// \u0_state_trans_model|t_count[2]~29_combout  = (\u0_state_trans_model|t_count [2] & (\u0_state_trans_model|t_count[1]~28  $ (GND))) # (!\u0_state_trans_model|t_count [2] & (!\u0_state_trans_model|t_count[1]~28  & VCC))
// \u0_state_trans_model|t_count[2]~30  = CARRY((\u0_state_trans_model|t_count [2] & !\u0_state_trans_model|t_count[1]~28 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[1]~28 ),
	.combout(\u0_state_trans_model|t_count[2]~29_combout ),
	.cout(\u0_state_trans_model|t_count[2]~30 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[2]~29 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \u0_state_trans_model|t_count[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[2]~29_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \u0_state_trans_model|t_count[3]~31 (
// Equation(s):
// \u0_state_trans_model|t_count[3]~31_combout  = (\u0_state_trans_model|t_count [3] & (!\u0_state_trans_model|t_count[2]~30 )) # (!\u0_state_trans_model|t_count [3] & ((\u0_state_trans_model|t_count[2]~30 ) # (GND)))
// \u0_state_trans_model|t_count[3]~32  = CARRY((!\u0_state_trans_model|t_count[2]~30 ) # (!\u0_state_trans_model|t_count [3]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[2]~30 ),
	.combout(\u0_state_trans_model|t_count[3]~31_combout ),
	.cout(\u0_state_trans_model|t_count[3]~32 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[3]~31 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N15
dffeas \u0_state_trans_model|t_count[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[3]~31_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[3] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \u0_state_trans_model|t_count[4]~33 (
// Equation(s):
// \u0_state_trans_model|t_count[4]~33_combout  = (\u0_state_trans_model|t_count [4] & (\u0_state_trans_model|t_count[3]~32  $ (GND))) # (!\u0_state_trans_model|t_count [4] & (!\u0_state_trans_model|t_count[3]~32  & VCC))
// \u0_state_trans_model|t_count[4]~34  = CARRY((\u0_state_trans_model|t_count [4] & !\u0_state_trans_model|t_count[3]~32 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[3]~32 ),
	.combout(\u0_state_trans_model|t_count[4]~33_combout ),
	.cout(\u0_state_trans_model|t_count[4]~34 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[4]~33 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N17
dffeas \u0_state_trans_model|t_count[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[4]~33_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[4] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \u0_state_trans_model|t_count[5]~35 (
// Equation(s):
// \u0_state_trans_model|t_count[5]~35_combout  = (\u0_state_trans_model|t_count [5] & (!\u0_state_trans_model|t_count[4]~34 )) # (!\u0_state_trans_model|t_count [5] & ((\u0_state_trans_model|t_count[4]~34 ) # (GND)))
// \u0_state_trans_model|t_count[5]~36  = CARRY((!\u0_state_trans_model|t_count[4]~34 ) # (!\u0_state_trans_model|t_count [5]))

	.dataa(\u0_state_trans_model|t_count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[4]~34 ),
	.combout(\u0_state_trans_model|t_count[5]~35_combout ),
	.cout(\u0_state_trans_model|t_count[5]~36 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[5]~35 .lut_mask = 16'h5A5F;
defparam \u0_state_trans_model|t_count[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N19
dffeas \u0_state_trans_model|t_count[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[5]~35_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[5] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \u0_state_trans_model|t_count[6]~37 (
// Equation(s):
// \u0_state_trans_model|t_count[6]~37_combout  = (\u0_state_trans_model|t_count [6] & (\u0_state_trans_model|t_count[5]~36  $ (GND))) # (!\u0_state_trans_model|t_count [6] & (!\u0_state_trans_model|t_count[5]~36  & VCC))
// \u0_state_trans_model|t_count[6]~38  = CARRY((\u0_state_trans_model|t_count [6] & !\u0_state_trans_model|t_count[5]~36 ))

	.dataa(\u0_state_trans_model|t_count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[5]~36 ),
	.combout(\u0_state_trans_model|t_count[6]~37_combout ),
	.cout(\u0_state_trans_model|t_count[6]~38 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[6]~37 .lut_mask = 16'hA50A;
defparam \u0_state_trans_model|t_count[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \u0_state_trans_model|t_count[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[6]~37_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[6] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \u0_state_trans_model|t_count[7]~39 (
// Equation(s):
// \u0_state_trans_model|t_count[7]~39_combout  = (\u0_state_trans_model|t_count [7] & (!\u0_state_trans_model|t_count[6]~38 )) # (!\u0_state_trans_model|t_count [7] & ((\u0_state_trans_model|t_count[6]~38 ) # (GND)))
// \u0_state_trans_model|t_count[7]~40  = CARRY((!\u0_state_trans_model|t_count[6]~38 ) # (!\u0_state_trans_model|t_count [7]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[6]~38 ),
	.combout(\u0_state_trans_model|t_count[7]~39_combout ),
	.cout(\u0_state_trans_model|t_count[7]~40 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[7]~39 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \u0_state_trans_model|t_count[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[7]~39_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[7] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \u0_state_trans_model|t_count[8]~41 (
// Equation(s):
// \u0_state_trans_model|t_count[8]~41_combout  = (\u0_state_trans_model|t_count [8] & (\u0_state_trans_model|t_count[7]~40  $ (GND))) # (!\u0_state_trans_model|t_count [8] & (!\u0_state_trans_model|t_count[7]~40  & VCC))
// \u0_state_trans_model|t_count[8]~42  = CARRY((\u0_state_trans_model|t_count [8] & !\u0_state_trans_model|t_count[7]~40 ))

	.dataa(\u0_state_trans_model|t_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[7]~40 ),
	.combout(\u0_state_trans_model|t_count[8]~41_combout ),
	.cout(\u0_state_trans_model|t_count[8]~42 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[8]~41 .lut_mask = 16'hA50A;
defparam \u0_state_trans_model|t_count[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \u0_state_trans_model|t_count[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[8]~41_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[8] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \u0_state_trans_model|t_count[9]~43 (
// Equation(s):
// \u0_state_trans_model|t_count[9]~43_combout  = (\u0_state_trans_model|t_count [9] & (!\u0_state_trans_model|t_count[8]~42 )) # (!\u0_state_trans_model|t_count [9] & ((\u0_state_trans_model|t_count[8]~42 ) # (GND)))
// \u0_state_trans_model|t_count[9]~44  = CARRY((!\u0_state_trans_model|t_count[8]~42 ) # (!\u0_state_trans_model|t_count [9]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[8]~42 ),
	.combout(\u0_state_trans_model|t_count[9]~43_combout ),
	.cout(\u0_state_trans_model|t_count[9]~44 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[9]~43 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N27
dffeas \u0_state_trans_model|t_count[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[9]~43_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[9] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \u0_state_trans_model|t_count[10]~45 (
// Equation(s):
// \u0_state_trans_model|t_count[10]~45_combout  = (\u0_state_trans_model|t_count [10] & (\u0_state_trans_model|t_count[9]~44  $ (GND))) # (!\u0_state_trans_model|t_count [10] & (!\u0_state_trans_model|t_count[9]~44  & VCC))
// \u0_state_trans_model|t_count[10]~46  = CARRY((\u0_state_trans_model|t_count [10] & !\u0_state_trans_model|t_count[9]~44 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[9]~44 ),
	.combout(\u0_state_trans_model|t_count[10]~45_combout ),
	.cout(\u0_state_trans_model|t_count[10]~46 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[10]~45 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \u0_state_trans_model|t_count[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[10]~45_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[10] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \u0_state_trans_model|t_count[11]~47 (
// Equation(s):
// \u0_state_trans_model|t_count[11]~47_combout  = (\u0_state_trans_model|t_count [11] & (!\u0_state_trans_model|t_count[10]~46 )) # (!\u0_state_trans_model|t_count [11] & ((\u0_state_trans_model|t_count[10]~46 ) # (GND)))
// \u0_state_trans_model|t_count[11]~48  = CARRY((!\u0_state_trans_model|t_count[10]~46 ) # (!\u0_state_trans_model|t_count [11]))

	.dataa(\u0_state_trans_model|t_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[10]~46 ),
	.combout(\u0_state_trans_model|t_count[11]~47_combout ),
	.cout(\u0_state_trans_model|t_count[11]~48 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[11]~47 .lut_mask = 16'h5A5F;
defparam \u0_state_trans_model|t_count[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \u0_state_trans_model|t_count[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[11]~47_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[11] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \u0_state_trans_model|t_count[12]~49 (
// Equation(s):
// \u0_state_trans_model|t_count[12]~49_combout  = (\u0_state_trans_model|t_count [12] & (\u0_state_trans_model|t_count[11]~48  $ (GND))) # (!\u0_state_trans_model|t_count [12] & (!\u0_state_trans_model|t_count[11]~48  & VCC))
// \u0_state_trans_model|t_count[12]~50  = CARRY((\u0_state_trans_model|t_count [12] & !\u0_state_trans_model|t_count[11]~48 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[11]~48 ),
	.combout(\u0_state_trans_model|t_count[12]~49_combout ),
	.cout(\u0_state_trans_model|t_count[12]~50 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[12]~49 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \u0_state_trans_model|t_count[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[12]~49_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[12] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \u0_state_trans_model|t_count[13]~51 (
// Equation(s):
// \u0_state_trans_model|t_count[13]~51_combout  = (\u0_state_trans_model|t_count [13] & (!\u0_state_trans_model|t_count[12]~50 )) # (!\u0_state_trans_model|t_count [13] & ((\u0_state_trans_model|t_count[12]~50 ) # (GND)))
// \u0_state_trans_model|t_count[13]~52  = CARRY((!\u0_state_trans_model|t_count[12]~50 ) # (!\u0_state_trans_model|t_count [13]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[12]~50 ),
	.combout(\u0_state_trans_model|t_count[13]~51_combout ),
	.cout(\u0_state_trans_model|t_count[13]~52 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[13]~51 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \u0_state_trans_model|t_count[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[13]~51_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[13] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \u0_state_trans_model|t_count[14]~53 (
// Equation(s):
// \u0_state_trans_model|t_count[14]~53_combout  = (\u0_state_trans_model|t_count [14] & (\u0_state_trans_model|t_count[13]~52  $ (GND))) # (!\u0_state_trans_model|t_count [14] & (!\u0_state_trans_model|t_count[13]~52  & VCC))
// \u0_state_trans_model|t_count[14]~54  = CARRY((\u0_state_trans_model|t_count [14] & !\u0_state_trans_model|t_count[13]~52 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[13]~52 ),
	.combout(\u0_state_trans_model|t_count[14]~53_combout ),
	.cout(\u0_state_trans_model|t_count[14]~54 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[14]~53 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \u0_state_trans_model|t_count[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[14]~53_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[14] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \u0_state_trans_model|t_count[15]~55 (
// Equation(s):
// \u0_state_trans_model|t_count[15]~55_combout  = (\u0_state_trans_model|t_count [15] & (!\u0_state_trans_model|t_count[14]~54 )) # (!\u0_state_trans_model|t_count [15] & ((\u0_state_trans_model|t_count[14]~54 ) # (GND)))
// \u0_state_trans_model|t_count[15]~56  = CARRY((!\u0_state_trans_model|t_count[14]~54 ) # (!\u0_state_trans_model|t_count [15]))

	.dataa(\u0_state_trans_model|t_count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[14]~54 ),
	.combout(\u0_state_trans_model|t_count[15]~55_combout ),
	.cout(\u0_state_trans_model|t_count[15]~56 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[15]~55 .lut_mask = 16'h5A5F;
defparam \u0_state_trans_model|t_count[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \u0_state_trans_model|t_count[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[15]~55_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[15] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \u0_state_trans_model|t_count[16]~57 (
// Equation(s):
// \u0_state_trans_model|t_count[16]~57_combout  = (\u0_state_trans_model|t_count [16] & (\u0_state_trans_model|t_count[15]~56  $ (GND))) # (!\u0_state_trans_model|t_count [16] & (!\u0_state_trans_model|t_count[15]~56  & VCC))
// \u0_state_trans_model|t_count[16]~58  = CARRY((\u0_state_trans_model|t_count [16] & !\u0_state_trans_model|t_count[15]~56 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[15]~56 ),
	.combout(\u0_state_trans_model|t_count[16]~57_combout ),
	.cout(\u0_state_trans_model|t_count[16]~58 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[16]~57 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \u0_state_trans_model|t_count[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[16]~57_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[16] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \u0_state_trans_model|t_count[17]~59 (
// Equation(s):
// \u0_state_trans_model|t_count[17]~59_combout  = (\u0_state_trans_model|t_count [17] & (!\u0_state_trans_model|t_count[16]~58 )) # (!\u0_state_trans_model|t_count [17] & ((\u0_state_trans_model|t_count[16]~58 ) # (GND)))
// \u0_state_trans_model|t_count[17]~60  = CARRY((!\u0_state_trans_model|t_count[16]~58 ) # (!\u0_state_trans_model|t_count [17]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[16]~58 ),
	.combout(\u0_state_trans_model|t_count[17]~59_combout ),
	.cout(\u0_state_trans_model|t_count[17]~60 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[17]~59 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \u0_state_trans_model|t_count[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[17]~59_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[17] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \u0_state_trans_model|t_count[18]~61 (
// Equation(s):
// \u0_state_trans_model|t_count[18]~61_combout  = (\u0_state_trans_model|t_count [18] & (\u0_state_trans_model|t_count[17]~60  $ (GND))) # (!\u0_state_trans_model|t_count [18] & (!\u0_state_trans_model|t_count[17]~60  & VCC))
// \u0_state_trans_model|t_count[18]~62  = CARRY((\u0_state_trans_model|t_count [18] & !\u0_state_trans_model|t_count[17]~60 ))

	.dataa(\u0_state_trans_model|t_count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[17]~60 ),
	.combout(\u0_state_trans_model|t_count[18]~61_combout ),
	.cout(\u0_state_trans_model|t_count[18]~62 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[18]~61 .lut_mask = 16'hA50A;
defparam \u0_state_trans_model|t_count[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \u0_state_trans_model|t_count[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[18]~61_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[18] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \u0_state_trans_model|t_count[19]~63 (
// Equation(s):
// \u0_state_trans_model|t_count[19]~63_combout  = (\u0_state_trans_model|t_count [19] & (!\u0_state_trans_model|t_count[18]~62 )) # (!\u0_state_trans_model|t_count [19] & ((\u0_state_trans_model|t_count[18]~62 ) # (GND)))
// \u0_state_trans_model|t_count[19]~64  = CARRY((!\u0_state_trans_model|t_count[18]~62 ) # (!\u0_state_trans_model|t_count [19]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[18]~62 ),
	.combout(\u0_state_trans_model|t_count[19]~63_combout ),
	.cout(\u0_state_trans_model|t_count[19]~64 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[19]~63 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \u0_state_trans_model|t_count[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[19]~63_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[19] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \u0_state_trans_model|t_count[20]~65 (
// Equation(s):
// \u0_state_trans_model|t_count[20]~65_combout  = (\u0_state_trans_model|t_count [20] & (\u0_state_trans_model|t_count[19]~64  $ (GND))) # (!\u0_state_trans_model|t_count [20] & (!\u0_state_trans_model|t_count[19]~64  & VCC))
// \u0_state_trans_model|t_count[20]~66  = CARRY((\u0_state_trans_model|t_count [20] & !\u0_state_trans_model|t_count[19]~64 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[19]~64 ),
	.combout(\u0_state_trans_model|t_count[20]~65_combout ),
	.cout(\u0_state_trans_model|t_count[20]~66 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[20]~65 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \u0_state_trans_model|t_count[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[20]~65_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[20] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \u0_state_trans_model|t_count[21]~67 (
// Equation(s):
// \u0_state_trans_model|t_count[21]~67_combout  = (\u0_state_trans_model|t_count [21] & (!\u0_state_trans_model|t_count[20]~66 )) # (!\u0_state_trans_model|t_count [21] & ((\u0_state_trans_model|t_count[20]~66 ) # (GND)))
// \u0_state_trans_model|t_count[21]~68  = CARRY((!\u0_state_trans_model|t_count[20]~66 ) # (!\u0_state_trans_model|t_count [21]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[20]~66 ),
	.combout(\u0_state_trans_model|t_count[21]~67_combout ),
	.cout(\u0_state_trans_model|t_count[21]~68 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[21]~67 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|t_count[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \u0_state_trans_model|t_count[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[21]~67_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[21] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \u0_state_trans_model|t_count[22]~69 (
// Equation(s):
// \u0_state_trans_model|t_count[22]~69_combout  = (\u0_state_trans_model|t_count [22] & (\u0_state_trans_model|t_count[21]~68  $ (GND))) # (!\u0_state_trans_model|t_count [22] & (!\u0_state_trans_model|t_count[21]~68  & VCC))
// \u0_state_trans_model|t_count[22]~70  = CARRY((\u0_state_trans_model|t_count [22] & !\u0_state_trans_model|t_count[21]~68 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[21]~68 ),
	.combout(\u0_state_trans_model|t_count[22]~69_combout ),
	.cout(\u0_state_trans_model|t_count[22]~70 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[22]~69 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|t_count[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \u0_state_trans_model|t_count[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[22]~69_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[22] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \u0_state_trans_model|t_count[23]~71 (
// Equation(s):
// \u0_state_trans_model|t_count[23]~71_combout  = (\u0_state_trans_model|t_count [23] & (!\u0_state_trans_model|t_count[22]~70 )) # (!\u0_state_trans_model|t_count [23] & ((\u0_state_trans_model|t_count[22]~70 ) # (GND)))
// \u0_state_trans_model|t_count[23]~72  = CARRY((!\u0_state_trans_model|t_count[22]~70 ) # (!\u0_state_trans_model|t_count [23]))

	.dataa(\u0_state_trans_model|t_count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|t_count[22]~70 ),
	.combout(\u0_state_trans_model|t_count[23]~71_combout ),
	.cout(\u0_state_trans_model|t_count[23]~72 ));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[23]~71 .lut_mask = 16'h5A5F;
defparam \u0_state_trans_model|t_count[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \u0_state_trans_model|t_count[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[23]~71_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[23] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \u0_state_trans_model|t_count[24]~73 (
// Equation(s):
// \u0_state_trans_model|t_count[24]~73_combout  = \u0_state_trans_model|t_count[23]~72  $ (!\u0_state_trans_model|t_count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0_state_trans_model|t_count [24]),
	.cin(\u0_state_trans_model|t_count[23]~72 ),
	.combout(\u0_state_trans_model|t_count[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|t_count[24]~73 .lut_mask = 16'hF00F;
defparam \u0_state_trans_model|t_count[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \u0_state_trans_model|t_count[24] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|t_count[24]~73_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(!\u0_state_trans_model|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|t_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|t_count[24] .is_wysiwyg = "true";
defparam \u0_state_trans_model|t_count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~6 (
// Equation(s):
// \u0_state_trans_model|LessThan0~6_combout  = (((!\u0_state_trans_model|t_count [19]) # (!\u0_state_trans_model|t_count [20])) # (!\u0_state_trans_model|t_count [21])) # (!\u0_state_trans_model|t_count [18])

	.dataa(\u0_state_trans_model|t_count [18]),
	.datab(\u0_state_trans_model|t_count [21]),
	.datac(\u0_state_trans_model|t_count [20]),
	.datad(\u0_state_trans_model|t_count [19]),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \u0_state_trans_model|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~7 (
// Equation(s):
// \u0_state_trans_model|LessThan0~7_combout  = (\u0_state_trans_model|LessThan0~6_combout ) # (!\u0_state_trans_model|t_count [22])

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [22]),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~7 .lut_mask = 16'hFF33;
defparam \u0_state_trans_model|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~0 (
// Equation(s):
// \u0_state_trans_model|LessThan0~0_combout  = (((!\u0_state_trans_model|t_count [12]) # (!\u0_state_trans_model|t_count [14])) # (!\u0_state_trans_model|t_count [13])) # (!\u0_state_trans_model|t_count [11])

	.dataa(\u0_state_trans_model|t_count [11]),
	.datab(\u0_state_trans_model|t_count [13]),
	.datac(\u0_state_trans_model|t_count [14]),
	.datad(\u0_state_trans_model|t_count [12]),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~0 .lut_mask = 16'h7FFF;
defparam \u0_state_trans_model|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~3 (
// Equation(s):
// \u0_state_trans_model|LessThan0~3_combout  = (!\u0_state_trans_model|t_count [7] & (!\u0_state_trans_model|t_count [6] & (!\u0_state_trans_model|t_count [9] & !\u0_state_trans_model|t_count [8])))

	.dataa(\u0_state_trans_model|t_count [7]),
	.datab(\u0_state_trans_model|t_count [6]),
	.datac(\u0_state_trans_model|t_count [9]),
	.datad(\u0_state_trans_model|t_count [8]),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~3 .lut_mask = 16'h0001;
defparam \u0_state_trans_model|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~1 (
// Equation(s):
// \u0_state_trans_model|LessThan0~1_combout  = (((!\u0_state_trans_model|t_count [1]) # (!\u0_state_trans_model|t_count [0])) # (!\u0_state_trans_model|t_count [3])) # (!\u0_state_trans_model|t_count [2])

	.dataa(\u0_state_trans_model|t_count [2]),
	.datab(\u0_state_trans_model|t_count [3]),
	.datac(\u0_state_trans_model|t_count [0]),
	.datad(\u0_state_trans_model|t_count [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~1 .lut_mask = 16'h7FFF;
defparam \u0_state_trans_model|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~2 (
// Equation(s):
// \u0_state_trans_model|LessThan0~2_combout  = ((\u0_state_trans_model|LessThan0~1_combout ) # (!\u0_state_trans_model|t_count [5])) # (!\u0_state_trans_model|t_count [4])

	.dataa(gnd),
	.datab(\u0_state_trans_model|t_count [4]),
	.datac(\u0_state_trans_model|t_count [5]),
	.datad(\u0_state_trans_model|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~2 .lut_mask = 16'hFF3F;
defparam \u0_state_trans_model|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~4 (
// Equation(s):
// \u0_state_trans_model|LessThan0~4_combout  = (\u0_state_trans_model|LessThan0~0_combout ) # ((!\u0_state_trans_model|t_count [10] & (\u0_state_trans_model|LessThan0~3_combout  & \u0_state_trans_model|LessThan0~2_combout )))

	.dataa(\u0_state_trans_model|LessThan0~0_combout ),
	.datab(\u0_state_trans_model|t_count [10]),
	.datac(\u0_state_trans_model|LessThan0~3_combout ),
	.datad(\u0_state_trans_model|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~4 .lut_mask = 16'hBAAA;
defparam \u0_state_trans_model|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~5 (
// Equation(s):
// \u0_state_trans_model|LessThan0~5_combout  = (!\u0_state_trans_model|t_count [17] & (((!\u0_state_trans_model|t_count [15] & \u0_state_trans_model|LessThan0~4_combout )) # (!\u0_state_trans_model|t_count [16])))

	.dataa(\u0_state_trans_model|t_count [15]),
	.datab(\u0_state_trans_model|t_count [16]),
	.datac(\u0_state_trans_model|t_count [17]),
	.datad(\u0_state_trans_model|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~5 .lut_mask = 16'h0703;
defparam \u0_state_trans_model|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \u0_state_trans_model|LessThan0~8 (
// Equation(s):
// \u0_state_trans_model|LessThan0~8_combout  = ((!\u0_state_trans_model|t_count [23] & ((\u0_state_trans_model|LessThan0~7_combout ) # (\u0_state_trans_model|LessThan0~5_combout )))) # (!\u0_state_trans_model|t_count [24])

	.dataa(\u0_state_trans_model|t_count [23]),
	.datab(\u0_state_trans_model|t_count [24]),
	.datac(\u0_state_trans_model|LessThan0~7_combout ),
	.datad(\u0_state_trans_model|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan0~8 .lut_mask = 16'h7773;
defparam \u0_state_trans_model|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb \u0_state_trans_model|clk_t~0 (
// Equation(s):
// \u0_state_trans_model|clk_t~0_combout  = \u0_state_trans_model|clk_t~q  $ (!\u0_state_trans_model|LessThan0~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|clk_t~q ),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|clk_t~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|clk_t~0 .lut_mask = 16'hCC33;
defparam \u0_state_trans_model|clk_t~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb \u0_state_trans_model|clk_t~feeder (
// Equation(s):
// \u0_state_trans_model|clk_t~feeder_combout  = \u0_state_trans_model|clk_t~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0_state_trans_model|clk_t~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|clk_t~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|clk_t~feeder .lut_mask = 16'hFF00;
defparam \u0_state_trans_model|clk_t~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y14_N19
dffeas \u0_state_trans_model|clk_t (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u0_state_trans_model|clk_t~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|clk_t~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|clk_t .is_wysiwyg = "true";
defparam \u0_state_trans_model|clk_t .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \u0_state_trans_model|clk_t~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u0_state_trans_model|clk_t~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u0_state_trans_model|clk_t~clkctrl_outclk ));
// synopsys translate_off
defparam \u0_state_trans_model|clk_t~clkctrl .clock_type = "global clock";
defparam \u0_state_trans_model|clk_t~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \u0_state_trans_model|e_time~2 (
// Equation(s):
// \u0_state_trans_model|e_time~2_combout  = (!\u0_state_trans_model|time_cnt [0] & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(gnd),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|time_cnt [0]),
	.cin(gnd),
	.combout(\u0_state_trans_model|e_time~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|e_time~2 .lut_mask = 16'h00FA;
defparam \u0_state_trans_model|e_time~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \u0_state_trans_model|time_cnt[0] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|e_time~2_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux2~0 (
// Equation(s):
// \u0_state_trans_model|Mux2~0_combout  = \u0_state_trans_model|state [0] $ (((!\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(gnd),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux2~0 .lut_mask = 16'hF0A5;
defparam \u0_state_trans_model|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas \u0_state_trans_model|state[0] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|state[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \u0_state_trans_model|Add26~3 (
// Equation(s):
// \u0_state_trans_model|Add26~3_combout  = \u0_state_trans_model|time_cnt [0] $ (!\u0_state_trans_model|time_cnt [1])

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0_state_trans_model|time_cnt [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add26~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add26~3 .lut_mask = 16'hAA55;
defparam \u0_state_trans_model|Add26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Mux16~6 (
// Equation(s):
// \u0_state_trans_model|Mux16~6_combout  = (\u0_state_trans_model|time_cnt [3] & (((!\u0_state_trans_model|Add26~3_combout )))) # (!\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|LessThan1~0_combout  & ((!\u0_state_trans_model|Add26~3_combout 
// ))) # (!\u0_state_trans_model|LessThan1~0_combout  & (!\u0_state_trans_model|state [0]))))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|LessThan1~0_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add26~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~6 .lut_mask = 16'h01EF;
defparam \u0_state_trans_model|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \u0_state_trans_model|time_cnt[1] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|Mux16~6_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N10
cycloneive_lcell_comb \u0_state_trans_model|Add26~2 (
// Equation(s):
// \u0_state_trans_model|Add26~2_combout  = \u0_state_trans_model|time_cnt [2] $ (((\u0_state_trans_model|time_cnt [1]) # (!\u0_state_trans_model|time_cnt [0])))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(gnd),
	.datac(\u0_state_trans_model|time_cnt [1]),
	.datad(\u0_state_trans_model|time_cnt [2]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add26~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add26~2 .lut_mask = 16'h0AF5;
defparam \u0_state_trans_model|Add26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \u0_state_trans_model|n_time~12 (
// Equation(s):
// \u0_state_trans_model|n_time~12_combout  = (!\u0_state_trans_model|Add26~2_combout  & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|Add26~2_combout ),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~12_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~12 .lut_mask = 16'h3322;
defparam \u0_state_trans_model|n_time~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N17
dffeas \u0_state_trans_model|time_cnt[2] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|n_time~12_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_lcell_comb \u0_state_trans_model|Add26~0 (
// Equation(s):
// \u0_state_trans_model|Add26~0_combout  = (\u0_state_trans_model|time_cnt [2]) # ((\u0_state_trans_model|time_cnt [3]) # ((\u0_state_trans_model|time_cnt [1]) # (!\u0_state_trans_model|time_cnt [0])))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|time_cnt [0]),
	.datad(\u0_state_trans_model|time_cnt [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add26~0 .lut_mask = 16'hFFEF;
defparam \u0_state_trans_model|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux22~2 (
// Equation(s):
// \u0_state_trans_model|Mux22~2_combout  = (!\u0_state_trans_model|time_cnt [3] & (\u0_state_trans_model|state [0] & !\u0_state_trans_model|LessThan1~0_combout ))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux22~2 .lut_mask = 16'h0044;
defparam \u0_state_trans_model|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux13~1 (
// Equation(s):
// \u0_state_trans_model|Mux13~1_combout  = (!\u0_state_trans_model|Mux22~2_combout  & ((\u0_state_trans_model|Add26~0_combout  $ (!\u0_state_trans_model|time_cnt [4])) # (!\u0_state_trans_model|LessThan1~1_combout )))

	.dataa(\u0_state_trans_model|Add26~0_combout ),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|Mux22~2_combout ),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~1 .lut_mask = 16'h090F;
defparam \u0_state_trans_model|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \u0_state_trans_model|time_cnt[4] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|Mux13~1_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[4] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux12~2 (
// Equation(s):
// \u0_state_trans_model|Mux12~2_combout  = (\u0_state_trans_model|LessThan1~1_combout  & (\u0_state_trans_model|time_cnt [5] $ (((\u0_state_trans_model|time_cnt [4] & !\u0_state_trans_model|Add26~0_combout )))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|Add26~0_combout ),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~2 .lut_mask = 16'hA600;
defparam \u0_state_trans_model|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N23
dffeas \u0_state_trans_model|time_cnt[5] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|Mux12~2_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[5] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \u0_state_trans_model|LessThan1~0 (
// Equation(s):
// \u0_state_trans_model|LessThan1~0_combout  = (\u0_state_trans_model|time_cnt [2]) # (((\u0_state_trans_model|time_cnt [5]) # (\u0_state_trans_model|time_cnt [1])) # (!\u0_state_trans_model|time_cnt [4]))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|time_cnt [5]),
	.datad(\u0_state_trans_model|time_cnt [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan1~0 .lut_mask = 16'hFFFB;
defparam \u0_state_trans_model|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Add26~1 (
// Equation(s):
// \u0_state_trans_model|Add26~1_combout  = \u0_state_trans_model|time_cnt [3] $ (((\u0_state_trans_model|time_cnt [2]) # ((\u0_state_trans_model|time_cnt [1]) # (!\u0_state_trans_model|time_cnt [0]))))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(\u0_state_trans_model|time_cnt [1]),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|time_cnt [0]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add26~1 .lut_mask = 16'h1E0F;
defparam \u0_state_trans_model|Add26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|n_time~11 (
// Equation(s):
// \u0_state_trans_model|n_time~11_combout  = (!\u0_state_trans_model|Add26~1_combout  & ((\u0_state_trans_model|LessThan1~0_combout ) # (\u0_state_trans_model|time_cnt [3])))

	.dataa(\u0_state_trans_model|LessThan1~0_combout ),
	.datab(gnd),
	.datac(\u0_state_trans_model|Add26~1_combout ),
	.datad(\u0_state_trans_model|time_cnt [3]),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~11_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~11 .lut_mask = 16'h0F0A;
defparam \u0_state_trans_model|n_time~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \u0_state_trans_model|time_cnt[3] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u0_state_trans_model|n_time~11_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|time_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|time_cnt[3] .is_wysiwyg = "true";
defparam \u0_state_trans_model|time_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \u0_state_trans_model|LessThan1~1 (
// Equation(s):
// \u0_state_trans_model|LessThan1~1_combout  = (\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|LessThan1~1 .lut_mask = 16'hFFCC;
defparam \u0_state_trans_model|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N2
cycloneive_lcell_comb \u0_state_trans_model|Mux1~0 (
// Equation(s):
// \u0_state_trans_model|Mux1~0_combout  = \u0_state_trans_model|state [1] $ (((!\u0_state_trans_model|time_cnt [3] & (\u0_state_trans_model|state [0] & !\u0_state_trans_model|LessThan1~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux1~0 .lut_mask = 16'hF0B4;
defparam \u0_state_trans_model|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N3
dffeas \u0_state_trans_model|state[1] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|state[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \u0_state_trans_model|state[2]~0 (
// Equation(s):
// \u0_state_trans_model|state[2]~0_combout  = \u0_state_trans_model|state [2] $ (((!\u0_state_trans_model|LessThan1~1_combout  & (\u0_state_trans_model|state [1] & \u0_state_trans_model|state [0]))))

	.dataa(\u0_state_trans_model|LessThan1~1_combout ),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|state [0]),
	.cin(gnd),
	.combout(\u0_state_trans_model|state[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|state[2]~0 .lut_mask = 16'hB4F0;
defparam \u0_state_trans_model|state[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \u0_state_trans_model|state[2] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|state[2]~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|state[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \u0_state_trans_model|e_time[8]~0 (
// Equation(s):
// \u0_state_trans_model|e_time[8]~0_combout  = (\u0_state_trans_model|LessThan1~1_combout ) # ((\u0_state_trans_model|state [1]) # ((\u0_state_trans_model|state [0] & !\u0_state_trans_model|state [2])))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|e_time[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|e_time[8]~0 .lut_mask = 16'hFFCE;
defparam \u0_state_trans_model|e_time[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \u0_state_trans_model|Mux18~0 (
// Equation(s):
// \u0_state_trans_model|Mux18~0_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|state [2] $ (!\u0_state_trans_model|state [1])))

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux18~0 .lut_mask = 16'hC00C;
defparam \u0_state_trans_model|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Add16~0 (
// Equation(s):
// \u0_state_trans_model|Add16~0_combout  = \u0_state_trans_model|time_cnt [1] $ (VCC)
// \u0_state_trans_model|Add16~1  = CARRY(\u0_state_trans_model|time_cnt [1])

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add16~0_combout ),
	.cout(\u0_state_trans_model|Add16~1 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add16~0 .lut_mask = 16'h55AA;
defparam \u0_state_trans_model|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_lcell_comb \u0_state_trans_model|Add16~2 (
// Equation(s):
// \u0_state_trans_model|Add16~2_combout  = (\u0_state_trans_model|time_cnt [2] & (\u0_state_trans_model|Add16~1  & VCC)) # (!\u0_state_trans_model|time_cnt [2] & (!\u0_state_trans_model|Add16~1 ))
// \u0_state_trans_model|Add16~3  = CARRY((!\u0_state_trans_model|time_cnt [2] & !\u0_state_trans_model|Add16~1 ))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add16~1 ),
	.combout(\u0_state_trans_model|Add16~2_combout ),
	.cout(\u0_state_trans_model|Add16~3 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add16~2 .lut_mask = 16'hA505;
defparam \u0_state_trans_model|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_lcell_comb \u0_state_trans_model|Add16~4 (
// Equation(s):
// \u0_state_trans_model|Add16~4_combout  = (\u0_state_trans_model|time_cnt [3] & ((GND) # (!\u0_state_trans_model|Add16~3 ))) # (!\u0_state_trans_model|time_cnt [3] & (\u0_state_trans_model|Add16~3  $ (GND)))
// \u0_state_trans_model|Add16~5  = CARRY((\u0_state_trans_model|time_cnt [3]) # (!\u0_state_trans_model|Add16~3 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add16~3 ),
	.combout(\u0_state_trans_model|Add16~4_combout ),
	.cout(\u0_state_trans_model|Add16~5 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add16~4 .lut_mask = 16'h3CCF;
defparam \u0_state_trans_model|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cycloneive_lcell_comb \u0_state_trans_model|Add16~6 (
// Equation(s):
// \u0_state_trans_model|Add16~6_combout  = (\u0_state_trans_model|time_cnt [4] & (!\u0_state_trans_model|Add16~5 )) # (!\u0_state_trans_model|time_cnt [4] & (\u0_state_trans_model|Add16~5  & VCC))
// \u0_state_trans_model|Add16~7  = CARRY((\u0_state_trans_model|time_cnt [4] & !\u0_state_trans_model|Add16~5 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add16~5 ),
	.combout(\u0_state_trans_model|Add16~6_combout ),
	.cout(\u0_state_trans_model|Add16~7 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add16~6 .lut_mask = 16'h3C0C;
defparam \u0_state_trans_model|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cycloneive_lcell_comb \u0_state_trans_model|Add16~8 (
// Equation(s):
// \u0_state_trans_model|Add16~8_combout  = (\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add16~7  $ (GND))) # (!\u0_state_trans_model|time_cnt [5] & (!\u0_state_trans_model|Add16~7  & VCC))
// \u0_state_trans_model|Add16~9  = CARRY((\u0_state_trans_model|time_cnt [5] & !\u0_state_trans_model|Add16~7 ))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add16~7 ),
	.combout(\u0_state_trans_model|Add16~8_combout ),
	.cout(\u0_state_trans_model|Add16~9 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add16~8 .lut_mask = 16'hA50A;
defparam \u0_state_trans_model|Add16~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Add16~10 (
// Equation(s):
// \u0_state_trans_model|Add16~10_combout  = \u0_state_trans_model|Add16~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0_state_trans_model|Add16~9 ),
	.combout(\u0_state_trans_model|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add16~10 .lut_mask = 16'hF0F0;
defparam \u0_state_trans_model|Add16~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cycloneive_lcell_comb \u0_state_trans_model|Add17~0 (
// Equation(s):
// \u0_state_trans_model|Add17~0_combout  = \u0_state_trans_model|time_cnt [0] $ (GND)
// \u0_state_trans_model|Add17~1  = CARRY(!\u0_state_trans_model|time_cnt [0])

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add17~0_combout ),
	.cout(\u0_state_trans_model|Add17~1 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~0 .lut_mask = 16'hCC33;
defparam \u0_state_trans_model|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cycloneive_lcell_comb \u0_state_trans_model|Add17~2 (
// Equation(s):
// \u0_state_trans_model|Add17~2_combout  = (\u0_state_trans_model|Add16~0_combout  & (\u0_state_trans_model|Add17~1  & VCC)) # (!\u0_state_trans_model|Add16~0_combout  & (!\u0_state_trans_model|Add17~1 ))
// \u0_state_trans_model|Add17~3  = CARRY((!\u0_state_trans_model|Add16~0_combout  & !\u0_state_trans_model|Add17~1 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|Add16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~1 ),
	.combout(\u0_state_trans_model|Add17~2_combout ),
	.cout(\u0_state_trans_model|Add17~3 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~2 .lut_mask = 16'hC303;
defparam \u0_state_trans_model|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cycloneive_lcell_comb \u0_state_trans_model|Add17~4 (
// Equation(s):
// \u0_state_trans_model|Add17~4_combout  = (\u0_state_trans_model|Add16~2_combout  & ((GND) # (!\u0_state_trans_model|Add17~3 ))) # (!\u0_state_trans_model|Add16~2_combout  & (\u0_state_trans_model|Add17~3  $ (GND)))
// \u0_state_trans_model|Add17~5  = CARRY((\u0_state_trans_model|Add16~2_combout ) # (!\u0_state_trans_model|Add17~3 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|Add16~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~3 ),
	.combout(\u0_state_trans_model|Add17~4_combout ),
	.cout(\u0_state_trans_model|Add17~5 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~4 .lut_mask = 16'h3CCF;
defparam \u0_state_trans_model|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|Add17~6 (
// Equation(s):
// \u0_state_trans_model|Add17~6_combout  = (\u0_state_trans_model|Add16~4_combout  & (\u0_state_trans_model|Add17~5  & VCC)) # (!\u0_state_trans_model|Add16~4_combout  & (!\u0_state_trans_model|Add17~5 ))
// \u0_state_trans_model|Add17~7  = CARRY((!\u0_state_trans_model|Add16~4_combout  & !\u0_state_trans_model|Add17~5 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|Add16~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~5 ),
	.combout(\u0_state_trans_model|Add17~6_combout ),
	.cout(\u0_state_trans_model|Add17~7 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~6 .lut_mask = 16'hC303;
defparam \u0_state_trans_model|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_lcell_comb \u0_state_trans_model|Add17~8 (
// Equation(s):
// \u0_state_trans_model|Add17~8_combout  = (\u0_state_trans_model|Add16~6_combout  & ((GND) # (!\u0_state_trans_model|Add17~7 ))) # (!\u0_state_trans_model|Add16~6_combout  & (\u0_state_trans_model|Add17~7  $ (GND)))
// \u0_state_trans_model|Add17~9  = CARRY((\u0_state_trans_model|Add16~6_combout ) # (!\u0_state_trans_model|Add17~7 ))

	.dataa(\u0_state_trans_model|Add16~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~7 ),
	.combout(\u0_state_trans_model|Add17~8_combout ),
	.cout(\u0_state_trans_model|Add17~9 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~8 .lut_mask = 16'h5AAF;
defparam \u0_state_trans_model|Add17~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cycloneive_lcell_comb \u0_state_trans_model|Add17~10 (
// Equation(s):
// \u0_state_trans_model|Add17~10_combout  = (\u0_state_trans_model|Add16~8_combout  & (\u0_state_trans_model|Add17~9  & VCC)) # (!\u0_state_trans_model|Add16~8_combout  & (!\u0_state_trans_model|Add17~9 ))
// \u0_state_trans_model|Add17~11  = CARRY((!\u0_state_trans_model|Add16~8_combout  & !\u0_state_trans_model|Add17~9 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|Add16~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~9 ),
	.combout(\u0_state_trans_model|Add17~10_combout ),
	.cout(\u0_state_trans_model|Add17~11 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~10 .lut_mask = 16'hC303;
defparam \u0_state_trans_model|Add17~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cycloneive_lcell_comb \u0_state_trans_model|Add17~12 (
// Equation(s):
// \u0_state_trans_model|Add17~12_combout  = (\u0_state_trans_model|Add16~10_combout  & ((GND) # (!\u0_state_trans_model|Add17~11 ))) # (!\u0_state_trans_model|Add16~10_combout  & (\u0_state_trans_model|Add17~11  $ (GND)))
// \u0_state_trans_model|Add17~13  = CARRY((\u0_state_trans_model|Add16~10_combout ) # (!\u0_state_trans_model|Add17~11 ))

	.dataa(\u0_state_trans_model|Add16~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add17~11 ),
	.combout(\u0_state_trans_model|Add17~12_combout ),
	.cout(\u0_state_trans_model|Add17~13 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add17~12 .lut_mask = 16'h5AAF;
defparam \u0_state_trans_model|Add17~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cycloneive_lcell_comb \u0_state_trans_model|Add17~14 (
// Equation(s):
// \u0_state_trans_model|Add17~14_combout  = !\u0_state_trans_model|Add17~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0_state_trans_model|Add17~13 ),
	.combout(\u0_state_trans_model|Add17~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add17~14 .lut_mask = 16'h0F0F;
defparam \u0_state_trans_model|Add17~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|Mux18~1 (
// Equation(s):
// \u0_state_trans_model|Mux18~1_combout  = (\u0_state_trans_model|Mux18~0_combout  & (((\u0_state_trans_model|LessThan1~1_combout  & \u0_state_trans_model|Add17~14_combout )) # (!\u0_state_trans_model|state [1])))

	.dataa(\u0_state_trans_model|Mux18~0_combout ),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add17~14_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux18~1 .lut_mask = 16'hA222;
defparam \u0_state_trans_model|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \u0_state_trans_model|Mux18~2 (
// Equation(s):
// \u0_state_trans_model|Mux18~2_combout  = (\u0_state_trans_model|Mux18~1_combout  & ((\u0_state_trans_model|state [2]) # ((\u0_state_trans_model|state [1]) # (!\u0_state_trans_model|e_time[8]~0_combout ))))

	.dataa(\u0_state_trans_model|state [2]),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|e_time[8]~0_combout ),
	.datad(\u0_state_trans_model|Mux18~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux18~2 .lut_mask = 16'hEF00;
defparam \u0_state_trans_model|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \u0_state_trans_model|e_time[8] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[8] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \u2_led_module|led~23 (
// Equation(s):
// \u2_led_module|led~23_combout  = (!\u0_state_trans_model|state [2] & !\u0_state_trans_model|state [1])

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [2]),
	.datac(gnd),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u2_led_module|led~23_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~23 .lut_mask = 16'h0033;
defparam \u2_led_module|led~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \u0_state_trans_model|Add19~0 (
// Equation(s):
// \u0_state_trans_model|Add19~0_combout  = (!\u0_state_trans_model|time_cnt [4] & (\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|time_cnt [1]) # (\u0_state_trans_model|time_cnt [2]))))

	.dataa(\u0_state_trans_model|time_cnt [4]),
	.datab(\u0_state_trans_model|time_cnt [1]),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|time_cnt [2]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add19~0 .lut_mask = 16'h5040;
defparam \u0_state_trans_model|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \u0_state_trans_model|Add19~1 (
// Equation(s):
// \u0_state_trans_model|Add19~1_combout  = (\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|time_cnt [1]) # (\u0_state_trans_model|time_cnt [2])))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(gnd),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|time_cnt [2]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add19~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add19~1 .lut_mask = 16'hF0A0;
defparam \u0_state_trans_model|Add19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \u0_state_trans_model|Add3~0 (
// Equation(s):
// \u0_state_trans_model|Add3~0_combout  = \u0_state_trans_model|time_cnt [4] $ (\u0_state_trans_model|Add19~1_combout  $ (GND))
// \u0_state_trans_model|Add3~1  = CARRY(\u0_state_trans_model|time_cnt [4] $ (!\u0_state_trans_model|Add19~1_combout ))

	.dataa(\u0_state_trans_model|time_cnt [4]),
	.datab(\u0_state_trans_model|Add19~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add3~0_combout ),
	.cout(\u0_state_trans_model|Add3~1 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add3~0 .lut_mask = 16'h6699;
defparam \u0_state_trans_model|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Add3~2 (
// Equation(s):
// \u0_state_trans_model|Add3~2_combout  = (\u0_state_trans_model|Add3~1  & (\u0_state_trans_model|time_cnt [5] $ ((!\u0_state_trans_model|Add19~0_combout )))) # (!\u0_state_trans_model|Add3~1  & ((\u0_state_trans_model|time_cnt [5] $ 
// (\u0_state_trans_model|Add19~0_combout )) # (GND)))
// \u0_state_trans_model|Add3~3  = CARRY((\u0_state_trans_model|time_cnt [5] $ (!\u0_state_trans_model|Add19~0_combout )) # (!\u0_state_trans_model|Add3~1 ))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add3~1 ),
	.combout(\u0_state_trans_model|Add3~2_combout ),
	.cout(\u0_state_trans_model|Add3~3 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add3~2 .lut_mask = 16'h969F;
defparam \u0_state_trans_model|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|Add3~4 (
// Equation(s):
// \u0_state_trans_model|Add3~4_combout  = (\u0_state_trans_model|Add3~3  & (\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add19~0_combout  & VCC))) # (!\u0_state_trans_model|Add3~3  & ((((\u0_state_trans_model|time_cnt [5] & 
// \u0_state_trans_model|Add19~0_combout )))))
// \u0_state_trans_model|Add3~5  = CARRY((\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add19~0_combout  & !\u0_state_trans_model|Add3~3 )))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add19~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add3~3 ),
	.combout(\u0_state_trans_model|Add3~4_combout ),
	.cout(\u0_state_trans_model|Add3~5 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add3~4 .lut_mask = 16'h8708;
defparam \u0_state_trans_model|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|Add3~6 (
// Equation(s):
// \u0_state_trans_model|Add3~6_combout  = \u0_state_trans_model|Add3~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0_state_trans_model|Add3~5 ),
	.combout(\u0_state_trans_model|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add3~6 .lut_mask = 16'hF0F0;
defparam \u0_state_trans_model|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux19~0 (
// Equation(s):
// \u0_state_trans_model|Mux19~0_combout  = (\u2_led_module|led~23_combout  & ((\u0_state_trans_model|e_time[8]~0_combout  & (\u0_state_trans_model|Add3~6_combout  & !\u0_state_trans_model|Mux18~1_combout )) # (!\u0_state_trans_model|e_time[8]~0_combout  & 
// ((\u0_state_trans_model|Mux18~1_combout ))))) # (!\u2_led_module|led~23_combout  & (((\u0_state_trans_model|Mux18~1_combout ))))

	.dataa(\u2_led_module|led~23_combout ),
	.datab(\u0_state_trans_model|Add3~6_combout ),
	.datac(\u0_state_trans_model|e_time[8]~0_combout ),
	.datad(\u0_state_trans_model|Mux18~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux19~0 .lut_mask = 16'h5F80;
defparam \u0_state_trans_model|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \u0_state_trans_model|e_time[7] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[7] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|e_time [7] $ (VCC)
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|e_time [7])

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|e_time [8] & (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|e_time [8] 
// & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|e_time [8] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|e_time [8] & (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|e_time 
// [8] & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|e_time [8] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout  = (\u0_state_trans_model|e_time [8] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [8]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout  = (\u0_state_trans_model|e_time [7] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [7]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \u0_state_trans_model|Add25~0 (
// Equation(s):
// \u0_state_trans_model|Add25~0_combout  = \u0_state_trans_model|time_cnt [1] $ (VCC)
// \u0_state_trans_model|Add25~1  = CARRY(\u0_state_trans_model|time_cnt [1])

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add25~0_combout ),
	.cout(\u0_state_trans_model|Add25~1 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add25~0 .lut_mask = 16'h55AA;
defparam \u0_state_trans_model|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \u0_state_trans_model|Add25~2 (
// Equation(s):
// \u0_state_trans_model|Add25~2_combout  = (\u0_state_trans_model|time_cnt [2] & (!\u0_state_trans_model|Add25~1 )) # (!\u0_state_trans_model|time_cnt [2] & ((\u0_state_trans_model|Add25~1 ) # (GND)))
// \u0_state_trans_model|Add25~3  = CARRY((!\u0_state_trans_model|Add25~1 ) # (!\u0_state_trans_model|time_cnt [2]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add25~1 ),
	.combout(\u0_state_trans_model|Add25~2_combout ),
	.cout(\u0_state_trans_model|Add25~3 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add25~2 .lut_mask = 16'h3C3F;
defparam \u0_state_trans_model|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \u0_state_trans_model|Add25~4 (
// Equation(s):
// \u0_state_trans_model|Add25~4_combout  = (\u0_state_trans_model|time_cnt [3] & (\u0_state_trans_model|Add25~3  $ (GND))) # (!\u0_state_trans_model|time_cnt [3] & (!\u0_state_trans_model|Add25~3  & VCC))
// \u0_state_trans_model|Add25~5  = CARRY((\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|Add25~3 ))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add25~3 ),
	.combout(\u0_state_trans_model|Add25~4_combout ),
	.cout(\u0_state_trans_model|Add25~5 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add25~4 .lut_mask = 16'hA50A;
defparam \u0_state_trans_model|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \u0_state_trans_model|Add25~6 (
// Equation(s):
// \u0_state_trans_model|Add25~6_combout  = (\u0_state_trans_model|time_cnt [4] & ((\u0_state_trans_model|Add25~5 ) # (GND))) # (!\u0_state_trans_model|time_cnt [4] & (!\u0_state_trans_model|Add25~5 ))
// \u0_state_trans_model|Add25~7  = CARRY((\u0_state_trans_model|time_cnt [4]) # (!\u0_state_trans_model|Add25~5 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add25~5 ),
	.combout(\u0_state_trans_model|Add25~6_combout ),
	.cout(\u0_state_trans_model|Add25~7 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add25~6 .lut_mask = 16'hC3CF;
defparam \u0_state_trans_model|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \u0_state_trans_model|Add25~8 (
// Equation(s):
// \u0_state_trans_model|Add25~8_combout  = (\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add25~7  $ (GND))) # (!\u0_state_trans_model|time_cnt [5] & (!\u0_state_trans_model|Add25~7  & VCC))
// \u0_state_trans_model|Add25~9  = CARRY((\u0_state_trans_model|time_cnt [5] & !\u0_state_trans_model|Add25~7 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add25~7 ),
	.combout(\u0_state_trans_model|Add25~8_combout ),
	.cout(\u0_state_trans_model|Add25~9 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add25~8 .lut_mask = 16'hC30C;
defparam \u0_state_trans_model|Add25~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \u0_state_trans_model|Add25~10 (
// Equation(s):
// \u0_state_trans_model|Add25~10_combout  = \u0_state_trans_model|Add25~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0_state_trans_model|Add25~9 ),
	.combout(\u0_state_trans_model|Add25~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add25~10 .lut_mask = 16'hF0F0;
defparam \u0_state_trans_model|Add25~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \u0_state_trans_model|Mux9~4 (
// Equation(s):
// \u0_state_trans_model|Mux9~4_combout  = (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add25~10_combout  & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|Add25~10_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~4 .lut_mask = 16'h3200;
defparam \u0_state_trans_model|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \u0_state_trans_model|Add19~2 (
// Equation(s):
// \u0_state_trans_model|Add19~2_combout  = ((\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|time_cnt [1]) # (\u0_state_trans_model|time_cnt [2])))) # (!\u0_state_trans_model|time_cnt [4])

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|time_cnt [2]),
	.datad(\u0_state_trans_model|time_cnt [3]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add19~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add19~2 .lut_mask = 16'hFB33;
defparam \u0_state_trans_model|Add19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux9~5 (
// Equation(s):
// \u0_state_trans_model|Mux9~5_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add19~2_combout ))) # (!\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add3~4_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add19~2_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add3~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~5 .lut_mask = 16'h8F80;
defparam \u0_state_trans_model|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux20~0 (
// Equation(s):
// \u0_state_trans_model|Mux20~0_combout  = (\u0_state_trans_model|state [1] & (\u0_state_trans_model|state [2])) # (!\u0_state_trans_model|state [1] & (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|LessThan1~1_combout  & 
// \u0_state_trans_model|Mux9~5_combout )))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Mux9~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux20~0 .lut_mask = 16'h9888;
defparam \u0_state_trans_model|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \u0_state_trans_model|Mux9~9 (
// Equation(s):
// \u0_state_trans_model|Mux9~9_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add17~12_combout  & ((\u0_state_trans_model|LessThan1~0_combout ) # (\u0_state_trans_model|time_cnt [3]))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|LessThan1~0_combout ),
	.datac(\u0_state_trans_model|Add17~12_combout ),
	.datad(\u0_state_trans_model|time_cnt [3]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~9 .lut_mask = 16'hA080;
defparam \u0_state_trans_model|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux20~1 (
// Equation(s):
// \u0_state_trans_model|Mux20~1_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Mux20~0_combout  & ((\u0_state_trans_model|Mux9~9_combout ))) # (!\u0_state_trans_model|Mux20~0_combout  & (\u0_state_trans_model|Mux9~4_combout )))) # 
// (!\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Mux20~0_combout ))))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|Mux9~4_combout ),
	.datac(\u0_state_trans_model|Mux20~0_combout ),
	.datad(\u0_state_trans_model|Mux9~9_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux20~1 .lut_mask = 16'hF858;
defparam \u0_state_trans_model|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \u0_state_trans_model|e_time[6] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[6] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout  = (\u0_state_trans_model|e_time [6] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [6]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout  = (\u0_state_trans_model|e_time [6] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [6]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout 
// ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout  
// & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout )))))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|e_time [7])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [7]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98 .lut_mask = 16'hB080;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|e_time [8])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97 .lut_mask = 16'hB080;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64 .lut_mask = 16'h5050;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|e_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \u0_state_trans_model|Mux21~0 (
// Equation(s):
// \u0_state_trans_model|Mux21~0_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [5] $ ((\u0_state_trans_model|Add19~2_combout )))) # (!\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add3~2_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add19~2_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add3~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux21~0 .lut_mask = 16'h6F60;
defparam \u0_state_trans_model|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \u0_state_trans_model|Mux12~0 (
// Equation(s):
// \u0_state_trans_model|Mux12~0_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [5] $ (((\u0_state_trans_model|time_cnt [4] & !\u0_state_trans_model|Add26~0_combout )))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add26~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~0 .lut_mask = 16'hA060;
defparam \u0_state_trans_model|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux12~1 (
// Equation(s):
// \u0_state_trans_model|Mux12~1_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|Mux12~0_combout ) # ((!\u0_state_trans_model|state [0] & \u0_state_trans_model|Add25~8_combout ))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|Add25~8_combout ),
	.datad(\u0_state_trans_model|Mux12~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~1 .lut_mask = 16'hCC40;
defparam \u0_state_trans_model|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \u0_state_trans_model|e_time[4]~1 (
// Equation(s):
// \u0_state_trans_model|e_time[4]~1_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|state [0]) # (!\u0_state_trans_model|state [2])))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(gnd),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|e_time[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|e_time[4]~1 .lut_mask = 16'hAF00;
defparam \u0_state_trans_model|e_time[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N18
cycloneive_lcell_comb \u2_led_module|Decoder0~0 (
// Equation(s):
// \u2_led_module|Decoder0~0_combout  = (\u0_state_trans_model|state [1] & \u0_state_trans_model|state [2])

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [1]),
	.datac(gnd),
	.datad(\u0_state_trans_model|state [2]),
	.cin(gnd),
	.combout(\u2_led_module|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|Decoder0~0 .lut_mask = 16'hCC00;
defparam \u2_led_module|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \u0_state_trans_model|Mux21~1 (
// Equation(s):
// \u0_state_trans_model|Mux21~1_combout  = (\u0_state_trans_model|e_time[4]~1_combout  & (\u2_led_module|Decoder0~0_combout )) # (!\u0_state_trans_model|e_time[4]~1_combout  & ((\u0_state_trans_model|Mux12~2_combout ) # ((!\u2_led_module|Decoder0~0_combout  
// & \u0_state_trans_model|Mux22~2_combout ))))

	.dataa(\u2_led_module|Decoder0~0_combout ),
	.datab(\u0_state_trans_model|Mux12~2_combout ),
	.datac(\u0_state_trans_model|Mux22~2_combout ),
	.datad(\u0_state_trans_model|e_time[4]~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux21~1 .lut_mask = 16'hAADC;
defparam \u0_state_trans_model|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|n_time~15 (
// Equation(s):
// \u0_state_trans_model|n_time~15_combout  = (\u0_state_trans_model|Add17~10_combout  & ((\u0_state_trans_model|LessThan1~0_combout ) # (\u0_state_trans_model|time_cnt [3])))

	.dataa(\u0_state_trans_model|LessThan1~0_combout ),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(\u0_state_trans_model|Add17~10_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~15_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~15 .lut_mask = 16'hEE00;
defparam \u0_state_trans_model|n_time~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux21~2 (
// Equation(s):
// \u0_state_trans_model|Mux21~2_combout  = (\u0_state_trans_model|e_time[4]~1_combout  & ((\u0_state_trans_model|Mux21~1_combout  & ((\u0_state_trans_model|n_time~15_combout ))) # (!\u0_state_trans_model|Mux21~1_combout  & 
// (\u0_state_trans_model|Mux12~1_combout )))) # (!\u0_state_trans_model|e_time[4]~1_combout  & (((\u0_state_trans_model|Mux21~1_combout ))))

	.dataa(\u0_state_trans_model|Mux12~1_combout ),
	.datab(\u0_state_trans_model|e_time[4]~1_combout ),
	.datac(\u0_state_trans_model|Mux21~1_combout ),
	.datad(\u0_state_trans_model|n_time~15_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux21~2 .lut_mask = 16'hF838;
defparam \u0_state_trans_model|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux21~3 (
// Equation(s):
// \u0_state_trans_model|Mux21~3_combout  = (\u2_led_module|led~23_combout  & (\u0_state_trans_model|LessThan1~1_combout  & (\u0_state_trans_model|Mux21~0_combout ))) # (!\u2_led_module|led~23_combout  & (((\u0_state_trans_model|Mux21~2_combout ))))

	.dataa(\u2_led_module|led~23_combout ),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|Mux21~0_combout ),
	.datad(\u0_state_trans_model|Mux21~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux21~3 .lut_mask = 16'hD580;
defparam \u0_state_trans_model|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \u0_state_trans_model|e_time[5] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux21~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[5] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout  = (\u0_state_trans_model|e_time [5] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [5]),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout  = (\u0_state_trans_model|e_time [5] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [5]),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'hC0C0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout 
// ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout  
// & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout )))))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~64_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[23]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout 
// ) # ((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93 .lut_mask = 16'hD0C0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [6])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\u0_state_trans_model|e_time [6]),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 16'hD800;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout  = (\u0_state_trans_model|e_time [5] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|e_time [5]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'hA0A0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \u0_state_trans_model|Add19~3 (
// Equation(s):
// \u0_state_trans_model|Add19~3_combout  = \u0_state_trans_model|time_cnt [4] $ ((((!\u0_state_trans_model|time_cnt [1] & !\u0_state_trans_model|time_cnt [2])) # (!\u0_state_trans_model|time_cnt [3])))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|time_cnt [4]),
	.datad(\u0_state_trans_model|time_cnt [2]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add19~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add19~3 .lut_mask = 16'hC387;
defparam \u0_state_trans_model|Add19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux22~3 (
// Equation(s):
// \u0_state_trans_model|Mux22~3_combout  = (\u0_state_trans_model|state [0] & (((!\u0_state_trans_model|Add19~3_combout ) # (!\u0_state_trans_model|LessThan1~1_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add3~0_combout  & 
// (\u0_state_trans_model|LessThan1~1_combout )))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|Add3~0_combout ),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add19~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux22~3 .lut_mask = 16'h4AEA;
defparam \u0_state_trans_model|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \u0_state_trans_model|n_time~10 (
// Equation(s):
// \u0_state_trans_model|n_time~10_combout  = (\u0_state_trans_model|time_cnt [3] & (\u0_state_trans_model|Add26~0_combout  $ ((\u0_state_trans_model|time_cnt [4])))) # (!\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|Add26~0_combout  $ 
// (\u0_state_trans_model|time_cnt [4])) # (!\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|Add26~0_combout ),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~10 .lut_mask = 16'h666F;
defparam \u0_state_trans_model|n_time~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux13~0 (
// Equation(s):
// \u0_state_trans_model|Mux13~0_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|n_time~10_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add25~6_combout  & (\u0_state_trans_model|LessThan1~1_combout )))

	.dataa(\u0_state_trans_model|Add25~6_combout ),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|n_time~10_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~0 .lut_mask = 16'hF808;
defparam \u0_state_trans_model|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux22~4 (
// Equation(s):
// \u0_state_trans_model|Mux22~4_combout  = (\u0_state_trans_model|e_time[4]~1_combout  & (((\u2_led_module|Decoder0~0_combout )))) # (!\u0_state_trans_model|e_time[4]~1_combout  & ((\u2_led_module|Decoder0~0_combout  & 
// (\u0_state_trans_model|n_time~10_combout )) # (!\u2_led_module|Decoder0~0_combout  & ((!\u0_state_trans_model|Mux13~1_combout )))))

	.dataa(\u0_state_trans_model|n_time~10_combout ),
	.datab(\u0_state_trans_model|e_time[4]~1_combout ),
	.datac(\u0_state_trans_model|Mux13~1_combout ),
	.datad(\u2_led_module|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux22~4 .lut_mask = 16'hEE03;
defparam \u0_state_trans_model|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|n_time~16 (
// Equation(s):
// \u0_state_trans_model|n_time~16_combout  = (\u0_state_trans_model|Add17~8_combout ) # ((!\u0_state_trans_model|LessThan1~0_combout  & !\u0_state_trans_model|time_cnt [3]))

	.dataa(\u0_state_trans_model|LessThan1~0_combout ),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(\u0_state_trans_model|Add17~8_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~16_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~16 .lut_mask = 16'hFF11;
defparam \u0_state_trans_model|n_time~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \u0_state_trans_model|Mux22~5 (
// Equation(s):
// \u0_state_trans_model|Mux22~5_combout  = (\u0_state_trans_model|e_time[4]~1_combout  & ((\u0_state_trans_model|Mux22~4_combout  & ((\u0_state_trans_model|n_time~16_combout ))) # (!\u0_state_trans_model|Mux22~4_combout  & 
// (\u0_state_trans_model|Mux13~0_combout )))) # (!\u0_state_trans_model|e_time[4]~1_combout  & (((\u0_state_trans_model|Mux22~4_combout ))))

	.dataa(\u0_state_trans_model|Mux13~0_combout ),
	.datab(\u0_state_trans_model|e_time[4]~1_combout ),
	.datac(\u0_state_trans_model|Mux22~4_combout ),
	.datad(\u0_state_trans_model|n_time~16_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux22~5 .lut_mask = 16'hF838;
defparam \u0_state_trans_model|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux22~6 (
// Equation(s):
// \u0_state_trans_model|Mux22~6_combout  = (\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Mux22~5_combout )))) # (!\u0_state_trans_model|state [1] & ((\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux22~5_combout ))) # 
// (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|Mux22~3_combout ))))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|Mux22~3_combout ),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|Mux22~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux22~6 .lut_mask = 16'hFE04;
defparam \u0_state_trans_model|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \u0_state_trans_model|e_time[4] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux22~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[4] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u0_state_trans_model|e_time [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [4]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u0_state_trans_model|e_time [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [4]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout 
// ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout  
// & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout )))))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~70_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[28]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout 
// ) # ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94 .lut_mask = 16'hAE00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [5])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [5]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u0_state_trans_model|e_time [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [4]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux14~4 (
// Equation(s):
// \u0_state_trans_model|Mux14~4_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add17~6_combout ) # (!\u0_state_trans_model|LessThan1~1_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|n_time~11_combout ))

	.dataa(\u0_state_trans_model|n_time~11_combout ),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add17~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~4 .lut_mask = 16'hFA3A;
defparam \u0_state_trans_model|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|Add19~4 (
// Equation(s):
// \u0_state_trans_model|Add19~4_combout  = \u0_state_trans_model|time_cnt [3] $ (((\u0_state_trans_model|time_cnt [1]) # (\u0_state_trans_model|time_cnt [2])))

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [1]),
	.datac(\u0_state_trans_model|time_cnt [2]),
	.datad(\u0_state_trans_model|time_cnt [3]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add19~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add19~4 .lut_mask = 16'h03FC;
defparam \u0_state_trans_model|Add19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux14~3 (
// Equation(s):
// \u0_state_trans_model|Mux14~3_combout  = (\u0_state_trans_model|time_cnt [3] & (((\u0_state_trans_model|Add19~4_combout )))) # (!\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|LessThan1~0_combout  & ((\u0_state_trans_model|Add19~4_combout 
// ))) # (!\u0_state_trans_model|LessThan1~0_combout  & (!\u0_state_trans_model|state [0] & !\u0_state_trans_model|Add19~4_combout ))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|Add19~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~3 .lut_mask = 16'hFC01;
defparam \u0_state_trans_model|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux14~2 (
// Equation(s):
// \u0_state_trans_model|Mux14~2_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [0] & ((!\u0_state_trans_model|Add26~1_combout ))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add25~4_combout ))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|Add25~4_combout ),
	.datad(\u0_state_trans_model|Add26~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~2 .lut_mask = 16'h40C8;
defparam \u0_state_trans_model|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux23~0 (
// Equation(s):
// \u0_state_trans_model|Mux23~0_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|state [2]) # ((\u0_state_trans_model|Mux14~2_combout )))) # (!\u0_state_trans_model|state [1] & (!\u0_state_trans_model|state [2] & 
// (\u0_state_trans_model|Mux14~3_combout )))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux14~3_combout ),
	.datad(\u0_state_trans_model|Mux14~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux23~0 .lut_mask = 16'hBA98;
defparam \u0_state_trans_model|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux23~1 (
// Equation(s):
// \u0_state_trans_model|Mux23~1_combout  = (\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux23~0_combout  & ((\u0_state_trans_model|Mux14~4_combout ))) # (!\u0_state_trans_model|Mux23~0_combout  & (\u0_state_trans_model|n_time~11_combout )))) # 
// (!\u0_state_trans_model|state [2] & (((\u0_state_trans_model|Mux23~0_combout ))))

	.dataa(\u0_state_trans_model|n_time~11_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux14~4_combout ),
	.datad(\u0_state_trans_model|Mux23~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux23~1 .lut_mask = 16'hF388;
defparam \u0_state_trans_model|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N29
dffeas \u0_state_trans_model|e_time[3] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[3] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout  = (\u0_state_trans_model|e_time [3] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [3]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout  = (\u0_state_trans_model|e_time [3] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [3]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout 
// ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout  
// & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout )))) # 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout 
// )))))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~75_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ) # ((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95 .lut_mask = 16'hF040;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [4])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u0_state_trans_model|e_time [4]),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101 .lut_mask = 16'hD080;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84 .lut_mask = 16'h5050;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout  = (\u0_state_trans_model|e_time [3] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [3]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux15~2 (
// Equation(s):
// \u0_state_trans_model|Mux15~2_combout  = ((\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add17~4_combout ))) # (!\u0_state_trans_model|state [0] & (!\u0_state_trans_model|Add26~2_combout ))) # (!\u0_state_trans_model|LessThan1~1_combout )

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|Add26~2_combout ),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add17~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~2 .lut_mask = 16'hBF1F;
defparam \u0_state_trans_model|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux15~0 (
// Equation(s):
// \u0_state_trans_model|Mux15~0_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [0] & (!\u0_state_trans_model|Add26~2_combout )) # (!\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add25~2_combout )))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|Add26~2_combout ),
	.datac(\u0_state_trans_model|Add25~2_combout ),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~0 .lut_mask = 16'h7200;
defparam \u0_state_trans_model|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux15~1 (
// Equation(s):
// \u0_state_trans_model|Mux15~1_combout  = (\u0_state_trans_model|Mux22~2_combout ) # (\u0_state_trans_model|time_cnt [2] $ (!\u0_state_trans_model|time_cnt [1]))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(gnd),
	.datac(\u0_state_trans_model|time_cnt [1]),
	.datad(\u0_state_trans_model|Mux22~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~1 .lut_mask = 16'hFFA5;
defparam \u0_state_trans_model|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \u0_state_trans_model|Mux24~0 (
// Equation(s):
// \u0_state_trans_model|Mux24~0_combout  = (\u0_state_trans_model|state [1] & (\u0_state_trans_model|state [2])) # (!\u0_state_trans_model|state [1] & ((\u0_state_trans_model|state [2] & (\u0_state_trans_model|n_time~12_combout )) # 
// (!\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux15~1_combout )))))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|n_time~12_combout ),
	.datad(\u0_state_trans_model|Mux15~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux24~0 .lut_mask = 16'hD9C8;
defparam \u0_state_trans_model|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \u0_state_trans_model|Mux24~1 (
// Equation(s):
// \u0_state_trans_model|Mux24~1_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Mux24~0_combout  & (\u0_state_trans_model|Mux15~2_combout )) # (!\u0_state_trans_model|Mux24~0_combout  & ((\u0_state_trans_model|Mux15~0_combout ))))) # 
// (!\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Mux24~0_combout ))))

	.dataa(\u0_state_trans_model|Mux15~2_combout ),
	.datab(\u0_state_trans_model|Mux15~0_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|Mux24~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux24~1 .lut_mask = 16'hAFC0;
defparam \u0_state_trans_model|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \u0_state_trans_model|e_time[2] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|e_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|e_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout 
// ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout )))) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout )))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout  & (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout  
// & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout )))) # 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout 
// )))))
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[38]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux16~0 (
// Equation(s):
// \u0_state_trans_model|Mux16~0_combout  = (\u0_state_trans_model|state [0] & (((!\u0_state_trans_model|Add26~3_combout  & \u0_state_trans_model|LessThan1~1_combout )))) # (!\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add25~0_combout ) # 
// ((!\u0_state_trans_model|LessThan1~1_combout ))))

	.dataa(\u0_state_trans_model|Add25~0_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|Add26~3_combout ),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~0 .lut_mask = 16'h2E33;
defparam \u0_state_trans_model|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux16~1 (
// Equation(s):
// \u0_state_trans_model|Mux16~1_combout  = (\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add17~2_combout ) # ((!\u0_state_trans_model|LessThan1~1_combout )))) # (!\u0_state_trans_model|state [0] & (((!\u0_state_trans_model|Add26~3_combout  & 
// \u0_state_trans_model|LessThan1~1_combout ))))

	.dataa(\u0_state_trans_model|Add17~2_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|Add26~3_combout ),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~1 .lut_mask = 16'h8BCC;
defparam \u0_state_trans_model|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux25~0 (
// Equation(s):
// \u0_state_trans_model|Mux25~0_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|Mux16~1_combout )) # (!\u0_state_trans_model|state [1]))) # (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|state [1] & 
// (\u0_state_trans_model|Mux16~0_combout )))

	.dataa(\u0_state_trans_model|state [2]),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|Mux16~0_combout ),
	.datad(\u0_state_trans_model|Mux16~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux25~0 .lut_mask = 16'hEA62;
defparam \u0_state_trans_model|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \u0_state_trans_model|Mux25~1 (
// Equation(s):
// \u0_state_trans_model|Mux25~1_combout  = (!\u0_state_trans_model|state [1] & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux25~1 .lut_mask = 16'h5454;
defparam \u0_state_trans_model|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux25~2 (
// Equation(s):
// \u0_state_trans_model|Mux25~2_combout  = (\u0_state_trans_model|Mux25~1_combout  & (\u0_state_trans_model|time_cnt [1] $ (((\u0_state_trans_model|time_cnt [0]) # (!\u0_state_trans_model|Mux25~0_combout ))))) # (!\u0_state_trans_model|Mux25~1_combout  & 
// (((\u0_state_trans_model|Mux25~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [1]),
	.datac(\u0_state_trans_model|Mux25~0_combout ),
	.datad(\u0_state_trans_model|Mux25~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux25~2 .lut_mask = 16'h63F0;
defparam \u0_state_trans_model|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N9
dffeas \u0_state_trans_model|e_time[1] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|e_time [7] $ (VCC)
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|e_time [7])

	.dataa(\u0_state_trans_model|e_time [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|e_time [8] & (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|e_time [8] 
// & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|e_time [8] & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|e_time [8] & (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|e_time 
// [8] & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|e_time [8] & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|e_time [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|e_time [7]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout  = (\u0_state_trans_model|e_time [6] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [6]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|e_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|e_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[15]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~60_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|e_time [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|e_time [8]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h5500;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[17]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|e_time [7])) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [7]),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|e_time [8])) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\u0_state_trans_model|e_time [8]),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100 .lut_mask = 16'hB080;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|e_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|e_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|e_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~68_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~66_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout )))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout 
// )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~64_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~100_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[23]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ) # ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[22]~101_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96 .lut_mask = 16'hF200;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\u0_state_trans_model|e_time [6]))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|e_time [6]),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102 .lut_mask = 16'hCA00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout  = (\u0_state_trans_model|e_time [5] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [5]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u0_state_trans_model|e_time [4] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [4]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout  = (\u0_state_trans_model|e_time [4] & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [4]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[25]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[26]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout )))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout 
// )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~96_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[28]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [5])) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [5]),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ) # ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[27]~102_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97 .lut_mask = 16'hCE00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout  = (\u0_state_trans_model|e_time [4] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|e_time [4]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'hA0A0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout  = (\u0_state_trans_model|e_time [3] & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [3]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u0_state_trans_model|e_time [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [3]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~80_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[31]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout )))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout 
// )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~76_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~75_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[33]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ) # ((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[32]~103_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98 .lut_mask = 16'hD0C0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [4])) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [4]),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout  = (\u0_state_trans_model|e_time [3] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [3]),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'hC0C0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout  = (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|e_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout  = (\u0_state_trans_model|e_time [2] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|e_time [2]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'hA0A0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~86_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~84_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout )))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout 
// )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~82_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~98_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[38]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout  = (\u0_state_trans_model|e_time [1] & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [1]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout  = (\u0_state_trans_model|e_time [1] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [1]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout ) # 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~88_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ) # ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[37]~104_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99 .lut_mask = 16'hCE00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u0_state_trans_model|e_time [3]))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|e_time [3]),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105 .lut_mask = 16'hCA00;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout  = (\u0_state_trans_model|e_time [2] & \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [2]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout )))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout  & (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout  
// & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout )))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout 
// )))))
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ) # (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89_combout  & 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99_combout  & !\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~89_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[43]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u0_state_trans_model|e_time [1]))) # 
// (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datac(\u0_state_trans_model|e_time [1]),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93 .lut_mask = 16'hF0CC;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|num[1]~1 (
// Equation(s):
// \u1_bit_seg_module|num[1]~1_combout  = (\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93_combout ))) # (!\u1_bit_seg_module|count_state [0] & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[46]~93_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|num[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|num[1]~1 .lut_mask = 16'hBB11;
defparam \u1_bit_seg_module|num[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \u0_state_trans_model|Add22~0 (
// Equation(s):
// \u0_state_trans_model|Add22~0_combout  = ((\u0_state_trans_model|time_cnt [3] & \u0_state_trans_model|time_cnt [2])) # (!\u0_state_trans_model|time_cnt [4])

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|time_cnt [2]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add22~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add22~0 .lut_mask = 16'hF333;
defparam \u0_state_trans_model|Add22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cycloneive_lcell_comb \u0_state_trans_model|Add22~1 (
// Equation(s):
// \u0_state_trans_model|Add22~1_combout  = (\u0_state_trans_model|time_cnt [2] & \u0_state_trans_model|time_cnt [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|time_cnt [2]),
	.datad(\u0_state_trans_model|time_cnt [3]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add22~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add22~1 .lut_mask = 16'hF000;
defparam \u0_state_trans_model|Add22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \u0_state_trans_model|Add23~0 (
// Equation(s):
// \u0_state_trans_model|Add23~0_combout  = \u0_state_trans_model|time_cnt [0] $ (GND)
// \u0_state_trans_model|Add23~1  = CARRY(!\u0_state_trans_model|time_cnt [0])

	.dataa(gnd),
	.datab(\u0_state_trans_model|time_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0_state_trans_model|Add23~0_combout ),
	.cout(\u0_state_trans_model|Add23~1 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~0 .lut_mask = 16'hCC33;
defparam \u0_state_trans_model|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \u0_state_trans_model|Add23~2 (
// Equation(s):
// \u0_state_trans_model|Add23~2_combout  = (\u0_state_trans_model|time_cnt [1] & (\u0_state_trans_model|Add23~1  & VCC)) # (!\u0_state_trans_model|time_cnt [1] & (!\u0_state_trans_model|Add23~1 ))
// \u0_state_trans_model|Add23~3  = CARRY((!\u0_state_trans_model|time_cnt [1] & !\u0_state_trans_model|Add23~1 ))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~1 ),
	.combout(\u0_state_trans_model|Add23~2_combout ),
	.cout(\u0_state_trans_model|Add23~3 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~2 .lut_mask = 16'hA505;
defparam \u0_state_trans_model|Add23~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \u0_state_trans_model|Add23~4 (
// Equation(s):
// \u0_state_trans_model|Add23~4_combout  = (\u0_state_trans_model|time_cnt [2] & (\u0_state_trans_model|Add23~3  $ (GND))) # (!\u0_state_trans_model|time_cnt [2] & ((GND) # (!\u0_state_trans_model|Add23~3 )))
// \u0_state_trans_model|Add23~5  = CARRY((!\u0_state_trans_model|Add23~3 ) # (!\u0_state_trans_model|time_cnt [2]))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~3 ),
	.combout(\u0_state_trans_model|Add23~4_combout ),
	.cout(\u0_state_trans_model|Add23~5 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~4 .lut_mask = 16'hA55F;
defparam \u0_state_trans_model|Add23~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \u0_state_trans_model|Add23~6 (
// Equation(s):
// \u0_state_trans_model|Add23~6_combout  = (\u0_state_trans_model|Add23~5  & ((\u0_state_trans_model|time_cnt [2] $ (\u0_state_trans_model|time_cnt [3])))) # (!\u0_state_trans_model|Add23~5  & (\u0_state_trans_model|time_cnt [2] $ 
// ((!\u0_state_trans_model|time_cnt [3]))))
// \u0_state_trans_model|Add23~7  = CARRY((!\u0_state_trans_model|Add23~5  & (\u0_state_trans_model|time_cnt [2] $ (!\u0_state_trans_model|time_cnt [3]))))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~5 ),
	.combout(\u0_state_trans_model|Add23~6_combout ),
	.cout(\u0_state_trans_model|Add23~7 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~6 .lut_mask = 16'h6909;
defparam \u0_state_trans_model|Add23~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \u0_state_trans_model|Add23~8 (
// Equation(s):
// \u0_state_trans_model|Add23~8_combout  = (\u0_state_trans_model|Add23~7  & (\u0_state_trans_model|Add22~1_combout  $ (\u0_state_trans_model|time_cnt [4] $ (VCC)))) # (!\u0_state_trans_model|Add23~7  & ((\u0_state_trans_model|Add22~1_combout  $ 
// (\u0_state_trans_model|time_cnt [4])) # (GND)))
// \u0_state_trans_model|Add23~9  = CARRY((\u0_state_trans_model|Add22~1_combout  $ (\u0_state_trans_model|time_cnt [4])) # (!\u0_state_trans_model|Add23~7 ))

	.dataa(\u0_state_trans_model|Add22~1_combout ),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~7 ),
	.combout(\u0_state_trans_model|Add23~8_combout ),
	.cout(\u0_state_trans_model|Add23~9 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~8 .lut_mask = 16'h966F;
defparam \u0_state_trans_model|Add23~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \u0_state_trans_model|Add23~10 (
// Equation(s):
// \u0_state_trans_model|Add23~10_combout  = (\u0_state_trans_model|Add23~9  & ((\u0_state_trans_model|time_cnt [5] $ (\u0_state_trans_model|Add22~0_combout )))) # (!\u0_state_trans_model|Add23~9  & (\u0_state_trans_model|time_cnt [5] $ 
// ((!\u0_state_trans_model|Add22~0_combout ))))
// \u0_state_trans_model|Add23~11  = CARRY((!\u0_state_trans_model|Add23~9  & (\u0_state_trans_model|time_cnt [5] $ (!\u0_state_trans_model|Add22~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~9 ),
	.combout(\u0_state_trans_model|Add23~10_combout ),
	.cout(\u0_state_trans_model|Add23~11 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~10 .lut_mask = 16'h6909;
defparam \u0_state_trans_model|Add23~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cycloneive_lcell_comb \u0_state_trans_model|Add23~12 (
// Equation(s):
// \u0_state_trans_model|Add23~12_combout  = (\u0_state_trans_model|Add23~11  & ((((\u0_state_trans_model|time_cnt [5] & \u0_state_trans_model|Add22~0_combout ))))) # (!\u0_state_trans_model|Add23~11  & (((\u0_state_trans_model|time_cnt [5] & 
// \u0_state_trans_model|Add22~0_combout )) # (GND)))
// \u0_state_trans_model|Add23~13  = CARRY(((\u0_state_trans_model|time_cnt [5] & \u0_state_trans_model|Add22~0_combout )) # (!\u0_state_trans_model|Add23~11 ))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|Add22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0_state_trans_model|Add23~11 ),
	.combout(\u0_state_trans_model|Add23~12_combout ),
	.cout(\u0_state_trans_model|Add23~13 ));
// synopsys translate_off
defparam \u0_state_trans_model|Add23~12 .lut_mask = 16'h788F;
defparam \u0_state_trans_model|Add23~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \u0_state_trans_model|Add23~14 (
// Equation(s):
// \u0_state_trans_model|Add23~14_combout  = !\u0_state_trans_model|Add23~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0_state_trans_model|Add23~13 ),
	.combout(\u0_state_trans_model|Add23~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Add23~14 .lut_mask = 16'h0F0F;
defparam \u0_state_trans_model|Add23~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|Mux9~6 (
// Equation(s):
// \u0_state_trans_model|Mux9~6_combout  = (\u0_state_trans_model|state [2] & (!\u0_state_trans_model|state [1] & (\u0_state_trans_model|Add23~14_combout ))) # (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|state [1] & 
// ((\u0_state_trans_model|Add17~14_combout ))))

	.dataa(\u0_state_trans_model|state [2]),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|Add23~14_combout ),
	.datad(\u0_state_trans_model|Add17~14_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~6 .lut_mask = 16'h6420;
defparam \u0_state_trans_model|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux9~10 (
// Equation(s):
// \u0_state_trans_model|Mux9~10_combout  = (\u0_state_trans_model|state [0] & (\u0_state_trans_model|Mux9~6_combout  & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|Mux9~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~10 .lut_mask = 16'hC800;
defparam \u0_state_trans_model|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \u0_state_trans_model|n_time[7] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux9~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[7] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|n_time [7] $ (VCC)
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|n_time [7])

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|n_time [7] 
// & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|n_time 
// [7] & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [7]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux9~8 (
// Equation(s):
// \u0_state_trans_model|Mux9~8_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add23~12_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [5] & (\u0_state_trans_model|Add19~2_combout )))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|Add19~2_combout ),
	.datad(\u0_state_trans_model|Add23~12_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~8 .lut_mask = 16'hEC20;
defparam \u0_state_trans_model|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux11~0 (
// Equation(s):
// \u0_state_trans_model|Mux11~0_combout  = (\u0_state_trans_model|state [2] & ((\u0_state_trans_model|state [1]) # ((\u0_state_trans_model|LessThan1~1_combout  & \u0_state_trans_model|Mux9~8_combout ))))

	.dataa(\u0_state_trans_model|state [2]),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|Mux9~8_combout ),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux11~0 .lut_mask = 16'hAA80;
defparam \u0_state_trans_model|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux9~7 (
// Equation(s):
// \u0_state_trans_model|Mux9~7_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|LessThan1~1_combout  & \u0_state_trans_model|Add17~12_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [5]))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add17~12_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux9~7 .lut_mask = 16'hE222;
defparam \u0_state_trans_model|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Mux11~1 (
// Equation(s):
// \u0_state_trans_model|Mux11~1_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Mux11~0_combout  & (\u0_state_trans_model|Mux9~4_combout )) # (!\u0_state_trans_model|Mux11~0_combout  & ((\u0_state_trans_model|Mux9~7_combout ))))) # 
// (!\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Mux11~0_combout ))))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|Mux9~4_combout ),
	.datac(\u0_state_trans_model|Mux11~0_combout ),
	.datad(\u0_state_trans_model|Mux9~7_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux11~1 .lut_mask = 16'hDAD0;
defparam \u0_state_trans_model|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \u0_state_trans_model|n_time[6] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[6] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout 
// ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout  
// & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout )))))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96 .lut_mask = 16'hB080;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \u0_state_trans_model|n_time[4]~9 (
// Equation(s):
// \u0_state_trans_model|n_time[4]~9_combout  = (!\u0_state_trans_model|state [2] & \u0_state_trans_model|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|state [1]),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time[4]~9 .lut_mask = 16'h0F00;
defparam \u0_state_trans_model|n_time[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N24
cycloneive_lcell_comb \u0_state_trans_model|n_time[4]~14 (
// Equation(s):
// \u0_state_trans_model|n_time[4]~14_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|state [2]) # (\u0_state_trans_model|state [0])))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|state [2]),
	.datac(gnd),
	.datad(\u0_state_trans_model|state [0]),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time[4]~14 .lut_mask = 16'hAA88;
defparam \u0_state_trans_model|n_time[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|s_time[5]~1 (
// Equation(s):
// \u0_state_trans_model|s_time[5]~1_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|time_cnt [3]) # ((\u0_state_trans_model|LessThan1~0_combout ) # (\u0_state_trans_model|n_time[4]~14_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(\u0_state_trans_model|LessThan1~0_combout ),
	.datac(\u0_state_trans_model|n_time[4]~9_combout ),
	.datad(\u0_state_trans_model|n_time[4]~14_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|s_time[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|s_time[5]~1 .lut_mask = 16'hF0E0;
defparam \u0_state_trans_model|s_time[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux12~4 (
// Equation(s):
// \u0_state_trans_model|Mux12~4_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add23~10_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add19~2_combout  $ ((\u0_state_trans_model|time_cnt [5]))))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|Add19~2_combout ),
	.datac(\u0_state_trans_model|time_cnt [5]),
	.datad(\u0_state_trans_model|Add23~10_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~4 .lut_mask = 16'hBE14;
defparam \u0_state_trans_model|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux12~3 (
// Equation(s):
// \u0_state_trans_model|Mux12~3_combout  = (!\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux22~2_combout ) # (\u0_state_trans_model|Mux12~2_combout )))

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux22~2_combout ),
	.datad(\u0_state_trans_model|Mux12~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~3 .lut_mask = 16'h3330;
defparam \u0_state_trans_model|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \u0_state_trans_model|Mux12~5 (
// Equation(s):
// \u0_state_trans_model|Mux12~5_combout  = (\u0_state_trans_model|Mux12~3_combout ) # ((\u0_state_trans_model|LessThan1~1_combout  & (\u0_state_trans_model|state [2] & \u0_state_trans_model|Mux12~4_combout )))

	.dataa(\u0_state_trans_model|LessThan1~1_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux12~4_combout ),
	.datad(\u0_state_trans_model|Mux12~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~5 .lut_mask = 16'hFF80;
defparam \u0_state_trans_model|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \u0_state_trans_model|Mux30~0 (
// Equation(s):
// \u0_state_trans_model|Mux30~0_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (((!\u0_state_trans_model|n_time[4]~14_combout )))) # (!\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|n_time[4]~14_combout  & 
// (\u0_state_trans_model|Mux12~1_combout )) # (!\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux12~5_combout )))))

	.dataa(\u0_state_trans_model|Mux12~1_combout ),
	.datab(\u0_state_trans_model|n_time[4]~9_combout ),
	.datac(\u0_state_trans_model|n_time[4]~14_combout ),
	.datad(\u0_state_trans_model|Mux12~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux30~0 .lut_mask = 16'h2F2C;
defparam \u0_state_trans_model|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux30~1 (
// Equation(s):
// \u0_state_trans_model|Mux30~1_combout  = (\u0_state_trans_model|s_time[5]~1_combout  & ((\u0_state_trans_model|Mux30~0_combout  & (!\u0_state_trans_model|time_cnt [5])) # (!\u0_state_trans_model|Mux30~0_combout  & ((\u0_state_trans_model|n_time~15_combout 
// ))))) # (!\u0_state_trans_model|s_time[5]~1_combout  & (((\u0_state_trans_model|Mux30~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|s_time[5]~1_combout ),
	.datac(\u0_state_trans_model|Mux30~0_combout ),
	.datad(\u0_state_trans_model|n_time~15_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux30~1 .lut_mask = 16'h7C70;
defparam \u0_state_trans_model|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \u0_state_trans_model|s_time[5] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[5] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|s_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|s_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout 
// ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout  
// & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout )))))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout 
// ) # ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92 .lut_mask = 16'hF020;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [6])) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [6]),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout  = (\u0_state_trans_model|s_time [5] & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [5]),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \u0_state_trans_model|Mux13~2 (
// Equation(s):
// \u0_state_trans_model|Mux13~2_combout  = ((\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add23~8_combout ))) # (!\u0_state_trans_model|state [0] & (!\u0_state_trans_model|Add19~3_combout ))) # (!\u0_state_trans_model|LessThan1~1_combout )

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|Add19~3_combout ),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add23~8_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~2 .lut_mask = 16'hBF1F;
defparam \u0_state_trans_model|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux13~3 (
// Equation(s):
// \u0_state_trans_model|Mux13~3_combout  = (\u0_state_trans_model|state [2] & (\u0_state_trans_model|Mux13~2_combout )) # (!\u0_state_trans_model|state [2] & ((!\u0_state_trans_model|Mux13~1_combout )))

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux13~2_combout ),
	.datad(\u0_state_trans_model|Mux13~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~3 .lut_mask = 16'hC0F3;
defparam \u0_state_trans_model|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \u0_state_trans_model|Mux31~0 (
// Equation(s):
// \u0_state_trans_model|Mux31~0_combout  = (\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux13~0_combout ) # ((\u0_state_trans_model|n_time[4]~9_combout )))) # (!\u0_state_trans_model|n_time[4]~14_combout  & 
// (((!\u0_state_trans_model|n_time[4]~9_combout  & \u0_state_trans_model|Mux13~3_combout ))))

	.dataa(\u0_state_trans_model|Mux13~0_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|n_time[4]~9_combout ),
	.datad(\u0_state_trans_model|Mux13~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux31~0 .lut_mask = 16'hCBC8;
defparam \u0_state_trans_model|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux31~1 (
// Equation(s):
// \u0_state_trans_model|Mux31~1_combout  = (\u0_state_trans_model|s_time[5]~1_combout  & ((\u0_state_trans_model|Mux31~0_combout  & ((\u0_state_trans_model|n_time~16_combout ))) # (!\u0_state_trans_model|Mux31~0_combout  & (!\u0_state_trans_model|time_cnt 
// [4])))) # (!\u0_state_trans_model|s_time[5]~1_combout  & (((\u0_state_trans_model|Mux31~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [4]),
	.datab(\u0_state_trans_model|s_time[5]~1_combout ),
	.datac(\u0_state_trans_model|n_time~16_combout ),
	.datad(\u0_state_trans_model|Mux31~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux31~1 .lut_mask = 16'hF344;
defparam \u0_state_trans_model|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \u0_state_trans_model|s_time[4] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[4] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout  = (\u0_state_trans_model|s_time [4] & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [4]),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u0_state_trans_model|s_time [4] & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [4]),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout 
// ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout  
// & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout )))))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~92_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u0_state_trans_model|s_time [5]))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u0_state_trans_model|s_time [5]),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99 .lut_mask = 16'hE200;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout 
// ) # ((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93 .lut_mask = 16'hF040;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u0_state_trans_model|s_time [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [4]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux14~5 (
// Equation(s):
// \u0_state_trans_model|Mux14~5_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add23~6_combout ))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add19~4_combout )))) # 
// (!\u0_state_trans_model|LessThan1~1_combout  & (((!\u0_state_trans_model|state [0]))))

	.dataa(\u0_state_trans_model|Add19~4_combout ),
	.datab(\u0_state_trans_model|LessThan1~1_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add23~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~5 .lut_mask = 16'hCB0B;
defparam \u0_state_trans_model|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Mux14~9 (
// Equation(s):
// \u0_state_trans_model|Mux14~9_combout  = (\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add17~6_combout ) # ((!\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|LessThan1~0_combout )))) # (!\u0_state_trans_model|state [0] & 
// (\u0_state_trans_model|time_cnt [3]))

	.dataa(\u0_state_trans_model|state [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|Add17~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~9 .lut_mask = 16'hEE46;
defparam \u0_state_trans_model|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux32~0 (
// Equation(s):
// \u0_state_trans_model|Mux32~0_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|state [1])))) # (!\u0_state_trans_model|state [2] & ((\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Mux14~9_combout ))) # 
// (!\u0_state_trans_model|state [1] & (\u0_state_trans_model|n_time~11_combout ))))

	.dataa(\u0_state_trans_model|n_time~11_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|Mux14~9_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux32~0 .lut_mask = 16'hF2C2;
defparam \u0_state_trans_model|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux32~1 (
// Equation(s):
// \u0_state_trans_model|Mux32~1_combout  = (\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux32~0_combout  & (\u0_state_trans_model|Mux14~2_combout )) # (!\u0_state_trans_model|Mux32~0_combout  & ((\u0_state_trans_model|Mux14~5_combout ))))) # 
// (!\u0_state_trans_model|state [2] & (((\u0_state_trans_model|Mux32~0_combout ))))

	.dataa(\u0_state_trans_model|Mux14~2_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux14~5_combout ),
	.datad(\u0_state_trans_model|Mux32~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux32~1 .lut_mask = 16'hBBC0;
defparam \u0_state_trans_model|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \u0_state_trans_model|s_time[3] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[3] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u0_state_trans_model|s_time [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [3]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u0_state_trans_model|s_time [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [3]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout 
// ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout  
// & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout )))))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout 
// ) # ((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94 .lut_mask = 16'hF400;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u0_state_trans_model|s_time [4]))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|s_time [4]),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100 .lut_mask = 16'hCA00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout  = (\u0_state_trans_model|s_time [3] & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|s_time [3]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \u0_state_trans_model|n_time~17 (
// Equation(s):
// \u0_state_trans_model|n_time~17_combout  = (\u0_state_trans_model|Add17~4_combout ) # ((!\u0_state_trans_model|LessThan1~0_combout  & !\u0_state_trans_model|time_cnt [3]))

	.dataa(gnd),
	.datab(\u0_state_trans_model|LessThan1~0_combout ),
	.datac(\u0_state_trans_model|time_cnt [3]),
	.datad(\u0_state_trans_model|Add17~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~17_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~17 .lut_mask = 16'hFF03;
defparam \u0_state_trans_model|n_time~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \u0_state_trans_model|Mux15~3 (
// Equation(s):
// \u0_state_trans_model|Mux15~3_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|Add23~4_combout )))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|time_cnt [2] $ ((!\u0_state_trans_model|time_cnt [1]))))

	.dataa(\u0_state_trans_model|time_cnt [2]),
	.datab(\u0_state_trans_model|time_cnt [1]),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|Add23~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~3 .lut_mask = 16'hF909;
defparam \u0_state_trans_model|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N2
cycloneive_lcell_comb \u0_state_trans_model|Mux15~4 (
// Equation(s):
// \u0_state_trans_model|Mux15~4_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux15~3_combout ))) # (!\u0_state_trans_model|state [2] & (!\u0_state_trans_model|Add26~2_combout )))) # 
// (!\u0_state_trans_model|LessThan1~1_combout  & (\u0_state_trans_model|state [2]))

	.dataa(\u0_state_trans_model|LessThan1~1_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Add26~2_combout ),
	.datad(\u0_state_trans_model|Mux15~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~4 .lut_mask = 16'hCE46;
defparam \u0_state_trans_model|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux33~0 (
// Equation(s):
// \u0_state_trans_model|Mux33~0_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (\u0_state_trans_model|n_time[4]~14_combout )) # (!\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|n_time[4]~14_combout  & 
// (\u0_state_trans_model|Mux15~0_combout )) # (!\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux15~4_combout )))))

	.dataa(\u0_state_trans_model|n_time[4]~9_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|Mux15~0_combout ),
	.datad(\u0_state_trans_model|Mux15~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux33~0 .lut_mask = 16'hD9C8;
defparam \u0_state_trans_model|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux33~1 (
// Equation(s):
// \u0_state_trans_model|Mux33~1_combout  = (\u0_state_trans_model|s_time[5]~1_combout  & ((\u0_state_trans_model|Mux33~0_combout  & (\u0_state_trans_model|n_time~17_combout )) # (!\u0_state_trans_model|Mux33~0_combout  & ((\u0_state_trans_model|time_cnt 
// [2]))))) # (!\u0_state_trans_model|s_time[5]~1_combout  & (((\u0_state_trans_model|Mux33~0_combout ))))

	.dataa(\u0_state_trans_model|n_time~17_combout ),
	.datab(\u0_state_trans_model|s_time[5]~1_combout ),
	.datac(\u0_state_trans_model|time_cnt [2]),
	.datad(\u0_state_trans_model|Mux33~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux33~1 .lut_mask = 16'hBBC0;
defparam \u0_state_trans_model|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \u0_state_trans_model|s_time[2] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout  = (\u0_state_trans_model|s_time [2] & \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|s_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout  = (\u0_state_trans_model|s_time [2] & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|s_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout 
// ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout )))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout )))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout  & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout  
// & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout )))) # 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout 
// )))))
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~94_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|n_time [7] $ (VCC)
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|n_time [7])

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|n_time [7] 
// & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|n_time 
// [7] & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout  = (\u0_state_trans_model|n_time [7] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [7]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout  = (\u0_state_trans_model|n_time [6] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [6]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout  = (\u0_state_trans_model|n_time [6] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [6]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout 
// ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout  
// & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout )))))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\u0_state_trans_model|n_time [7]))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96 .lut_mask = 16'hC0A0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux12~6 (
// Equation(s):
// \u0_state_trans_model|Mux12~6_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (!\u0_state_trans_model|time_cnt [5] & (!\u0_state_trans_model|n_time[4]~14_combout ))) # (!\u0_state_trans_model|n_time[4]~9_combout  & 
// (((\u0_state_trans_model|n_time[4]~14_combout ) # (\u0_state_trans_model|Mux12~5_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [5]),
	.datab(\u0_state_trans_model|n_time[4]~9_combout ),
	.datac(\u0_state_trans_model|n_time[4]~14_combout ),
	.datad(\u0_state_trans_model|Mux12~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~6 .lut_mask = 16'h3734;
defparam \u0_state_trans_model|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux12~7 (
// Equation(s):
// \u0_state_trans_model|Mux12~7_combout  = (\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux12~6_combout  & (\u0_state_trans_model|Mux12~1_combout )) # (!\u0_state_trans_model|Mux12~6_combout  & 
// ((\u0_state_trans_model|n_time~15_combout ))))) # (!\u0_state_trans_model|n_time[4]~14_combout  & (((\u0_state_trans_model|Mux12~6_combout ))))

	.dataa(\u0_state_trans_model|Mux12~1_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|Mux12~6_combout ),
	.datad(\u0_state_trans_model|n_time~15_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux12~7 .lut_mask = 16'hBCB0;
defparam \u0_state_trans_model|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \u0_state_trans_model|n_time[5] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux12~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[5] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout  = (\u0_state_trans_model|n_time [5] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [5]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|n_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout 
// ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout  
// & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout )))))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~96_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'h3300;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout 
// ) # ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[22]~97_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92 .lut_mask = 16'hBA00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [6])) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [6]),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h3300;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout  = (\u0_state_trans_model|n_time [5] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [5]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \u0_state_trans_model|Mux13~4 (
// Equation(s):
// \u0_state_trans_model|Mux13~4_combout  = (\u0_state_trans_model|n_time[4]~14_combout  & (((\u0_state_trans_model|n_time~16_combout ) # (!\u0_state_trans_model|n_time[4]~9_combout )))) # (!\u0_state_trans_model|n_time[4]~14_combout  & 
// (!\u0_state_trans_model|time_cnt [4] & (\u0_state_trans_model|n_time[4]~9_combout )))

	.dataa(\u0_state_trans_model|n_time[4]~14_combout ),
	.datab(\u0_state_trans_model|time_cnt [4]),
	.datac(\u0_state_trans_model|n_time[4]~9_combout ),
	.datad(\u0_state_trans_model|n_time~16_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~4 .lut_mask = 16'hBA1A;
defparam \u0_state_trans_model|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux13~5 (
// Equation(s):
// \u0_state_trans_model|Mux13~5_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (((\u0_state_trans_model|Mux13~4_combout )))) # (!\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|Mux13~4_combout  & 
// (\u0_state_trans_model|Mux13~0_combout )) # (!\u0_state_trans_model|Mux13~4_combout  & ((\u0_state_trans_model|Mux13~3_combout )))))

	.dataa(\u0_state_trans_model|Mux13~0_combout ),
	.datab(\u0_state_trans_model|n_time[4]~9_combout ),
	.datac(\u0_state_trans_model|Mux13~3_combout ),
	.datad(\u0_state_trans_model|Mux13~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux13~5 .lut_mask = 16'hEE30;
defparam \u0_state_trans_model|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N21
dffeas \u0_state_trans_model|n_time[4] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux13~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[4] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u0_state_trans_model|n_time [4] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [4]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout  = (\u0_state_trans_model|n_time [4] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [4]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout 
// ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout  
// & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[28]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout 
// ) # ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[27]~98_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93 .lut_mask = 16'hBA00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u0_state_trans_model|n_time [5]))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u0_state_trans_model|n_time [5]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99 .lut_mask = 16'hE200;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout  = (\u0_state_trans_model|n_time [4] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [4]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux14~6 (
// Equation(s):
// \u0_state_trans_model|Mux14~6_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [0] & ((\u0_state_trans_model|Add23~6_combout ))) # (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|Add19~4_combout ))))

	.dataa(\u0_state_trans_model|Add19~4_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add23~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~6 .lut_mask = 16'hE020;
defparam \u0_state_trans_model|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \u0_state_trans_model|Mux14~7 (
// Equation(s):
// \u0_state_trans_model|Mux14~7_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|state [1]) # (\u0_state_trans_model|Mux14~6_combout )))) # (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|n_time~11_combout  & 
// (!\u0_state_trans_model|state [1])))

	.dataa(\u0_state_trans_model|n_time~11_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|Mux14~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~7 .lut_mask = 16'hCEC2;
defparam \u0_state_trans_model|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \u0_state_trans_model|Mux14~8 (
// Equation(s):
// \u0_state_trans_model|Mux14~8_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Mux14~7_combout  & (\u0_state_trans_model|Mux14~2_combout )) # (!\u0_state_trans_model|Mux14~7_combout  & ((\u0_state_trans_model|Mux14~9_combout ))))) # 
// (!\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Mux14~7_combout ))))

	.dataa(\u0_state_trans_model|Mux14~2_combout ),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|Mux14~7_combout ),
	.datad(\u0_state_trans_model|Mux14~9_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux14~8 .lut_mask = 16'hBCB0;
defparam \u0_state_trans_model|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \u0_state_trans_model|n_time[3] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux14~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[3] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout  = (\u0_state_trans_model|n_time [3] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|n_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout  = (\u0_state_trans_model|n_time [3] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|n_time [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78 .lut_mask = 16'hAA00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout 
// ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout  
// & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout )))))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[33]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout 
// ) # ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[32]~99_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94 .lut_mask = 16'hF040;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [4])) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [4]),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout  = (\u0_state_trans_model|n_time [3] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [3]),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82 .lut_mask = 16'hC0C0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_lcell_comb \u0_state_trans_model|Mux15~5 (
// Equation(s):
// \u0_state_trans_model|Mux15~5_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (!\u0_state_trans_model|n_time[4]~14_combout  & (\u0_state_trans_model|time_cnt [2]))) # (!\u0_state_trans_model|n_time[4]~9_combout  & 
// ((\u0_state_trans_model|n_time[4]~14_combout ) # ((\u0_state_trans_model|Mux15~4_combout ))))

	.dataa(\u0_state_trans_model|n_time[4]~9_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|time_cnt [2]),
	.datad(\u0_state_trans_model|Mux15~4_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~5 .lut_mask = 16'h7564;
defparam \u0_state_trans_model|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux15~6 (
// Equation(s):
// \u0_state_trans_model|Mux15~6_combout  = (\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux15~5_combout  & ((\u0_state_trans_model|Mux15~0_combout ))) # (!\u0_state_trans_model|Mux15~5_combout  & 
// (\u0_state_trans_model|n_time~17_combout )))) # (!\u0_state_trans_model|n_time[4]~14_combout  & (((\u0_state_trans_model|Mux15~5_combout ))))

	.dataa(\u0_state_trans_model|n_time~17_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|Mux15~0_combout ),
	.datad(\u0_state_trans_model|Mux15~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux15~6 .lut_mask = 16'hF388;
defparam \u0_state_trans_model|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \u0_state_trans_model|n_time[2] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux15~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[2] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout  = (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|n_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|n_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout 
// ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout )))) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout )))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout  & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout  
// & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout )))) # 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout 
// )))))
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~94_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mux2~2 (
// Equation(s):
// \u1_bit_seg_module|Mux2~2_combout  = (\u1_bit_seg_module|count_state [0] & (!\u1_bit_seg_module|count_state [2])) # (!\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|count_state [2] & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )) # (!\u1_bit_seg_module|count_state [2] & ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )))))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux2~2 .lut_mask = 16'h2637;
defparam \u1_bit_seg_module|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N2
cycloneive_lcell_comb \u0_state_trans_model|n_time~18 (
// Equation(s):
// \u0_state_trans_model|n_time~18_combout  = (\u0_state_trans_model|Add17~2_combout ) # ((!\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|LessThan1~0_combout ))

	.dataa(\u0_state_trans_model|time_cnt [3]),
	.datab(gnd),
	.datac(\u0_state_trans_model|LessThan1~0_combout ),
	.datad(\u0_state_trans_model|Add17~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~18_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~18 .lut_mask = 16'hFF05;
defparam \u0_state_trans_model|n_time~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneive_lcell_comb \u0_state_trans_model|Mux16~4 (
// Equation(s):
// \u0_state_trans_model|Mux16~4_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|n_time~18_combout ))) # (!\u0_state_trans_model|n_time[4]~14_combout  & 
// (\u0_state_trans_model|time_cnt [1])))) # (!\u0_state_trans_model|n_time[4]~9_combout  & (((\u0_state_trans_model|n_time[4]~14_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(\u0_state_trans_model|n_time[4]~9_combout ),
	.datac(\u0_state_trans_model|n_time[4]~14_combout ),
	.datad(\u0_state_trans_model|n_time~18_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~4 .lut_mask = 16'hF838;
defparam \u0_state_trans_model|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \u0_state_trans_model|Mux16~2 (
// Equation(s):
// \u0_state_trans_model|Mux16~2_combout  = (\u0_state_trans_model|state [0] & (((\u0_state_trans_model|LessThan1~1_combout  & \u0_state_trans_model|Add23~2_combout )))) # (!\u0_state_trans_model|state [0] & (!\u0_state_trans_model|time_cnt [1]))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|LessThan1~1_combout ),
	.datad(\u0_state_trans_model|Add23~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~2 .lut_mask = 16'hD111;
defparam \u0_state_trans_model|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux16~3 (
// Equation(s):
// \u0_state_trans_model|Mux16~3_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|Mux16~2_combout )))) # (!\u0_state_trans_model|state [2] & (((!\u0_state_trans_model|Add26~3_combout )) # (!\u0_state_trans_model|LessThan1~1_combout )))

	.dataa(\u0_state_trans_model|LessThan1~1_combout ),
	.datab(\u0_state_trans_model|Add26~3_combout ),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|Mux16~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~3 .lut_mask = 16'hF707;
defparam \u0_state_trans_model|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \u0_state_trans_model|Mux16~5 (
// Equation(s):
// \u0_state_trans_model|Mux16~5_combout  = (\u0_state_trans_model|n_time[4]~9_combout  & (((\u0_state_trans_model|Mux16~4_combout )))) # (!\u0_state_trans_model|n_time[4]~9_combout  & ((\u0_state_trans_model|Mux16~4_combout  & 
// (\u0_state_trans_model|Mux16~0_combout )) # (!\u0_state_trans_model|Mux16~4_combout  & ((\u0_state_trans_model|Mux16~3_combout )))))

	.dataa(\u0_state_trans_model|Mux16~0_combout ),
	.datab(\u0_state_trans_model|n_time[4]~9_combout ),
	.datac(\u0_state_trans_model|Mux16~4_combout ),
	.datad(\u0_state_trans_model|Mux16~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux16~5 .lut_mask = 16'hE3E0;
defparam \u0_state_trans_model|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \u0_state_trans_model|n_time[1] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux16~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|n_time [7] $ (VCC)
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|n_time [7])

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|n_time [7] 
// & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|n_time 
// [7] & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [7]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout  = (\u0_state_trans_model|n_time [5] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [5]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout  = (\u0_state_trans_model|n_time [5] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [5]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97 .lut_mask = 16'hB800;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [7]),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98 .lut_mask = 16'hB800;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout  = (\u0_state_trans_model|n_time [6] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [6]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout 
// ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93 .lut_mask = 16'hF020;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [6])) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [6]),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout  = (\u0_state_trans_model|n_time [5] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|n_time [5]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70 .lut_mask = 16'hA0A0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u0_state_trans_model|n_time [4] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [4]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout  = (\u0_state_trans_model|n_time [4] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|n_time [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'hAA00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [5])) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [5]),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  = (\u0_state_trans_model|n_time [4] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [4]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout  = (\u0_state_trans_model|n_time [3] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [3]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout  = (\u0_state_trans_model|n_time [3] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|n_time [3]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'h0A0A;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout )))) # 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout 
// )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout 
// ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94 .lut_mask = 16'hA0E0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95 .lut_mask = 16'hAE00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u0_state_trans_model|n_time [4]))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|n_time [4]),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101 .lut_mask = 16'hCA00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout  = (\u0_state_trans_model|n_time [3] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [3]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout  = (\u0_state_trans_model|n_time [2] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout  = (\u0_state_trans_model|n_time [2] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout )))) # 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout 
// )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout  = (\u0_state_trans_model|n_time [1] & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [1]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout  = (\u0_state_trans_model|n_time [1] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [1]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout ) # 
// (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[40]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96 .lut_mask = 16'hF200;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [3])) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [3]),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102 .lut_mask = 16'hB800;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout  = (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout  = (\u0_state_trans_model|n_time [2] & \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout )))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout  & (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout  
// & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout )))) # 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout 
// )))))
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96_combout  & 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout  & !\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mux2~0 (
// Equation(s):
// \u1_bit_seg_module|Mux2~0_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u0_state_trans_model|n_time [1]))) # 
// (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datac(\u0_state_trans_model|n_time [1]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux2~0 .lut_mask = 16'hF0CC;
defparam \u1_bit_seg_module|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux34~0 (
// Equation(s):
// \u0_state_trans_model|Mux34~0_combout  = (\u0_state_trans_model|n_time[4]~14_combout  & ((\u0_state_trans_model|Mux16~0_combout ) # ((\u0_state_trans_model|n_time[4]~9_combout )))) # (!\u0_state_trans_model|n_time[4]~14_combout  & 
// (((!\u0_state_trans_model|n_time[4]~9_combout  & \u0_state_trans_model|Mux16~3_combout ))))

	.dataa(\u0_state_trans_model|Mux16~0_combout ),
	.datab(\u0_state_trans_model|n_time[4]~14_combout ),
	.datac(\u0_state_trans_model|n_time[4]~9_combout ),
	.datad(\u0_state_trans_model|Mux16~3_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux34~0 .lut_mask = 16'hCBC8;
defparam \u0_state_trans_model|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \u0_state_trans_model|Mux34~1 (
// Equation(s):
// \u0_state_trans_model|Mux34~1_combout  = (\u0_state_trans_model|s_time[5]~1_combout  & ((\u0_state_trans_model|Mux34~0_combout  & ((\u0_state_trans_model|n_time~18_combout ))) # (!\u0_state_trans_model|Mux34~0_combout  & (\u0_state_trans_model|time_cnt 
// [1])))) # (!\u0_state_trans_model|s_time[5]~1_combout  & (((\u0_state_trans_model|Mux34~0_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [1]),
	.datab(\u0_state_trans_model|n_time~18_combout ),
	.datac(\u0_state_trans_model|s_time[5]~1_combout ),
	.datad(\u0_state_trans_model|Mux34~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux34~1 .lut_mask = 16'hCFA0;
defparam \u0_state_trans_model|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N11
dffeas \u0_state_trans_model|s_time[1] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux34~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[1] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \u0_state_trans_model|n_time [7] $ (VCC)
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\u0_state_trans_model|n_time [7])

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\u0_state_trans_model|n_time [7] 
// & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\u0_state_trans_model|n_time [7] & (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\u0_state_trans_model|n_time 
// [7] & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\u0_state_trans_model|n_time [7] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~60_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[15]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout  = (\u0_state_trans_model|n_time [7] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56 .lut_mask = 16'hC0C0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~59_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[17]~58_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[18]~57_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[16]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97 .lut_mask = 16'hD800;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\u0_state_trans_model|n_time [7])) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\u0_state_trans_model|n_time [7]),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98 .lut_mask = 16'hD800;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63 .lut_mask = 16'h3300;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|n_time [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|n_time [6]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u0_state_trans_model|s_time [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [5]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout  = (\u0_state_trans_model|s_time [5] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [5]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~66_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[20]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~64_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[21]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~62_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[23]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [6])) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [6]),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout  = (\u0_state_trans_model|s_time [5] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [5]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout  = (\u0_state_trans_model|s_time [4] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [4]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout  = (\u0_state_trans_model|s_time [4] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [4]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~72_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[25]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~71_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[26]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 
//  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout 
// ) # ((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[22]~98_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93 .lut_mask = 16'hDC00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~68_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[28]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout 
// ) # ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[27]~99_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94 .lut_mask = 16'hF200;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\u0_state_trans_model|s_time [5])) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|s_time [5]),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout  = (\u0_state_trans_model|s_time [4] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [4]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout  = (\u0_state_trans_model|s_time [3] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|s_time [3]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout  = (\u0_state_trans_model|s_time [3] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [3]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~79_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[30]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~76_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[31]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout )))) # 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout 
// )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~75_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~74_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[33]~94_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ) # ((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[32]~100_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95 .lut_mask = 16'hF040;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & (\u0_state_trans_model|s_time [4])) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|s_time [4]),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout  = (\u0_state_trans_model|s_time [3] & \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\u0_state_trans_model|s_time [3]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82 .lut_mask = 16'hA0A0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout  = (\u0_state_trans_model|s_time [2] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|s_time [2]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & \u0_state_trans_model|s_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~85_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[35]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~83_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[36]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout )))) # 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout 
// )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~81_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~80_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[38]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout  = (\u0_state_trans_model|s_time [1] & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|s_time [1]),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87 .lut_mask = 16'h0C0C;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|s_time [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [1]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout  = (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout ) # 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  = CARRY((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout 
// ))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~87_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[40]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ) # ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96 .lut_mask = 16'hC0E0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u0_state_trans_model|s_time [3]))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|s_time [3]),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102 .lut_mask = 16'hC0A0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout  = (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|s_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 
//  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout )))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout  & (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout  
// & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .lut_mask = 16'hE101;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout )))) # 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & ((((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout 
// )))))
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3  & 
// ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96_combout  & 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout  & !\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 )))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[43]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 ),
	.combout(),
	.cout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \u1_bit_seg_module|Mux2~1 (
// Equation(s):
// \u1_bit_seg_module|Mux2~1_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\u0_state_trans_model|s_time [1])) # 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout )))

	.dataa(\u0_state_trans_model|s_time [1]),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux2~1 .lut_mask = 16'hAAF0;
defparam \u1_bit_seg_module|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mux2~3 (
// Equation(s):
// \u1_bit_seg_module|Mux2~3_combout  = (\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|Mux2~2_combout  & (\u1_bit_seg_module|Mux2~0_combout )) # (!\u1_bit_seg_module|Mux2~2_combout  & ((\u1_bit_seg_module|Mux2~1_combout ))))) # 
// (!\u1_bit_seg_module|count_state [0] & (\u1_bit_seg_module|Mux2~2_combout ))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|Mux2~2_combout ),
	.datac(\u1_bit_seg_module|Mux2~0_combout ),
	.datad(\u1_bit_seg_module|Mux2~1_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux2~3 .lut_mask = 16'hE6C4;
defparam \u1_bit_seg_module|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \u1_bit_seg_module|num[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|num[1]~1_combout ),
	.asdata(\u1_bit_seg_module|Mux2~3_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1_bit_seg_module|count_state [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|num[1] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N14
cycloneive_lcell_comb \u0_state_trans_model|Mux17~4 (
// Equation(s):
// \u0_state_trans_model|Mux17~4_combout  = (\u0_state_trans_model|LessThan1~1_combout  & ((\u0_state_trans_model|state [1] & ((\u0_state_trans_model|Add17~0_combout ))) # (!\u0_state_trans_model|state [1] & (\u0_state_trans_model|time_cnt [0]))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|Add17~0_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~4 .lut_mask = 16'hCA00;
defparam \u0_state_trans_model|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \u0_state_trans_model|Mux17~3 (
// Equation(s):
// \u0_state_trans_model|Mux17~3_combout  = \u0_state_trans_model|state [1] $ (((!\u0_state_trans_model|time_cnt [0] & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~3 .lut_mask = 16'hA5B4;
defparam \u0_state_trans_model|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \u0_state_trans_model|n_time~13 (
// Equation(s):
// \u0_state_trans_model|n_time~13_combout  = ((!\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|LessThan1~0_combout )) # (!\u0_state_trans_model|time_cnt [0])

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(gnd),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time~13_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time~13 .lut_mask = 16'h5577;
defparam \u0_state_trans_model|n_time~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N8
cycloneive_lcell_comb \u0_state_trans_model|Mux26~0 (
// Equation(s):
// \u0_state_trans_model|Mux26~0_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|state [0])))) # (!\u0_state_trans_model|state [2] & ((\u0_state_trans_model|state [0] & (\u0_state_trans_model|Mux17~3_combout )) # 
// (!\u0_state_trans_model|state [0] & ((\u0_state_trans_model|n_time~13_combout )))))

	.dataa(\u0_state_trans_model|Mux17~3_combout ),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|n_time~13_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux26~0 .lut_mask = 16'hE3E0;
defparam \u0_state_trans_model|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N2
cycloneive_lcell_comb \u0_state_trans_model|Mux17~2 (
// Equation(s):
// \u0_state_trans_model|Mux17~2_combout  = (\u0_state_trans_model|time_cnt [3] & (!\u0_state_trans_model|time_cnt [0])) # (!\u0_state_trans_model|time_cnt [3] & ((\u0_state_trans_model|LessThan1~0_combout  & (!\u0_state_trans_model|time_cnt [0])) # 
// (!\u0_state_trans_model|LessThan1~0_combout  & ((\u0_state_trans_model|state [1])))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~2 .lut_mask = 16'h5574;
defparam \u0_state_trans_model|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N4
cycloneive_lcell_comb \u0_state_trans_model|Mux26~1 (
// Equation(s):
// \u0_state_trans_model|Mux26~1_combout  = (\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux26~0_combout  & (\u0_state_trans_model|Mux17~4_combout )) # (!\u0_state_trans_model|Mux26~0_combout  & ((!\u0_state_trans_model|Mux17~2_combout ))))) # 
// (!\u0_state_trans_model|state [2] & (((\u0_state_trans_model|Mux26~0_combout ))))

	.dataa(\u0_state_trans_model|state [2]),
	.datab(\u0_state_trans_model|Mux17~4_combout ),
	.datac(\u0_state_trans_model|Mux26~0_combout ),
	.datad(\u0_state_trans_model|Mux17~2_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux26~1 .lut_mask = 16'hD0DA;
defparam \u0_state_trans_model|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N5
dffeas \u0_state_trans_model|e_time[0] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|e_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|e_time[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|e_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ) # ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[37]~101_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96 .lut_mask = 16'hA0A8;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87_combout  = (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87 .lut_mask = 16'h5500;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\u0_state_trans_model|e_time [3])) # (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|e_time [3]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102 .lut_mask = 16'hA0C0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89_combout  = (\u0_state_trans_model|e_time [2] & \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u0_state_trans_model|e_time [2]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89 .lut_mask = 16'hCC00;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91_combout  = (\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|e_time [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|e_time [1]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92_combout  = (\u0_state_trans_model|e_time [1] & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|e_time [1]),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91_combout ) # 
// (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[40]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & 
// ((\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88_combout ) # (\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102_combout ))))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~88_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96_combout  & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87_combout  & !\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~96_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|StageOut[43]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|num[0]~0 (
// Equation(s):
// \u1_bit_seg_module|num[0]~0_combout  = (\u1_bit_seg_module|count_state [0] & (\u0_state_trans_model|e_time [0])) # (!\u1_bit_seg_module|count_state [0] & ((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))

	.dataa(\u0_state_trans_model|e_time [0]),
	.datab(\u1_bit_seg_module|count_state [0]),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|num[0]~0 .lut_mask = 16'h88BB;
defparam \u1_bit_seg_module|num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N26
cycloneive_lcell_comb \u0_state_trans_model|Mux17~9 (
// Equation(s):
// \u0_state_trans_model|Mux17~9_combout  = (\u0_state_trans_model|state [2] & (((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))) # (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|state [1]))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~9 .lut_mask = 16'hFACA;
defparam \u0_state_trans_model|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N20
cycloneive_lcell_comb \u0_state_trans_model|Mux17~8 (
// Equation(s):
// \u0_state_trans_model|Mux17~8_combout  = (\u0_state_trans_model|time_cnt [0]) # ((\u0_state_trans_model|state [2]) # ((!\u0_state_trans_model|time_cnt [3] & !\u0_state_trans_model|LessThan1~0_combout )))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~8 .lut_mask = 16'hFAFB;
defparam \u0_state_trans_model|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N30
cycloneive_lcell_comb \u0_state_trans_model|n_time[0]~0 (
// Equation(s):
// \u0_state_trans_model|n_time[0]~0_combout  = (\u0_state_trans_model|Mux17~9_combout  & (!\u0_state_trans_model|time_cnt [0])) # (!\u0_state_trans_model|Mux17~9_combout  & ((\u0_state_trans_model|Mux17~8_combout )))

	.dataa(\u0_state_trans_model|Mux17~9_combout ),
	.datab(\u0_state_trans_model|time_cnt [0]),
	.datac(gnd),
	.datad(\u0_state_trans_model|Mux17~8_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|n_time[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|n_time[0]~0 .lut_mask = 16'h7722;
defparam \u0_state_trans_model|n_time[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N0
cycloneive_lcell_comb \u0_state_trans_model|Mux17~6 (
// Equation(s):
// \u0_state_trans_model|Mux17~6_combout  = (\u0_state_trans_model|state [1] & ((\u0_state_trans_model|time_cnt [0]) # ((!\u0_state_trans_model|LessThan1~1_combout )))) # (!\u0_state_trans_model|state [1] & (((\u0_state_trans_model|Add23~0_combout  & 
// \u0_state_trans_model|LessThan1~1_combout ))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|Add23~0_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~6 .lut_mask = 16'hACF0;
defparam \u0_state_trans_model|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N22
cycloneive_lcell_comb \u0_state_trans_model|Mux17~7 (
// Equation(s):
// \u0_state_trans_model|Mux17~7_combout  = (\u0_state_trans_model|state [2] & ((\u0_state_trans_model|Mux17~6_combout ))) # (!\u0_state_trans_model|state [2] & (\u0_state_trans_model|Mux17~4_combout ))

	.dataa(gnd),
	.datab(\u0_state_trans_model|state [2]),
	.datac(\u0_state_trans_model|Mux17~4_combout ),
	.datad(\u0_state_trans_model|Mux17~6_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~7 .lut_mask = 16'hFC30;
defparam \u0_state_trans_model|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N31
dffeas \u0_state_trans_model|n_time[0] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|n_time[0]~0_combout ),
	.asdata(\u0_state_trans_model|Mux17~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0_state_trans_model|state [0]),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|n_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|n_time[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|n_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N6
cycloneive_lcell_comb \u0_state_trans_model|Mux17~5 (
// Equation(s):
// \u0_state_trans_model|Mux17~5_combout  = \u0_state_trans_model|state [2] $ (((!\u0_state_trans_model|time_cnt [0] & ((\u0_state_trans_model|time_cnt [3]) # (\u0_state_trans_model|LessThan1~0_combout )))))

	.dataa(\u0_state_trans_model|time_cnt [0]),
	.datab(\u0_state_trans_model|time_cnt [3]),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\u0_state_trans_model|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|Mux17~5 .lut_mask = 16'hA5B4;
defparam \u0_state_trans_model|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N16
cycloneive_lcell_comb \u0_state_trans_model|s_time[0]~0 (
// Equation(s):
// \u0_state_trans_model|s_time[0]~0_combout  = (\u0_state_trans_model|state [1] & (\u0_state_trans_model|n_time~13_combout )) # (!\u0_state_trans_model|state [1] & ((!\u0_state_trans_model|Mux17~5_combout )))

	.dataa(\u0_state_trans_model|state [1]),
	.datab(\u0_state_trans_model|n_time~13_combout ),
	.datac(gnd),
	.datad(\u0_state_trans_model|Mux17~5_combout ),
	.cin(gnd),
	.combout(\u0_state_trans_model|s_time[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0_state_trans_model|s_time[0]~0 .lut_mask = 16'h88DD;
defparam \u0_state_trans_model|s_time[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N17
dffeas \u0_state_trans_model|s_time[0] (
	.clk(\u0_state_trans_model|clk_t~clkctrl_outclk ),
	.d(\u0_state_trans_model|s_time[0]~0_combout ),
	.asdata(\u0_state_trans_model|Mux17~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0_state_trans_model|state [0]),
	.ena(\sys_rst_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0_state_trans_model|s_time [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0_state_trans_model|s_time[0] .is_wysiwyg = "true";
defparam \u0_state_trans_model|s_time[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Mux3~0 (
// Equation(s):
// \u1_bit_seg_module|Mux3~0_combout  = (\u1_bit_seg_module|count_state [2] & (((\u0_state_trans_model|s_time [0]) # (!\u1_bit_seg_module|count_state [0])))) # (!\u1_bit_seg_module|count_state [2] & (\u0_state_trans_model|n_time [0] & 
// ((\u1_bit_seg_module|count_state [0]))))

	.dataa(\u0_state_trans_model|n_time [0]),
	.datab(\u0_state_trans_model|s_time [0]),
	.datac(\u1_bit_seg_module|count_state [2]),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux3~0 .lut_mask = 16'hCAF0;
defparam \u1_bit_seg_module|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ) # ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95 .lut_mask = 16'hF020;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\u0_state_trans_model|s_time [3]))) # (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(\u0_state_trans_model|s_time [3]),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101 .lut_mask = 16'hC0A0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|s_time [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90_combout  = (\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|s_time [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [1]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91_combout  = (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & \u0_state_trans_model|s_time [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datad(\u0_state_trans_model|s_time [1]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91 .lut_mask = 16'h0F00;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90_combout ) # 
// (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91_combout ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~90_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[41]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & 
// ((\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101_combout ) # (\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~101_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86_combout  & !\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~95_combout ),
	.datab(\u1_bit_seg_module|Div2|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ) # ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[37]~100_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95 .lut_mask = 16'hF400;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86 .lut_mask = 16'h00CC;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\u0_state_trans_model|n_time [3])) # (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))))

	.dataa(\u0_state_trans_model|n_time [3]),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101 .lut_mask = 16'hAC00;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89_combout  = (\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  & 
// !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89 .lut_mask = 16'h00AA;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88_combout  = (\u0_state_trans_model|n_time [2] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [2]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91_combout  = (\u0_state_trans_model|n_time [1] & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [1]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91 .lut_mask = 16'h00F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90_combout  = (\u0_state_trans_model|n_time [1] & \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0_state_trans_model|n_time [1]),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90 .lut_mask = 16'hF000;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout  = CARRY((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91_combout ) # 
// (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90_combout ))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~91_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[40]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~89_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[41]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout  & 
// ((\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ) # (\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~87_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[42]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .lut_mask = 16'h000E;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout  = CARRY((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95_combout  & 
// (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86_combout  & !\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout )))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~95_combout ),
	.datab(\u1_bit_seg_module|Div0|auto_generated|divider|divider|StageOut[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5_cout ),
	.combout(),
	.cout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ));
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .lut_mask = 16'h0001;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 (
// Equation(s):
// \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  = \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout ),
	.combout(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mux3~1 (
// Equation(s):
// \u1_bit_seg_module|Mux3~1_combout  = (\u1_bit_seg_module|Mux3~0_combout  & ((\u1_bit_seg_module|count_state [0]) # ((!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))) # (!\u1_bit_seg_module|Mux3~0_combout  & 
// (!\u1_bit_seg_module|count_state [0] & ((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Mux3~0_combout ),
	.datab(\u1_bit_seg_module|count_state [0]),
	.datac(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux3~1 .lut_mask = 16'h8A9B;
defparam \u1_bit_seg_module|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \u1_bit_seg_module|num[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|num[0]~0_combout ),
	.asdata(\u1_bit_seg_module|Mux3~1_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1_bit_seg_module|count_state [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|num[0] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout 
// ) # ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~90_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[42]~105_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95 .lut_mask = 16'hFACC;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \u1_bit_seg_module|num[3]~3 (
// Equation(s):
// \u1_bit_seg_module|num[3]~3_combout  = (\u1_bit_seg_module|count_state [0] & (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95_combout )) # (!\u1_bit_seg_module|count_state [0] & 
// ((!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[48]~95_combout ),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|count_state [0]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|num[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|num[3]~3 .lut_mask = 16'hAA33;
defparam \u1_bit_seg_module|num[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~7 (
// Equation(s):
// \u1_bit_seg_module|Mux0~7_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ) # ((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  & 
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~7 .lut_mask = 16'hF3F0;
defparam \u1_bit_seg_module|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~2 (
// Equation(s):
// \u1_bit_seg_module|Mux0~2_combout  = (\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|Mux0~7_combout ) # ((!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout )))) # (!\u1_bit_seg_module|count_state [0] & 
// (((!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|Mux0~7_combout ),
	.datac(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~2 .lut_mask = 16'h8DAF;
defparam \u1_bit_seg_module|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~5 (
// Equation(s):
// \u1_bit_seg_module|Mux0~5_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ) # 
// (!\u1_bit_seg_module|count_state [0]))

	.dataa(gnd),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.datac(\u1_bit_seg_module|count_state [0]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~5 .lut_mask = 16'hFFCF;
defparam \u1_bit_seg_module|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~3 (
// Equation(s):
// \u1_bit_seg_module|Mux0~3_combout  = (\u1_bit_seg_module|count_state [0] & (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ) # (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout )))) # 
// (!\u1_bit_seg_module|count_state [0] & (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~89_combout ),
	.datac(\u1_bit_seg_module|count_state [0]),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[42]~102_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~3 .lut_mask = 16'hF5C5;
defparam \u1_bit_seg_module|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~4 (
// Equation(s):
// \u1_bit_seg_module|Mux0~4_combout  = (\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & (\u1_bit_seg_module|Mux0~3_combout )) # 
// (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ))))) # (!\u1_bit_seg_module|count_state [0] & 
// (\u1_bit_seg_module|Mux0~3_combout ))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|Mux0~3_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~4 .lut_mask = 16'hCEC4;
defparam \u1_bit_seg_module|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \u1_bit_seg_module|Mux0~6 (
// Equation(s):
// \u1_bit_seg_module|Mux0~6_combout  = (\u1_bit_seg_module|count_state [2] & (((\u1_bit_seg_module|Mux0~4_combout )))) # (!\u1_bit_seg_module|count_state [2] & (\u1_bit_seg_module|Mux0~2_combout  & (\u1_bit_seg_module|Mux0~5_combout )))

	.dataa(\u1_bit_seg_module|Mux0~2_combout ),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|Mux0~5_combout ),
	.datad(\u1_bit_seg_module|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux0~6 .lut_mask = 16'hEC20;
defparam \u1_bit_seg_module|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \u1_bit_seg_module|num[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|num[3]~3_combout ),
	.asdata(\u1_bit_seg_module|Mux0~6_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1_bit_seg_module|count_state [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|num[3] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94 (
// Equation(s):
// \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94_combout  = (\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout 
// ) # ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout )))) # (!\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~92_combout ),
	.datab(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datac(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94 .lut_mask = 16'hEEF0;
defparam \u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \u1_bit_seg_module|num[2]~2 (
// Equation(s):
// \u1_bit_seg_module|num[2]~2_combout  = (\u1_bit_seg_module|count_state [0] & ((\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94_combout ))) # (!\u1_bit_seg_module|count_state [0] & 
// (!\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))

	.dataa(\u1_bit_seg_module|count_state [0]),
	.datab(\u1_bit_seg_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\u1_bit_seg_module|Mod1|auto_generated|divider|divider|StageOut[47]~94_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|num[2]~2 .lut_mask = 16'hBB11;
defparam \u1_bit_seg_module|num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92 (
// Equation(s):
// \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92_combout  = (\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout 
// ) # ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datab(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92 .lut_mask = 16'hEEF0;
defparam \u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \u1_bit_seg_module|Mux1~0 (
// Equation(s):
// \u1_bit_seg_module|Mux1~0_combout  = (\u1_bit_seg_module|count_state [2] & (((\u1_bit_seg_module|count_state [0])))) # (!\u1_bit_seg_module|count_state [2] & ((\u1_bit_seg_module|count_state [0] & 
// ((\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92_combout ))) # (!\u1_bit_seg_module|count_state [0] & (!\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ))))

	.dataa(\u1_bit_seg_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|count_state [0]),
	.datad(\u1_bit_seg_module|Mod0|auto_generated|divider|divider|StageOut[47]~92_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux1~0 .lut_mask = 16'hF1C1;
defparam \u1_bit_seg_module|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92 (
// Equation(s):
// \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92_combout  = (\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout 
// ) # ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout )))) # (!\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout  & 
// (((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ))))

	.dataa(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~91_combout ),
	.datab(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[41]~90_combout ),
	.datac(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92 .lut_mask = 16'hEFE0;
defparam \u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \u1_bit_seg_module|Mux1~1 (
// Equation(s):
// \u1_bit_seg_module|Mux1~1_combout  = (\u1_bit_seg_module|count_state [2] & ((\u1_bit_seg_module|Mux1~0_combout  & ((\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92_combout ))) # (!\u1_bit_seg_module|Mux1~0_combout  & 
// (!\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )))) # (!\u1_bit_seg_module|count_state [2] & (((\u1_bit_seg_module|Mux1~0_combout ))))

	.dataa(\u1_bit_seg_module|Div2|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\u1_bit_seg_module|count_state [2]),
	.datac(\u1_bit_seg_module|Mux1~0_combout ),
	.datad(\u1_bit_seg_module|Mod2|auto_generated|divider|divider|StageOut[47]~92_combout ),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Mux1~1 .lut_mask = 16'hF434;
defparam \u1_bit_seg_module|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \u1_bit_seg_module|num[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|num[2]~2_combout ),
	.asdata(\u1_bit_seg_module|Mux1~1_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1_bit_seg_module|count_state [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|num[2] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \u1_bit_seg_module|segment~0 (
// Equation(s):
// \u1_bit_seg_module|segment~0_combout  = (!\u1_bit_seg_module|num [1] & (!\u1_bit_seg_module|num [3] & (\u1_bit_seg_module|num [0] $ (\u1_bit_seg_module|num [2]))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|segment~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|segment~0 .lut_mask = 16'h0104;
defparam \u1_bit_seg_module|segment~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \u1_bit_seg_module|segment[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|segment~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[0] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \u1_bit_seg_module|segment~1 (
// Equation(s):
// \u1_bit_seg_module|segment~1_combout  = (!\u1_bit_seg_module|num [3] & (\u1_bit_seg_module|num [2] & (\u1_bit_seg_module|num [1] $ (\u1_bit_seg_module|num [0]))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|segment~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|segment~1 .lut_mask = 16'h0600;
defparam \u1_bit_seg_module|segment~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \u1_bit_seg_module|segment[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|segment~1_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[1] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \u1_bit_seg_module|Decoder1~0 (
// Equation(s):
// \u1_bit_seg_module|Decoder1~0_combout  = (\u1_bit_seg_module|num [1] & (!\u1_bit_seg_module|num [0] & (!\u1_bit_seg_module|num [3] & !\u1_bit_seg_module|num [2])))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|Decoder1~0 .lut_mask = 16'h0002;
defparam \u1_bit_seg_module|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \u1_bit_seg_module|segment[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[2] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \u1_bit_seg_module|WideOr3~0 (
// Equation(s):
// \u1_bit_seg_module|WideOr3~0_combout  = (!\u1_bit_seg_module|num [3] & ((\u1_bit_seg_module|num [1] & (\u1_bit_seg_module|num [0] & \u1_bit_seg_module|num [2])) # (!\u1_bit_seg_module|num [1] & (\u1_bit_seg_module|num [0] $ (\u1_bit_seg_module|num 
// [2])))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|WideOr3~0 .lut_mask = 16'h0904;
defparam \u1_bit_seg_module|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \u1_bit_seg_module|segment[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[3] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \u1_bit_seg_module|WideOr2~0 (
// Equation(s):
// \u1_bit_seg_module|WideOr2~0_combout  = (\u1_bit_seg_module|num [1] & (\u1_bit_seg_module|num [0] & (!\u1_bit_seg_module|num [3]))) # (!\u1_bit_seg_module|num [1] & ((\u1_bit_seg_module|num [2] & ((!\u1_bit_seg_module|num [3]))) # (!\u1_bit_seg_module|num 
// [2] & (\u1_bit_seg_module|num [0]))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|WideOr2~0 .lut_mask = 16'h0D4C;
defparam \u1_bit_seg_module|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \u1_bit_seg_module|segment[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[4] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \u1_bit_seg_module|WideOr1~0 (
// Equation(s):
// \u1_bit_seg_module|WideOr1~0_combout  = (!\u1_bit_seg_module|num [3] & ((\u1_bit_seg_module|num [1] & ((\u1_bit_seg_module|num [0]) # (!\u1_bit_seg_module|num [2]))) # (!\u1_bit_seg_module|num [1] & (\u1_bit_seg_module|num [0] & !\u1_bit_seg_module|num 
// [2]))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|WideOr1~0 .lut_mask = 16'h080E;
defparam \u1_bit_seg_module|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \u1_bit_seg_module|segment[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[5] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \u1_bit_seg_module|WideOr0~0 (
// Equation(s):
// \u1_bit_seg_module|WideOr0~0_combout  = (\u1_bit_seg_module|num [1] & ((\u1_bit_seg_module|num [3]) # ((\u1_bit_seg_module|num [0] & \u1_bit_seg_module|num [2])))) # (!\u1_bit_seg_module|num [1] & ((\u1_bit_seg_module|num [3] $ (!\u1_bit_seg_module|num 
// [2]))))

	.dataa(\u1_bit_seg_module|num [1]),
	.datab(\u1_bit_seg_module|num [0]),
	.datac(\u1_bit_seg_module|num [3]),
	.datad(\u1_bit_seg_module|num [2]),
	.cin(gnd),
	.combout(\u1_bit_seg_module|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|WideOr0~0 .lut_mask = 16'hF8A5;
defparam \u1_bit_seg_module|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \u1_bit_seg_module|segment[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[6] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \u1_bit_seg_module|segment[7]~feeder (
// Equation(s):
// \u1_bit_seg_module|segment[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1_bit_seg_module|segment[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1_bit_seg_module|segment[7]~feeder .lut_mask = 16'hFFFF;
defparam \u1_bit_seg_module|segment[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \u1_bit_seg_module|segment[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u1_bit_seg_module|segment[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1_bit_seg_module|segment [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1_bit_seg_module|segment[7] .is_wysiwyg = "true";
defparam \u1_bit_seg_module|segment[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \key[1]~input (
	.i(key[1]),
	.ibar(gnd),
	.o(\key[1]~input_o ));
// synopsys translate_off
defparam \key[1]~input .bus_hold = "false";
defparam \key[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cycloneive_io_ibuf \key[0]~input (
	.i(key[0]),
	.ibar(gnd),
	.o(\key[0]~input_o ));
// synopsys translate_off
defparam \key[0]~input .bus_hold = "false";
defparam \key[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \key[2]~input (
	.i(key[2]),
	.ibar(gnd),
	.o(\key[2]~input_o ));
// synopsys translate_off
defparam \key[2]~input .bus_hold = "false";
defparam \key[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \u2_led_module|led~14 (
// Equation(s):
// \u2_led_module|led~14_combout  = (\key[1]~input_o  & (\key[0]~input_o  & !\key[2]~input_o ))

	.dataa(gnd),
	.datab(\key[1]~input_o ),
	.datac(\key[0]~input_o ),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u2_led_module|led~14_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~14 .lut_mask = 16'h00C0;
defparam \u2_led_module|led~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \u2_led_module|led~15 (
// Equation(s):
// \u2_led_module|led~15_combout  = (\key[1]~input_o  & (\key[0]~input_o  & \key[2]~input_o ))

	.dataa(gnd),
	.datab(\key[1]~input_o ),
	.datac(\key[0]~input_o ),
	.datad(\key[2]~input_o ),
	.cin(gnd),
	.combout(\u2_led_module|led~15_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~15 .lut_mask = 16'hC000;
defparam \u2_led_module|led~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \u2_led_module|led~16 (
// Equation(s):
// \u2_led_module|led~16_combout  = (\u2_led_module|led~14_combout ) # ((\u0_state_trans_model|state [0] & (\u2_led_module|led~15_combout  & \u2_led_module|Decoder0~0_combout )))

	.dataa(\u2_led_module|led~14_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u2_led_module|led~15_combout ),
	.datad(\u2_led_module|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~16_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~16 .lut_mask = 16'hEAAA;
defparam \u2_led_module|led~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \u2_led_module|led[0] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u2_led_module|led~16_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[0] .is_wysiwyg = "true";
defparam \u2_led_module|led[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \u2_led_module|led~26 (
// Equation(s):
// \u2_led_module|led~26_combout  = (\u2_led_module|led~15_combout  & (\u0_state_trans_model|state [1] & (!\u0_state_trans_model|state [0] & \u0_state_trans_model|state [2])))

	.dataa(\u2_led_module|led~15_combout ),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|state [2]),
	.cin(gnd),
	.combout(\u2_led_module|led~26_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~26 .lut_mask = 16'h0800;
defparam \u2_led_module|led~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \u2_led_module|led[1]~feeder (
// Equation(s):
// \u2_led_module|led[1]~feeder_combout  = \u2_led_module|led~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~26_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[1]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N9
dffeas \u2_led_module|led[1] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[1] .is_wysiwyg = "true";
defparam \u2_led_module|led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \u2_led_module|led~27 (
// Equation(s):
// \u2_led_module|led~27_combout  = (\u2_led_module|led~14_combout ) # ((\u0_state_trans_model|state [1] & (\u2_led_module|led~15_combout  & \u0_state_trans_model|state [2])))

	.dataa(\u2_led_module|led~14_combout ),
	.datab(\u0_state_trans_model|state [1]),
	.datac(\u2_led_module|led~15_combout ),
	.datad(\u0_state_trans_model|state [2]),
	.cin(gnd),
	.combout(\u2_led_module|led~27_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~27 .lut_mask = 16'hEAAA;
defparam \u2_led_module|led~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \u2_led_module|led[2]~feeder (
// Equation(s):
// \u2_led_module|led[2]~feeder_combout  = \u2_led_module|led~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~27_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[2]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \u2_led_module|led[2] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[2] .is_wysiwyg = "true";
defparam \u2_led_module|led[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \u2_led_module|led~17 (
// Equation(s):
// \u2_led_module|led~17_combout  = (\u2_led_module|led~14_combout ) # ((\u2_led_module|led~15_combout  & (\u0_state_trans_model|state [0] & \u0_state_trans_model|n_time[4]~9_combout )))

	.dataa(\u2_led_module|led~14_combout ),
	.datab(\u2_led_module|led~15_combout ),
	.datac(\u0_state_trans_model|state [0]),
	.datad(\u0_state_trans_model|n_time[4]~9_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~17_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~17 .lut_mask = 16'hEAAA;
defparam \u2_led_module|led~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \u2_led_module|led[3]~feeder (
// Equation(s):
// \u2_led_module|led[3]~feeder_combout  = \u2_led_module|led~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~17_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[3]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \u2_led_module|led[3] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[3] .is_wysiwyg = "true";
defparam \u2_led_module|led[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \u2_led_module|led~28 (
// Equation(s):
// \u2_led_module|led~28_combout  = (\u2_led_module|led~15_combout  & (!\u0_state_trans_model|state [0] & (\u0_state_trans_model|state [1] & !\u0_state_trans_model|state [2])))

	.dataa(\u2_led_module|led~15_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|state [2]),
	.cin(gnd),
	.combout(\u2_led_module|led~28_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~28 .lut_mask = 16'h0020;
defparam \u2_led_module|led~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N19
dffeas \u2_led_module|led[4] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u2_led_module|led~28_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[4] .is_wysiwyg = "true";
defparam \u2_led_module|led[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \u2_led_module|led~29 (
// Equation(s):
// \u2_led_module|led~29_combout  = (\u2_led_module|led~14_combout ) # ((\u2_led_module|led~15_combout  & (\u0_state_trans_model|state [1] & !\u0_state_trans_model|state [2])))

	.dataa(\u2_led_module|led~15_combout ),
	.datab(\u2_led_module|led~14_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|state [2]),
	.cin(gnd),
	.combout(\u2_led_module|led~29_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~29 .lut_mask = 16'hCCEC;
defparam \u2_led_module|led~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \u2_led_module|led[5]~feeder (
// Equation(s):
// \u2_led_module|led[5]~feeder_combout  = \u2_led_module|led~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~29_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[5]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \u2_led_module|led[5] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[5] .is_wysiwyg = "true";
defparam \u2_led_module|led[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \u2_led_module|led[6] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~16_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[6] .is_wysiwyg = "true";
defparam \u2_led_module|led[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N7
dffeas \u2_led_module|led[7] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~26_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[7] .is_wysiwyg = "true";
defparam \u2_led_module|led[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \u2_led_module|led[8] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~27_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[8] .is_wysiwyg = "true";
defparam \u2_led_module|led[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N19
dffeas \u2_led_module|led[9] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~17_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[9] .is_wysiwyg = "true";
defparam \u2_led_module|led[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \u2_led_module|led[10] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~28_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[10] .is_wysiwyg = "true";
defparam \u2_led_module|led[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \u2_led_module|led[11]~feeder (
// Equation(s):
// \u2_led_module|led[11]~feeder_combout  = \u2_led_module|led~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~29_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[11]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \u2_led_module|led[11] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[11] .is_wysiwyg = "true";
defparam \u2_led_module|led[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \u2_led_module|led~18 (
// Equation(s):
// \u2_led_module|led~18_combout  = (\key[0]~input_o  & (\key[2]~input_o  & (\u0_state_trans_model|state [2] & \key[1]~input_o )))

	.dataa(\key[0]~input_o ),
	.datab(\key[2]~input_o ),
	.datac(\u0_state_trans_model|state [2]),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u2_led_module|led~18_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~18 .lut_mask = 16'h8000;
defparam \u2_led_module|led~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \u2_led_module|led~19 (
// Equation(s):
// \u2_led_module|led~19_combout  = (\u2_led_module|led~14_combout ) # ((\u2_led_module|led~18_combout  & (!\u0_state_trans_model|state [1] & \u0_state_trans_model|state [0])))

	.dataa(\u2_led_module|led~14_combout ),
	.datab(\u2_led_module|led~18_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u0_state_trans_model|state [0]),
	.cin(gnd),
	.combout(\u2_led_module|led~19_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~19 .lut_mask = 16'hAEAA;
defparam \u2_led_module|led~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \u2_led_module|led[12] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u2_led_module|led~19_combout ),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[12] .is_wysiwyg = "true";
defparam \u2_led_module|led[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \u2_led_module|led~20 (
// Equation(s):
// \u2_led_module|led~20_combout  = (\key[0]~input_o  & !\key[1]~input_o )

	.dataa(\key[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\key[1]~input_o ),
	.cin(gnd),
	.combout(\u2_led_module|led~20_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~20 .lut_mask = 16'h00AA;
defparam \u2_led_module|led~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N20
cycloneive_lcell_comb \u2_led_module|led~21 (
// Equation(s):
// \u2_led_module|led~21_combout  = (\u2_led_module|led~20_combout ) # ((!\u0_state_trans_model|state [0] & (!\u0_state_trans_model|state [1] & \u2_led_module|led~18_combout )))

	.dataa(\u2_led_module|led~20_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u2_led_module|led~18_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~21_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~21 .lut_mask = 16'hABAA;
defparam \u2_led_module|led~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \u2_led_module|led[13]~feeder (
// Equation(s):
// \u2_led_module|led[13]~feeder_combout  = \u2_led_module|led~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~21_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[13]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \u2_led_module|led[13] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[13] .is_wysiwyg = "true";
defparam \u2_led_module|led[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \u2_led_module|led~22 (
// Equation(s):
// \u2_led_module|led~22_combout  = (\key[0]~input_o  & (((!\u0_state_trans_model|state [1] & \u2_led_module|led~18_combout )) # (!\u2_led_module|led~15_combout ))) # (!\key[0]~input_o  & (((!\u0_state_trans_model|state [1] & \u2_led_module|led~18_combout 
// ))))

	.dataa(\key[0]~input_o ),
	.datab(\u2_led_module|led~15_combout ),
	.datac(\u0_state_trans_model|state [1]),
	.datad(\u2_led_module|led~18_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~22_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~22 .lut_mask = 16'h2F22;
defparam \u2_led_module|led~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneive_lcell_comb \u2_led_module|led[14]~feeder (
// Equation(s):
// \u2_led_module|led[14]~feeder_combout  = \u2_led_module|led~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~22_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[14]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y17_N25
dffeas \u2_led_module|led[14] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[14] .is_wysiwyg = "true";
defparam \u2_led_module|led[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N16
cycloneive_lcell_comb \u2_led_module|led~24 (
// Equation(s):
// \u2_led_module|led~24_combout  = (\u2_led_module|led~14_combout ) # ((\u0_state_trans_model|state [0] & (\u2_led_module|led~15_combout  & \u2_led_module|led~23_combout )))

	.dataa(\u2_led_module|led~14_combout ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u2_led_module|led~15_combout ),
	.datad(\u2_led_module|led~23_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~24_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~24 .lut_mask = 16'hEAAA;
defparam \u2_led_module|led~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N0
cycloneive_lcell_comb \u2_led_module|led[15]~feeder (
// Equation(s):
// \u2_led_module|led[15]~feeder_combout  = \u2_led_module|led~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~24_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[15]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N1
dffeas \u2_led_module|led[15] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[15] .is_wysiwyg = "true";
defparam \u2_led_module|led[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N10
cycloneive_lcell_comb \u2_led_module|led~25 (
// Equation(s):
// \u2_led_module|led~25_combout  = ((!\u0_state_trans_model|state [0] & (\u2_led_module|led~15_combout  & \u2_led_module|led~23_combout ))) # (!\key[0]~input_o )

	.dataa(\key[0]~input_o ),
	.datab(\u0_state_trans_model|state [0]),
	.datac(\u2_led_module|led~15_combout ),
	.datad(\u2_led_module|led~23_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~25_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~25 .lut_mask = 16'h7555;
defparam \u2_led_module|led~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \u2_led_module|led[16]~feeder (
// Equation(s):
// \u2_led_module|led[16]~feeder_combout  = \u2_led_module|led~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~25_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[16]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \u2_led_module|led[16] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[16] .is_wysiwyg = "true";
defparam \u2_led_module|led[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \u2_led_module|led~30 (
// Equation(s):
// \u2_led_module|led~30_combout  = ((\key[1]~input_o  & ((\u2_led_module|led~23_combout ) # (!\key[2]~input_o )))) # (!\key[0]~input_o )

	.dataa(\key[2]~input_o ),
	.datab(\key[1]~input_o ),
	.datac(\key[0]~input_o ),
	.datad(\u2_led_module|led~23_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led~30_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led~30 .lut_mask = 16'hCF4F;
defparam \u2_led_module|led~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \u2_led_module|led[17]~feeder (
// Equation(s):
// \u2_led_module|led[17]~feeder_combout  = \u2_led_module|led~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u2_led_module|led~30_combout ),
	.cin(gnd),
	.combout(\u2_led_module|led[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u2_led_module|led[17]~feeder .lut_mask = 16'hFF00;
defparam \u2_led_module|led[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N17
dffeas \u2_led_module|led[17] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[17] .is_wysiwyg = "true";
defparam \u2_led_module|led[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \u2_led_module|led[18] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~19_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[18] .is_wysiwyg = "true";
defparam \u2_led_module|led[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N21
dffeas \u2_led_module|led[19] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~21_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[19] .is_wysiwyg = "true";
defparam \u2_led_module|led[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \u2_led_module|led[20] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~22_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[20] .is_wysiwyg = "true";
defparam \u2_led_module|led[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N17
dffeas \u2_led_module|led[21] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~24_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[21] .is_wysiwyg = "true";
defparam \u2_led_module|led[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y13_N11
dffeas \u2_led_module|led[22] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~25_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[22] .is_wysiwyg = "true";
defparam \u2_led_module|led[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y12_N11
dffeas \u2_led_module|led[23] (
	.clk(\sys_clk~inputclkctrl_outclk ),
	.d(\u2_led_module|led~30_combout ),
	.asdata(vcc),
	.clrn(\sys_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2_led_module|led [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u2_led_module|led[23] .is_wysiwyg = "true";
defparam \u2_led_module|led[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \key[3]~input (
	.i(key[3]),
	.ibar(gnd),
	.o(\key[3]~input_o ));
// synopsys translate_off
defparam \key[3]~input .bus_hold = "false";
defparam \key[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign \bit [0] = \bit[0]~output_o ;

assign \bit [1] = \bit[1]~output_o ;

assign \bit [2] = \bit[2]~output_o ;

assign \bit [3] = \bit[3]~output_o ;

assign \bit [4] = \bit[4]~output_o ;

assign \bit [5] = \bit[5]~output_o ;

assign \bit [6] = \bit[6]~output_o ;

assign \bit [7] = \bit[7]~output_o ;

assign segment[0] = \segment[0]~output_o ;

assign segment[1] = \segment[1]~output_o ;

assign segment[2] = \segment[2]~output_o ;

assign segment[3] = \segment[3]~output_o ;

assign segment[4] = \segment[4]~output_o ;

assign segment[5] = \segment[5]~output_o ;

assign segment[6] = \segment[6]~output_o ;

assign segment[7] = \segment[7]~output_o ;

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign led[3] = \led[3]~output_o ;

assign led[4] = \led[4]~output_o ;

assign led[5] = \led[5]~output_o ;

assign led[6] = \led[6]~output_o ;

assign led[7] = \led[7]~output_o ;

assign led[8] = \led[8]~output_o ;

assign led[9] = \led[9]~output_o ;

assign led[10] = \led[10]~output_o ;

assign led[11] = \led[11]~output_o ;

assign led[12] = \led[12]~output_o ;

assign led[13] = \led[13]~output_o ;

assign led[14] = \led[14]~output_o ;

assign led[15] = \led[15]~output_o ;

assign led[16] = \led[16]~output_o ;

assign led[17] = \led[17]~output_o ;

assign led[18] = \led[18]~output_o ;

assign led[19] = \led[19]~output_o ;

assign led[20] = \led[20]~output_o ;

assign led[21] = \led[21]~output_o ;

assign led[22] = \led[22]~output_o ;

assign led[23] = \led[23]~output_o ;

endmodule
