irun(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s038: Started on Sep 07, 2022 at 16:44:07 CEST
irun
	+nc64bit
	+incdir+/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+ncinput+bdw_work/sims/BASIC_V/ncverilog.do
	+nclibdirname+bdw_work/sims/BASIC_V
	-f bdw_work/sims/BASIC_V/siminfo
		bdw_work/sims/top_BASIC_V.v
		bdw_work/wrappers/fir_cosim.v
		bdw_work/modules/fir/BASIC/fir_rtl.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Mul_8Ux8U_11U_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_N_Mux_8_8_12_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Add_11Ux11U_11U_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_gen_busy_r_1.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Add_3U_4_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Add_3Ux1U_4U_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_And_1Ux1U_1U_1.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Xor_1Ux1U_1U_1.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Not_1U_1U_1.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_N_Muxb_1_2_11_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_LessThan_1U_10_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_Or_1Ux1U_1U_4.v
		bdw_work/modules/fir/BASIC/v_rtl/fir_RAM_8X8_1.v
	+libext+.v
	+define+ioConfig_PIN
	+define+BDW_RTL_fir_BASIC
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/BASIC_V/sim_BASIC_V.so
	+hubSetOption+bdr=bdw_work/sims/BASIC_V/sim.bdr
	-l bdw_work/sims/BASIC_V/bdw_sim_verilog.log

   User defined plus("+") options:
	+hubSetOption+libdef=bdw_work/sims/BASIC_V/sim_BASIC_V.so
	+hubSetOption+bdr=bdw_work/sims/BASIC_V/sim.bdr

file: bdw_work/sims/top_BASIC_V.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/fir_cosim.v
	module worklib.fir_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/fir_rtl.v
	module worklib.fir:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Mul_8Ux8U_11U_4.v
	module worklib.fir_Mul_8Ux8U_11U_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_N_Mux_8_8_12_4.v
	module worklib.fir_N_Mux_8_8_12_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Add_11Ux11U_11U_4.v
	module worklib.fir_Add_11Ux11U_11U_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_gen_busy_r_1.v
	module worklib.fir_gen_busy_r_1:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Add_3U_4_4.v
	module worklib.fir_Add_3U_4_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Add_3Ux1U_4U_4.v
	module worklib.fir_Add_3Ux1U_4U_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_And_1Ux1U_1U_1.v
	module worklib.fir_And_1Ux1U_1U_1:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Xor_1Ux1U_1U_1.v
	module worklib.fir_Xor_1Ux1U_1U_1:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Not_1U_1U_1.v
	module worklib.fir_Not_1U_1U_1:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_N_Muxb_1_2_11_4.v
	module worklib.fir_N_Muxb_1_2_11_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_LessThan_1U_10_4.v
	module worklib.fir_LessThan_1U_10_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_Or_1Ux1U_1U_4.v
	module worklib.fir_Or_1Ux1U_1U_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/fir/BASIC/v_rtl/fir_RAM_8X8_1.v
	module worklib.fir_RAM_8X8_1:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fir:v <0x7b7d36c5>
			streams:  37, words: 18054
		worklib.fir_Add_11Ux11U_11U_4:v <0x73e67895>
			streams:   2, words:   296
		worklib.fir_Add_3U_4_4:v <0x2fc15a88>
			streams:   2, words:   256
		worklib.fir_Add_3Ux1U_4U_4:v <0x069fdc5b>
			streams:   2, words:   296
		worklib.fir_And_1Ux1U_1U_1:v <0x0b181419>
			streams:   0, words:     0
		worklib.fir_LessThan_1U_10_4:v <0x43fd7193>
			streams:   1, words:   151
		worklib.fir_Mul_8Ux8U_11U_4:v <0x028e9f46>
			streams:   2, words:   322
		worklib.fir_N_Mux_8_8_12_4:v <0x5e02913f>
			streams:   2, words:   613
		worklib.fir_N_Muxb_1_2_11_4:v <0x590b8cc7>
			streams:   1, words:   261
		worklib.fir_Not_1U_1U_1:v <0x3c9dfa28>
			streams:   0, words:     0
		worklib.fir_Or_1Ux1U_1U_4:v <0x56a35764>
			streams:   0, words:     0
		worklib.fir_RAM_8X8_1:v <0x389c2b06>
			streams:   2, words:   702
		worklib.fir_Xor_1Ux1U_1U_1:v <0x6641df9a>
			streams:   0, words:     0
		worklib.fir_gen_busy_r_1:v <0x20971381>
			streams:   1, words:   118
		worklib.top:v <0x4f6e51c3>
			streams: 122, words: 101519
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                17      16
		Registers:             157     157
		Scalar wires:           34       -
		Vectored wires:         32       -
		Always blocks:          33      33
		Initial blocks:          7       7
		Cont. assignments:      15      41
		Pseudo assignments:     21      21
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
ncsim> source /opt/tools/cadence/2017-18/RHELx86/INCISIVE_15.20.038/tools/inca/files/ncsimrc
ncsim> 
ncsim> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.25-s100
ncsim: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 6978 NS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncsim(64)	15.20-s038
  HOSTNAME: es-eda.ele.tue.nl
  OPERATING SYSTEM: Linux 3.10.0-1160.15.2.el7.x86_64 #1 SMP Wed Feb 3 15:06:38 UTC 2021 x86_64
  MESSAGE: Unexpected signal #6, program terminated (null)
-----------------------------------------------------------------
System task:  $sslScheduleDelayedAssignments
  file:  /opt/tools/cadence/2019-20/RHELx86/STRATUS_19.25/tools.lnx86/stratus/lib/hub.v
  line:  476
csi-ncsim - CSI: Cadence Support Investigation, sending details to /home/20200969/Estimation/stratus/simple_fir/ncsim_25441.err
csi-ncsim - CSI: investigation complete, send /home/20200969/Estimation/stratus/simple_fir/ncsim_25441.err to Cadence Support
TOOL:	irun(64)	15.20-s038: Exiting on Sep 07, 2022 at 16:44:10 CEST  (total: 00:00:03)
