{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490072560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490072561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:01:12 2022 " "Processing started: Thu Dec 08 12:01:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490072561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490072561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490072561 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670490073047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SUB " "Found entity 1: _32bit_SUB" {  } { { "_32bit_SUB.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_XOR " "Found entity 1: _32bit_XOR" {  } { { "_32bit_XOR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_XOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_ADD " "Found entity 1: _32bit_ADD" {  } { { "_32bit_ADD.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_REG " "Found entity 1: _32bit_REG" {  } { { "_32bit_REG.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_or.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_OR " "Found entity 1: _32bit_OR" {  } { { "_32bit_OR.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_OR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_slt.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_slt.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_SLT " "Found entity 1: _32bit_SLT" {  } { { "_32bit_SLT.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SLT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_2x1mux.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_2x1mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_2x1MUX " "Found entity 1: _32bit_2x1MUX" {  } { { "_32bit_2x1MUX.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_2x1MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV " "Found entity 1: _32bit_DIV" {  } { { "_32bit_DIV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_datpath.v 1 1 " "Found 1 design units, including 1 entities, in source file div_datpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_datpath " "Found entity 1: DIV_datpath" {  } { { "DIV_datpath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_control.v 1 1 " "Found 1 design units, including 1 entities, in source file div_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_control " "Found entity 1: DIV_control" {  } { { "DIV_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32bit_div_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file _32bit_div_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32bit_DIV_testbench " "Found entity 1: _32bit_DIV_testbench" {  } { { "_32bit_DIV_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.v 1 1 " "Found 1 design units, including 1 entities, in source file div_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_test " "Found entity 1: DIV_test" {  } { { "DIV_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_7seg " "Found entity 1: decimal_to_7seg" {  } { { "decimal_to_7seg.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_test " "Found entity 1: decToSeg_test" {  } { { "decToSeg_test.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dectoseg_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file dectoseg_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 decToSeg_testbench " "Found entity 1: decToSeg_testbench" {  } { { "decToSeg_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decToSeg_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1.v 1 1 " "Found 1 design units, including 1 entities, in source file path1.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1 " "Found entity 1: path1" {  } { { "path1.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file path1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 path1_testbench " "Found entity 1: path1_testbench" {  } { { "path1_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_control.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_control " "Found entity 1: delay_control" {  } { { "delay_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_datapath " "Found entity 1: delay_datapath" {  } { { "delay_datapath.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_testbench " "Found entity 1: delay_testbench" {  } { { "delay_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path2.v 1 1 " "Found 1 design units, including 1 entities, in source file path2.v" { { "Info" "ISGN_ENTITY_NAME" "1 path2 " "Found entity 1: path2" {  } { { "path2.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Vcc VCC singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"Vcc\" differs only in case from object \"VCC\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670490073162 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gnd GND singlepath_plode.v(4) " "Verilog HDL Declaration information at singlepath_plode.v(4): object \"gnd\" differs only in case from object \"GND\" in the same scope" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1670490073162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode " "Found entity 1: singlepath_plode" {  } { { "singlepath_plode.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_testbench " "Found entity 1: singlepath_plode_testbench" {  } { { "singlepath_plode_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_control.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_control " "Found entity 1: LowtoHigh_control" {  } { { "LowtoHigh_control.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh " "Found entity 1: LowtoHigh" {  } { { "LowtoHigh.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowtohigh_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file lowtohigh_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LowtoHigh_testbench " "Found entity 1: LowtoHigh_testbench" {  } { { "LowtoHigh_testbench.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlepath_plode_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file singlepath_plode_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlepath_plode_wrapper " "Found entity 1: singlepath_plode_wrapper" {  } { { "singlepath_plode_wrapper.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/singlepath_plode_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670490073172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670490073172 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fin DE0_CV.v(69) " "Verilog HDL Implicit Net warning at DE0_CV.v(69): created implicit net for \"fin\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490073173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV " "Elaborating entity \"DE0_CV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670490073215 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE0_CV.v(23) " "Output port \"SD_CLK\" at DE0_CV.v(23) has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1670490073217 "|DE0_CV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh LowtoHigh:htl " "Elaborating entity \"LowtoHigh\" for hierarchy \"LowtoHigh:htl\"" {  } { { "DE0_CV.v" "htl" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowtoHigh_control LowtoHigh:htl\|LowtoHigh_control:control " "Elaborating entity \"LowtoHigh_control\" for hierarchy \"LowtoHigh:htl\|LowtoHigh_control:control\"" {  } { { "LowtoHigh.v" "control" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_datapath LowtoHigh:htl\|delay_datapath:datapath " "Elaborating entity \"delay_datapath\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\"" {  } { { "LowtoHigh.v" "datapath" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/LowtoHigh.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path1 LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000 " "Elaborating entity \"path1\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\"" {  } { { "delay_datapath.v" "not1000" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_REG LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r " "Elaborating entity \"_32bit_REG\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_REG:r\"" {  } { { "delay_datapath.v" "r" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_ADD LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a " "Elaborating entity \"_32bit_ADD\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\"" {  } { { "delay_datapath.v" "a" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/delay_datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\"" {  } { { "_32bit_ADD.v" "FA0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_ADD.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum " "Elaborating entity \"half_adder\" for hierarchy \"LowtoHigh:htl\|delay_datapath:datapath\|_32bit_ADD:a\|full_adder:FA0\|half_adder:first_sum\"" {  } { { "full_adder.v" "first_sum" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/full_adder.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_7seg decimal_to_7seg:dectoseg " "Elaborating entity \"decimal_to_7seg\" for hierarchy \"decimal_to_7seg:dectoseg\"" {  } { { "DE0_CV.v" "dectoseg" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_DIV decimal_to_7seg:dectoseg\|_32bit_DIV:h0 " "Elaborating entity \"_32bit_DIV\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\"" {  } { { "decimal_to_7seg.v" "h0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/decimal_to_7seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_control decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0 " "Elaborating entity \"DIV_control\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_control:g0\"" {  } { { "_32bit_DIV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV_datpath decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1 " "Elaborating entity \"DIV_datpath\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\"" {  } { { "_32bit_DIV.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_DIV.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_2x1MUX decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1 " "Elaborating entity \"_32bit_2x1MUX\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_2x1MUX:g1\"" {  } { { "DIV_datpath.v" "g1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SUB decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2 " "Elaborating entity \"_32bit_SUB\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\"" {  } { { "DIV_datpath.v" "g2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_XOR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0 " "Elaborating entity \"_32bit_XOR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SUB:g2\|_32bit_XOR:g0\"" {  } { { "_32bit_SUB.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/_32bit_SUB.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_SLT decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3 " "Elaborating entity \"_32bit_SLT\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_SLT:g3\"" {  } { { "DIV_datpath.v" "g3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_32bit_OR decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32 " "Elaborating entity \"_32bit_OR\" for hierarchy \"decimal_to_7seg:dectoseg\|_32bit_DIV:h0\|DIV_datpath:g1\|_32bit_OR:g32\"" {  } { { "DIV_datpath.v" "g32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DIV_datpath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490073611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:g0 " "Elaborating entity \"display\" for hierarchy \"display:g0\"" {  } { { "DE0_CV.v" "g0" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670490075027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1670490076571 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLOCK4_50 " "Bidir \"CLOCK4_50\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "Bidir \"SD_DATA\[0\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "Bidir \"SD_DATA\[1\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "Bidir \"SD_DATA\[2\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "Bidir \"SD_DATA\[3\]\" has no driver" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1670490076593 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1670490076593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1670490076887 "|DE0_CV|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1670490076887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670490077081 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w998 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w998\"" {  } { { "path1.v" "w998" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w997 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w997\"" {  } { { "path1.v" "w997" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w996 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w996\"" {  } { { "path1.v" "w996" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w995 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w995\"" {  } { { "path1.v" "w995" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w994 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w994\"" {  } { { "path1.v" "w994" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w993 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w993\"" {  } { { "path1.v" "w993" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w992 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w992\"" {  } { { "path1.v" "w992" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w991 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w991\"" {  } { { "path1.v" "w991" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 104 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w990 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w990\"" {  } { { "path1.v" "w990" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w989 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w989\"" {  } { { "path1.v" "w989" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w988 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w988\"" {  } { { "path1.v" "w988" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w987 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w987\"" {  } { { "path1.v" "w987" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w986 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w986\"" {  } { { "path1.v" "w986" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w985 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w985\"" {  } { { "path1.v" "w985" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w984 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w984\"" {  } { { "path1.v" "w984" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w983 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w983\"" {  } { { "path1.v" "w983" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w982 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w982\"" {  } { { "path1.v" "w982" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w981 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w981\"" {  } { { "path1.v" "w981" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 103 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w980 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w980\"" {  } { { "path1.v" "w980" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w979 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w979\"" {  } { { "path1.v" "w979" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w978 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w978\"" {  } { { "path1.v" "w978" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w977 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w977\"" {  } { { "path1.v" "w977" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w976 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w976\"" {  } { { "path1.v" "w976" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w975 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w975\"" {  } { { "path1.v" "w975" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w974 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w974\"" {  } { { "path1.v" "w974" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w973 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w973\"" {  } { { "path1.v" "w973" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w972 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w972\"" {  } { { "path1.v" "w972" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w971 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w971\"" {  } { { "path1.v" "w971" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 102 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w970 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w970\"" {  } { { "path1.v" "w970" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w969 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w969\"" {  } { { "path1.v" "w969" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w968 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w968\"" {  } { { "path1.v" "w968" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w967 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w967\"" {  } { { "path1.v" "w967" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w966 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w966\"" {  } { { "path1.v" "w966" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w965 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w965\"" {  } { { "path1.v" "w965" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w964 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w964\"" {  } { { "path1.v" "w964" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w963 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w963\"" {  } { { "path1.v" "w963" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w962 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w962\"" {  } { { "path1.v" "w962" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w961 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w961\"" {  } { { "path1.v" "w961" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w960 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w960\"" {  } { { "path1.v" "w960" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w959 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w959\"" {  } { { "path1.v" "w959" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w958 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w958\"" {  } { { "path1.v" "w958" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w957 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w957\"" {  } { { "path1.v" "w957" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w956 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w956\"" {  } { { "path1.v" "w956" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w955 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w955\"" {  } { { "path1.v" "w955" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w954 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w954\"" {  } { { "path1.v" "w954" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w953 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w953\"" {  } { { "path1.v" "w953" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w952 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w952\"" {  } { { "path1.v" "w952" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w951 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w951\"" {  } { { "path1.v" "w951" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 100 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w950 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w950\"" {  } { { "path1.v" "w950" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w949 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w949\"" {  } { { "path1.v" "w949" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w948 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w948\"" {  } { { "path1.v" "w948" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w947 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w947\"" {  } { { "path1.v" "w947" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w946 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w946\"" {  } { { "path1.v" "w946" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w945 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w945\"" {  } { { "path1.v" "w945" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w944 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w944\"" {  } { { "path1.v" "w944" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w943 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w943\"" {  } { { "path1.v" "w943" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w942 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w942\"" {  } { { "path1.v" "w942" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w941 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w941\"" {  } { { "path1.v" "w941" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 99 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w940 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w940\"" {  } { { "path1.v" "w940" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w939 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w939\"" {  } { { "path1.v" "w939" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w938 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w938\"" {  } { { "path1.v" "w938" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w937 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w937\"" {  } { { "path1.v" "w937" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w936 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w936\"" {  } { { "path1.v" "w936" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w935 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w935\"" {  } { { "path1.v" "w935" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w934 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w934\"" {  } { { "path1.v" "w934" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w933 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w933\"" {  } { { "path1.v" "w933" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w932 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w932\"" {  } { { "path1.v" "w932" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w931 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w931\"" {  } { { "path1.v" "w931" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 98 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w930 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w930\"" {  } { { "path1.v" "w930" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w929 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w929\"" {  } { { "path1.v" "w929" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w928 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w928\"" {  } { { "path1.v" "w928" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w927 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w927\"" {  } { { "path1.v" "w927" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w926 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w926\"" {  } { { "path1.v" "w926" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w925 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w925\"" {  } { { "path1.v" "w925" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w924 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w924\"" {  } { { "path1.v" "w924" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w923 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w923\"" {  } { { "path1.v" "w923" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w922 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w922\"" {  } { { "path1.v" "w922" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w921 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w921\"" {  } { { "path1.v" "w921" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 97 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w920 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w920\"" {  } { { "path1.v" "w920" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w919 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w919\"" {  } { { "path1.v" "w919" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w918 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w918\"" {  } { { "path1.v" "w918" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w917 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w917\"" {  } { { "path1.v" "w917" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w916 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w916\"" {  } { { "path1.v" "w916" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w915 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w915\"" {  } { { "path1.v" "w915" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w914 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w914\"" {  } { { "path1.v" "w914" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w913 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w913\"" {  } { { "path1.v" "w913" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w912 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w912\"" {  } { { "path1.v" "w912" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w911 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w911\"" {  } { { "path1.v" "w911" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w910 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w910\"" {  } { { "path1.v" "w910" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w909 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w909\"" {  } { { "path1.v" "w909" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w908 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w908\"" {  } { { "path1.v" "w908" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w907 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w907\"" {  } { { "path1.v" "w907" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w906 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w906\"" {  } { { "path1.v" "w906" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w905 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w905\"" {  } { { "path1.v" "w905" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w904 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w904\"" {  } { { "path1.v" "w904" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w903 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w903\"" {  } { { "path1.v" "w903" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w902 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w902\"" {  } { { "path1.v" "w902" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w901 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w901\"" {  } { { "path1.v" "w901" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w900 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w900\"" {  } { { "path1.v" "w900" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w899 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w899\"" {  } { { "path1.v" "w899" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w898 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w898\"" {  } { { "path1.v" "w898" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w897 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w897\"" {  } { { "path1.v" "w897" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w896 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w896\"" {  } { { "path1.v" "w896" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w895 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w895\"" {  } { { "path1.v" "w895" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w894 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w894\"" {  } { { "path1.v" "w894" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w893 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w893\"" {  } { { "path1.v" "w893" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w892 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w892\"" {  } { { "path1.v" "w892" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w891 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w891\"" {  } { { "path1.v" "w891" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w890 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w890\"" {  } { { "path1.v" "w890" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w889 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w889\"" {  } { { "path1.v" "w889" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w888 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w888\"" {  } { { "path1.v" "w888" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w887 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w887\"" {  } { { "path1.v" "w887" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w886 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w886\"" {  } { { "path1.v" "w886" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w885 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w885\"" {  } { { "path1.v" "w885" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w884 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w884\"" {  } { { "path1.v" "w884" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w883 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w883\"" {  } { { "path1.v" "w883" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w882 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w882\"" {  } { { "path1.v" "w882" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w881 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w881\"" {  } { { "path1.v" "w881" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w880 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w880\"" {  } { { "path1.v" "w880" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w879 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w879\"" {  } { { "path1.v" "w879" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w878 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w878\"" {  } { { "path1.v" "w878" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w877 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w877\"" {  } { { "path1.v" "w877" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w876 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w876\"" {  } { { "path1.v" "w876" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w875 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w875\"" {  } { { "path1.v" "w875" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w874 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w874\"" {  } { { "path1.v" "w874" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w873 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w873\"" {  } { { "path1.v" "w873" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w872 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w872\"" {  } { { "path1.v" "w872" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w871 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w871\"" {  } { { "path1.v" "w871" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w870 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w870\"" {  } { { "path1.v" "w870" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w869 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w869\"" {  } { { "path1.v" "w869" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w868 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w868\"" {  } { { "path1.v" "w868" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w867 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w867\"" {  } { { "path1.v" "w867" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w866 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w866\"" {  } { { "path1.v" "w866" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w865 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w865\"" {  } { { "path1.v" "w865" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w864 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w864\"" {  } { { "path1.v" "w864" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w863 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w863\"" {  } { { "path1.v" "w863" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w862 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w862\"" {  } { { "path1.v" "w862" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w861 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w861\"" {  } { { "path1.v" "w861" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w860 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w860\"" {  } { { "path1.v" "w860" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w859 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w859\"" {  } { { "path1.v" "w859" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w858 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w858\"" {  } { { "path1.v" "w858" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w857 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w857\"" {  } { { "path1.v" "w857" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w856 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w856\"" {  } { { "path1.v" "w856" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w855 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w855\"" {  } { { "path1.v" "w855" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w854 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w854\"" {  } { { "path1.v" "w854" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w853 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w853\"" {  } { { "path1.v" "w853" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w852 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w852\"" {  } { { "path1.v" "w852" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w851 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w851\"" {  } { { "path1.v" "w851" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 90 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w850 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w850\"" {  } { { "path1.v" "w850" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w849 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w849\"" {  } { { "path1.v" "w849" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w848 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w848\"" {  } { { "path1.v" "w848" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w847 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w847\"" {  } { { "path1.v" "w847" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w846 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w846\"" {  } { { "path1.v" "w846" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w845 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w845\"" {  } { { "path1.v" "w845" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w844 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w844\"" {  } { { "path1.v" "w844" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w843 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w843\"" {  } { { "path1.v" "w843" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w842 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w842\"" {  } { { "path1.v" "w842" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w841 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w841\"" {  } { { "path1.v" "w841" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 89 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w840 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w840\"" {  } { { "path1.v" "w840" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w839 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w839\"" {  } { { "path1.v" "w839" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w838 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w838\"" {  } { { "path1.v" "w838" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w837 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w837\"" {  } { { "path1.v" "w837" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w836 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w836\"" {  } { { "path1.v" "w836" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w835 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w835\"" {  } { { "path1.v" "w835" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w834 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w834\"" {  } { { "path1.v" "w834" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w833 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w833\"" {  } { { "path1.v" "w833" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w832 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w832\"" {  } { { "path1.v" "w832" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w831 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w831\"" {  } { { "path1.v" "w831" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w830 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w830\"" {  } { { "path1.v" "w830" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w829 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w829\"" {  } { { "path1.v" "w829" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w828 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w828\"" {  } { { "path1.v" "w828" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w827 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w827\"" {  } { { "path1.v" "w827" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w826 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w826\"" {  } { { "path1.v" "w826" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w825 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w825\"" {  } { { "path1.v" "w825" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w824 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w824\"" {  } { { "path1.v" "w824" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w823 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w823\"" {  } { { "path1.v" "w823" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w822 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w822\"" {  } { { "path1.v" "w822" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w821 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w821\"" {  } { { "path1.v" "w821" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 87 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w820 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w820\"" {  } { { "path1.v" "w820" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w819 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w819\"" {  } { { "path1.v" "w819" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w818 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w818\"" {  } { { "path1.v" "w818" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w817 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w817\"" {  } { { "path1.v" "w817" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w816 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w816\"" {  } { { "path1.v" "w816" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w815 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w815\"" {  } { { "path1.v" "w815" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w814 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w814\"" {  } { { "path1.v" "w814" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w813 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w813\"" {  } { { "path1.v" "w813" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w812 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w812\"" {  } { { "path1.v" "w812" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w811 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w811\"" {  } { { "path1.v" "w811" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 86 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w810 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w810\"" {  } { { "path1.v" "w810" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w809 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w809\"" {  } { { "path1.v" "w809" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w808 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w808\"" {  } { { "path1.v" "w808" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w807 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w807\"" {  } { { "path1.v" "w807" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w806 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w806\"" {  } { { "path1.v" "w806" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w805 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w805\"" {  } { { "path1.v" "w805" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w804 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w804\"" {  } { { "path1.v" "w804" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w803 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w803\"" {  } { { "path1.v" "w803" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w802 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w802\"" {  } { { "path1.v" "w802" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w801 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w801\"" {  } { { "path1.v" "w801" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 85 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w800 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w800\"" {  } { { "path1.v" "w800" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w799 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w799\"" {  } { { "path1.v" "w799" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w798 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w798\"" {  } { { "path1.v" "w798" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w797 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w797\"" {  } { { "path1.v" "w797" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w796 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w796\"" {  } { { "path1.v" "w796" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w795 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w795\"" {  } { { "path1.v" "w795" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w794 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w794\"" {  } { { "path1.v" "w794" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w793 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w793\"" {  } { { "path1.v" "w793" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w792 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w792\"" {  } { { "path1.v" "w792" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w791 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w791\"" {  } { { "path1.v" "w791" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 84 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w790 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w790\"" {  } { { "path1.v" "w790" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w789 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w789\"" {  } { { "path1.v" "w789" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w788 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w788\"" {  } { { "path1.v" "w788" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w787 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w787\"" {  } { { "path1.v" "w787" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w786 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w786\"" {  } { { "path1.v" "w786" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w785 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w785\"" {  } { { "path1.v" "w785" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w784 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w784\"" {  } { { "path1.v" "w784" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w783 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w783\"" {  } { { "path1.v" "w783" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w782 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w782\"" {  } { { "path1.v" "w782" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w781 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w781\"" {  } { { "path1.v" "w781" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 83 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w780 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w780\"" {  } { { "path1.v" "w780" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w779 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w779\"" {  } { { "path1.v" "w779" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w778 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w778\"" {  } { { "path1.v" "w778" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w777 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w777\"" {  } { { "path1.v" "w777" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w776 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w776\"" {  } { { "path1.v" "w776" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w775 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w775\"" {  } { { "path1.v" "w775" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w774 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w774\"" {  } { { "path1.v" "w774" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w773 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w773\"" {  } { { "path1.v" "w773" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w772 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w772\"" {  } { { "path1.v" "w772" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w771 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w771\"" {  } { { "path1.v" "w771" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 82 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w770 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w770\"" {  } { { "path1.v" "w770" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w769 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w769\"" {  } { { "path1.v" "w769" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w768 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w768\"" {  } { { "path1.v" "w768" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w767 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w767\"" {  } { { "path1.v" "w767" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w766 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w766\"" {  } { { "path1.v" "w766" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w765 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w765\"" {  } { { "path1.v" "w765" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w764 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w764\"" {  } { { "path1.v" "w764" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w763 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w763\"" {  } { { "path1.v" "w763" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w762 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w762\"" {  } { { "path1.v" "w762" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w761 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w761\"" {  } { { "path1.v" "w761" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 81 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w760 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w760\"" {  } { { "path1.v" "w760" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w759 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w759\"" {  } { { "path1.v" "w759" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w758 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w758\"" {  } { { "path1.v" "w758" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w757 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w757\"" {  } { { "path1.v" "w757" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w756 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w756\"" {  } { { "path1.v" "w756" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w755 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w755\"" {  } { { "path1.v" "w755" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w754 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w754\"" {  } { { "path1.v" "w754" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w753 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w753\"" {  } { { "path1.v" "w753" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w752 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w752\"" {  } { { "path1.v" "w752" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w751 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w751\"" {  } { { "path1.v" "w751" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w750 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w750\"" {  } { { "path1.v" "w750" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w749 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w749\"" {  } { { "path1.v" "w749" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w748 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w748\"" {  } { { "path1.v" "w748" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w747 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w747\"" {  } { { "path1.v" "w747" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w746 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w746\"" {  } { { "path1.v" "w746" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w745 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w745\"" {  } { { "path1.v" "w745" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w744 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w744\"" {  } { { "path1.v" "w744" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w743 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w743\"" {  } { { "path1.v" "w743" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w742 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w742\"" {  } { { "path1.v" "w742" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w741 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w741\"" {  } { { "path1.v" "w741" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 79 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w740 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w740\"" {  } { { "path1.v" "w740" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w739 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w739\"" {  } { { "path1.v" "w739" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w738 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w738\"" {  } { { "path1.v" "w738" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w737 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w737\"" {  } { { "path1.v" "w737" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w736 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w736\"" {  } { { "path1.v" "w736" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w735 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w735\"" {  } { { "path1.v" "w735" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w734 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w734\"" {  } { { "path1.v" "w734" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w733 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w733\"" {  } { { "path1.v" "w733" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w732 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w732\"" {  } { { "path1.v" "w732" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w731 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w731\"" {  } { { "path1.v" "w731" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 78 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w730 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w730\"" {  } { { "path1.v" "w730" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w729 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w729\"" {  } { { "path1.v" "w729" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w728 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w728\"" {  } { { "path1.v" "w728" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w727 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w727\"" {  } { { "path1.v" "w727" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w726 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w726\"" {  } { { "path1.v" "w726" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w725 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w725\"" {  } { { "path1.v" "w725" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w724 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w724\"" {  } { { "path1.v" "w724" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w723 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w723\"" {  } { { "path1.v" "w723" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w722 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w722\"" {  } { { "path1.v" "w722" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w721 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w721\"" {  } { { "path1.v" "w721" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 77 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w720 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w720\"" {  } { { "path1.v" "w720" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w719 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w719\"" {  } { { "path1.v" "w719" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w718 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w718\"" {  } { { "path1.v" "w718" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w717 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w717\"" {  } { { "path1.v" "w717" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w716 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w716\"" {  } { { "path1.v" "w716" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w715 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w715\"" {  } { { "path1.v" "w715" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w714 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w714\"" {  } { { "path1.v" "w714" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w713 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w713\"" {  } { { "path1.v" "w713" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w712 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w712\"" {  } { { "path1.v" "w712" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w711 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w711\"" {  } { { "path1.v" "w711" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 76 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w710 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w710\"" {  } { { "path1.v" "w710" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w709 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w709\"" {  } { { "path1.v" "w709" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w708 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w708\"" {  } { { "path1.v" "w708" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w707 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w707\"" {  } { { "path1.v" "w707" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w706 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w706\"" {  } { { "path1.v" "w706" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w705 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w705\"" {  } { { "path1.v" "w705" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w704 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w704\"" {  } { { "path1.v" "w704" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w703 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w703\"" {  } { { "path1.v" "w703" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w702 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w702\"" {  } { { "path1.v" "w702" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w701 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w701\"" {  } { { "path1.v" "w701" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w700 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w700\"" {  } { { "path1.v" "w700" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w699 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w699\"" {  } { { "path1.v" "w699" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w698 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w698\"" {  } { { "path1.v" "w698" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w697 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w697\"" {  } { { "path1.v" "w697" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w696 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w696\"" {  } { { "path1.v" "w696" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w695 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w695\"" {  } { { "path1.v" "w695" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w694 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w694\"" {  } { { "path1.v" "w694" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w693 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w693\"" {  } { { "path1.v" "w693" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w692 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w692\"" {  } { { "path1.v" "w692" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w691 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w691\"" {  } { { "path1.v" "w691" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 74 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w690 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w690\"" {  } { { "path1.v" "w690" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w689 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w689\"" {  } { { "path1.v" "w689" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w688 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w688\"" {  } { { "path1.v" "w688" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w687 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w687\"" {  } { { "path1.v" "w687" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w686 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w686\"" {  } { { "path1.v" "w686" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w685 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w685\"" {  } { { "path1.v" "w685" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w684 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w684\"" {  } { { "path1.v" "w684" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w683 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w683\"" {  } { { "path1.v" "w683" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w682 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w682\"" {  } { { "path1.v" "w682" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w681 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w681\"" {  } { { "path1.v" "w681" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 73 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w680 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w680\"" {  } { { "path1.v" "w680" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w679 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w679\"" {  } { { "path1.v" "w679" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w678 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w678\"" {  } { { "path1.v" "w678" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w677 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w677\"" {  } { { "path1.v" "w677" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w676 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w676\"" {  } { { "path1.v" "w676" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w675 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w675\"" {  } { { "path1.v" "w675" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w674 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w674\"" {  } { { "path1.v" "w674" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w673 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w673\"" {  } { { "path1.v" "w673" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w672 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w672\"" {  } { { "path1.v" "w672" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w671 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w671\"" {  } { { "path1.v" "w671" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 72 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w670 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w670\"" {  } { { "path1.v" "w670" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w669 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w669\"" {  } { { "path1.v" "w669" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w668 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w668\"" {  } { { "path1.v" "w668" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w667 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w667\"" {  } { { "path1.v" "w667" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w666 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w666\"" {  } { { "path1.v" "w666" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w665 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w665\"" {  } { { "path1.v" "w665" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w664 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w664\"" {  } { { "path1.v" "w664" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w663 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w663\"" {  } { { "path1.v" "w663" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w662 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w662\"" {  } { { "path1.v" "w662" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w661 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w661\"" {  } { { "path1.v" "w661" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 71 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w660 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w660\"" {  } { { "path1.v" "w660" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w659 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w659\"" {  } { { "path1.v" "w659" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w658 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w658\"" {  } { { "path1.v" "w658" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w657 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w657\"" {  } { { "path1.v" "w657" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w656 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w656\"" {  } { { "path1.v" "w656" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w655 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w655\"" {  } { { "path1.v" "w655" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w654 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w654\"" {  } { { "path1.v" "w654" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w653 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w653\"" {  } { { "path1.v" "w653" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w652 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w652\"" {  } { { "path1.v" "w652" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w651 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w651\"" {  } { { "path1.v" "w651" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w650 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w650\"" {  } { { "path1.v" "w650" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w649 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w649\"" {  } { { "path1.v" "w649" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w648 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w648\"" {  } { { "path1.v" "w648" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w647 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w647\"" {  } { { "path1.v" "w647" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w646 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w646\"" {  } { { "path1.v" "w646" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w645 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w645\"" {  } { { "path1.v" "w645" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w644 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w644\"" {  } { { "path1.v" "w644" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w643 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w643\"" {  } { { "path1.v" "w643" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w642 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w642\"" {  } { { "path1.v" "w642" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w641 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w641\"" {  } { { "path1.v" "w641" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 69 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w640 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w640\"" {  } { { "path1.v" "w640" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w639 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w639\"" {  } { { "path1.v" "w639" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w638 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w638\"" {  } { { "path1.v" "w638" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w637 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w637\"" {  } { { "path1.v" "w637" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w636 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w636\"" {  } { { "path1.v" "w636" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w635 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w635\"" {  } { { "path1.v" "w635" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w634 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w634\"" {  } { { "path1.v" "w634" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w633 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w633\"" {  } { { "path1.v" "w633" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w632 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w632\"" {  } { { "path1.v" "w632" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w631 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w631\"" {  } { { "path1.v" "w631" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w630 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w630\"" {  } { { "path1.v" "w630" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w629 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w629\"" {  } { { "path1.v" "w629" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w628 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w628\"" {  } { { "path1.v" "w628" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w627 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w627\"" {  } { { "path1.v" "w627" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w626 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w626\"" {  } { { "path1.v" "w626" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w625 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w625\"" {  } { { "path1.v" "w625" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w624 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w624\"" {  } { { "path1.v" "w624" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w623 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w623\"" {  } { { "path1.v" "w623" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w622 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w622\"" {  } { { "path1.v" "w622" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w621 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w621\"" {  } { { "path1.v" "w621" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 67 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w620 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w620\"" {  } { { "path1.v" "w620" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w619 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w619\"" {  } { { "path1.v" "w619" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w618 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w618\"" {  } { { "path1.v" "w618" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w617 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w617\"" {  } { { "path1.v" "w617" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w616 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w616\"" {  } { { "path1.v" "w616" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w615 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w615\"" {  } { { "path1.v" "w615" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w614 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w614\"" {  } { { "path1.v" "w614" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w613 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w613\"" {  } { { "path1.v" "w613" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w612 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w612\"" {  } { { "path1.v" "w612" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w611 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w611\"" {  } { { "path1.v" "w611" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w610 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w610\"" {  } { { "path1.v" "w610" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w609 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w609\"" {  } { { "path1.v" "w609" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w608 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w608\"" {  } { { "path1.v" "w608" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w607 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w607\"" {  } { { "path1.v" "w607" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w606 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w606\"" {  } { { "path1.v" "w606" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w605 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w605\"" {  } { { "path1.v" "w605" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w604 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w604\"" {  } { { "path1.v" "w604" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w603 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w603\"" {  } { { "path1.v" "w603" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w602 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w602\"" {  } { { "path1.v" "w602" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w601 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w601\"" {  } { { "path1.v" "w601" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w600 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w600\"" {  } { { "path1.v" "w600" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w599 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w599\"" {  } { { "path1.v" "w599" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w598 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w598\"" {  } { { "path1.v" "w598" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w597 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w597\"" {  } { { "path1.v" "w597" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w596 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w596\"" {  } { { "path1.v" "w596" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w595 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w595\"" {  } { { "path1.v" "w595" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w594 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w594\"" {  } { { "path1.v" "w594" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w593 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w593\"" {  } { { "path1.v" "w593" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w592 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w592\"" {  } { { "path1.v" "w592" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w591 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w591\"" {  } { { "path1.v" "w591" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w590 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w590\"" {  } { { "path1.v" "w590" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w589 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w589\"" {  } { { "path1.v" "w589" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w588 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w588\"" {  } { { "path1.v" "w588" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w587 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w587\"" {  } { { "path1.v" "w587" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w586 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w586\"" {  } { { "path1.v" "w586" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w585 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w585\"" {  } { { "path1.v" "w585" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w584 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w584\"" {  } { { "path1.v" "w584" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w583 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w583\"" {  } { { "path1.v" "w583" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w582 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w582\"" {  } { { "path1.v" "w582" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w581 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w581\"" {  } { { "path1.v" "w581" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w580 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w580\"" {  } { { "path1.v" "w580" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w579 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w579\"" {  } { { "path1.v" "w579" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w578 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w578\"" {  } { { "path1.v" "w578" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w577 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w577\"" {  } { { "path1.v" "w577" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w576 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w576\"" {  } { { "path1.v" "w576" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w575 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w575\"" {  } { { "path1.v" "w575" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w574 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w574\"" {  } { { "path1.v" "w574" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w573 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w573\"" {  } { { "path1.v" "w573" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w572 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w572\"" {  } { { "path1.v" "w572" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w571 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w571\"" {  } { { "path1.v" "w571" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w570 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w570\"" {  } { { "path1.v" "w570" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w569 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w569\"" {  } { { "path1.v" "w569" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w568 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w568\"" {  } { { "path1.v" "w568" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w567 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w567\"" {  } { { "path1.v" "w567" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w566 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w566\"" {  } { { "path1.v" "w566" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w565 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w565\"" {  } { { "path1.v" "w565" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w564 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w564\"" {  } { { "path1.v" "w564" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w563 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w563\"" {  } { { "path1.v" "w563" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w562 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w562\"" {  } { { "path1.v" "w562" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w561 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w561\"" {  } { { "path1.v" "w561" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w560 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w560\"" {  } { { "path1.v" "w560" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w559 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w559\"" {  } { { "path1.v" "w559" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w558 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w558\"" {  } { { "path1.v" "w558" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w557 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w557\"" {  } { { "path1.v" "w557" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w556 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w556\"" {  } { { "path1.v" "w556" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w555 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w555\"" {  } { { "path1.v" "w555" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w554 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w554\"" {  } { { "path1.v" "w554" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w553 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w553\"" {  } { { "path1.v" "w553" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w552 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w552\"" {  } { { "path1.v" "w552" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w551 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w551\"" {  } { { "path1.v" "w551" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w550 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w550\"" {  } { { "path1.v" "w550" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w549 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w549\"" {  } { { "path1.v" "w549" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w548 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w548\"" {  } { { "path1.v" "w548" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w547 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w547\"" {  } { { "path1.v" "w547" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w546 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w546\"" {  } { { "path1.v" "w546" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w545 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w545\"" {  } { { "path1.v" "w545" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w544 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w544\"" {  } { { "path1.v" "w544" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w543 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w543\"" {  } { { "path1.v" "w543" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w542 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w542\"" {  } { { "path1.v" "w542" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w541 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w541\"" {  } { { "path1.v" "w541" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w540 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w540\"" {  } { { "path1.v" "w540" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w539 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w539\"" {  } { { "path1.v" "w539" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w538 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w538\"" {  } { { "path1.v" "w538" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w537 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w537\"" {  } { { "path1.v" "w537" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w536 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w536\"" {  } { { "path1.v" "w536" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w535 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w535\"" {  } { { "path1.v" "w535" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w534 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w534\"" {  } { { "path1.v" "w534" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w533 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w533\"" {  } { { "path1.v" "w533" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w532 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w532\"" {  } { { "path1.v" "w532" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w531 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w531\"" {  } { { "path1.v" "w531" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w530 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w530\"" {  } { { "path1.v" "w530" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w529 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w529\"" {  } { { "path1.v" "w529" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w528 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w528\"" {  } { { "path1.v" "w528" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w527 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w527\"" {  } { { "path1.v" "w527" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w526 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w526\"" {  } { { "path1.v" "w526" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w525 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w525\"" {  } { { "path1.v" "w525" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w524 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w524\"" {  } { { "path1.v" "w524" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w523 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w523\"" {  } { { "path1.v" "w523" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w522 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w522\"" {  } { { "path1.v" "w522" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w521 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w521\"" {  } { { "path1.v" "w521" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w520 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w520\"" {  } { { "path1.v" "w520" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w519 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w519\"" {  } { { "path1.v" "w519" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w518 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w518\"" {  } { { "path1.v" "w518" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w517 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w517\"" {  } { { "path1.v" "w517" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w516 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w516\"" {  } { { "path1.v" "w516" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w515 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w515\"" {  } { { "path1.v" "w515" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w514 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w514\"" {  } { { "path1.v" "w514" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w513 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w513\"" {  } { { "path1.v" "w513" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w512 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w512\"" {  } { { "path1.v" "w512" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w511 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w511\"" {  } { { "path1.v" "w511" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 56 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w510 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w510\"" {  } { { "path1.v" "w510" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w509 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w509\"" {  } { { "path1.v" "w509" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w508 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w508\"" {  } { { "path1.v" "w508" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w507 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w507\"" {  } { { "path1.v" "w507" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w506 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w506\"" {  } { { "path1.v" "w506" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w505 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w505\"" {  } { { "path1.v" "w505" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w504 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w504\"" {  } { { "path1.v" "w504" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w503 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w503\"" {  } { { "path1.v" "w503" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w502 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w502\"" {  } { { "path1.v" "w502" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w501 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w501\"" {  } { { "path1.v" "w501" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w500 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w500\"" {  } { { "path1.v" "w500" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w499 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w499\"" {  } { { "path1.v" "w499" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w498 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w498\"" {  } { { "path1.v" "w498" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w497 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w497\"" {  } { { "path1.v" "w497" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w496 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w496\"" {  } { { "path1.v" "w496" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w495 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w495\"" {  } { { "path1.v" "w495" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w494 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w494\"" {  } { { "path1.v" "w494" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w493 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w493\"" {  } { { "path1.v" "w493" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w492 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w492\"" {  } { { "path1.v" "w492" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w491 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w491\"" {  } { { "path1.v" "w491" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w490 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w490\"" {  } { { "path1.v" "w490" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w489 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w489\"" {  } { { "path1.v" "w489" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w488 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w488\"" {  } { { "path1.v" "w488" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w487 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w487\"" {  } { { "path1.v" "w487" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w486 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w486\"" {  } { { "path1.v" "w486" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w485 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w485\"" {  } { { "path1.v" "w485" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w484 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w484\"" {  } { { "path1.v" "w484" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w483 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w483\"" {  } { { "path1.v" "w483" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w482 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w482\"" {  } { { "path1.v" "w482" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w481 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w481\"" {  } { { "path1.v" "w481" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 53 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w480 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w480\"" {  } { { "path1.v" "w480" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w479 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w479\"" {  } { { "path1.v" "w479" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w478 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w478\"" {  } { { "path1.v" "w478" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w477 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w477\"" {  } { { "path1.v" "w477" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w476 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w476\"" {  } { { "path1.v" "w476" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w475 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w475\"" {  } { { "path1.v" "w475" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w474 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w474\"" {  } { { "path1.v" "w474" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w473 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w473\"" {  } { { "path1.v" "w473" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w472 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w472\"" {  } { { "path1.v" "w472" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w471 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w471\"" {  } { { "path1.v" "w471" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w470 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w470\"" {  } { { "path1.v" "w470" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w469 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w469\"" {  } { { "path1.v" "w469" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w468 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w468\"" {  } { { "path1.v" "w468" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w467 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w467\"" {  } { { "path1.v" "w467" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w466 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w466\"" {  } { { "path1.v" "w466" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w465 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w465\"" {  } { { "path1.v" "w465" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w464 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w464\"" {  } { { "path1.v" "w464" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w463 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w463\"" {  } { { "path1.v" "w463" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w462 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w462\"" {  } { { "path1.v" "w462" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w461 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w461\"" {  } { { "path1.v" "w461" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w460 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w460\"" {  } { { "path1.v" "w460" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w459 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w459\"" {  } { { "path1.v" "w459" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w458 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w458\"" {  } { { "path1.v" "w458" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w457 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w457\"" {  } { { "path1.v" "w457" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w456 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w456\"" {  } { { "path1.v" "w456" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w455 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w455\"" {  } { { "path1.v" "w455" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w454 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w454\"" {  } { { "path1.v" "w454" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w453 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w453\"" {  } { { "path1.v" "w453" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w452 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w452\"" {  } { { "path1.v" "w452" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w451 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w451\"" {  } { { "path1.v" "w451" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w450 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w450\"" {  } { { "path1.v" "w450" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w449 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w449\"" {  } { { "path1.v" "w449" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w448 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w448\"" {  } { { "path1.v" "w448" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w447 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w447\"" {  } { { "path1.v" "w447" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w446 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w446\"" {  } { { "path1.v" "w446" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w445 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w445\"" {  } { { "path1.v" "w445" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w444 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w444\"" {  } { { "path1.v" "w444" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w443 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w443\"" {  } { { "path1.v" "w443" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w442 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w442\"" {  } { { "path1.v" "w442" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w441 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w441\"" {  } { { "path1.v" "w441" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w440 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w440\"" {  } { { "path1.v" "w440" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w439 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w439\"" {  } { { "path1.v" "w439" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w438 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w438\"" {  } { { "path1.v" "w438" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w437 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w437\"" {  } { { "path1.v" "w437" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w436 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w436\"" {  } { { "path1.v" "w436" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w435 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w435\"" {  } { { "path1.v" "w435" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w434 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w434\"" {  } { { "path1.v" "w434" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w433 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w433\"" {  } { { "path1.v" "w433" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w432 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w432\"" {  } { { "path1.v" "w432" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w431 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w431\"" {  } { { "path1.v" "w431" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w430 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w430\"" {  } { { "path1.v" "w430" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w429 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w429\"" {  } { { "path1.v" "w429" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w428 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w428\"" {  } { { "path1.v" "w428" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w427 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w427\"" {  } { { "path1.v" "w427" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w426 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w426\"" {  } { { "path1.v" "w426" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w425 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w425\"" {  } { { "path1.v" "w425" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w424 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w424\"" {  } { { "path1.v" "w424" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w423 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w423\"" {  } { { "path1.v" "w423" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w422 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w422\"" {  } { { "path1.v" "w422" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w421 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w421\"" {  } { { "path1.v" "w421" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w420 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w420\"" {  } { { "path1.v" "w420" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w419 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w419\"" {  } { { "path1.v" "w419" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w418 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w418\"" {  } { { "path1.v" "w418" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w417 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w417\"" {  } { { "path1.v" "w417" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w416 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w416\"" {  } { { "path1.v" "w416" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w415 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w415\"" {  } { { "path1.v" "w415" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w414 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w414\"" {  } { { "path1.v" "w414" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w413 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w413\"" {  } { { "path1.v" "w413" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w412 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w412\"" {  } { { "path1.v" "w412" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w411 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w411\"" {  } { { "path1.v" "w411" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w410 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w410\"" {  } { { "path1.v" "w410" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w409 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w409\"" {  } { { "path1.v" "w409" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w408 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w408\"" {  } { { "path1.v" "w408" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w407 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w407\"" {  } { { "path1.v" "w407" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w406 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w406\"" {  } { { "path1.v" "w406" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w405 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w405\"" {  } { { "path1.v" "w405" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w404 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w404\"" {  } { { "path1.v" "w404" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w403 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w403\"" {  } { { "path1.v" "w403" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w402 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w402\"" {  } { { "path1.v" "w402" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w401 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w401\"" {  } { { "path1.v" "w401" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w400 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w400\"" {  } { { "path1.v" "w400" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w399 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w399\"" {  } { { "path1.v" "w399" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w398 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w398\"" {  } { { "path1.v" "w398" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w397 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w397\"" {  } { { "path1.v" "w397" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w396 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w396\"" {  } { { "path1.v" "w396" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w395 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w395\"" {  } { { "path1.v" "w395" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w394 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w394\"" {  } { { "path1.v" "w394" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w393 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w393\"" {  } { { "path1.v" "w393" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w392 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w392\"" {  } { { "path1.v" "w392" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w391 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w391\"" {  } { { "path1.v" "w391" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w390 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w390\"" {  } { { "path1.v" "w390" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w389 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w389\"" {  } { { "path1.v" "w389" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w388 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w388\"" {  } { { "path1.v" "w388" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w387 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w387\"" {  } { { "path1.v" "w387" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w386 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w386\"" {  } { { "path1.v" "w386" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w385 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w385\"" {  } { { "path1.v" "w385" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w384 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w384\"" {  } { { "path1.v" "w384" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w383 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w383\"" {  } { { "path1.v" "w383" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w382 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w382\"" {  } { { "path1.v" "w382" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w381 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w381\"" {  } { { "path1.v" "w381" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w380 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w380\"" {  } { { "path1.v" "w380" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w379 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w379\"" {  } { { "path1.v" "w379" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w378 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w378\"" {  } { { "path1.v" "w378" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w377 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w377\"" {  } { { "path1.v" "w377" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w376 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w376\"" {  } { { "path1.v" "w376" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w375 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w375\"" {  } { { "path1.v" "w375" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w374 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w374\"" {  } { { "path1.v" "w374" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w373 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w373\"" {  } { { "path1.v" "w373" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w372 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w372\"" {  } { { "path1.v" "w372" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w371 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w371\"" {  } { { "path1.v" "w371" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w370 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w370\"" {  } { { "path1.v" "w370" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w369 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w369\"" {  } { { "path1.v" "w369" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w368 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w368\"" {  } { { "path1.v" "w368" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w367 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w367\"" {  } { { "path1.v" "w367" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w366 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w366\"" {  } { { "path1.v" "w366" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w365 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w365\"" {  } { { "path1.v" "w365" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w364 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w364\"" {  } { { "path1.v" "w364" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w363 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w363\"" {  } { { "path1.v" "w363" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w362 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w362\"" {  } { { "path1.v" "w362" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w361 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w361\"" {  } { { "path1.v" "w361" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w360 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w360\"" {  } { { "path1.v" "w360" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w359 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w359\"" {  } { { "path1.v" "w359" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w358 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w358\"" {  } { { "path1.v" "w358" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w357 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w357\"" {  } { { "path1.v" "w357" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w356 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w356\"" {  } { { "path1.v" "w356" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w355 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w355\"" {  } { { "path1.v" "w355" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w354 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w354\"" {  } { { "path1.v" "w354" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w353 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w353\"" {  } { { "path1.v" "w353" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w352 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w352\"" {  } { { "path1.v" "w352" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w351 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w351\"" {  } { { "path1.v" "w351" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w350 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w350\"" {  } { { "path1.v" "w350" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w349 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w349\"" {  } { { "path1.v" "w349" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w348 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w348\"" {  } { { "path1.v" "w348" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w347 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w347\"" {  } { { "path1.v" "w347" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w346 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w346\"" {  } { { "path1.v" "w346" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w345 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w345\"" {  } { { "path1.v" "w345" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w344 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w344\"" {  } { { "path1.v" "w344" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w343 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w343\"" {  } { { "path1.v" "w343" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w342 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w342\"" {  } { { "path1.v" "w342" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w341 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w341\"" {  } { { "path1.v" "w341" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w340 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w340\"" {  } { { "path1.v" "w340" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w339 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w339\"" {  } { { "path1.v" "w339" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w338 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w338\"" {  } { { "path1.v" "w338" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w337 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w337\"" {  } { { "path1.v" "w337" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w336 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w336\"" {  } { { "path1.v" "w336" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w335 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w335\"" {  } { { "path1.v" "w335" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w334 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w334\"" {  } { { "path1.v" "w334" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w333 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w333\"" {  } { { "path1.v" "w333" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w332 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w332\"" {  } { { "path1.v" "w332" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w331 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w331\"" {  } { { "path1.v" "w331" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w330 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w330\"" {  } { { "path1.v" "w330" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w329 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w329\"" {  } { { "path1.v" "w329" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w328 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w328\"" {  } { { "path1.v" "w328" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w327 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w327\"" {  } { { "path1.v" "w327" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w326 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w326\"" {  } { { "path1.v" "w326" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w325 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w325\"" {  } { { "path1.v" "w325" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w324 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w324\"" {  } { { "path1.v" "w324" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w323 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w323\"" {  } { { "path1.v" "w323" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w322 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w322\"" {  } { { "path1.v" "w322" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w321 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w321\"" {  } { { "path1.v" "w321" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w320 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w320\"" {  } { { "path1.v" "w320" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w319 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w319\"" {  } { { "path1.v" "w319" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w318 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w318\"" {  } { { "path1.v" "w318" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w317 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w317\"" {  } { { "path1.v" "w317" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w316 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w316\"" {  } { { "path1.v" "w316" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w315 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w315\"" {  } { { "path1.v" "w315" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w314 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w314\"" {  } { { "path1.v" "w314" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w313 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w313\"" {  } { { "path1.v" "w313" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w312 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w312\"" {  } { { "path1.v" "w312" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w311 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w311\"" {  } { { "path1.v" "w311" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w310 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w310\"" {  } { { "path1.v" "w310" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w309 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w309\"" {  } { { "path1.v" "w309" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w308 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w308\"" {  } { { "path1.v" "w308" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w307 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w307\"" {  } { { "path1.v" "w307" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w306 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w306\"" {  } { { "path1.v" "w306" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w305 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w305\"" {  } { { "path1.v" "w305" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w304 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w304\"" {  } { { "path1.v" "w304" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w303 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w303\"" {  } { { "path1.v" "w303" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w302 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w302\"" {  } { { "path1.v" "w302" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w301 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w301\"" {  } { { "path1.v" "w301" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w300 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w300\"" {  } { { "path1.v" "w300" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w299 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w299\"" {  } { { "path1.v" "w299" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w298 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w298\"" {  } { { "path1.v" "w298" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w297 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w297\"" {  } { { "path1.v" "w297" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w296 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w296\"" {  } { { "path1.v" "w296" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w295 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w295\"" {  } { { "path1.v" "w295" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w294 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w294\"" {  } { { "path1.v" "w294" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w293 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w293\"" {  } { { "path1.v" "w293" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w292 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w292\"" {  } { { "path1.v" "w292" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w291 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w291\"" {  } { { "path1.v" "w291" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w290 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w290\"" {  } { { "path1.v" "w290" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w289 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w289\"" {  } { { "path1.v" "w289" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w288 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w288\"" {  } { { "path1.v" "w288" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w287 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w287\"" {  } { { "path1.v" "w287" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w286 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w286\"" {  } { { "path1.v" "w286" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w285 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w285\"" {  } { { "path1.v" "w285" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w284 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w284\"" {  } { { "path1.v" "w284" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w283 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w283\"" {  } { { "path1.v" "w283" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w282 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w282\"" {  } { { "path1.v" "w282" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w281 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w281\"" {  } { { "path1.v" "w281" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w280 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w280\"" {  } { { "path1.v" "w280" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w279 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w279\"" {  } { { "path1.v" "w279" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w278 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w278\"" {  } { { "path1.v" "w278" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w277 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w277\"" {  } { { "path1.v" "w277" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w276 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w276\"" {  } { { "path1.v" "w276" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w275 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w275\"" {  } { { "path1.v" "w275" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w274 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w274\"" {  } { { "path1.v" "w274" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w273 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w273\"" {  } { { "path1.v" "w273" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w272 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w272\"" {  } { { "path1.v" "w272" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w271 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w271\"" {  } { { "path1.v" "w271" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w270 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w270\"" {  } { { "path1.v" "w270" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w269 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w269\"" {  } { { "path1.v" "w269" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w268 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w268\"" {  } { { "path1.v" "w268" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w267 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w267\"" {  } { { "path1.v" "w267" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w266 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w266\"" {  } { { "path1.v" "w266" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w265 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w265\"" {  } { { "path1.v" "w265" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w264 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w264\"" {  } { { "path1.v" "w264" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w263 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w263\"" {  } { { "path1.v" "w263" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w262 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w262\"" {  } { { "path1.v" "w262" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w261 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w261\"" {  } { { "path1.v" "w261" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w260 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w260\"" {  } { { "path1.v" "w260" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w259 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w259\"" {  } { { "path1.v" "w259" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w258 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w258\"" {  } { { "path1.v" "w258" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w257 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w257\"" {  } { { "path1.v" "w257" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w256 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w256\"" {  } { { "path1.v" "w256" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w255 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w255\"" {  } { { "path1.v" "w255" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w254 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w254\"" {  } { { "path1.v" "w254" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w253 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w253\"" {  } { { "path1.v" "w253" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w252 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w252\"" {  } { { "path1.v" "w252" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w251 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w251\"" {  } { { "path1.v" "w251" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w250 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w250\"" {  } { { "path1.v" "w250" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w249 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w249\"" {  } { { "path1.v" "w249" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w248 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w248\"" {  } { { "path1.v" "w248" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w247 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w247\"" {  } { { "path1.v" "w247" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w246 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w246\"" {  } { { "path1.v" "w246" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w245 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w245\"" {  } { { "path1.v" "w245" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w244 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w244\"" {  } { { "path1.v" "w244" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w243 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w243\"" {  } { { "path1.v" "w243" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w242 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w242\"" {  } { { "path1.v" "w242" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w241 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w241\"" {  } { { "path1.v" "w241" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w240 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w240\"" {  } { { "path1.v" "w240" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w239 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w239\"" {  } { { "path1.v" "w239" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w238 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w238\"" {  } { { "path1.v" "w238" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w237 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w237\"" {  } { { "path1.v" "w237" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w236 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w236\"" {  } { { "path1.v" "w236" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w235 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w235\"" {  } { { "path1.v" "w235" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w234 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w234\"" {  } { { "path1.v" "w234" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w233 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w233\"" {  } { { "path1.v" "w233" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w232 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w232\"" {  } { { "path1.v" "w232" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w231 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w231\"" {  } { { "path1.v" "w231" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w230 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w230\"" {  } { { "path1.v" "w230" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w229 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w229\"" {  } { { "path1.v" "w229" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w228 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w228\"" {  } { { "path1.v" "w228" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w227 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w227\"" {  } { { "path1.v" "w227" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w226 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w226\"" {  } { { "path1.v" "w226" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w225 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w225\"" {  } { { "path1.v" "w225" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w224 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w224\"" {  } { { "path1.v" "w224" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w223 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w223\"" {  } { { "path1.v" "w223" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w222 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w222\"" {  } { { "path1.v" "w222" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w221 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w221\"" {  } { { "path1.v" "w221" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w220 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w220\"" {  } { { "path1.v" "w220" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w219 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w219\"" {  } { { "path1.v" "w219" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w218 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w218\"" {  } { { "path1.v" "w218" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w217 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w217\"" {  } { { "path1.v" "w217" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w216 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w216\"" {  } { { "path1.v" "w216" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w215 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w215\"" {  } { { "path1.v" "w215" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w214 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w214\"" {  } { { "path1.v" "w214" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w213 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w213\"" {  } { { "path1.v" "w213" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w212 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w212\"" {  } { { "path1.v" "w212" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w211 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w211\"" {  } { { "path1.v" "w211" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 26 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w210 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w210\"" {  } { { "path1.v" "w210" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w209 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w209\"" {  } { { "path1.v" "w209" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w208 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w208\"" {  } { { "path1.v" "w208" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w207 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w207\"" {  } { { "path1.v" "w207" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w206 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w206\"" {  } { { "path1.v" "w206" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w205 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w205\"" {  } { { "path1.v" "w205" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w204 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w204\"" {  } { { "path1.v" "w204" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w203 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w203\"" {  } { { "path1.v" "w203" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w202 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w202\"" {  } { { "path1.v" "w202" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w201 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w201\"" {  } { { "path1.v" "w201" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 25 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w200 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w200\"" {  } { { "path1.v" "w200" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w199 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w199\"" {  } { { "path1.v" "w199" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w198 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w198\"" {  } { { "path1.v" "w198" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w197 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w197\"" {  } { { "path1.v" "w197" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w196 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w196\"" {  } { { "path1.v" "w196" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w195 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w195\"" {  } { { "path1.v" "w195" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w194 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w194\"" {  } { { "path1.v" "w194" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w193 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w193\"" {  } { { "path1.v" "w193" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w192 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w192\"" {  } { { "path1.v" "w192" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w191 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w191\"" {  } { { "path1.v" "w191" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 24 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w190 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w190\"" {  } { { "path1.v" "w190" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w189 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w189\"" {  } { { "path1.v" "w189" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w188 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w188\"" {  } { { "path1.v" "w188" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w187 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w187\"" {  } { { "path1.v" "w187" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w186 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w186\"" {  } { { "path1.v" "w186" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w185 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w185\"" {  } { { "path1.v" "w185" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w184 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w184\"" {  } { { "path1.v" "w184" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w183 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w183\"" {  } { { "path1.v" "w183" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w182 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w182\"" {  } { { "path1.v" "w182" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w181 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w181\"" {  } { { "path1.v" "w181" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w180 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w180\"" {  } { { "path1.v" "w180" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w179 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w179\"" {  } { { "path1.v" "w179" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w178 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w178\"" {  } { { "path1.v" "w178" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w177 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w177\"" {  } { { "path1.v" "w177" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w176 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w176\"" {  } { { "path1.v" "w176" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w175 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w175\"" {  } { { "path1.v" "w175" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w174 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w174\"" {  } { { "path1.v" "w174" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w173 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w173\"" {  } { { "path1.v" "w173" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w172 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w172\"" {  } { { "path1.v" "w172" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w171 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w171\"" {  } { { "path1.v" "w171" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 22 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w170 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w170\"" {  } { { "path1.v" "w170" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w169 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w169\"" {  } { { "path1.v" "w169" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w168 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w168\"" {  } { { "path1.v" "w168" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w167 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w167\"" {  } { { "path1.v" "w167" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w166 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w166\"" {  } { { "path1.v" "w166" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w165 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w165\"" {  } { { "path1.v" "w165" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w164 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w164\"" {  } { { "path1.v" "w164" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w163 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w163\"" {  } { { "path1.v" "w163" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w162 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w162\"" {  } { { "path1.v" "w162" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w161 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w161\"" {  } { { "path1.v" "w161" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 21 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w160 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w160\"" {  } { { "path1.v" "w160" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w159 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w159\"" {  } { { "path1.v" "w159" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w158 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w158\"" {  } { { "path1.v" "w158" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w157 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w157\"" {  } { { "path1.v" "w157" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w156 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w156\"" {  } { { "path1.v" "w156" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w155 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w155\"" {  } { { "path1.v" "w155" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w154 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w154\"" {  } { { "path1.v" "w154" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w153 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w153\"" {  } { { "path1.v" "w153" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w152 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w152\"" {  } { { "path1.v" "w152" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w151 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w151\"" {  } { { "path1.v" "w151" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 20 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w150 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w150\"" {  } { { "path1.v" "w150" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w149 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w149\"" {  } { { "path1.v" "w149" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w148 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w148\"" {  } { { "path1.v" "w148" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w147 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w147\"" {  } { { "path1.v" "w147" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w146 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w146\"" {  } { { "path1.v" "w146" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w145 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w145\"" {  } { { "path1.v" "w145" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w144 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w144\"" {  } { { "path1.v" "w144" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w143 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w143\"" {  } { { "path1.v" "w143" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w142 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w142\"" {  } { { "path1.v" "w142" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w141 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w141\"" {  } { { "path1.v" "w141" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 19 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w140 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w140\"" {  } { { "path1.v" "w140" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w139 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w139\"" {  } { { "path1.v" "w139" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w138 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w138\"" {  } { { "path1.v" "w138" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w137 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w137\"" {  } { { "path1.v" "w137" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w136 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w136\"" {  } { { "path1.v" "w136" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w135 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w135\"" {  } { { "path1.v" "w135" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w134 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w134\"" {  } { { "path1.v" "w134" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w133 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w133\"" {  } { { "path1.v" "w133" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w132 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w132\"" {  } { { "path1.v" "w132" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w131 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w131\"" {  } { { "path1.v" "w131" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 18 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w130 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w130\"" {  } { { "path1.v" "w130" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w129 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w129\"" {  } { { "path1.v" "w129" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w128 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w128\"" {  } { { "path1.v" "w128" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w127 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w127\"" {  } { { "path1.v" "w127" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w126 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w126\"" {  } { { "path1.v" "w126" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w125 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w125\"" {  } { { "path1.v" "w125" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w124 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w124\"" {  } { { "path1.v" "w124" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w123 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w123\"" {  } { { "path1.v" "w123" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w122 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w122\"" {  } { { "path1.v" "w122" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w121 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w121\"" {  } { { "path1.v" "w121" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 17 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w120 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w120\"" {  } { { "path1.v" "w120" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w119 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w119\"" {  } { { "path1.v" "w119" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w118 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w118\"" {  } { { "path1.v" "w118" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w117 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w117\"" {  } { { "path1.v" "w117" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w116 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w116\"" {  } { { "path1.v" "w116" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w115 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w115\"" {  } { { "path1.v" "w115" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w114 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w114\"" {  } { { "path1.v" "w114" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w113 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w113\"" {  } { { "path1.v" "w113" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w112 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w112\"" {  } { { "path1.v" "w112" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w111 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w111\"" {  } { { "path1.v" "w111" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 16 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w110 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w110\"" {  } { { "path1.v" "w110" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w109 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w109\"" {  } { { "path1.v" "w109" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w108 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w108\"" {  } { { "path1.v" "w108" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w107 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w107\"" {  } { { "path1.v" "w107" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w106 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w106\"" {  } { { "path1.v" "w106" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w105 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w105\"" {  } { { "path1.v" "w105" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w104 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w104\"" {  } { { "path1.v" "w104" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w103 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w103\"" {  } { { "path1.v" "w103" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w102 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w102\"" {  } { { "path1.v" "w102" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w101 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w101\"" {  } { { "path1.v" "w101" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w100 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w100\"" {  } { { "path1.v" "w100" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w99 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w99\"" {  } { { "path1.v" "w99" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w98 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w98\"" {  } { { "path1.v" "w98" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w97 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w97\"" {  } { { "path1.v" "w97" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w96 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w96\"" {  } { { "path1.v" "w96" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w95 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w95\"" {  } { { "path1.v" "w95" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w94 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w94\"" {  } { { "path1.v" "w94" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w93 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w93\"" {  } { { "path1.v" "w93" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w92 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w92\"" {  } { { "path1.v" "w92" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w91 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w91\"" {  } { { "path1.v" "w91" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w90 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w90\"" {  } { { "path1.v" "w90" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w89 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w89\"" {  } { { "path1.v" "w89" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w88 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w88\"" {  } { { "path1.v" "w88" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w87 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w87\"" {  } { { "path1.v" "w87" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w86 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w86\"" {  } { { "path1.v" "w86" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w85 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w85\"" {  } { { "path1.v" "w85" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w84 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w84\"" {  } { { "path1.v" "w84" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w83 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w83\"" {  } { { "path1.v" "w83" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w82 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w82\"" {  } { { "path1.v" "w82" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w81 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w81\"" {  } { { "path1.v" "w81" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 13 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w80 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w80\"" {  } { { "path1.v" "w80" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w79 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w79\"" {  } { { "path1.v" "w79" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w78 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w78\"" {  } { { "path1.v" "w78" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w77 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w77\"" {  } { { "path1.v" "w77" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w76 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w76\"" {  } { { "path1.v" "w76" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w75 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w75\"" {  } { { "path1.v" "w75" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w74 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w74\"" {  } { { "path1.v" "w74" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w73 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w73\"" {  } { { "path1.v" "w73" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w72 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w72\"" {  } { { "path1.v" "w72" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w71 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w71\"" {  } { { "path1.v" "w71" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 12 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w70 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w70\"" {  } { { "path1.v" "w70" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w69 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w69\"" {  } { { "path1.v" "w69" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w68 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w68\"" {  } { { "path1.v" "w68" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w67 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w67\"" {  } { { "path1.v" "w67" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w66 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w66\"" {  } { { "path1.v" "w66" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w65 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w65\"" {  } { { "path1.v" "w65" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w64 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w64\"" {  } { { "path1.v" "w64" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w63 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w63\"" {  } { { "path1.v" "w63" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w62 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w62\"" {  } { { "path1.v" "w62" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w61 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w61\"" {  } { { "path1.v" "w61" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w60 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w60\"" {  } { { "path1.v" "w60" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w59 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w59\"" {  } { { "path1.v" "w59" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w58 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w58\"" {  } { { "path1.v" "w58" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w57 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w57\"" {  } { { "path1.v" "w57" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w56 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w56\"" {  } { { "path1.v" "w56" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w55 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w55\"" {  } { { "path1.v" "w55" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w54 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w54\"" {  } { { "path1.v" "w54" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w53 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w53\"" {  } { { "path1.v" "w53" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w52 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w52\"" {  } { { "path1.v" "w52" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w51 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w51\"" {  } { { "path1.v" "w51" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w50 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w50\"" {  } { { "path1.v" "w50" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w49 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w49\"" {  } { { "path1.v" "w49" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w48 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w48\"" {  } { { "path1.v" "w48" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w47 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w47\"" {  } { { "path1.v" "w47" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w46 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w46\"" {  } { { "path1.v" "w46" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w45 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w45\"" {  } { { "path1.v" "w45" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w44 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w44\"" {  } { { "path1.v" "w44" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w43 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w43\"" {  } { { "path1.v" "w43" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w42 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w42\"" {  } { { "path1.v" "w42" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w41 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w41\"" {  } { { "path1.v" "w41" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 9 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w40 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w40\"" {  } { { "path1.v" "w40" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w39 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w39\"" {  } { { "path1.v" "w39" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w38 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w38\"" {  } { { "path1.v" "w38" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w37 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w37\"" {  } { { "path1.v" "w37" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w36 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w36\"" {  } { { "path1.v" "w36" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w35 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w35\"" {  } { { "path1.v" "w35" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w34 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w34\"" {  } { { "path1.v" "w34" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w33 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w33\"" {  } { { "path1.v" "w33" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w32 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w32\"" {  } { { "path1.v" "w32" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w31 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w31\"" {  } { { "path1.v" "w31" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 8 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w30 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w30\"" {  } { { "path1.v" "w30" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w29 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w29\"" {  } { { "path1.v" "w29" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w28 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w28\"" {  } { { "path1.v" "w28" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w27 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w27\"" {  } { { "path1.v" "w27" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w26 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w26\"" {  } { { "path1.v" "w26" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w25 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w25\"" {  } { { "path1.v" "w25" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w24 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w24\"" {  } { { "path1.v" "w24" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w23 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w23\"" {  } { { "path1.v" "w23" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w22 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w22\"" {  } { { "path1.v" "w22" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w21 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w21\"" {  } { { "path1.v" "w21" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 7 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w20 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w20\"" {  } { { "path1.v" "w20" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w19 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w19\"" {  } { { "path1.v" "w19" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w18 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w18\"" {  } { { "path1.v" "w18" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w17 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w17\"" {  } { { "path1.v" "w17" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w16 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w16\"" {  } { { "path1.v" "w16" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w15 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w15\"" {  } { { "path1.v" "w15" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w14 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w14\"" {  } { { "path1.v" "w14" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w13 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w13\"" {  } { { "path1.v" "w13" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w12 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w12\"" {  } { { "path1.v" "w12" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w11 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w11\"" {  } { { "path1.v" "w11" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w10 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w10\"" {  } { { "path1.v" "w10" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w9 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w9\"" {  } { { "path1.v" "w9" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w8 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w8\"" {  } { { "path1.v" "w8" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w7 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w7\"" {  } { { "path1.v" "w7" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w6 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w6\"" {  } { { "path1.v" "w6" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w5 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w5\"" {  } { { "path1.v" "w5" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w4 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w4\"" {  } { { "path1.v" "w4" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w3 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w3\"" {  } { { "path1.v" "w3" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w2 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w2\"" {  } { { "path1.v" "w2" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""} { "Info" "ISCL_SCL_CELL_NAME" "LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w1 " "Logic cell \"LowtoHigh:htl\|delay_datapath:datapath\|path1:not1000\|w1\"" {  } { { "path1.v" "w1" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/path1.v" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490077334 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1670490077334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1670490078073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670490078485 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490078485 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490078719 "|DE0_CV|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670490078719 "|DE0_CV|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1670490078719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1671 " "Implemented 1671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670490078727 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670490078727 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1670490078727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1619 " "Implemented 1619 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670490078727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670490078727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490078799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:01:18 2022 " "Processing ended: Thu Dec 08 12:01:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490078799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490078799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490078799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490078799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490080449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490080449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:01:20 2022 " "Processing started: Thu Dec 08 12:01:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490080449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670490080449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670490080450 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1670490080527 ""}
{ "Info" "0" "" "Project  = DE0_CV" {  } {  } 0 0 "Project  = DE0_CV" 0 0 "Fitter" 0 0 1670490080528 ""}
{ "Info" "0" "" "Revision = DE0_CV" {  } {  } 0 0 "Revision = DE0_CV" 0 0 "Fitter" 0 0 1670490080528 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1670490080671 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_CV 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"DE0_CV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670490080683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670490080720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670490080720 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670490080910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670490080934 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Altera Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1670490081283 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670490081284 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1670490085114 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 404 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 404 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1670490085206 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1670490085206 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490085321 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1670490086038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1670490086044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670490086050 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1670490086051 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000     CLOCK_50 " "   4.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1670490086051 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1670490086051 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670490086067 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670490086069 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670490086072 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670490086075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670490086075 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670490086076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670490086078 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1670490086079 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670490086079 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490086253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670490090582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490091067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670490091075 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670490092867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490092868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670490093683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1670490098124 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670490098124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490103276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1670490103276 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670490103276 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1670490105480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670490105643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670490106874 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670490108426 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLOCK4_50 a permanently disabled " "Pin CLOCK4_50 has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK4_50 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 12 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK4_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 1998 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 2000 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 1991 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 1992 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 1993 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "DE0_CV.v" "" { Text "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.v" 26 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/" { { 0 { 0 ""} 0 1994 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1670490108848 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670490108848 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg " "Generated suppressed messages file C:/Users/Lenovo/Documents/GitHub/FPGA-Spy-Hardware-Delay/DE0_CV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670490109000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5354 " "Peak virtual memory: 5354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490109580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:01:49 2022 " "Processing ended: Thu Dec 08 12:01:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490109580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490109580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490109580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670490109580 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670490110992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490110992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:01:50 2022 " "Processing started: Thu Dec 08 12:01:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490110992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670490110992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670490110992 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670490114909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490116679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:01:56 2022 " "Processing ended: Thu Dec 08 12:01:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490116679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490116679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490116679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670490116679 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670490117309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670490118227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490118228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:01:57 2022 " "Processing started: Thu Dec 08 12:01:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490118228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490118228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0_CV -c DE0_CV " "Command: quartus_sta DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490118228 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1670490118311 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670490119025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670490119064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1670490119064 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_CV.SDC " "Reading SDC File: 'DE0_CV.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1670490120044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1670490120050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120060 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1670490120061 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1670490120072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490120143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490120143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -405.444 " "Worst-case setup slack is -405.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -405.444           -2047.667 CLOCK_50  " " -405.444           -2047.667 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490120145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 CLOCK_50  " "    0.240               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490120154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490120159 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490120161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.136 " "Worst-case minimum pulse width slack is 1.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.136               0.000 CLOCK_50  " "    1.136               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490120167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490120167 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1670490120187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490120228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490121888 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490122054 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490122054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -384.341 " "Worst-case setup slack is -384.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -384.341           -1968.301 CLOCK_50  " " -384.341           -1968.301 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490122057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 CLOCK_50  " "    0.222               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490122066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490122072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490122075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 CLOCK_50  " "    1.250               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490122080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490122080 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1670490122095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490122218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490123872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124060 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490124064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490124064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -194.237 " "Worst-case setup slack is -194.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -194.237            -781.073 CLOCK_50  " " -194.237            -781.073 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490124066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLOCK_50  " "    0.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490124074 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490124077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490124088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.091 " "Worst-case minimum pulse width slack is 1.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091               0.000 CLOCK_50  " "    1.091               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490124090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490124090 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1670490124106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1670490124232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1670490125788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1670490125962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1670490125962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -176.474 " "Worst-case setup slack is -176.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -176.474            -707.958 CLOCK_50  " " -176.474            -707.958 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490125965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 CLOCK_50  " "    0.117               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490125972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490125978 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1670490125980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.054 " "Worst-case minimum pulse width slack is 1.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.054               0.000 CLOCK_50  " "    1.054               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1670490125986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1670490125986 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670490127399 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1670490127399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490127498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:02:07 2022 " "Processing ended: Thu Dec 08 12:02:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490127498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490127498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490127498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490127498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670490128933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670490128934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 12:02:08 2022 " "Processing started: Thu Dec 08 12:02:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670490128934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670490128934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE0_CV -c DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670490128934 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1670490129843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670490129908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 12:02:09 2022 " "Processing ended: Thu Dec 08 12:02:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670490129908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670490129908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670490129908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490129908 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus II Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670490130551 ""}
