Classic Timing Analyzer report for chuan_add
Tue Nov 19 10:51:41 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.581 ns   ; a[1] ; c  ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.581 ns       ; a[1] ; c      ;
; N/A   ; None              ; 13.355 ns       ; b[1] ; c      ;
; N/A   ; None              ; 13.295 ns       ; a[1] ; sum[1] ;
; N/A   ; None              ; 13.259 ns       ; a[1] ; sum[3] ;
; N/A   ; None              ; 13.065 ns       ; b[1] ; sum[1] ;
; N/A   ; None              ; 13.033 ns       ; b[1] ; sum[3] ;
; N/A   ; None              ; 12.690 ns       ; a[1] ; sum[2] ;
; N/A   ; None              ; 12.464 ns       ; b[1] ; sum[2] ;
; N/A   ; None              ; 11.706 ns       ; b[3] ; c      ;
; N/A   ; None              ; 11.413 ns       ; a[3] ; c      ;
; N/A   ; None              ; 11.381 ns       ; b[3] ; sum[3] ;
; N/A   ; None              ; 11.095 ns       ; a[3] ; sum[3] ;
; N/A   ; None              ; 7.908 ns        ; b[0] ; c      ;
; N/A   ; None              ; 7.806 ns        ; b[2] ; c      ;
; N/A   ; None              ; 7.620 ns        ; b[0] ; sum[1] ;
; N/A   ; None              ; 7.586 ns        ; b[0] ; sum[3] ;
; N/A   ; None              ; 7.487 ns        ; a[2] ; c      ;
; N/A   ; None              ; 7.486 ns        ; a[0] ; c      ;
; N/A   ; None              ; 7.480 ns        ; b[2] ; sum[3] ;
; N/A   ; None              ; 7.197 ns        ; a[0] ; sum[1] ;
; N/A   ; None              ; 7.164 ns        ; a[0] ; sum[3] ;
; N/A   ; None              ; 7.161 ns        ; a[2] ; sum[3] ;
; N/A   ; None              ; 7.017 ns        ; b[0] ; sum[2] ;
; N/A   ; None              ; 6.595 ns        ; a[0] ; sum[2] ;
; N/A   ; None              ; 6.489 ns        ; b[2] ; sum[2] ;
; N/A   ; None              ; 6.463 ns        ; b[0] ; sum[0] ;
; N/A   ; None              ; 6.178 ns        ; a[2] ; sum[2] ;
; N/A   ; None              ; 6.041 ns        ; a[0] ; sum[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 19 10:51:41 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off chuan_add -c chuan_add --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Info: Longest tpd from source pin "a[1]" to destination pin "c" is 13.581 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 2; PIN Node = 'a[1]'
    Info: 2: + IC(6.708 ns) + CELL(0.370 ns) = 8.012 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; COMB Node = 'temp[2]~12'
    Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 8.582 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 2; COMB Node = 'temp[3]~13'
    Info: 4: + IC(0.365 ns) + CELL(0.206 ns) = 9.153 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'temp~14'
    Info: 5: + IC(1.372 ns) + CELL(3.056 ns) = 13.581 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'c'
    Info: Total cell delay = 4.772 ns ( 35.14 % )
    Info: Total interconnect delay = 8.809 ns ( 64.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Tue Nov 19 10:51:41 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


