// Seed: 2096490750
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6
);
  assign id_3 = id_1;
  assign id_3 = (id_0) ? (1'b0) : 1;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    output supply1 id_5,
    input wor id_6,
    output tri id_7
);
  always_latch @(posedge 1) $display(1);
  assign id_3 = id_6;
  always @(*) id_0 = id_6;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
