# Loading project m1vhdl2019
# Compile of cpu_package.0.vhd failed with 3 errors.
# Compile of memory.0.vhd failed with 8 errors.
# Compile of registres.0.vhd was successful.
# Compile of registres.1.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# Compile of test_registres.0.vhd was successful.
# 6 compiles, 2 failed with 11 errors.
# Compile of memory.0.vhd failed with 10 errors.
# Compile of memory.0.vhd was successful.
# Compile of cpu_package.0.vhd failed with 8 errors.
# Compile of memory.0.vhd was successful.
# Compile of registres.0.vhd was successful.
# Compile of registres.1.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# Compile of test_registres.0.vhd was successful.
# 6 compiles, 1 failed with 8 errors.
# Compile of cpu_package.0.vhd failed with 6 errors.
# Compile of memory.0.vhd was successful.
# Compile of registres.0.vhd was successful.
# Compile of registres.1.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# Compile of test_registres.0.vhd was successful.
# 6 compiles, 1 failed with 6 errors.
# Compile of cpu_package.0.vhd failed with 5 errors.
# Compile of cpu_package.0.vhd was successful.
# Compile of cpu_package.0.vhd was successful.
# Compile of memory.0.vhd was successful.
# Compile of test_memory.0.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim work.test_memory(behavior)
# vsim work.test_memory(behavior) 
# Start time: 16:28:29 on Nov 19,2018
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 4.18.13-100.fc27.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_package(body)
# Loading ieee.std_logic_textio(body)
# Loading work.test_memory(behavior)
# Loading work.memory(behavior)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (4) for port "/test_memory/L1/ADR".
#    Time: 0 ps  Iteration: 0  Instance: /test_memory/L1 File: /nfs/home/m1info10/m1vhdl/memory.0.vhd Line: 51
# FATAL ERROR while loading design
# Error loading design
# End time: 16:28:29 on Nov 19,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of cpu_package.0.vhd was successful.
# Compile of memory.0.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.test_memory(behavior)
# vsim work.test_memory(behavior) 
# Start time: 16:29:04 on Nov 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.cpu_package(body)
# Loading ieee.std_logic_textio(body)
# Loading work.test_memory(behavior)
# Loading work.memory(behavior)
# ** Fatal: (vsim-3348) Port length (5) does not match actual length (4) for port "/test_memory/L1/ADR".
#    Time: 0 ps  Iteration: 0  Instance: /test_memory/L1 File: /nfs/home/m1info10/m1vhdl/memory.0.vhd Line: 51
# FATAL ERROR while loading design
# Error loading design
# End time: 16:29:05 on Nov 19,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
