
*** Running vivado
    with args -log ntt_memory_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ntt_memory_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ntt_memory_wrapper.tcl -notrace
Command: link_design -top ntt_memory_wrapper -part xc7vx485tffg1157-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 1065 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
Finished Parsing XDC File [/home/florian/Desktop/proteus/toolchain/hw/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.312 ; gain = 0.000 ; free physical = 17486 ; free virtual = 27114
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1921.312 ; gain = 555.004 ; free physical = 17486 ; free virtual = 27114
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2025.066 ; gain = 95.750 ; free physical = 17480 ; free virtual = 27108

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6ff31ff3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2543.840 ; gain = 518.773 ; free physical = 16998 ; free virtual = 26627

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 995a5937

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16880 ; free virtual = 26509
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f932b6a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16880 ; free virtual = 26509
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9c4409f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9c4409f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dabd89be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b1055c6c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508
Ending Logic Optimization Task | Checksum: 189db46ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2661.777 ; gain = 0.000 ; free physical = 16879 ; free virtual = 26508

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.107 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 189db46ef

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2875.457 ; gain = 0.000 ; free physical = 16842 ; free virtual = 26471
Ending Power Optimization Task | Checksum: 189db46ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.457 ; gain = 213.680 ; free physical = 16851 ; free virtual = 26480

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 189db46ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.457 ; gain = 0.000 ; free physical = 16851 ; free virtual = 26480

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.457 ; gain = 0.000 ; free physical = 16851 ; free virtual = 26480
Ending Netlist Obfuscation Task | Checksum: 189db46ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.457 ; gain = 0.000 ; free physical = 16851 ; free virtual = 26480
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2875.457 ; gain = 954.145 ; free physical = 16851 ; free virtual = 26480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.457 ; gain = 0.000 ; free physical = 16851 ; free virtual = 26480
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
Command: report_drc -file ntt_memory_wrapper_drc_opted.rpt -pb ntt_memory_wrapper_drc_opted.pb -rpx ntt_memory_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16825 ; free virtual = 26456
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7aa7996

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16825 ; free virtual = 26456
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16825 ; free virtual = 26456

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9a853e06

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16778 ; free virtual = 26412

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 122c7cca6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16795 ; free virtual = 26429

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 122c7cca6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16795 ; free virtual = 26429
Phase 1 Placer Initialization | Checksum: 122c7cca6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16795 ; free virtual = 26428

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1365b44b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16779 ; free virtual = 26413

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16543 ; free virtual = 26256

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1871e2f74

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16544 ; free virtual = 26256
Phase 2.2 Global Placement Core | Checksum: 141fe5003

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16540 ; free virtual = 26252
Phase 2 Global Placement | Checksum: 141fe5003

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16544 ; free virtual = 26257

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 152dbe194

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16592 ; free virtual = 26261

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 146133bc0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16608 ; free virtual = 26278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd43c324

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16608 ; free virtual = 26278

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1335e1fd7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:15 . Memory (MB): peak = 2899.469 ; gain = 0.000 ; free physical = 16608 ; free virtual = 26278

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15a42f32e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16608 ; free virtual = 26270

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ea753225

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16595 ; free virtual = 26269

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1454b8b5a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16595 ; free virtual = 26269
Phase 3 Detail Placement | Checksum: 1454b8b5a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:17 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16595 ; free virtual = 26269

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d078e444

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d078e444

Time (s): cpu = 00:00:58 ; elapsed = 00:00:18 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16598 ; free virtual = 26273
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.505. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 173f35245

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16594 ; free virtual = 26269
Phase 4.1 Post Commit Optimization | Checksum: 173f35245

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16594 ; free virtual = 26268

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 173f35245

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16601 ; free virtual = 26276

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 173f35245

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16601 ; free virtual = 26276

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.473 ; gain = 0.000 ; free physical = 16601 ; free virtual = 26276
Phase 4.4 Final Placement Cleanup | Checksum: 1985bade4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16600 ; free virtual = 26275
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1985bade4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16600 ; free virtual = 26275
Ending Placer Task | Checksum: ff90741b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:19 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16604 ; free virtual = 26273
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2907.473 ; gain = 8.004 ; free physical = 16694 ; free virtual = 26363
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2907.473 ; gain = 0.000 ; free physical = 16694 ; free virtual = 26363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2907.473 ; gain = 0.000 ; free physical = 16660 ; free virtual = 26389
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ntt_memory_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2907.473 ; gain = 0.000 ; free physical = 16653 ; free virtual = 26360
INFO: [runtcl-4] Executing : report_utilization -file ntt_memory_wrapper_utilization_placed.rpt -pb ntt_memory_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ntt_memory_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2907.473 ; gain = 0.000 ; free physical = 16668 ; free virtual = 26375
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2021.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4de51948 ConstDB: 0 ShapeSum: b1ab5ad3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1226c59c3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3160.469 ; gain = 252.996 ; free physical = 16362 ; free virtual = 26014
Post Restoration Checksum: NetGraph: 83e8cd4d NumContArr: 9e838c76 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1226c59c3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3169.465 ; gain = 261.992 ; free physical = 16343 ; free virtual = 25995

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1226c59c3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3224.137 ; gain = 316.664 ; free physical = 16286 ; free virtual = 25938

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1226c59c3

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 3224.137 ; gain = 316.664 ; free physical = 16286 ; free virtual = 25938
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a5fb8950

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16264 ; free virtual = 25916
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.483  | TNS=0.000  | WHS=-0.242 | THS=-80.109|

Phase 2 Router Initialization | Checksum: 13c8247e9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16267 ; free virtual = 25919

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12171
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12171
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 270a2159f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16256 ; free virtual = 25904

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2019
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.403  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27471acef

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910
Phase 4 Rip-up And Reroute | Checksum: 27471acef

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 254927d31

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.491  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 254927d31

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 254927d31

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910
Phase 5 Delay and Skew Optimization | Checksum: 254927d31

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16262 ; free virtual = 25910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27d0a7a89

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16261 ; free virtual = 25909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.491  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20fe0d940

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16261 ; free virtual = 25909
Phase 6 Post Hold Fix | Checksum: 20fe0d940

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16261 ; free virtual = 25909

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.563776 %
  Global Horizontal Routing Utilization  = 0.589911 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2878daec7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16261 ; free virtual = 25909

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2878daec7

Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16261 ; free virtual = 25909

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fd87916a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16260 ; free virtual = 25908

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.491  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1fd87916a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16259 ; free virtual = 25907
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16338 ; free virtual = 25986

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 3320.848 ; gain = 413.375 ; free physical = 16338 ; free virtual = 25986
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.848 ; gain = 0.000 ; free physical = 16338 ; free virtual = 25986
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3320.848 ; gain = 0.000 ; free physical = 16315 ; free virtual = 25987
INFO: [Common 17-1381] The checkpoint '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
Command: report_drc -file ntt_memory_wrapper_drc_routed.rpt -pb ntt_memory_wrapper_drc_routed.pb -rpx ntt_memory_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ntt_memory_wrapper_methodology_drc_routed.rpt -pb ntt_memory_wrapper_methodology_drc_routed.pb -rpx ntt_memory_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/florian/Desktop/proteus/toolchain/build/28bit/sdf/op12/project_1/project_1.runs/impl_1/ntt_memory_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
Command: report_power -file ntt_memory_wrapper_power_routed.rpt -pb ntt_memory_wrapper_power_summary_routed.pb -rpx ntt_memory_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ntt_memory_wrapper_route_status.rpt -pb ntt_memory_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ntt_memory_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ntt_memory_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ntt_memory_wrapper_bus_skew_routed.rpt -pb ntt_memory_wrapper_bus_skew_routed.pb -rpx ntt_memory_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 09:31:41 2023...
