// Seed: 3983650757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic id_5 = -1, id_6;
  assign id_1[1'b0] = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd38,
    parameter id_2  = 32'd25,
    parameter id_6  = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11
);
  inout wire id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_1
  );
  input wire id_7;
  output wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  output wire _id_2;
  output wire id_1;
  logic [id_6 : id_10] id_12;
  ;
endmodule
