<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2023.1.1 (64-bit)                                   -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/TOPLEVEL.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/TOPLEVEL.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/TOPLEVEL.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq31&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[31]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[30]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[29]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[28]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[27]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[26]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[25]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[24]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[23]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[22]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[21]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[20]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[19]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[18]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[17]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[16]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[15]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[14]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[13]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[12]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[11]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[10]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[9]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[8]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[7]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[6]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[5]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[4]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[3]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[2]"/>
        <net name="RI5CY_with_Caches/RISC_V/RISCV_CORE/pc_if[1]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
