{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726698372795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726698372795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 19:26:12 2024 " "Processing started: Wed Sep 18 19:26:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726698372795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698372795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mips32 -c ProcessUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698372795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726698372915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726698372915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file Mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mips32 " "Found entity 1: Mips32" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrequencyDivisor.v 1 1 " "Found 1 design units, including 1 entities, in source file FrequencyDivisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivisor " "Found entity 1: FrequencyDivisor" {  } { { "FrequencyDivisor.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockSelector.v 1 1 " "Found 1 design units, including 1 entities, in source file ClockSelector.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockSelector " "Found entity 1: ClockSelector" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file InputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputInterface " "Found entity 1: InputInterface" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessUnit " "Found entity 1: ProcessUnit" {  } { { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OutputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file OutputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputInterface " "Found entity 1: OutputInterface" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32 " "Found entity 1: Alu32" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionParser.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionParser.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionParser " "Found entity 1: InstructionParser" {  } { { "InstructionParser.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionParser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ProgramCounter.v(15) " "Verilog HDL information at ProgramCounter.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726698376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxInput.v 1 1 " "Found 1 design units, including 1 entities, in source file MuxInput.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxInput " "Found entity 1: MuxInput" {  } { { "MuxInput.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/MuxInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RtAndRdMux.v 1 1 " "Found 1 design units, including 1 entities, in source file RtAndRdMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RtAndRdMux " "Found entity 1: RtAndRdMux" {  } { { "RtAndRdMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/RtAndRdMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignalExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file SignalExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend " "Found entity 1: SignalExtend" {  } { { "SignalExtend.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/SignalExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu32Mux.v 1 1 " "Found 1 design units, including 1 entities, in source file Alu32Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu32Mux " "Found entity 1: Alu32Mux" {  } { { "Alu32Mux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMux.v 1 1 " "Found 1 design units, including 1 entities, in source file PCMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMux " "Found entity 1: PCMux" {  } { { "PCMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/PCMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodBcd.v 1 1 " "Found 1 design units, including 1 entities, in source file DecodBcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodBcd " "Found entity 1: DecodBcd" {  } { { "DecodBcd.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DecodBcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemMux.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemMux " "Found entity 1: DataMemMux" {  } { { "DataMemMux.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegToOutputInterface.v 1 1 " "Found 1 design units, including 1 entities, in source file RegToOutputInterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegToOutputInterface " "Found entity 1: RegToOutputInterface" {  } { { "RegToOutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/RegToOutputInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698376396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_selected_clk Mips32.v(47) " "Verilog HDL Implicit Net warning at Mips32.v(47): created implicit net for \"_selected_clk\"" {  } { { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mips32 " "Elaborating entity \"Mips32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726698376428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivisor FrequencyDivisor:frequency_divisor " "Elaborating entity \"FrequencyDivisor\" for hierarchy \"FrequencyDivisor:frequency_divisor\"" {  } { { "Mips32.v" "frequency_divisor" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376429 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FrequencyDivisor.v(15) " "Verilog HDL assignment warning at FrequencyDivisor.v(15): truncated value with size 32 to match size of target (26)" {  } { { "FrequencyDivisor.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/FrequencyDivisor.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376429 "|Mips32|FrequencyDivisor:frequency_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockSelector ClockSelector:clk_selector " "Elaborating entity \"ClockSelector\" for hierarchy \"ClockSelector:clk_selector\"" {  } { { "Mips32.v" "clk_selector" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376430 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selected_clk ClockSelector.v(12) " "Verilog HDL Always Construct warning at ClockSelector.v(12): inferring latch(es) for variable \"selected_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376430 "|Mips32|ClockSelector:clk_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected_clk ClockSelector.v(12) " "Inferred latch for \"selected_clk\" at ClockSelector.v(12)" {  } { { "ClockSelector.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ClockSelector.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376430 "|Mips32|ClockSelector:clk_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputInterface InputInterface:input_interface " "Elaborating entity \"InputInterface\" for hierarchy \"InputInterface:input_interface\"" {  } { { "Mips32.v" "input_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376430 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_single_count InputInterface.v(8) " "Verilog HDL or VHDL warning at InputInterface.v(8): object \"clk_single_count\" assigned a value but never read" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726698376431 "|Mips32|InputInterface:input_interface"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "input_sig InputInterface.v(9) " "Verilog HDL warning at InputInterface.v(9): object input_sig used but never assigned" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1726698376431 "|Mips32|InputInterface:input_interface"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "input_sig 0 InputInterface.v(9) " "Net \"input_sig\" at InputInterface.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InputInterface.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726698376431 "|Mips32|InputInterface:input_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessUnit ProcessUnit:process_unit " "Elaborating entity \"ProcessUnit\" for hierarchy \"ProcessUnit:process_unit\"" {  } { { "Mips32.v" "process_unit" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProcessUnit:process_unit\|ProgramCounter:program_counter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProcessUnit:process_unit\|ProgramCounter:program_counter\"" {  } { { "ProcessUnit.v" "program_counter" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory ProcessUnit:process_unit\|InstructionMemory:instruction_memory " "Elaborating entity \"InstructionMemory\" for hierarchy \"ProcessUnit:process_unit\|InstructionMemory:instruction_memory\"" {  } { { "ProcessUnit.v" "instruction_memory" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376433 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[15\] 0 InstructionMemory.v(8) " "Net \"mem\[15\]\" at InstructionMemory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/InstructionMemory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726698376436 "|Mips32|ProcessUnit:process_unit|InstructionMemory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionParser ProcessUnit:process_unit\|InstructionParser:instruction_parser " "Elaborating entity \"InstructionParser\" for hierarchy \"ProcessUnit:process_unit\|InstructionParser:instruction_parser\"" {  } { { "ProcessUnit.v" "instruction_parser" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RtAndRdMux ProcessUnit:process_unit\|RtAndRdMux:rt_and_rd_mux " "Elaborating entity \"RtAndRdMux\" for hierarchy \"ProcessUnit:process_unit\|RtAndRdMux:rt_and_rd_mux\"" {  } { { "ProcessUnit.v" "rt_and_rd_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignalExtend ProcessUnit:process_unit\|SignalExtend:sig_extend " "Elaborating entity \"SignalExtend\" for hierarchy \"ProcessUnit:process_unit\|SignalExtend:sig_extend\"" {  } { { "ProcessUnit.v" "sig_extend" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers ProcessUnit:process_unit\|Registers:regs " "Elaborating entity \"Registers\" for hierarchy \"ProcessUnit:process_unit\|Registers:regs\"" {  } { { "ProcessUnit.v" "regs" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegToOutputInterface ProcessUnit:process_unit\|RegToOutputInterface:reg_to_out_interface " "Elaborating entity \"RegToOutputInterface\" for hierarchy \"ProcessUnit:process_unit\|RegToOutputInterface:reg_to_out_interface\"" {  } { { "ProcessUnit.v" "reg_to_out_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32Mux ProcessUnit:process_unit\|Alu32Mux:alu_32_mux " "Elaborating entity \"Alu32Mux\" for hierarchy \"ProcessUnit:process_unit\|Alu32Mux:alu_32_mux\"" {  } { { "ProcessUnit.v" "alu_32_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu32 ProcessUnit:process_unit\|Alu32:alu_32 " "Elaborating entity \"Alu32\" for hierarchy \"ProcessUnit:process_unit\|Alu32:alu_32\"" {  } { { "ProcessUnit.v" "alu_32" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(68) " "Verilog HDL assignment warning at Alu32.v(68): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(74) " "Verilog HDL assignment warning at Alu32.v(74): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(80) " "Verilog HDL assignment warning at Alu32.v(80): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(86) " "Verilog HDL assignment warning at Alu32.v(86): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(92) " "Verilog HDL assignment warning at Alu32.v(92): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(98) " "Verilog HDL assignment warning at Alu32.v(98): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(104) " "Verilog HDL assignment warning at Alu32.v(104): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(110) " "Verilog HDL assignment warning at Alu32.v(110): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(116) " "Verilog HDL assignment warning at Alu32.v(116): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(122) " "Verilog HDL assignment warning at Alu32.v(122): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(129) " "Verilog HDL assignment warning at Alu32.v(129): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Alu32.v(135) " "Verilog HDL assignment warning at Alu32.v(135): truncated value with size 32 to match size of target (1)" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Alu32.v(113) " "Verilog HDL Case Statement warning at Alu32.v(113): case item expression covers a value already covered by a previous case item" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 113 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1726698376460 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMux ProcessUnit:process_unit\|PCMux:pc_mux " "Elaborating entity \"PCMux\" for hierarchy \"ProcessUnit:process_unit\|PCMux:pc_mux\"" {  } { { "ProcessUnit.v" "pc_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory ProcessUnit:process_unit\|DataMemory:data_mem " "Elaborating entity \"DataMemory\" for hierarchy \"ProcessUnit:process_unit\|DataMemory:data_mem\"" {  } { { "ProcessUnit.v" "data_mem" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376461 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRead DataMemory.v(20) " "Verilog HDL Always Construct warning at DataMemory.v(20): inferring latch(es) for variable \"DataRead\", which holds its previous value in one or more paths through the always construct" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[0\] DataMemory.v(20) " "Inferred latch for \"DataRead\[0\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[1\] DataMemory.v(20) " "Inferred latch for \"DataRead\[1\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[2\] DataMemory.v(20) " "Inferred latch for \"DataRead\[2\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[3\] DataMemory.v(20) " "Inferred latch for \"DataRead\[3\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[4\] DataMemory.v(20) " "Inferred latch for \"DataRead\[4\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[5\] DataMemory.v(20) " "Inferred latch for \"DataRead\[5\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[6\] DataMemory.v(20) " "Inferred latch for \"DataRead\[6\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[7\] DataMemory.v(20) " "Inferred latch for \"DataRead\[7\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[8\] DataMemory.v(20) " "Inferred latch for \"DataRead\[8\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[9\] DataMemory.v(20) " "Inferred latch for \"DataRead\[9\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[10\] DataMemory.v(20) " "Inferred latch for \"DataRead\[10\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[11\] DataMemory.v(20) " "Inferred latch for \"DataRead\[11\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[12\] DataMemory.v(20) " "Inferred latch for \"DataRead\[12\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[13\] DataMemory.v(20) " "Inferred latch for \"DataRead\[13\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[14\] DataMemory.v(20) " "Inferred latch for \"DataRead\[14\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[15\] DataMemory.v(20) " "Inferred latch for \"DataRead\[15\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[16\] DataMemory.v(20) " "Inferred latch for \"DataRead\[16\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[17\] DataMemory.v(20) " "Inferred latch for \"DataRead\[17\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[18\] DataMemory.v(20) " "Inferred latch for \"DataRead\[18\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[19\] DataMemory.v(20) " "Inferred latch for \"DataRead\[19\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[20\] DataMemory.v(20) " "Inferred latch for \"DataRead\[20\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[21\] DataMemory.v(20) " "Inferred latch for \"DataRead\[21\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[22\] DataMemory.v(20) " "Inferred latch for \"DataRead\[22\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[23\] DataMemory.v(20) " "Inferred latch for \"DataRead\[23\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[24\] DataMemory.v(20) " "Inferred latch for \"DataRead\[24\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[25\] DataMemory.v(20) " "Inferred latch for \"DataRead\[25\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[26\] DataMemory.v(20) " "Inferred latch for \"DataRead\[26\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[27\] DataMemory.v(20) " "Inferred latch for \"DataRead\[27\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[28\] DataMemory.v(20) " "Inferred latch for \"DataRead\[28\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[29\] DataMemory.v(20) " "Inferred latch for \"DataRead\[29\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[30\] DataMemory.v(20) " "Inferred latch for \"DataRead\[30\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[31\] DataMemory.v(20) " "Inferred latch for \"DataRead\[31\]\" at DataMemory.v(20)" {  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 "|Mips32|ProcessUnit:process_unit|DataMemory:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemMux ProcessUnit:process_unit\|DataMemMux:data_mem_mux " "Elaborating entity \"DataMemMux\" for hierarchy \"ProcessUnit:process_unit\|DataMemMux:data_mem_mux\"" {  } { { "ProcessUnit.v" "data_mem_mux" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "Mips32.v" "control_unit" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(20) " "Verilog HDL Case Statement warning at ControlUnit.v(20): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluOP ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"AluOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"RegDst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JumpReg ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"JumpReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jump ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Jal ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Jal\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "And ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"And\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Immediate ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Immediate\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376463 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Print ControlUnit.v(20) " "Verilog HDL Always Construct warning at ControlUnit.v(20): inferring latch(es) for variable \"Print\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Print ControlUnit.v(20) " "Inferred latch for \"Print\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ControlUnit.v(20) " "Inferred latch for \"RegWrite\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Immediate ControlUnit.v(20) " "Inferred latch for \"Immediate\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(20) " "Inferred latch for \"MemWrite\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ControlUnit.v(20) " "Inferred latch for \"MemToReg\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(20) " "Inferred latch for \"MemRead\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "And ControlUnit.v(20) " "Inferred latch for \"And\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jal ControlUnit.v(20) " "Inferred latch for \"Jal\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump ControlUnit.v(20) " "Inferred latch for \"Jump\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpReg ControlUnit.v(20) " "Inferred latch for \"JumpReg\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(20) " "Inferred latch for \"Branch\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst ControlUnit.v(20) " "Inferred latch for \"RegDst\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[0\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[0\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[1\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[1\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[2\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[2\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[3\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[3\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[4\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[4\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluOP\[5\] ControlUnit.v(20) " "Inferred latch for \"AluOP\[5\]\" at ControlUnit.v(20)" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 "|Mips32|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputInterface OutputInterface:output_interface " "Elaborating entity \"OutputInterface\" for hierarchy \"OutputInterface:output_interface\"" {  } { { "Mips32.v" "output_interface" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698376464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 OutputInterface.v(19) " "Verilog HDL assignment warning at OutputInterface.v(19): truncated value with size 32 to match size of target (4)" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726698376465 "|Mips32|OutputInterface:output_interface"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_hex_output\[32\] " "Net \"_hex_output\[32\]\" is missing source, defaulting to GND" {  } { { "Mips32.v" "_hex_output\[32\]" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1726698376525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1726698376525 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_hex_output\[32\] " "Net \"_hex_output\[32\]\" is missing source, defaulting to GND" {  } { { "Mips32.v" "_hex_output\[32\]" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1726698376525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1726698376525 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_hex_output\[32\] " "Net \"_hex_output\[32\]\" is missing source, defaulting to GND" {  } { { "Mips32.v" "_hex_output\[32\]" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1726698376525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1726698376525 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "_hex_output\[32\] " "Net \"_hex_output\[32\]\" is missing source, defaulting to GND" {  } { { "Mips32.v" "_hex_output\[32\]" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 33 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1726698376525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1726698376525 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|RegWrite " "LATCH primitive \"ControlUnit:control_unit\|RegWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Immediate " "LATCH primitive \"ControlUnit:control_unit\|Immediate\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemWrite " "LATCH primitive \"ControlUnit:control_unit\|MemWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemToReg " "LATCH primitive \"ControlUnit:control_unit\|MemToReg\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemRead " "LATCH primitive \"ControlUnit:control_unit\|MemRead\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|And " "LATCH primitive \"ControlUnit:control_unit\|And\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Jump " "LATCH primitive \"ControlUnit:control_unit\|Jump\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|RegDst " "LATCH primitive \"ControlUnit:control_unit\|RegDst\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Print " "LATCH primitive \"ControlUnit:control_unit\|Print\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376798 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemRead " "LATCH primitive \"ControlUnit:control_unit\|MemRead\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemWrite " "LATCH primitive \"ControlUnit:control_unit\|MemWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Print " "LATCH primitive \"ControlUnit:control_unit\|Print\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|And " "LATCH primitive \"ControlUnit:control_unit\|And\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Immediate " "LATCH primitive \"ControlUnit:control_unit\|Immediate\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|Jump " "LATCH primitive \"ControlUnit:control_unit\|Jump\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 7 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|MemToReg " "LATCH primitive \"ControlUnit:control_unit\|MemToReg\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|RegDst " "LATCH primitive \"ControlUnit:control_unit\|RegDst\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|RegWrite " "LATCH primitive \"ControlUnit:control_unit\|RegWrite\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698376978 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ProcessUnit:process_unit\|DataMemory:data_mem\|mem " "RAM logic \"ProcessUnit:process_unit\|DataMemory:data_mem\|mem\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.v" "mem" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726698376998 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726698376998 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod0\"" {  } { { "OutputInterface.v" "Mod0" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div0\"" {  } { { "OutputInterface.v" "Div0" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod1\"" {  } { { "OutputInterface.v" "Mod1" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div1\"" {  } { { "OutputInterface.v" "Div1" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod2\"" {  } { { "OutputInterface.v" "Mod2" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div2\"" {  } { { "OutputInterface.v" "Div2" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod3\"" {  } { { "OutputInterface.v" "Mod3" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div3\"" {  } { { "OutputInterface.v" "Div3" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod4\"" {  } { { "OutputInterface.v" "Mod4" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div4\"" {  } { { "OutputInterface.v" "Div4" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod5\"" {  } { { "OutputInterface.v" "Mod5" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div5\"" {  } { { "OutputInterface.v" "Div5" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod6\"" {  } { { "OutputInterface.v" "Mod6" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Div6\"" {  } { { "OutputInterface.v" "Div6" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "OutputInterface:output_interface\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"OutputInterface:output_interface\|Mod7\"" {  } { { "OutputInterface.v" "Mod7" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ProcessUnit:process_unit\|Alu32:alu_32\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ProcessUnit:process_unit\|Alu32:alu_32\|Div0\"" {  } { { "Alu32.v" "Div0" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ProcessUnit:process_unit\|Alu32:alu_32\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ProcessUnit:process_unit\|Alu32:alu_32\|Mult0\"" {  } { { "Alu32.v" "Mult0" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698377589 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726698377589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Mod0\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Mod0 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377616 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div0\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div0 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377692 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div1\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div1 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377716 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div2\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div2 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377761 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_dkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_u9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div3\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div3 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377809 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7af " "Found entity 1: alt_u_div_7af" {  } { { "db/alt_u_div_7af.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_7af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div4\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div4 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377860 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_kkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_caf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div5\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div5 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377914 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_ekm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_0af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "OutputInterface:output_interface\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"OutputInterface:output_interface\|lpm_divide:Div6\"" {  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698377971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "OutputInterface:output_interface\|lpm_divide:Div6 " "Instantiated megafunction \"OutputInterface:output_interface\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698377971 ""}  } { { "OutputInterface.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/OutputInterface.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698377971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_jkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698377991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698377991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698378015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698378015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_divide:Div0\"" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698378031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_divide:Div0 " "Instantiated megafunction \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378031 ""}  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698378031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698378048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698378048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698378051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698378051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698378079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698378079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\"" {  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698378100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0 " "Instantiated megafunction \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726698378100 ""}  } { { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726698378100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726698378118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698378118 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698378566 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698378566 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726698378566 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726698378566 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726698379321 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1726698379369 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726698379369 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|AluOP\[2\] " "Latch ControlUnit:control_unit\|AluOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|AluOP\[1\] " "Latch ControlUnit:control_unit\|AluOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|AluOP\[0\] " "Latch ControlUnit:control_unit\|AluOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|AluOP\[4\] " "Latch ControlUnit:control_unit\|AluOP\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControlUnit:control_unit\|AluOP\[3\] " "Latch ControlUnit:control_unit\|AluOP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[3\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[2\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[0\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[3\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[1\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[31\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[30\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[29\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[28\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[27\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[26\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[25\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[24\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[23\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[22\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[21\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[20\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[19\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[18\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[17\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[16\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[15\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[14\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[13\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[12\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[11\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[10\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[9\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379392 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379392 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[8\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379393 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[7\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379393 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[6\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379393 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[5\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379393 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379393 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[4\] " "Latch ProcessUnit:process_unit\|DataMemory:data_mem\|DataRead\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\] " "Ports D and ENA on the latch are fed by the same signal ProcessUnit:process_unit\|ProgramCounter:program_counter\|PcOut\[0\]" {  } { { "ProgramCounter.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProgramCounter.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1726698379393 ""}  } { { "DataMemory.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/DataMemory.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1726698379393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726698383148 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|AluOP\[2\] " "LATCH primitive \"ControlUnit:control_unit\|AluOP\[2\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698384921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|AluOP\[1\] " "LATCH primitive \"ControlUnit:control_unit\|AluOP\[1\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698384921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|AluOP\[4\] " "LATCH primitive \"ControlUnit:control_unit\|AluOP\[4\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698384921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|AluOP\[3\] " "LATCH primitive \"ControlUnit:control_unit\|AluOP\[3\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698384921 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ControlUnit:control_unit\|AluOP\[0\] " "LATCH primitive \"ControlUnit:control_unit\|AluOP\[0\]\" is permanently enabled" {  } { { "ControlUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ControlUnit.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726698384921 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out4\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out6\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\] " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|w513w\[0\]\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 76 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult3\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult5\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1 " "Synthesized away node \"ProcessUnit:process_unit\|Alu32:alu_32\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult1\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/mult_7dt.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/parisi-dev/dev-tools/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Alu32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Alu32.v" 29 -1 0 } } { "ProcessUnit.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/ProcessUnit.v" 119 0 0 } } { "Mips32.v" "" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/Mips32.v" 75 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698384940 "|Mips32|ProcessUnit:process_unit|Alu32:alu_32|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726698384940 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726698384940 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726698385667 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 182 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""} { "Info" "ISCL_SCL_CELL_NAME" "OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10 " "Logic cell \"OutputInterface:output_interface\|lpm_divide:Mod7\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~10" { Text "/home/parisi-dev/repos/32bit-mips-verilog/PC2/db/alt_u_div_47f.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726698385690 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1726698385690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg " "Generated suppressed messages file /home/parisi-dev/repos/32bit-mips-verilog/PC2/output_files/ProcessUnit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698385770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726698386033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726698386033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10508 " "Implemented 10508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726698386332 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726698386332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10433 " "Implemented 10433 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726698386332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726698386332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726698386348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 19:26:26 2024 " "Processing ended: Wed Sep 18 19:26:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726698386348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726698386348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726698386348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726698386348 ""}
