<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>cbkpan</spirit:vendor>
  <spirit:library>hipero</spirit:library>
  <spirit:name>SEMICAP</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>AXI_ENG</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_ENG"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_ENG_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_HW</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_HW"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>AXI_HW_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>irq</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>IRq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_axi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_AXI.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>areset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>areset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>oRpReset_n_0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>oRpReset_n_0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI_ENG</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">64</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>AXI_HW</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">512</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="user">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>semicap_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_sem_ultra_3_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_hwicap_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_cbkpan_hipero_hipero_icap_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_axi_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_spihelper_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_engine_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>29f77261</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>semicap_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_sem_ultra_3_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_hwicap_3_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_hipero_icap_2_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_engine_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_axi_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_spihelper_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>88396d0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>AXI_ENG_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_ENG_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>AXI_HW_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IRq</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>areset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_axi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>iRpMinVoter_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>oRpReset_n_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_c_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_d_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_q_0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_s_n_0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_hipero_sem</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_axi_hwicap_0_1/semicap_axi_hwicap_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_hwicap</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_hipero_icap_0_0_1/semicap_hipero_icap_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_hipero_icap_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_axi_0_0/semicap_semicap_axi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_axi_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_spihelper_0_0/semicap_semicap_spihelper_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_spihelper_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_engine_0_0_1/semicap_semicap_engine_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_engine_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>imports/srcs/icapmux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/synth/semicap.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/semicap_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_semicap</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/hdl/semicap_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8e4f66e8</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_sem_ultra_3_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="sem_ultra" xilinx:version="3.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_hwicap_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_hwicap" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_cbkpan_hipero_hipero_icap_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="hipero_icap" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_axi_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_axi" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_spihelper_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_spihelper" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_cbkpan_hipero_semicap_engine_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_engine" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_hipero_sem_0/semicap_hipero_sem_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_hipero_sem</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_axi_hwicap_0_1/semicap_axi_hwicap_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_axi_hwicap</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_hipero_icap_0_0_1/semicap_hipero_icap_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_hipero_icap_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_axi_0_0/semicap_semicap_axi_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_axi_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_spihelper_0_0/semicap_semicap_spihelper_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_spihelper_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/ip/semicap_semicap_engine_0_0_1/semicap_semicap_engine_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_semicap_engine_0</spirit:userFileType>
        <spirit:logicalName>hipero</spirit:logicalName>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>imports/srcs/icapmux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/sim/semicap.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>bd/semicap/hdl/semicap_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>hipero</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_sem_ultra_3_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="sem_ultra" xilinx:version="3.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_hwicap_3_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_hwicap" xilinx:version="3.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_hipero_icap_2_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="hipero_icap" xilinx:version="2.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_engine_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_engine" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_axi_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_axi" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_cbkpan_hipero_semicap_spihelper_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="cbkpan" xilinx:library="hipero" xilinx:name="semicap_spihelper" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SEMICAP_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Soft Error Mitigation and Partial Reconfiguration Controller</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SEMICAP_v2_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/FPGA_Features_and_Design/Soft_Error_Mitigation</xilinx:taxonomy>
        <xilinx:taxonomy>/Partial_Reconfiguration</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SEMICAP</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:vendorDisplayName>CBK PAN</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.cbk.waw.pl</xilinx:vendorURL>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-27T06:52:13Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3dc142_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5126a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578ab1f6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7bb1d3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b48c7a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfe31cb_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0e518e_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6feeb061_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@231a4df9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33487745_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433b2d64_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79db0cc9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60634647_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42aef50f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a94ae6f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b29eb23_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f194f3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb0b970_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbedf6e_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf19ce1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6eaea9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbbe102_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fdb991_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22038ac7_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d514244_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e44180d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9d037_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621828cd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a795e4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/s</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d0bdec_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/se</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72563665_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/se</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e6b99d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/se</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9d5a78_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/sem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f577c6a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b401f33_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337389c4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac82e1b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aede0dd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10513a29_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5e95ab_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a108e75_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fcfbf0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e82f868_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b4be8f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semica</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f73367_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semicap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397d546b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semicap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3748f170_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo/semicap</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531303c5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faf53f0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@567c921d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f345ff2_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538ddcf7_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6029eaf9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acc1a04_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adeba0a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38effec_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5964dd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b3aaa9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64235bc4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e3cf6f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19227cd1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5330a848_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e324352_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4484e24b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176e12d6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf7de6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343fbe38_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb5786c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ff0ba8c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c5f149_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_r</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298e5f3f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39df4f00_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342dbe63_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_re</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad2885b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_rep</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a8de21_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a307a1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ee5fb8_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594521c0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c67c71e_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7662cb2f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424eda03_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bf4e65_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6950a1c1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e9cdd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485d9e11_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b3ecd9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c97f81b_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162a37b4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eff3501_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ac686a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ee9e4c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117f8214_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e24117a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fce5028_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729db952_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b38df3c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fa084d9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7509a267_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b739ca7_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d3d3c5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c384c3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c65e29_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73900eaa_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79de0990_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b5814d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5668c4bc_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796e4bb8_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c5651f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51626ac3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d697c7c_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e64321a_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3fd65f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1daf707_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb3f526_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d9b091_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd96e9_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b9ea67_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0cd109_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90988e8_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e612336_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca855ed_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304d10db_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4478fe0d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b761378_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196075ed_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f876710_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efde6d0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf14391_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145f22bc_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ca8025_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d56b403_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c1f22d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db00969_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6326f4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516108a6_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce70b50_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195a6f20_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fe0bc4_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfc2aeb_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbcd3e5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40326dac_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de11ccd_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf8154e_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d2f005_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c05749f_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404212ef_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3c7a80_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617b8d11_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c43477_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@145d4ccf_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e3afb5_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c02c51_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bcccf1_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498f195_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a67891_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1578a512_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66344501_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51379ab7_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19013212_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e990a43_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d2757d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adf39f7_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2e6ac0_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3035f1e3_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437128cc_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533afadc_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f18cc68_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ef73b35_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adc87ce_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532123d_ARCHIVE_LOCATION">d:/Projects/Hipero/svn/dev/fpga/ip_projects/semicap/semicap.srcs/sources_1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a76b914"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="acd6f1fb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="36f84bce"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0c7538a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0bbc9c1b"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
