  **** HLS Build v2025.1 6135595
Sourcing Tcl script '/home/jjh/RL_test/for_ironman/RLMD/verify_hls.tcl'
INFO: [HLS 200-1510] Running: open_project gemm_syn 
WARNING: [HLS 200-2182] The 'gemm_syn' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/RLMD/gemm_syn'.
INFO: [HLS 200-1510] Running: set_top gemm 
INFO: [HLS 200-1510] Running: add_files ../CASE/test/gemm.cc 
INFO: [HLS 200-10] Adding design file '../CASE/test/gemm.cc' to the project
INFO: [HLS 200-1510] Running: open_solution solution_gemm -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off gemm/outer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off gemm/middle 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off gemm/inner 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp gemm mult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 247.719 MB.
INFO: [HLS 200-10] Analyzing design file '../CASE/test/gemm.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.43 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.76 seconds; current allocated memory: 249.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 35 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/RLMD/gemm_syn/solution_gemm/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.44 seconds. Elapsed time: 8.43 seconds; current allocated memory: 259.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 259.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 259.266 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 280.082 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.082 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gemm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 280.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/m1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/m2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gemm/prod' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gemm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_7_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.082 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 280.082 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.082 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for gemm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.04 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:10; Allocated memory: 32.363 MB.
INFO: [HLS 200-112] Total CPU user time: 6.67 seconds. Total CPU system time: 1.28 seconds. Total elapsed time: 12.41 seconds; peak allocated memory: 280.082 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 14s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
