// Seed: 1743101387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0][1 'd0] id_6;
  assign module_1.id_7 = 0;
  assign id_2 = id_3 == 1 - -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1'h0] = ~id_3;
  supply1 id_5 = 1, id_6, id_7, id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5
  );
endmodule
