// Seed: 470115937
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_3, \id_4 ;
  wire id_5;
  assign \id_4 [1][-1] = id_5;
  wire  id_6;
  uwire id_7;
  wire  id_8;
  assign id_7 = -1;
endmodule
module module_1 #(
    parameter id_14 = 32'd72,
    parameter id_15 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  defparam id_14 = -1, id_15 = id_5;
  wire id_16, id_17, id_18;
  initial id_9 = id_6;
  module_0 modCall_1 (
      id_4,
      id_17
  );
endmodule
