#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\pango\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-47517NI
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Tue Nov  8 19:36:41 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file D:/hdmi_final/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/hdmi_final/device_map/top.pcf
Constraint check start.
Executing : def_port gnd1 -LOC U18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW
Executing : def_port gnd1 -LOC U18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port gnd2 -LOC V18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW
Executing : def_port gnd2 -LOC V18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led -LOC F13 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE
Executing : def_port led -LOC F13 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 4 -SLEW SLOW -BUS_KEEPER NONE successfully.
Executing : def_port signal1 -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal1 -LOC J14 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal2 -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal2 -LOC J15 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal3 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal3 -LOC J17 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port signal4 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW
Executing : def_port signal4 -LOC J18 -VCCIO 3.3 -IOSTANDARD LVCMOS33 -DRIVE 12 -SLEW SLOW -BUS_KEEPER PULLDW successfully.
Executing : def_port {B_data_input[0]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[0]} -LOC L17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[1]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[1]} -LOC L18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[2]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[2]} -LOC N18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[3]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[3]} -LOC L15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[4]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[4]} -LOC L14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[5]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[5]} -LOC M14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[6]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[6]} -LOC M13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {B_data_input[7]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {B_data_input[7]} -LOC U17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[0]} -LOC T17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[1]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[1]} -LOC V17 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[2]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[2]} -LOC U16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[3]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[3]} -LOC V16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[4]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[4]} -LOC T16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[5]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[5]} -LOC R16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[6]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[6]} -LOC R15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {G_data_input[7]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {G_data_input[7]} -LOC R14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[0]} -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[0]} -LOC P13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[1]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[1]} -LOC P14 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[2]} -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[2]} -LOC T13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[3]} -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[3]} -LOC R13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[4]} -LOC P12 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[4]} -LOC P12 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[5]} -LOC P11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[5]} -LOC P11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[6]} -LOC T11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[6]} -LOC T11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port {R_data_input[7]} -LOC R11 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port {R_data_input[7]} -LOC R11 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_clk -LOC T18 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_clk -LOC T18 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_de -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_de -LOC N16 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_hs -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_hs -LOC L13 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port hdmi_vs -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port hdmi_vs -LOC N15 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVTTL33
Executing : def_port sys_clk -LOC B5 -VCCIO 3.3 -IOSTANDARD LVTTL33 successfully.
Constraint check end.
Executing : apply_constraint -f D:/hdmi_final/device_map/top.pcf successfully.

Placement started.
Pre global placement started.
Mapping instance instance_name/u_pll_e1/goppll to PLL_82_71.
Mapping instance led_clk/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_13/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_14/gopclkbufg to USCM_74_105.
Mapping instance clkbufg_12/gopclkbufg to USCM_74_106.
Mapping instance clkbufg_11/gopclkbufg to USCM_74_107.
Mapping instance clkbufg_10/gopclkbufg to USCM_74_108.
Pre global placement takes 5.02 sec.

Global placement started.
Run super clustering :
	Initial slack 160274.
	2 iterations finished.
	Final slack 161263.
Super clustering done.
Design Utilization : 47%.
Wirelength after global placement is 70243.
Global placement takes 4.69 sec.

Post global placement started.
Placed fixed group with base inst B_data_input_ibuf[0]/opit_1 on IOL_151_165.
Placed fixed group with base inst B_data_input_ibuf[1]/opit_1 on IOL_151_166.
Placed fixed group with base inst B_data_input_ibuf[2]/opit_1 on IOL_151_138.
Placed fixed group with base inst B_data_input_ibuf[3]/opit_1 on IOL_151_130.
Placed fixed group with base inst B_data_input_ibuf[4]/opit_1 on IOL_151_129.
Placed fixed group with base inst B_data_input_ibuf[5]/opit_1 on IOL_151_145.
Placed fixed group with base inst B_data_input_ibuf[6]/opit_1 on IOL_151_146.
Placed fixed group with base inst B_data_input_ibuf[7]/opit_1 on IOL_151_77.
Placed fixed group with base inst G_data_input_ibuf[0]/opit_1 on IOL_151_73.
Placed fixed group with base inst G_data_input_ibuf[1]/opit_1 on IOL_151_81.
Placed fixed group with base inst G_data_input_ibuf[2]/opit_1 on IOL_151_21.
Placed fixed group with base inst G_data_input_ibuf[3]/opit_1 on IOL_151_22.
Placed fixed group with base inst G_data_input_ibuf[4]/opit_1 on IOL_151_41.
Placed fixed group with base inst G_data_input_ibuf[5]/opit_1 on IOL_151_42.
Placed fixed group with base inst G_data_input_ibuf[6]/opit_1 on IOL_151_17.
Placed fixed group with base inst G_data_input_ibuf[7]/opit_1 on IOL_151_18.
Placed fixed group with base inst R_data_input_ibuf[0]/opit_1 on IOL_151_10.
Placed fixed group with base inst R_data_input_ibuf[1]/opit_1 on IOL_151_9.
Placed fixed group with base inst R_data_input_ibuf[2]/opit_1 on IOL_151_13.
Placed fixed group with base inst R_data_input_ibuf[3]/opit_1 on IOL_151_14.
Placed fixed group with base inst R_data_input_ibuf[4]/opit_1 on IOL_151_85.
Placed fixed group with base inst R_data_input_ibuf[5]/opit_1 on IOL_151_86.
Placed fixed group with base inst R_data_input_ibuf[6]/opit_1 on IOL_151_89.
Placed fixed group with base inst R_data_input_ibuf[7]/opit_1 on IOL_151_90.
Placed fixed group with base inst gnd1_obuf/opit_1 on IOL_151_78.
Placed fixed group with base inst gnd2_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst hdmi_clk_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst hdmi_de_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst hdmi_hs_ibuf/opit_1 on IOL_151_162.
Placed fixed group with base inst hdmi_vs_ibuf/opit_1 on IOL_151_134.
Placed fixed group with base inst led_obuf/opit_1 on IOL_151_241.
Placed fixed group with base inst signal1_obuf/opit_1 on IOL_151_209.
Placed fixed group with base inst signal2_obuf/opit_1 on IOL_151_210.
Placed fixed group with base inst signal3_obuf/opit_1 on IOL_151_173.
Placed fixed group with base inst signal4_obuf/opit_1 on IOL_151_174.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_74_108.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_74_107.
Placed fixed instance clkbufg_12/gopclkbufg on USCM_74_106.
Placed fixed instance clkbufg_13/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_14/gopclkbufg on USCM_74_105.
Placed fixed instance instance_name/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance led_clk/u_pll_e1/goppll on PLL_82_319.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_144.
Placed fixed instance BKCL_auto_2 on BKCL_154_20.
IO placement started.
IO placement takes 0.03 sec.

Macro cell placement started.
Wirelength after Macro cell placement is 70919.
Macro cell placement takes 0.05 sec.

Run super clustering :
	Initial slack 160274.
	2 iterations finished.
	Final slack 161263.
Super clustering done.
Design Utilization : 47%.
Wirelength after post global placement is 75343.
Post global placement takes 4.30 sec.

Legalization started.
Wirelength after legalization is 77854.
Legalization takes 0.47 sec.

Timing-driven detailed placement started.
replication start
Worst slack before Replication Place is 163193.
Wirelength after replication placement is 77854.
Legalized cost 163193.000000.
Cost at iteration 0 : 163193.000000, wslk 163300.
Cost at iteration 1 : 163650.000000, wslk 163650.
Cost at iteration 2 : 163650.000000, wslk 163650.
Cost at iteration 3 : 163650.000000, wslk 163650.
Cost at iteration 4 : 163650.000000, wslk 163650.
Cost at iteration 5 : 163650.000000, wslk 163650.
Cost at iteration 6 : 163650.000000, wslk 163650.
Cost at iteration 7 : 163650.000000, wslk 163650.
Cost at iteration 8 : 163650.000000, wslk 163650.
Cost at iteration 9 : 163650.000000, wslk 163650.
Cost at iteration 10 : 163650.000000, wslk 163650.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 77877.
Timing-driven detailed placement takes 2.41 sec.

Worst slack is 163649, TNS after placement is 0.
Placement done.
Total placement takes 17.52 sec.
Finished placement. (CPU time elapsed 0h:00m:18s)

Routing started.
Building routing graph takes 0.80 sec.
Worst slack is 163649, TNS before global route is 0.
Processing design graph takes 0.25 sec.
Total memory for routing:
	51.849155 M.
Total nets for routing : 8628.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Global Routing step 2 processed 0 nets, it takes 0.02 sec.
Unrouted nets 222 at the end of iteration 0.
Unrouted nets 157 at the end of iteration 1.
Unrouted nets 130 at the end of iteration 2.
Unrouted nets 112 at the end of iteration 3.
Unrouted nets 105 at the end of iteration 4.
Unrouted nets 100 at the end of iteration 5.
Unrouted nets 83 at the end of iteration 6.
Unrouted nets 80 at the end of iteration 7.
Unrouted nets 67 at the end of iteration 8.
Unrouted nets 56 at the end of iteration 9.
Unrouted nets 57 at the end of iteration 10.
Unrouted nets 47 at the end of iteration 11.
Unrouted nets 42 at the end of iteration 12.
Unrouted nets 33 at the end of iteration 13.
Unrouted nets 42 at the end of iteration 14.
Unrouted nets 30 at the end of iteration 15.
Unrouted nets 30 at the end of iteration 16.
Unrouted nets 36 at the end of iteration 17.
Unrouted nets 33 at the end of iteration 18.
Unrouted nets 17 at the end of iteration 19.
Unrouted nets 11 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 8 at the end of iteration 22.
Unrouted nets 6 at the end of iteration 23.
Unrouted nets 5 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 3 processed 378 nets, it takes 12.86 sec.
Global routing takes 12.89 sec.
Total 12540 subnets.
    forward max bucket size 1165 , backward 802.
        Unrouted nets 10155 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.531250 sec.
    forward max bucket size 1015 , backward 718.
        Unrouted nets 8388 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.453125 sec.
    forward max bucket size 1186 , backward 889.
        Unrouted nets 6461 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.468750 sec.
    forward max bucket size 1682 , backward 1510.
        Unrouted nets 5549 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.406250 sec.
    forward max bucket size 1663 , backward 1276.
        Unrouted nets 4528 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.343750 sec.
    forward max bucket size 1471 , backward 1252.
        Unrouted nets 3698 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.265625 sec.
    forward max bucket size 1282 , backward 1123.
        Unrouted nets 3611 at the end of iteration 6.
    route iteration 6, CPU time elapsed 1.078125 sec.
    forward max bucket size 1406 , backward 1203.
        Unrouted nets 3163 at the end of iteration 7.
    route iteration 7, CPU time elapsed 1.062500 sec.
    forward max bucket size 1463 , backward 1323.
        Unrouted nets 2573 at the end of iteration 8.
    route iteration 8, CPU time elapsed 1.015625 sec.
    forward max bucket size 1376 , backward 958.
        Unrouted nets 2000 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.906250 sec.
    forward max bucket size 1161 , backward 1224.
        Unrouted nets 1580 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.796875 sec.
    forward max bucket size 1169 , backward 918.
        Unrouted nets 1224 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.656250 sec.
    forward max bucket size 1055 , backward 700.
        Unrouted nets 955 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.578125 sec.
    forward max bucket size 1224 , backward 599.
        Unrouted nets 775 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.562500 sec.
    forward max bucket size 1499 , backward 673.
        Unrouted nets 609 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.484375 sec.
    forward max bucket size 1609 , backward 653.
        Unrouted nets 506 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.359375 sec.
    forward max bucket size 990 , backward 582.
        Unrouted nets 443 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.328125 sec.
    forward max bucket size 766 , backward 490.
        Unrouted nets 346 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.312500 sec.
    forward max bucket size 832 , backward 937.
        Unrouted nets 288 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.250000 sec.
    forward max bucket size 499 , backward 705.
        Unrouted nets 212 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.171875 sec.
    forward max bucket size 277 , backward 729.
        Unrouted nets 178 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.171875 sec.
    forward max bucket size 949 , backward 764.
        Unrouted nets 155 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.171875 sec.
    forward max bucket size 646 , backward 772.
        Unrouted nets 120 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.125000 sec.
    forward max bucket size 952 , backward 515.
        Unrouted nets 79 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.093750 sec.
    forward max bucket size 909 , backward 325.
        Unrouted nets 66 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.078125 sec.
    forward max bucket size 88 , backward 117.
        Unrouted nets 65 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.078125 sec.
    forward max bucket size 574 , backward 88.
        Unrouted nets 55 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.062500 sec.
    forward max bucket size 86 , backward 161.
        Unrouted nets 46 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.078125 sec.
    forward max bucket size 346 , backward 467.
        Unrouted nets 41 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.062500 sec.
    forward max bucket size 229 , backward 532.
        Unrouted nets 30 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.093750 sec.
    forward max bucket size 109 , backward 84.
        Unrouted nets 15 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.078125 sec.
    forward max bucket size 79 , backward 223.
        Unrouted nets 16 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.078125 sec.
    forward max bucket size 121 , backward 235.
        Unrouted nets 18 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.062500 sec.
    forward max bucket size 101 , backward 829.
        Unrouted nets 21 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.062500 sec.
    forward max bucket size 169 , backward 701.
        Unrouted nets 18 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.062500 sec.
    forward max bucket size 53 , backward 107.
        Unrouted nets 17 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.046875 sec.
    forward max bucket size 962 , backward 691.
        Unrouted nets 15 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.046875 sec.
    forward max bucket size 194 , backward 112.
        Unrouted nets 20 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.062500 sec.
    forward max bucket size 257 , backward 459.
        Unrouted nets 23 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.046875 sec.
    forward max bucket size 186 , backward 198.
        Unrouted nets 24 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.046875 sec.
    forward max bucket size 44 , backward 55.
        Unrouted nets 24 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.046875 sec.
    forward max bucket size 125 , backward 95.
        Unrouted nets 22 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 252 , backward 178.
        Unrouted nets 18 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.031250 sec.
    forward max bucket size 316 , backward 314.
        Unrouted nets 21 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.062500 sec.
    forward max bucket size 28 , backward 415.
        Unrouted nets 11 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.046875 sec.
    forward max bucket size 132 , backward 101.
        Unrouted nets 8 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.046875 sec.
    forward max bucket size 26 , backward 28.
        Unrouted nets 7 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.031250 sec.
    forward max bucket size 26 , backward 33.
        Unrouted nets 4 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 34.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.031250 sec.
    forward max bucket size 60 , backward 57.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.046875 sec.
    forward max bucket size 17 , backward 10.
        Unrouted nets 3 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.031250 sec.
    forward max bucket size 27 , backward 19.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.046875 sec.
C: Route-2036: The clock path from hdmi_input_inst/h_begin/opit_0_inv_L5Q:Q to hdmi_input_inst/block_row[3]/opit_0_inv_A2Q21:CLK is routed by SRB.
C: Route-2036: The clock path from data_to_block_inst/ok/opit_0_L5Q:Q to cal_block1/Bdata[3]/opit_0_A2Q21:CLK is routed by SRB.
Detailed routing takes 20.08 sec.
Start fix hold violation.
Build tmp routing results takes 0.11 sec.
Timing analysis takes 0.55 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 249.
Incremental timing analysis takes 0.42 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Fix hold violation Finished.
Hold Violation Fix in router takes 1.23 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.66 sec.
Used srb routing arc is 125802.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 36.39 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of BKCL              | 3        | 6             | 50                  
| Use of CLMA              | 2196     | 3274          | 68                  
|   FF                     | 3475     | 19644         | 18                  
|   LUT                    | 6680     | 13096         | 52                  
|   LUT-FF pairs           | 1550     | 13096         | 12                  
| Use of CLMS              | 776      | 1110          | 70                  
|   FF                     | 558      | 6660          | 9                   
|   LUT                    | 1597     | 4440          | 36                  
|   LUT-FF pairs           | 143      | 4440          | 4                   
|   Distributed RAM        | 408      | 4440          | 10                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 19       | 120           | 16                  
|   IOBR                   | 2        | 6             | 34                  
|   IOBS                   | 15       | 114           | 14                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 2        | 6             | 34                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 5        | 20            | 25                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:55s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 60.000 sec
Action pnr: CPU time elapsed is 58.109 sec
Current time: Tue Nov  8 19:37:39 2022
Action pnr: Peak memory pool usage is 583,585,792 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:55s)
