Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 13:56:49 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: A/sclk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d1/Q_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: db1/d2/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db1/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db2/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db3/fourthz/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: db4/fourthz/slow_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mm/button_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: six25mhz/slow_clk_reg/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: twentykhz/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1311 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.421        0.000                      0                  480        0.261        0.000                      0                  480        4.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.421        0.000                      0                  480        0.261        0.000                      0                  480        4.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.014ns (20.199%)  route 4.006ns (79.801%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.983    10.170    db2/fourthz/clear
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[0]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.591    db2/fourthz/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.014ns (20.199%)  route 4.006ns (79.801%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.983    10.170    db2/fourthz/clear
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[1]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.591    db2/fourthz/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.014ns (20.199%)  route 4.006ns (79.801%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.983    10.170    db2/fourthz/clear
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.591    db2/fourthz/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 1.014ns (20.199%)  route 4.006ns (79.801%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.983    10.170    db2/fourthz/clear
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    14.852    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[3]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y32          FDRE (Setup_fdre_C_R)       -0.524    14.591    db2/fourthz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.014ns (20.318%)  route 3.977ns (79.682%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.954    10.141    db2/fourthz/clear
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.513    14.854    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.569    db2/fourthz/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.014ns (20.318%)  route 3.977ns (79.682%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.954    10.141    db2/fourthz/clear
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.513    14.854    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[11]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.569    db2/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.014ns (20.318%)  route 3.977ns (79.682%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.954    10.141    db2/fourthz/clear
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.513    14.854    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.569    db2/fourthz/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 1.014ns (20.318%)  route 3.977ns (79.682%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.954    10.141    db2/fourthz/clear
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.513    14.854    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  db2/fourthz/COUNT_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y34          FDRE (Setup_fdre_C_R)       -0.524    14.569    db2/fourthz/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                         -10.141    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.014ns (20.524%)  route 3.927ns (79.476%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.904    10.091    db2/fourthz/clear
    SLICE_X2Y39          FDRE                                         r  db2/fourthz/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.517    14.858    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  db2/fourthz/COUNT_reg[28]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    14.573    db2/fourthz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 db2/fourthz/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/fourthz/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.014ns (20.524%)  route 3.927ns (79.476%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.629     5.150    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  db2/fourthz/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  db2/fourthz/COUNT_reg[2]/Q
                         net (fo=2, routed)           1.275     6.944    db2/fourthz/COUNT_reg[2]
    SLICE_X4Y32          LUT6 (Prop_lut6_I2_O)        0.124     7.068 r  db2/fourthz/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.640     7.707    db2/fourthz/COUNT[0]_i_8__0_n_0
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  db2/fourthz/COUNT[0]_i_6__0/O
                         net (fo=1, routed)           0.556     8.388    db2/fourthz/COUNT[0]_i_6__0_n_0
    SLICE_X1Y36          LUT6 (Prop_lut6_I1_O)        0.124     8.512 r  db2/fourthz/COUNT[0]_i_3__0/O
                         net (fo=1, routed)           0.552     9.063    db2/fourthz/COUNT[0]_i_3__0_n_0
    SLICE_X5Y38          LUT6 (Prop_lut6_I4_O)        0.124     9.187 r  db2/fourthz/COUNT[0]_i_1__0/O
                         net (fo=33, routed)          0.904    10.091    db2/fourthz/clear
    SLICE_X2Y39          FDRE                                         r  db2/fourthz/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.517    14.858    db2/fourthz/CLK_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  db2/fourthz/COUNT_reg[29]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    14.573    db2/fourthz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.595     1.478    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/fourthz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.117     1.736    db1/fourthz/COUNT_reg[27]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  db1/fourthz/COUNT_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    db1/fourthz/COUNT_reg[24]_i_1_n_4
    SLICE_X1Y44          FDRE                                         r  db1/fourthz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     1.993    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  db1/fourthz/COUNT_reg[27]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.105     1.583    db1/fourthz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.593     1.476    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  db1/fourthz/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db1/fourthz/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     1.734    db1/fourthz/COUNT_reg[7]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  db1/fourthz/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    db1/fourthz/COUNT_reg[4]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  db1/fourthz/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     1.991    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  db1/fourthz/COUNT_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    db1/fourthz/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  db1/fourthz/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db1/fourthz/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.735    db1/fourthz/COUNT_reg[11]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  db1/fourthz/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    db1/fourthz/COUNT_reg[8]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  db1/fourthz/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.865     1.992    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  db1/fourthz/COUNT_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    db1/fourthz/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  db1/fourthz/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db1/fourthz/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.735    db1/fourthz/COUNT_reg[19]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  db1/fourthz/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    db1/fourthz/COUNT_reg[16]_i_1_n_4
    SLICE_X1Y42          FDRE                                         r  db1/fourthz/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.865     1.992    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y42          FDRE                                         r  db1/fourthz/COUNT_reg[19]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    db1/fourthz/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.595     1.478    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  db1/fourthz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  db1/fourthz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.118     1.737    db1/fourthz/COUNT_reg[31]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  db1/fourthz/COUNT_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    db1/fourthz/COUNT_reg[28]_i_1_n_4
    SLICE_X1Y45          FDRE                                         r  db1/fourthz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     1.993    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  db1/fourthz/COUNT_reg[31]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.105     1.583    db1/fourthz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/fourthz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.593     1.476    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  db4/fourthz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db4/fourthz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.118     1.735    db4/fourthz/COUNT_reg[27]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  db4/fourthz/COUNT_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.843    db4/fourthz/COUNT_reg[24]_i_1__2_n_4
    SLICE_X3Y38          FDRE                                         r  db4/fourthz/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     1.991    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  db4/fourthz/COUNT_reg[27]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    db4/fourthz/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 db4/fourthz/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db4/fourthz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.593     1.476    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  db4/fourthz/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db4/fourthz/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.118     1.735    db4/fourthz/COUNT_reg[31]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  db4/fourthz/COUNT_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.843    db4/fourthz/COUNT_reg[28]_i_1__2_n_4
    SLICE_X3Y39          FDRE                                         r  db4/fourthz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     1.991    db4/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  db4/fourthz/COUNT_reg[31]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    db4/fourthz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db3/fourthz/slow_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/fourthz/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.587     1.470    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  db3/fourthz/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  db3/fourthz/slow_clk_reg/Q
                         net (fo=3, routed)           0.168     1.779    db3/fourthz/slow_clk
    SLICE_X3Y30          LUT2 (Prop_lut2_I1_O)        0.045     1.824 r  db3/fourthz/slow_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.824    db3/fourthz/slow_clk_i_1__1_n_0
    SLICE_X3Y30          FDRE                                         r  db3/fourthz/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.856     1.983    db3/fourthz/CLK_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  db3/fourthz/slow_clk_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091     1.561    db3/fourthz/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.594     1.477    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  db1/fourthz/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db1/fourthz/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.737    db1/fourthz/COUNT_reg[15]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  db1/fourthz/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    db1/fourthz/COUNT_reg[12]_i_1_n_4
    SLICE_X1Y41          FDRE                                         r  db1/fourthz/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.865     1.992    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  db1/fourthz/COUNT_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    db1/fourthz/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/fourthz/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/fourthz/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.593     1.476    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  db1/fourthz/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db1/fourthz/COUNT_reg[3]/Q
                         net (fo=2, routed)           0.119     1.736    db1/fourthz/COUNT_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  db1/fourthz/COUNT_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.844    db1/fourthz/COUNT_reg[0]_i_2_n_4
    SLICE_X1Y38          FDRE                                         r  db1/fourthz/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.864     1.991    db1/fourthz/CLK_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  db1/fourthz/COUNT_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.581    db1/fourthz/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    A/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67    A/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y67    A/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    A/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    A/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y65    A/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    A/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    A/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y66    A/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y42   six25mhz/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y43   six25mhz/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   twentykhz/slow_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y41   six25mhz/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    db1/fourthz/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    db1/fourthz/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43    db1/fourthz/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    db1/fourthz/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    db1/fourthz/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    db1/fourthz/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y44    db1/fourthz/COUNT_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    db1/fourthz/COUNT_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    db1/fourthz/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45    db1/fourthz/COUNT_reg[30]/C



