Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Mar 21 12:27:42 2016
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/scorpiolwD_230Hz/fir_00251_proc_scorpiolwD_230Hz_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_scorpiolwD_230Hz
| Device       : xc7k160t
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                        |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_scorpiolwD_230Hz                        |                                                                         (top) |      76105 |      65478 |    6484 | 4143 | 129913 |    158 |     45 |           96 |
|   (fir_00251_proc_scorpiolwD_230Hz)                    |                                                                         (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                  |                                                            fir_00251_proc_acq |      70951 |      60699 |    6328 | 3924 | 121159 |    155 |     41 |           96 |
|     AEC_GEN                                            |                                                                           AEC |        262 |        262 |       0 |    0 |   1398 |      1 |      0 |            0 |
|       U1                                               |                                                                hder_extractor |         37 |         37 |       0 |    0 |    379 |      0 |      0 |            0 |
|         (U1)                                           |                                                                hder_extractor |         33 |         33 |       0 |    0 |    135 |      0 |      0 |            0 |
|         r0                                             |                                                                sync_reset_330 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                            |                                        double_sync_vector__parameterized4_331 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                             |                                        double_sync_vector__parameterized0_332 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                             |                                        double_sync_vector__parameterized0_333 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                             |                                        double_sync_vector__parameterized0_334 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                             |                                               double_sync__parameterized0_326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                             |                                        double_sync_vector__parameterized0_327 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                             |                                        double_sync_vector__parameterized0_328 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                             |                                        double_sync_vector__parameterized2_329 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                               |                                                                      AEC_Ctrl |         96 |         96 |       0 |    0 |    539 |      0 |      0 |            0 |
|         (U2)                                           |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                            |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                            |                                            double_sync_vector__parameterized6 |         14 |         14 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                            |                                         double_sync_vector__parameterized6_51 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                            |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                            |                                            double_sync_vector__parameterized2 |         10 |         10 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                            |                                         double_sync_vector__parameterized2_52 |         29 |         29 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                            |                                         double_sync_vector__parameterized6_53 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                            |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                            |                                         double_sync_vector__parameterized0_54 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                            |                                                   double_sync__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                            |                                        double_sync_vector__parameterized10_55 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                            |                                         double_sync_vector__parameterized6_56 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                            |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                            |                                         double_sync_vector__parameterized6_57 |          5 |          5 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                            |                                            double_sync_vector__parameterized4 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|       U3                                               |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    265 |      0 |      0 |            0 |
|         (U3)                                           |                                                    AEC_CUMSUM__parameterized0 |         73 |         73 |       0 |    0 |    263 |      0 |      0 |            0 |
|         sreset_data_gen                                |                                                                    sync_reset |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                            histogram_axis_tmi |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                      |                                                     histogram_axis_tmi_struct |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                             |                                                   axis16_histogram_ec93b64bc0 |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|     BD                                                 |                                                                    bd_wrapper |      30893 |      26937 |    2848 | 1108 |  34056 |     42 |     27 |            5 |
|       core_wrapper_i                                   |                                                                  core_wrapper |      30893 |      26937 |    2848 | 1108 |  34056 |     42 |     27 |            5 |
|         (core_wrapper_i)                               |                                                                  core_wrapper |        709 |        709 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                         |                                                                          core |      30227 |      26271 |    2848 | 1108 |  34056 |     42 |     27 |            5 |
|           (core_i)                                     |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                          |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                          |                                                            coreMCU_imp_QX0IMY |       3261 |       2965 |     120 |  176 |   7340 |     18 |      0 |            5 |
|           MIG_Calibration                              |                                                coreMIG_Calibration_imp_ECS5F8 |      14893 |      12381 |    1916 |  596 |  15007 |     24 |     27 |            0 |
|           MIG_Code                                     |                                                      coreMIG_Code_imp_118NPDQ |       7548 |       6495 |     796 |  257 |   7600 |      0 |      0 |            0 |
|           axi_gpio_0                                   |                                                         corecore_axi_gpio_0_0 |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           axi_gps_uart                                 |                                                       corecore_axi_gps_uart_0 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_peripheral                               |                                                 coreaxi_peripheral_imp_WQ0R4M |       1103 |       1103 |       0 |    0 |    426 |      0 |      0 |            0 |
|           axi_quad_spi_0                               |                                                     corecore_axi_quad_spi_0_0 |        390 |        373 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                  |                                                        corecore_axi_timer_0_0 |        260 |        260 |       0 |    0 |    233 |      0 |      0 |            0 |
|           axi_usb_uart                                 |                                                       corecore_axi_usb_uart_1 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clink_uart                                   |                                                         corecore_clink_uart_2 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clk_wiz_1                                    |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                             |                                                   corecore_fpga_output_uart_3 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           fw_uart                                      |                                                            corecore_fw_uart_4 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           intr_concact                                 |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                     |                                                           corecore_oem_uart_5 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           pleora_uart                                  |                                                        corecore_pleora_uart_6 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           power_management                             |                                                   corecore_power_management_1 |        113 |        113 |       0 |    0 |    219 |      0 |      0 |            0 |
|           proc_sys_reset_1                             |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     35 |      0 |      0 |            0 |
|           xadc_wiz_1                                   |                                                         corecore_xadc_wiz_1_0 |        345 |        345 |       0 |    0 |    438 |      0 |      0 |            0 |
|     BUF_MNG                                            |                                                                     Buffering |       2157 |       2157 |       0 |    0 |   3298 |      4 |      0 |           16 |
|       (BUF_MNG)                                        |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                         |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |    978 |      0 |      0 |            0 |
|         (BUF_CTRL)                                     |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    362 |      0 |      0 |            0 |
|         U0A                                            |                                                               sync_resetn_389 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                            |                                        double_sync_vector__parameterized4_390 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                            |                                        double_sync_vector__parameterized2_371 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                            |                                        double_sync_vector__parameterized4_372 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                            |                                        double_sync_vector__parameterized2_374 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                            |                                        double_sync_vector__parameterized2_376 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                            |                                           double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                            |                                        double_sync_vector__parameterized2_379 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                            |                                        double_sync_vector__parameterized2_380 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                            |                                        double_sync_vector__parameterized4_381 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                            |                                        double_sync_vector__parameterized2_382 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                            |                                       double_sync_vector__parameterized12_383 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                            |                                       double_sync_vector__parameterized10_384 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                            |                                       double_sync_vector__parameterized10_385 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                            |                                        double_sync_vector__parameterized2_386 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                            |                                        double_sync_vector__parameterized2_387 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U2O                                            |                                        double_sync_vector__parameterized2_388 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                            |                                               double_sync__parameterized0_373 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                            |                                               double_sync__parameterized0_375 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                            |                                               double_sync__parameterized0_377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                            |                                               double_sync__parameterized0_378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                              |                                                                 BUFFERING_FSM |        949 |        949 |       0 |    0 |    658 |      0 |      0 |           16 |
|         (FSM)                                          |                                                                 BUFFERING_FSM |        852 |        852 |       0 |    0 |    654 |      0 |      0 |           16 |
|         WL_sync                                        |                                               double_sync__parameterized0_370 |         79 |         79 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                                |                                                               sync_resetn_369 |         18 |         18 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                               |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                         |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                              |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                          |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                             |                                                               sync_resetn_368 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                              |                                                            axil32_to_native96 |        202 |        202 |       0 |    0 |    198 |      0 |      0 |            0 |
|       U13                                              |                                                              axis32_pixel_cnt |        187 |        187 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U13)                                          |                                                              axis32_pixel_cnt |        152 |        152 |       0 |    0 |     97 |      0 |      0 |            0 |
|         reset                                          |                                                               sync_resetn_367 |         35 |         35 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                              |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                          |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_120 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                         |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_122 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                  |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)              |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_121 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                              |                                               double_sync__parameterized0_119 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                               |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U2)                                           |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                  |                                                     axis32_img_boundaries_360 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)              |                                                     axis32_img_boundaries_360 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_363 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                  |                                                     axis32_img_boundaries_361 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)              |                                                     axis32_img_boundaries_361 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_362 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                     |                                                                axis32_reg_358 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                 |                                                                axis32_reg_358 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_365 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                     |                                                                axis32_reg_359 |         83 |         83 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                 |                                                                axis32_reg_359 |         81 |         81 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_364 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                  |                                                                axis32_reg_356 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                              |                                                                axis32_reg_356 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_366 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                              |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                          |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                             |                                                               sync_resetn_124 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                              |                                                axis16_merge_axis32__xdcDup__1 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U21)                                          |                                                axis16_merge_axis32__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                        ip_axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (U1)                                         |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                         |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U22                                              |                                            axis32_tid_gen__parameterized0_118 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                          |                                            axis32_tid_gen__parameterized0_118 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                             |                                                               sync_resetn_123 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                           |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                  |                                                     axis32_img_boundaries_349 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)              |                                                     axis32_img_boundaries_349 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_352 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                  |                                                     axis32_img_boundaries_350 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)              |                                                     axis32_img_boundaries_350 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_351 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                     |                                                                axis32_reg_347 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                 |                                                                axis32_reg_347 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_354 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                     |                                                                axis32_reg_348 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                 |                                                                axis32_reg_348 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_353 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                  |                                                                axis32_reg_345 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                              |                                                                axis32_reg_345 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_355 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                             |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                             |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                               |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                           |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                  |                                                     axis32_img_boundaries_339 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)              |                                                     axis32_img_boundaries_339 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                               sync_resetn_342 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                         |                                                                axis32_reg_338 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                     |                                                                axis32_reg_338 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_343 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                         |                                                                axis32_reg_340 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                     |                                                                axis32_reg_340 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_341 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                       |                                                                axis32_reg_336 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                   |                                                                axis32_reg_336 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_344 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                               |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                               |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         (U8)                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst      |                                                    t_axi4_stream32_sfifo_d256 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           U0                                           |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U9                                               |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                           |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                                               sync_resetn_335 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                         |                                                                         USART |        405 |        405 |       0 |    0 |    624 |      2 |      0 |            0 |
|       (BULK_USART)                                     |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                               |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                              |                                                                    RX_COUNTER |         54 |         54 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U10)                                          |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                            |                                                double_sync__parameterized0_89 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     56 |      0 |      0 |            0 |
|       U4                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U4)                                           |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst       |                                                    t_axi4_stream32_afifo_d512 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                           |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U6                                               |                                                                 AXIS_TO_USART |        110 |        110 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U7                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U7)                                           |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst       |                                             t_axi4_stream32_afifo_d512_HD1453 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                           |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1454 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U8                                               |                                                                      USART_RX |         20 |         20 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U9                                               |                                                                    Usart_Ctrl |         34 |         34 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                           |                                                                    Usart_Ctrl |          8 |          8 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                            |                                                                sync_resetn_80 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                            |                                                double_sync__parameterized0_81 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                            |                                                double_sync__parameterized0_83 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                            |                                                double_sync__parameterized0_85 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                            |                                         double_sync_vector__parameterized0_82 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                            |                                         double_sync_vector__parameterized0_84 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                            |                                         double_sync_vector__parameterized4_86 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                            |                                           double_sync_vector__parameterized16 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                            |                                                    gh_stretch__parameterized0 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                            |                                                 gh_stretch__parameterized0_87 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                            |                                                 gh_stretch__parameterized0_88 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                              |                                                   calibration__parameterized0 |      27166 |      21742 |    2764 | 2660 |  63727 |     81 |     13 |           73 |
|       CONFIG                                           |                                                                  calib_config |        137 |        137 |       0 |    0 |   2036 |      0 |      0 |            0 |
|         (CONFIG)                                       |                                                                  calib_config |        127 |        127 |       0 |    0 |   2014 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_245 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                            |                                               double_sync__parameterized0_246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                            |                                               double_sync__parameterized0_248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                            |                                               double_sync__parameterized0_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                            |                                               double_sync__parameterized0_250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1E                                            |                                               double_sync__parameterized0_251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1F                                            |                                               double_sync__parameterized0_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                  |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_mb_cfg                                    |                                               double_sync__parameterized0_247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                              |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                             |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                             |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                              |                                                               calib_block_sel |        523 |        523 |       0 |    0 |    989 |      0 |      0 |            0 |
|         (SEL)                                          |                                                               calib_block_sel |        444 |        444 |       0 |    0 |    987 |      0 |      0 |            0 |
|         U0                                             |                                                               sync_resetn_268 |         79 |         79 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                              |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                          |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                             |                                                               sync_resetn_267 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                               |                                                                           FCC |       1226 |        860 |     192 |  174 |   2853 |      1 |      1 |            6 |
|         U1                                             |                                                     fp32_axis_mult__xdcDup__1 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U1)                                         |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                             ip_fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U14                                            |                                   param_fifo_block__parameterized0__xdcDup__1 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_243 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                            fwft_sfifo_w32_d16 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U2                                             |                                                     fp32_axis_mult__xdcDup__2 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U2)                                         |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1742 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                             |                                                     fp32_axis_mult__xdcDup__3 |        212 |        163 |       0 |   49 |    559 |      0 |      0 |            2 |
|           (U3)                                         |                                                     fp32_axis_mult__xdcDup__3 |         17 |         17 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1747 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                             |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |        119 |         47 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U4)                                         |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst      |                                                t_axi4_stream32_sfifo_d64_HD19 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U5                                             |                                                          native_to_axis32_239 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                         |                                                          native_to_axis32_239 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_242 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                             |                                   param_fifo_block__parameterized2__xdcDup__1 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                           |                                                          native_to_axis32_240 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD1943 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                             |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U1                                           |                                                            ip_axis_fi32tofp32 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U12                                              |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         (U12)                                          |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                     ip_axis_fi32tofp32_HD1595 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                           |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1596 |        189 |        162 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U14                                              |                                               axis_fi32tofp32__parameterized0 |        236 |        209 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U1                                             |                                                     ip_axis_fi32tofp32_HD1599 |        236 |        209 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                           |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1600 |        236 |        209 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U15                                              |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         35 |         35 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U15)                                          |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst        |                                                     t_axi4_stream16_sfifo_d16 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                           |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U16                                              |                                   param_fifo_block__parameterized2__xdcDup__2 |        101 |         77 |      24 |    0 |    258 |      1 |      1 |            0 |
|         U1                                             |                                                          native_to_axis32_265 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                         |                                                          native_to_axis32_265 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_266 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           (U4)                                         |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst  |                                            t_axi4_stream32_sfifo_d1024_HD1316 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|         param_fifo                                     |                                                     fwft_sfifo_w32_d16_HD1959 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|           U0                                           |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD1960 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U18                                              |                                               ddr_aoi_add_gen__parameterized0 |        126 |        126 |       0 |    0 |    207 |      0 |      0 |            1 |
|         (U18)                                          |                                               ddr_aoi_add_gen__parameterized0 |        120 |        120 |       0 |    0 |    205 |      0 |      0 |            1 |
|         U1                                             |                                                                sync_reset_263 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                              |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                          |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                               |                                                                           FSU |       4183 |       3348 |     336 |  499 |   9789 |      7 |      2 |           14 |
|         U1                                             |                                                 fp32_axis_subtract__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                         |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                         ip_fp32_axis_subtract |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U10)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD336 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U11                                            |                                   param_fifo_block__parameterized0__xdcDup__2 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_237 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD1975 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U12                                            |                                   param_fifo_block__parameterized0__xdcDup__3 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_235 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD1991 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U13                                            |                                   param_fifo_block__parameterized2__xdcDup__3 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                           |                                                          native_to_axis32_233 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2007 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                            |                                                      fp32_axis_add__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U14)                                        |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                              ip_fp32_axis_add |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U15                                            |                                               axis_fi32tofp32__parameterized4 |        182 |        156 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U15)                                        |                                               axis_fi32tofp32__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1603 |        180 |        154 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U16                                            |                                               axis_fi32tofp32__parameterized6 |        234 |        207 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U16)                                        |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1607 |        233 |        206 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                            |                                                      fp32_axis_add__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U18)                                        |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                       ip_fp32_axis_add_HD1843 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U19                                            |                                                     fp32_axis_mult__xdcDup__4 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1752 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U2                                             |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U2)                                         |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD357 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U22                                            |                                                     fp32_axis_mult__xdcDup__5 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1757 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U24                                            |                                                     fp32_axis_mult__xdcDup__6 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1762 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U25                                            |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U25)                                        |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1611 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U3                                             |                                                   fp32_axis_divide__xdcDup__1 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                         |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                           |                                                           ip_fp32_axis_divide |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                             |                                                     fp32_axis_mult__xdcDup__7 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U4)                                         |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1767 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U5                                             |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U5)                                         |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD378 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U6                                             |                                   param_fifo_block__parameterized0__xdcDup__4 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_231 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2023 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                             |                                   param_fifo_block__parameterized2__xdcDup__4 |        101 |         77 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                           |                                                          native_to_axis32_229 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2039 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U8                                             |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U8)                                         |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD399 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U9                                             |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                         |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD420 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U20                                              |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                          |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_284 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                              |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        278 |        269 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                              |                                               axis_fp32tofi32round__xdcDup__1 |        278 |        269 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                          |                                               axis_fp32tofi32round__xdcDup__1 |         23 |         23 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                            ip_axis_fp32tofi32 |        255 |        246 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U23                                              |                                                axis_fi32tou16__parameterized0 |          5 |          5 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                          |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_283 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                              |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                             |                                                          native_to_axis32_272 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                         |                                                          native_to_axis32_272 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_279 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                             |                                                          native_to_axis32_273 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                         |                                                          native_to_axis32_273 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_278 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                          native_to_axis32_274 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                         |                                                          native_to_axis32_274 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_277 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                             |                                                          native_to_axis32_275 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                         |                                                          native_to_axis32_275 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_276 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                             |                                                          native_to_axis32_270 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                         |                                                          native_to_axis32_270 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_282 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                             |                                                          native_to_axis32_271 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                         |                                                          native_to_axis32_271 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_281 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                             |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                         |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_280 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                              |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                          |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                             |                                                               sync_resetn_415 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                              |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                          |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                      ip_axis32_fanout2_HD1678 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                         |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1679 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                              |                                                 axis32_sw_3_1__parameterized0 |         46 |         46 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U28)                                          |                                                 axis32_sw_3_1__parameterized0 |         44 |         44 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_269 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                              |                                               axis_fp32tofi32__parameterized0 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                              |                                               axis_fp32tofi32round__xdcDup__2 |        279 |        270 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                          |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fp32tofi32_HD1563 |        254 |        245 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U3                                               |                                                           NLC__parameterized0 |       8987 |       7098 |     932 |  957 |  20304 |     32 |      2 |           28 |
|         POW2_B_EXP                                     |                                   param_fifo_block__parameterized0__xdcDup__5 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_223 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2055 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         POW2_M_EXP                                     |                                   param_fifo_block__parameterized0__xdcDup__6 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_225 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2071 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         RANGE_OFF                                      |                                   param_fifo_block__parameterized2__xdcDup__5 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                           |                                                          native_to_axis32_221 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2087 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U1                                             |                                                 fp32_axis_subtract__xdcDup__2 |        337 |        293 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U1)                                         |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                  ip_fp32_axis_subtract_HD1521 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U10                                            |                                                     fp32_axis_mult__xdcDup__8 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1772 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U11                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U11)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD441 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U12                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U12)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD462 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U13                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U13)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD483 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U14                                            |                                   param_fifo_block__parameterized0__xdcDup__7 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_219 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2103 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                            |                                              axis_lut_a32_d32__parameterized0 |       3968 |       3106 |     524 |  338 |   8682 |     22 |      1 |           10 |
|           U1                                           |                                         axis_lut_core_a32_d32__parameterized0 |        162 |        126 |      36 |    0 |    375 |     14 |      1 |            0 |
|           U2                                           |                                             axis_lut_X_to_ADD__parameterized0 |       3806 |       2980 |     488 |  338 |   8307 |      8 |      0 |           10 |
|         U16                                            |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                        |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_axis32_fanout2_HD1693 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                            |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                        |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1627 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                            |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                        |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1631 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                             |                                                      fp32_axis_add__xdcDup__4 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|           U1                                           |                                                       ip_fp32_axis_add_HD1851 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U23                                            |                                                    fp32_axis_mult__xdcDup__11 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1787 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U26                                            |                                                    fp32_axis_mult__xdcDup__12 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1792 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U27                                            |                                                    fp32_axis_mult__xdcDup__13 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1797 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                             |                                                   fp32_axis_divide__xdcDup__2 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                         |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                           |                                                    ip_fp32_axis_divide_HD1913 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                             |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                         |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD672 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                             |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                         |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_axis32_fanout2_HD1696 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                             |                                                 fp32_axis_subtract__xdcDup__5 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                         |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                  ip_fp32_axis_subtract_HD1533 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                             |                                                      fp32_axis_add__xdcDup__5 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U7)                                         |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                       ip_fp32_axis_add_HD1855 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U8                                             |                                                    fp32_axis_mult__xdcDup__14 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U8)                                         |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1802 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U9                                             |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                         |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD693 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|         Xi_fifo                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (Xi_fifo)                                    |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD714 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         data_fifo                                      |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         55 |         55 |       0 |    0 |     64 |      3 |      0 |            0 |
|           (data_fifo)                                  |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst  |                                                   t_axi4_stream32_sfifo_d2048 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|         offset_fixtofp32                               |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (offset_fixtofp32)                           |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1635 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         pow2_offset_exp                                |                                   param_fifo_block__parameterized0__xdcDup__8 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_227 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2119 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         range_fixtofp32                                |                                               axis_fi32tofp32__parameterized8 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (range_fixtofp32)                            |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1639 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U30                                              |                                            axis_fi32tou16__parameterized0_160 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                          |                                            axis_fi32tou16__parameterized0_160 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_161 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                              |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst        |                                              t_axi4_stream16_sfifo_d16_HD2233 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                           |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2234 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U32                                              |                                          t_axi4_stream16_fifo__parameterized0 |         27 |         27 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U32)                                          |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst        |                                              t_axi4_stream16_sfifo_d16_HD2254 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                           |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2255 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U33                                              |                                                            axis16_auto_sw_2_1 |         16 |         16 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                          |                                                            axis16_auto_sw_2_1 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_289 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                              |                                                    fp32_axis_mult__xdcDup__15 |        196 |        147 |       0 |   49 |    562 |      0 |      0 |            2 |
|         (U34)                                          |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                             |                                                      ip_fp32_axis_mult_HD1807 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U0                                           |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD1808 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|       U35                                              |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                          |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_288 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                              |                                                              calib_status_gen |        176 |        176 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                          |                                                              calib_status_gen |         48 |         48 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_287 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                              |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         56 |         56 |       0 |    0 |     75 |      0 |      1 |            0 |
|         (U37)                                          |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst       |                                                    t_axi4_stream8_sfifo_d2048 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|           U0                                           |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|       U38                                              |                                                              badpixel_handler |         11 |         11 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                          |                                                              badpixel_handler |         10 |         10 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_286 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                              |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                          |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_285 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                           RQC__parameterized0 |       6963 |       5319 |     956 |  688 |  15238 |     39 |      1 |           20 |
|         U1                                             |                                   param_fifo_block__parameterized0__xdcDup__9 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_166 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2135 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U10                                            |                                              param_fifo_block__parameterized2 |        100 |         76 |      24 |    0 |    258 |      1 |      1 |            0 |
|           (U10)                                        |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_192 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                                          t_axi4_stream32_fifo__parameterized6 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2151 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U11                                            |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U11)                                        |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst      |                                               t_axi4_stream32_sfifo_d64_HD179 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U13                                            |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |        100 |         28 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U13)                                        |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst      |                                               t_axi4_stream32_sfifo_d64_HD195 |        100 |         28 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U14                                            |                                  param_fifo_block__parameterized0__xdcDup__10 |        153 |         57 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_190 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2167 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                            |                                              axis_lut_a32_d32__parameterized2 |       4035 |       3173 |     524 |  338 |   8696 |     37 |      0 |           10 |
|           U1                                           |                                         axis_lut_core_a32_d32__parameterized2 |        227 |        191 |      36 |    0 |    384 |     29 |      0 |            0 |
|           U2                                           |                                             axis_lut_X_to_ADD__parameterized2 |       3808 |       2982 |     488 |  338 |   8312 |      8 |      0 |           10 |
|         U16                                            |                                                    axis32_fanout2__xdcDup__13 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                        |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_axis32_fanout2_HD1711 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                            |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                        |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1655 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                            |                                               axis_fi32tofp32__parameterized2 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                        |                                               axis_fi32tofp32__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                     ip_axis_fi32tofp32_HD1659 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                             |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1316 |      0 |      0 |            0 |
|           (U2)                                         |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1316 |      0 |      0 |            0 |
|         U3                                             |                                                    fp32_axis_mult__xdcDup__18 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1822 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                             |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                         |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst    |                                              t_axi4_stream32_sfifo_d256_HD903 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                             |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                         |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_axis32_fanout2_HD1714 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                             |                                                 fp32_axis_subtract__xdcDup__8 |        335 |        291 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U6)                                         |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                  ip_fp32_axis_subtract_HD1545 |        335 |        291 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U7                                             |                                                    fp32_axis_mult__xdcDup__19 |        199 |        151 |       0 |   48 |    563 |      0 |      0 |            2 |
|           (U7)                                         |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1827 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U8                                             |                                                                 fp32_axis_add |        338 |        294 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U8)                                         |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                       ip_fp32_axis_add_HD1863 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U9                                             |                                                                fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                           |                                                      ip_fp32_axis_mult_HD1832 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         Xi_fifo                                        |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |        104 |         32 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (Xi_fifo)                                    |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst      |                                               t_axi4_stream32_sfifo_d64_HD243 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|       U40                                              |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                          |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_264 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                              |                                                           calib_fast_hder_gen |        121 |        121 |       0 |    0 |    142 |      0 |      0 |            0 |
|         (U41)                                          |                                                           calib_fast_hder_gen |         85 |         85 |       0 |    0 |    140 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_262 |         36 |         36 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                              |                                                            video_data_handler |        169 |        169 |       0 |    0 |    543 |      0 |      1 |            0 |
|         U1                                             |                                                      axis16_hder_extractor__1 |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|           (U1)                                         |                                                      axis16_hder_extractor__1 |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|           r0                                           |                                                                sync_reset_407 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                          |                                        double_sync_vector__parameterized4_408 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s11                                          |                                       double_sync_vector__parameterized16_410 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           s12                                          |                                               double_sync__parameterized0_412 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s13                                          |                                        double_sync_vector__parameterized4_414 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s3                                           |                                        double_sync_vector__parameterized0_409 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s4                                           |                                        double_sync_vector__parameterized0_411 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s5                                           |                                        double_sync_vector__parameterized0_413 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s6                                           |                                               double_sync__parameterized0_403 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s7                                           |                                        double_sync_vector__parameterized0_404 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s8                                           |                                        double_sync_vector__parameterized0_405 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s9                                           |                                        double_sync_vector__parameterized2_406 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2                                             |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                             |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                           |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                            |                                           t_axi4_stream8_fifo__parameterized0 |         57 |         57 |       0 |    0 |     74 |      0 |      1 |            0 |
|           (U39)                                        |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst     |                                             t_axi4_stream8_sfifo_d2048_HD1885 |         52 |         52 |       0 |    0 |     74 |      0 |      1 |            0 |
|         U4                                             |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                            |                                                          badpixel_handler_255 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                        |                                                          badpixel_handler_255 |         18 |         18 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                           |                                                                sync_reset_256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                            |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                        |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                           |                                                               sync_resetn_260 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                              |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                          |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                         |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                              |                                                         axis16_hder_extractor |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|         (U44)                                          |                                                         axis16_hder_extractor |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|         r0                                             |                                                                sync_reset_395 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                            |                                        double_sync_vector__parameterized4_396 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                            |                                       double_sync_vector__parameterized16_398 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                            |                                               double_sync__parameterized0_400 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s13                                            |                                        double_sync_vector__parameterized4_402 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                             |                                        double_sync_vector__parameterized0_397 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                             |                                        double_sync_vector__parameterized0_399 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                             |                                        double_sync_vector__parameterized0_401 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                             |                                               double_sync__parameterized0_391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                             |                                        double_sync_vector__parameterized0_392 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                             |                                        double_sync_vector__parameterized0_393 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                             |                                        double_sync_vector__parameterized2_394 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U46                                              |                                                  param16_fifo__parameterized0 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|         blk_param_fifo0                                |                                  param_fifo_block__parameterized0__xdcDup__11 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_253 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2183 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U47                                              |                                                          axil32_to_native_159 |         33 |         33 |       0 |    0 |     78 |      0 |      0 |            0 |
|       U5                                               |                                                                           CFF |       1562 |       1272 |     156 |  134 |   3743 |      1 |      0 |            2 |
|         U1                                             |                                              param_fifo_block__parameterized4 |         92 |         68 |      24 |    0 |    250 |      1 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_164 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                                          t_axi4_stream32_fifo__parameterized0 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2199 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                            |                                              param_fifo_block__parameterized0 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                           |                                                          native_to_axis32_162 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                   |                                                     fwft_sfifo_w32_d16_HD2215 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U4                                             |                                          t_axi4_stream32_fifo__parameterized8 |         64 |         28 |      36 |    0 |    143 |      0 |      0 |            0 |
|           (U4)                                         |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst      |                                              t_axi4_stream32_sfifo_d16_HD1295 |         62 |         26 |      36 |    0 |    143 |      0 |      0 |            0 |
|         U6                                             |                                                            fp32_axis_subtract |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                         |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                           |                                                  ip_fp32_axis_subtract_HD1549 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                             |                                                   fp32_axis_divide__xdcDup__3 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U9)                                         |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                           |                                                    ip_fp32_axis_divide_HD1917 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       U55                                              |                                                               gh_edge_det_158 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                               |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                           |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                      ip_axis32_fanout2_HD1717 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                         |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1718 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                               |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                           |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                             |                                                      ip_axis32_fanout2_HD1720 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                         |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1721 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                               |                                                              fp32_axis_divide |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|         (U9)                                           |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                             |                                                    ip_fp32_axis_divide_HD1921 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|           U0                                           |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD1922 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       data_fifo                                        |                                          t_axi4_stream32_fifo__parameterized4 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst        |                                               t_axi4_stream32_sfifo_d64_HD291 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           U0                                           |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD292 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|     EHDRI                                              |                                                                EHDRI_toplevel |        241 |        241 |       0 |    0 |    304 |      1 |      0 |            0 |
|       U1                                               |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                             |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                             |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                               |                                                          axil32_to_native_290 |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|       U3                                               |                                                                    ehdri_ctrl |        167 |        167 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                           |                                                                    ehdri_ctrl |        163 |        163 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_292 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                                      ehdri_SM |         74 |         74 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U4)                                           |                                                                      ehdri_SM |         65 |         65 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_291 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                           |                                                            exposure_time_ctrl |        287 |        287 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                               |                                                              exp_time_mb_intf |         79 |         79 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                           |                                                              exp_time_mb_intf |         74 |         74 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_90 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                               |                                                              exp_time_manager |        208 |        208 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                           |                                                              exp_time_manager |         89 |         89 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_91 |        119 |        119 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                |                                                     PWM_GEN_3__parameterized0 |         65 |         65 |       0 |    0 |    120 |      0 |      0 |            0 |
|       fan_ctrl_inst                                    |                                                      PWM_CTRL__parameterized0 |         17 |         17 |       0 |    0 |     45 |      0 |      0 |            0 |
|       pwm0                                             |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                             |                                                     gh_PWM__parameterized0_78 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                             |                                                     gh_PWM__parameterized0_79 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                           |                                                                  flagging_top |        325 |        325 |       0 |    0 |    252 |      0 |      0 |            0 |
|       U1                                               |                                                          flagging_mblaze_intf |        144 |        144 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                           |                                                          flagging_mblaze_intf |        139 |        139 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                             |                                                                sync_reset_132 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                                   flagging_SM |        181 |        181 |       0 |    0 |    120 |      0 |      0 |            0 |
|         (U3)                                           |                                                                   flagging_SM |        108 |        108 |       0 |    0 |    118 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_133 |         73 |         73 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                               |                                               double_sync__parameterized0_131 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                              |                                                                    Flash_intf |        549 |        548 |       0 |    1 |    499 |      8 |      0 |            0 |
|       U1                                               |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                               |                                                         axi_bram_ctrl_wrapper |        227 |        226 |       0 |    1 |    220 |      0 |      0 |            0 |
|         (U2)                                           |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                          |                                                              ip_axi_bram_ctrl |        214 |        213 |       0 |    1 |    220 |      0 |      0 |            0 |
|           U0                                           |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        214 |        213 |       0 |    1 |    220 |      0 |      0 |            0 |
|       U4                                               |                                                 blk_mem_gen_w32_d8192_wrapper |         41 |         41 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                           |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                     |                                                      ip_blk_mem_gen_w32_d8192 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                           |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         37 |         37 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                               |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                               |                                                                 flash_process |        240 |        240 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                             |                                                                    gating_top |        314 |        314 |       0 |    0 |    252 |      0 |      0 |            0 |
|       U2                                               |                                                            gating_mblaze_intf |        144 |        144 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                           |                                                            gating_mblaze_intf |        139 |        139 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                             |                                                                 sync_reset_60 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                                     gating_SM |        170 |        170 |       0 |    0 |    120 |      0 |      0 |            0 |
|         (U4)                                           |                                                                     gating_SM |         97 |         97 |       0 |    0 |    118 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_59 |         73 |         73 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                               |                                                double_sync__parameterized0_58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                             |                                                                 hder_inserter |       1620 |       1312 |     308 |    0 |   3199 |      7 |      0 |            0 |
|       U1                                               |                                                           hder_insert_mb_intf |        156 |        156 |       0 |    0 |    336 |      0 |      0 |            0 |
|         (U1)                                           |                                                           hder_insert_mb_intf |        115 |        115 |       0 |    0 |    270 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_136 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                            |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_157 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_156 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                            |                                                  err_sync__parameterized0_137 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_155 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_154 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                            |                                                  err_sync__parameterized0_138 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_153 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_152 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                            |                                                  err_sync__parameterized0_139 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_151 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_150 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                            |                                                  err_sync__parameterized0_140 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_149 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_148 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                            |                                                  err_sync__parameterized0_141 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_147 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_146 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                            |                                                  err_sync__parameterized0_142 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                gh_stretch__parameterized4_145 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                           gh_edge_det_XCD_144 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                            |                                                  err_sync__parameterized0_143 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                           |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                           |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                              |                              t_axi4_stream32_fifo__parameterized13__xdcDup__2 |         53 |         53 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U19)                                          |                              t_axi4_stream32_fifo__parameterized13__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst    |                                             t_axi4_stream32_sfifo_d2048_HD947 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                           |         t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD948 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U2                                               |                                         t_axi4_stream32_fifo__parameterized13 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U2)                                           |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst    |                                             t_axi4_stream32_sfifo_d2048_HD976 |         51 |         51 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                           |         t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD977 |         51 |         51 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U20                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        156 |        106 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U20)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                                     t_axi4_lite32_w_afifo_d16 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U22                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        158 |        108 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U22)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |          8 |          8 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                              t_axi4_lite32_w_afifo_d16_HD2280 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2281 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U24                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        158 |        108 |      50 |    0 |    367 |      0 |      0 |            0 |
|         (U24)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          9 |          9 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                              t_axi4_lite32_w_afifo_d16_HD2337 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2338 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U3                                               |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |        155 |        105 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U3)                                           |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                              t_axi4_lite32_w_afifo_d16_HD2394 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2395 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U4                                               |                                                         hder_insert_sequencer |        342 |        334 |       8 |    0 |    321 |      0 |      0 |            0 |
|         (U4)                                           |                                                         hder_insert_sequencer |        264 |        264 |       0 |    0 |    265 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_135 |         47 |         47 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                             |                                                             fwft_sfifo_w8_d16 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|           U0                                           |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|       U5                                               |                                                  hder_reorder__parameterized0 |         75 |         75 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                           |                                                  hder_reorder__parameterized0 |         74 |         74 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_134 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                           dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                           |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                               |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        159 |        109 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U6)                                           |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          9 |          9 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                              t_axi4_lite32_w_afifo_d16_HD2451 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2452 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U7                                               |                                          t_axi4_lite32_w_fifo__parameterized0 |        157 |        107 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U7)                                           |                                          t_axi4_lite32_w_fifo__parameterized0 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst       |                                              t_axi4_lite32_w_afifo_d16_HD2508 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                           |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2509 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|     ICU                                                |                                                                  ICU_toplevel |        174 |        174 |       0 |    0 |    406 |      0 |      0 |            0 |
|       U1                                               |                                                                      ICU_Ctrl |         16 |         16 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                           |                                                                      ICU_Ctrl |         14 |         14 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                            |                                                               sync_resetn_102 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                               |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                           |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                            |                                                               sync_resetn_103 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                               |                                                                  expb_irig_v2 |        610 |        609 |       0 |    1 |    810 |      0 |      0 |            2 |
|       (IRIG)                                           |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                               |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                             |                                              ad7478_driver_v2__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                         |                                              ad7478_driver_v2__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                           |                                                                 sync_reset_75 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                            |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                        |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_74 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                            |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                        |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_72 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                         |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                             |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                         |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_71 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                             |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                         |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_76 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                              |                                                                  irig_mb_intf |         93 |         92 |       0 |    1 |    164 |      0 |      0 |            0 |
|         (U10)                                          |                                                                  irig_mb_intf |         86 |         85 |       0 |    1 |    162 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_77 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                               |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                           |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_70 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                             |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                         |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                           |                                                                 sync_reset_69 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                             |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                         |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_68 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                         |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_67 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                             |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                         |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                           |                                                                 sync_reset_66 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                         irig_frame_decoder_v2 |        257 |        257 |       0 |    0 |    221 |      0 |      0 |            0 |
|         (U4)                                           |                                                         irig_frame_decoder_v2 |        235 |        235 |       0 |    0 |    219 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_65 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                               |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U5)                                           |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_64 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                                double_sync__parameterized0_63 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                               |                                                      irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                           |                                                      irig_refclk_generator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                             |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                               |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                           |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                             |                                                                 sync_reset_61 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                |                                                                   mgt_wrapper |       4610 |       4048 |     408 |  154 |   9618 |      9 |      0 |            0 |
|       (MGT)                                            |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                       |                                                           AXI4_Stream32_to_64 |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                         |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        319 |        319 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                       |                                                           AXI4_Stream64_to_32 |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                         |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        283 |        147 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                     |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                       |                                                    AXI4_Stream32_to_64_HD2772 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                         |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2773 |        320 |        320 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                     |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                 |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                       |                                                    AXI4_Stream64_to_32_HD2658 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                         |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2659 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                             |                                                                     mgt_block |       2798 |       2646 |       0 |  152 |   5028 |      0 |      0 |            0 |
|         (MGTS)                                         |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                           |                                                                      MGT_CTRL |         68 |         68 |       0 |    0 |    207 |      0 |      0 |            0 |
|           (CTRL)                                       |                                                                      MGT_CTRL |          8 |          8 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                    |                                         double_sync_vector__parameterized2_99 |         46 |         46 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                           |                                        double_sync_vector__parameterized16_97 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                            |                                               double_sync__parameterized0_101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                            |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                             |                                                double_sync__parameterized0_98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                     |                                         double_sync_vector__parameterized2_96 |         14 |         14 |       0 |    0 |     14 |      0 |      0 |            0 |
|           video_loopback_sync                          |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                           |                                               double_sync__parameterized0_100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                           |                                                                      data_mgt |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                           |                                                         data_mgtdata_mgt_core |        898 |        848 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                        |                                                   data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         DATA_CLOCK                                     |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                    |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                               |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                           |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                            |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                            |                                                                       exp_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                           |                                                           exp_mgtexp_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                         |                                                    exp_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         EXP_CLOCK                                      |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                     |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                             |                                                double_sync__parameterized0_92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                             |                                                double_sync__parameterized0_93 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                             |                                                double_sync__parameterized0_94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                             |                                                double_sync__parameterized0_95 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                          |                                                                     video_mgt |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                           |                                                       video_mgtvideo_mgt_core |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                   |                                                    AXI_Stream32_to_64_wrapper |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                       |                                                    AXI4_Stream32_to_64_HD2828 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                         |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2829 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                   |                                                    AXI_Stream64_to_32_wrapper |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                               |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                       |                                                    AXI4_Stream64_to_32_HD2714 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                         |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2715 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                           |                                                           SFW__parameterized0 |        489 |        489 |       0 |    0 |    720 |      0 |      1 |            0 |
|       (SFW_INTF)                                       |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                               |                                                SFW_Processing__parameterized0 |        107 |        107 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U1)                                           |                                                SFW_Processing__parameterized0 |         97 |         97 |       0 |    0 |     52 |      0 |      0 |            0 |
|         doube_sync_gen                                 |                                               double_sync__parameterized0_130 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                |                                                               sync_resetn_129 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                              |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                               |                                                    fw_decoder__parameterized0 |        116 |        116 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                           |                                                    fw_decoder__parameterized0 |        110 |        110 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                              |                                                               sync_resetn_126 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                      SFW_Ctrl__parameterized0 |        289 |        289 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                           |                                                      SFW_Ctrl__parameterized0 |        285 |        285 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                |                                                               sync_resetn_125 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                               |                                                              axil32_to_native |         33 |         33 |       0 |    0 |     77 |      0 |      0 |            0 |
|       U7                                               |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                             |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                             |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                               |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                           |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                 |                                               double_sync__parameterized0_128 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                |                                                               sync_resetn_127 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                               |                                                                      trig_gen |        815 |        815 |       0 |    0 |   1236 |      0 |      0 |            0 |
|       U1                                               |                                                          trig_gen_mblaze_intf |        304 |        304 |       0 |    0 |    508 |      0 |      0 |            0 |
|         (U1)                                           |                                                          trig_gen_mblaze_intf |        263 |        263 |       0 |    0 |    506 |      0 |      0 |            0 |
|         U2                                             |                                                                sync_reset_116 |         42 |         42 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                                trig_gen_ctler |        293 |        293 |       0 |    0 |    330 |      0 |      0 |            0 |
|         U2                                             |                                                           trig_gen_ctler_core |        250 |        250 |       0 |    0 |    259 |      0 |      0 |            0 |
|           (U2)                                         |                                                           trig_gen_ctler_core |        205 |        205 |       0 |    0 |    257 |      0 |      0 |            0 |
|           comp_sync_reset                              |                                                                sync_reset_115 |         45 |         45 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                         |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_114 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                             |                                               double_sync__parameterized0_113 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                                  trig_stamper |        152 |        152 |       0 |    0 |    263 |      0 |      0 |            0 |
|         U1                                             |                                                   Clk_Divider__parameterized0 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                             |                                                                sync_reset_107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                            trig_stamper_ctler |        148 |        148 |       0 |    0 |    255 |      0 |      0 |            0 |
|           (U4)                                         |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                           |                                                               gh_edge_det_111 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E2                                           |                                                               gh_edge_det_112 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E3                                           |                                                                   gh_edge_det |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E4                                           |                                                               gh_edge_det_108 |         64 |         64 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E5                                           |                                                               gh_edge_det_109 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_110 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                               |                                                          trig_conditioner_105 |        102 |        102 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U5)                                           |                                                          trig_conditioner_105 |         65 |         65 |       0 |    0 |     79 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_106 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                               |                                                              trig_conditioner |         44 |         44 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U6)                                           |                                                              trig_conditioner |         40 |         40 |       0 |    0 |     50 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_117 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                               |                                               double_sync__parameterized0_104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                                |                                                axis16_merge_axis32__xdcDup__2 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                               |                                                 ip_axis16_merge_axis32_HD2584 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                           |                                                 ip_axis16_merge_axis32_HD2584 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                           | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2585 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                       | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2585 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0       |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2586 |         39 |         39 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U5                                                 |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                             |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                        |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                           |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                       |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0   |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U8                                                 |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                               |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                 |                                                           axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                             |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                               |                                                 ip_axis16_merge_axis32_HD2587 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                           |                                                 ip_axis16_merge_axis32_HD2587 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                           | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2588 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                       | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2588 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0       |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2589 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                                |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     pix_cnt                                            |                                                                axis_pixel_cnt |          3 |          3 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (pix_cnt)                                        |                                                                axis_pixel_cnt |          2 |          2 |       0 |    0 |     32 |      0 |      0 |            0 |
|       reset                                            |                                                               sync_resetn_325 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|   CLINK                                                |                           scorpiolwD_230Hz_clink_receiver_top__parameterized0 |         24 |         24 |       0 |    0 |    112 |      0 |      0 |            0 |
|     (CLINK)                                            |                           scorpiolwD_230Hz_clink_receiver_top__parameterized0 |          2 |          2 |       0 |    0 |     56 |      0 |      0 |            0 |
|     U1                                                 |                           scorpiolwD_230Hz_clink_receiver_2ch__parameterized0 |         22 |         22 |       0 |    0 |     56 |      0 |      0 |            0 |
|       (U1)                                             |                           scorpiolwD_230Hz_clink_receiver_2ch__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                               |                                                         ch1_clink_clk_7x40MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                             |                            ch1_clink_clk_7x40MHzch1_clink_clk_7x40MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U10                                              |                                                     dcm_reset__parameterized0 |         11 |         11 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U13                                              |                                           iserdes_wrapper__parameterized0_317 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U14                                              |                                                         ch0_clink_clk_7x40MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                             |                            ch0_clink_clk_7x40MHzch0_clink_clk_7x40MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U16                                              |                                           iserdes_wrapper__parameterized0_319 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U19                                              |                                           iserdes_wrapper__parameterized0_322 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U22                                              |                                               iserdes_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U27                                              |                                           iserdes_wrapper__parameterized0_321 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U29                                              |                                           iserdes_wrapper__parameterized0_324 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U32                                              |                                           iserdes_wrapper__parameterized0_318 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U35                                              |                                           iserdes_wrapper__parameterized0_320 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                               |                                                 dcm_reset__parameterized0_323 |         11 |         11 |       0 |    0 |     28 |      0 |      0 |            0 |
|   FPA                                                  |                                                                     mglk_intf |       3260 |       3127 |     132 |    1 |   5868 |      1 |      4 |            0 |
|     (FPA)                                              |                                                                     mglk_intf |          2 |          2 |       0 |    0 |     74 |      0 |      0 |            0 |
|     U1                                                 |                                                           fpa_trig_controller |        178 |        178 |       0 |    0 |     93 |      0 |      0 |            0 |
|       (U1)                                             |                                                           fpa_trig_controller |        172 |        172 |       0 |    0 |     91 |      0 |      0 |            0 |
|       U1                                               |                                                                sync_reset_316 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                |                                                             mglk_io_interface |         78 |         78 |       0 |    0 |     45 |      0 |      0 |            0 |
|       (U19)                                            |                                                             mglk_io_interface |         74 |         74 |       0 |    0 |     43 |      0 |      0 |            0 |
|       U1                                               |                                                                sync_reset_305 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                 |                                                            fpa_intf_sequencer |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|       (U2)                                             |                                                            fpa_intf_sequencer |         23 |         23 |       0 |    0 |     22 |      0 |      0 |            0 |
|       U1                                               |                                                                sync_reset_315 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U4                                                 |                                                              mglk_mblaze_intf |        794 |        794 |       0 |    0 |   1368 |      0 |      2 |            0 |
|       (U4)                                             |                                                              mglk_mblaze_intf |        731 |        731 |       0 |    0 |   1366 |      0 |      2 |            0 |
|       U1                                               |                                                                sync_reset_314 |         63 |         63 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                 |                                                                mglk_hw_driver |       1054 |       1030 |      24 |    0 |   2071 |      0 |      2 |            0 |
|       U1                                               |                                                              mglk_prog_ctrler |        505 |        505 |       0 |    0 |   1424 |      0 |      0 |            0 |
|         (U1)                                           |                                                              mglk_prog_ctrler |        479 |        479 |       0 |    0 |   1416 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_313 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                            |                                                   Clk_Divider__parameterized2 |          5 |          5 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U2                                               |                                                            mglk_serial_module |        376 |        376 |       0 |    0 |    391 |      0 |      1 |            0 |
|         (U2)                                           |                                                            mglk_serial_module |        275 |        275 |       0 |    0 |    326 |      0 |      0 |            0 |
|         U1A                                            |                                                                sync_reset_312 |         61 |         61 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                            |                                                                 sfifo_w8_d128 |         40 |         40 |       0 |    0 |     63 |      0 |      1 |            0 |
|           U0                                           |                             sfifo_w8_d128fifo_generator_v11_0__parameterized0 |         40 |         40 |       0 |    0 |     63 |      0 |      1 |            0 |
|       U3                                               |                                                                dfpa_cfg_dpram |          2 |          2 |       0 |    0 |     46 |      0 |      1 |            0 |
|         (U3)                                           |                                                                dfpa_cfg_dpram |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         U1A                                            |                                                                sync_reset_310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                            |                                                                sync_reset_311 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                             |                                                              tdp_ram_w8_d2048 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                           |                              tdp_ram_w8_d2048blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                               |                                            uart_block_tel2000__parameterized0 |        172 |        148 |      24 |    0 |    208 |      0 |      0 |            0 |
|         (U6)                                           |                                            uart_block_tel2000__parameterized0 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                        |                                                                  sfifo_w8_d64 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|           U0                                           |                              sfifo_w8_d64fifo_generator_v11_0__parameterized0 |         51 |         39 |      12 |    0 |     65 |      0 |      0 |            0 |
|         FIFO_TX                                        |                                                           sfifo_w8_d64_HD2566 |         50 |         38 |      12 |    0 |     65 |      0 |      0 |            0 |
|           U0                                           |                       sfifo_w8_d64fifo_generator_v11_0__parameterized0_HD2567 |         50 |         38 |      12 |    0 |     65 |      0 |      0 |            0 |
|         UART                                           |                                                         UARTS__parameterized0 |         68 |         68 |       0 |    0 |     78 |      0 |      0 |            0 |
|       U8                                               |                                                                sync_reset_309 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                 |                                                                fpa_status_gen |         15 |         15 |       0 |    0 |     74 |      0 |      0 |            0 |
|       (U6)                                             |                                                                fpa_status_gen |          5 |          5 |       0 |    0 |     70 |      0 |      0 |            0 |
|       U1A                                              |                                                                sync_reset_307 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                              |                                                                sync_reset_308 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                 |                                                           dfpa_hardw_stat_gen |        172 |        172 |       0 |    0 |    136 |      0 |      0 |            0 |
|       (U7)                                             |                                                           dfpa_hardw_stat_gen |        152 |        152 |       0 |    0 |    106 |      0 |      0 |            0 |
|       U1                                               |                                                                sync_reset_306 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                             clk_divider_pulse__parameterized6 |         12 |         12 |       0 |    0 |     28 |      0 |      0 |            0 |
|     U8                                                 |                                          t_axi4_stream32_fifo__parameterized2 |         63 |         63 |       0 |    0 |    140 |      1 |      0 |            0 |
|       (U8)                                             |                                          t_axi4_stream32_fifo__parameterized2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst         |                                             t_axi4_stream32_afifo_d512_HD1483 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                             |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1484 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                                |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1485 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U9                                                 |                                                                mglk_data_ctrl |        882 |        773 |     108 |    1 |   1843 |      0 |      0 |            0 |
|       U1                                               |                                                            mglk_diag_data_gen |        260 |        260 |       0 |    0 |    223 |      0 |      0 |            0 |
|         (U1)                                           |                                                            mglk_diag_data_gen |         59 |         59 |       0 |    0 |     97 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_300 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                             |                                             fpa_diag_line_gen__parameterized0 |         72 |         72 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (U1)                                         |                                             fpa_diag_line_gen__parameterized0 |         69 |         69 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_303 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                         fpa_diag_line_gen__parameterized0_301 |         61 |         61 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U2)                                         |                                         fpa_diag_line_gen__parameterized0_301 |         58 |         58 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U1                                           |                                                                sync_reset_302 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                             |                                                   Clk_Divider__parameterized8 |         58 |         58 |       0 |    0 |     30 |      0 |      0 |            0 |
|       U2                                               |                                                              mglk_fifo_writer |         60 |         60 |       0 |    0 |    155 |      0 |      0 |            0 |
|         (U2)                                           |                                                              mglk_fifo_writer |         50 |         50 |       0 |    0 |    153 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_299 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                               |                                                          mglk_fifo_writer_293 |         60 |         60 |       0 |    0 |    155 |      0 |      0 |            0 |
|         (U3)                                           |                                                          mglk_fifo_writer_293 |         50 |         50 |       0 |    0 |    153 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_298 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                               |                                                          mglk_fifo_writer_294 |         59 |         59 |       0 |    0 |    113 |      0 |      0 |            0 |
|         (U4)                                           |                                                          mglk_fifo_writer_294 |         48 |         48 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_297 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                               |                                                          mglk_fifo_writer_295 |         59 |         59 |       0 |    0 |    113 |      0 |      0 |            0 |
|         (U5)                                           |                                                          mglk_fifo_writer_295 |         48 |         48 |       0 |    0 |    111 |      0 |      0 |            0 |
|         U1                                             |                                                                sync_reset_296 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                               |                                                          mglk_data_dispatcher |        385 |        276 |     108 |    1 |   1084 |      0 |      0 |            0 |
|         (U6)                                           |                                                          mglk_data_dispatcher |         94 |         93 |       0 |    1 |    436 |      0 |      0 |            0 |
|         U0                                             |                                                                sync_reset_304 |         34 |         34 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                             |                                                            fwft_afifo_w28_d16 |         51 |         31 |      20 |    0 |    132 |      0 |      0 |            0 |
|           U0                                           |                        fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0 |         51 |         31 |      20 |    0 |    132 |      0 |      0 |            0 |
|         U3                                             |                                                     fwft_afifo_w28_d16_HD2593 |         51 |         31 |      20 |    0 |    132 |      0 |      0 |            0 |
|           U0                                           |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD2594 |         51 |         31 |      20 |    0 |    132 |      0 |      0 |            0 |
|         U4                                             |                                                     fwft_afifo_w28_d16_HD2614 |         52 |         32 |      20 |    0 |    132 |      0 |      0 |            0 |
|           U0                                           |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD2615 |         52 |         32 |      20 |    0 |    132 |      0 |      0 |            0 |
|         U5                                             |                                                     fwft_afifo_w28_d16_HD2635 |         52 |         32 |      20 |    0 |    132 |      0 |      0 |            0 |
|           U0                                           |                 fwft_afifo_w28_d16fifo_generator_v11_0__parameterized0_HD2636 |         52 |         32 |      20 |    0 |    132 |      0 |      0 |            0 |
|         U6                                             |                                                            fwft_sfifo_w40_d16 |         51 |         23 |      28 |    0 |    118 |      0 |      0 |            0 |
|           U0                                           |                        fwft_sfifo_w40_d16fifo_generator_v11_0__parameterized0 |         51 |         23 |      28 |    0 |    118 |      0 |      0 |            0 |
|   dbg_hub                                              |                                                                    dbg_hub_CV |        282 |        258 |      24 |    0 |    494 |      0 |      0 |            0 |
|     inst                                               |                                                      labtools_xsdb_master_lib |        282 |        258 |      24 |    0 |    494 |      0 |      0 |            0 |
|       UUT_MASTER                                       |                                                    chipscope_icon2xsdb_mstrbr |        245 |        221 |      24 |    0 |    466 |      0 |      0 |            0 |
|         U_ICON_INTERFACE                               |                                                                icon_interface |        128 |        104 |      24 |    0 |    370 |      0 |      0 |            0 |
|           (U_ICON_INTERFACE)                           |                                                                icon_interface |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U_CMD1                                       |                                                                  icon_ctl_reg |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U_CMD2                                       |                                                                 icon_stat_reg |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U_CMD3                                       |                                                               icon_stat_reg_0 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U_CMD4                                       |                                                  icon_ctl_reg__parameterized0 |         10 |         10 |       0 |    0 |     59 |      0 |      0 |            0 |
|           U_CMD5                                       |                                                  icon_ctl_reg__parameterized1 |          3 |          3 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U_CMD6_RD                                    |                                                               icon_datard_reg |         53 |         41 |      12 |    0 |    123 |      0 |      0 |            0 |
|           U_CMD6_WR                                    |                                                               icon_datawr_reg |         40 |         28 |      12 |    0 |    101 |      0 |      0 |            0 |
|           U_CMD7_CTL                                   |                                                                icon_ctl_reg_1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U_CMD7_STAT                                  |                                                 icon_stat_reg__parameterized0 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U_STATIC_STATUS                              |                                                  icon_interface_static_status |          7 |          7 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U_XSDB_ADDRESS_CONTROLLER                      |                                                       xsdb_address_controller |         18 |         18 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                 |                                                  xsdb_burst_wd_len_controller |         23 |         23 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U_XSDB_BUS_CONTROLLER                          |                                                           xsdb_bus_controller |         67 |         67 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U_XSDB_BUS_CONTROLLER)                      |                                                           xsdb_bus_controller |         17 |         17 |       0 |    0 |     29 |      0 |      0 |            0 |
|           U_RD_ABORT_FLAG                              |                                      xsdb_bus_controller_flag__parameterized0 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U_RD_REQ_FLAG                                |                                                      xsdb_bus_controller_flag |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U_TIMER                                      |                                                   xsdb_bus_controller_counter |         40 |         40 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                  |                                                   xsdb_bus_mstr2sl_port_iface |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|           (U_XSDB_BUS_MSTR2SL_PORT_IFACE)              |                                                   xsdb_bus_mstr2sl_port_iface |          1 |          1 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U_RD_DIN_BUS_MUX                             |                                                                cs_generic_mux |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U_ICON                                           |                                                                     icon_core |         35 |         35 |       0 |    0 |     28 |      0 |      0 |            0 |
|         (U_ICON)                                       |                                                                     icon_core |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U_CMD                                          |                                                               icon_cmd_decode |         26 |         26 |       0 |    0 |     10 |      0 |      0 |            0 |
|         U_STAT                                         |                                                                   icon_status |          5 |          5 |       0 |    0 |      7 |      0 |      0 |            0 |
|         U_SYNC                                         |                                                                     icon_sync |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|       bscan_inst                                       |                                                                      cs_bscan |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       u_bufr                                           |                                                                       cs_bufr |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   u_ila_0                                              |                                                                    u_ila_0_CV |        824 |        715 |       0 |  109 |   1140 |      1 |      0 |            0 |
|     inst                                               |                                                                  ila_v3_0_ila |        824 |        715 |       0 |  109 |   1140 |      1 |      0 |            0 |
|       ila_core_inst                                    |                                                             ila_v3_0_ila_core |        824 |        715 |       0 |  109 |   1140 |      1 |      0 |            0 |
|         (ila_core_inst)                                |                                                             ila_v3_0_ila_core |         16 |          0 |       0 |   16 |     30 |      0 |      0 |            0 |
|         ila_trace_memory_inst                          |                                                     ila_v3_0_ila_trace_memory |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           SUBCORE_RAM.trace_block_memory               |                                                              blk_mem_gen_v8_1 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         u_ila_cap_ctrl                                 |                                                  ila_v3_0_ila_cap_ctrl_legacy |         78 |         30 |       0 |   48 |     92 |      0 |      0 |            0 |
|           (u_ila_cap_ctrl)                             |                                                  ila_v3_0_ila_cap_ctrl_legacy |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U_CDONE                                      |                                                    cs_cfglut6__parameterized0 |          3 |          1 |       0 |    2 |      1 |      0 |      0 |            0 |
|           U_NS0                                        |                                                                    cs_cfglut7 |          5 |          1 |       0 |    4 |      1 |      0 |      0 |            0 |
|           U_NS1                                        |                                                                  cs_cfglut7_0 |          6 |          2 |       0 |    4 |      1 |      0 |      0 |            0 |
|           u_cap_addrgen                                |                                                      ila_v3_0_ila_cap_addrgen |         63 |         25 |       0 |   38 |     86 |      0 |      0 |            0 |
|         u_ila_regs                                     |                                                         ila_v3_0_ila_register |        639 |        639 |       0 |    0 |    876 |      0 |      0 |            0 |
|           (u_ila_regs)                                 |                                                         ila_v3_0_ila_register |         60 |         60 |       0 |    0 |     26 |      0 |      0 |            0 |
|           MU_SRL[0].mu_srl_reg                         |                                             xsdb_register_p2s__parameterized0 |         43 |         43 |       0 |    0 |     43 |      0 |      0 |            0 |
|           MU_SRL[1].mu_srl_reg                         |                                             xsdb_register_p2s__parameterized1 |         29 |         29 |       0 |    0 |     43 |      0 |      0 |            0 |
|           STRG_QUAL.qual_strg_srl_reg                  |                                             xsdb_register_p2s__parameterized3 |         49 |         49 |       0 |    0 |     43 |      0 |      0 |            0 |
|           TC_SRL[0].tc_srl_reg                         |                                             xsdb_register_p2s__parameterized2 |         48 |         48 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U_XSDB_SLAVE                                 |                                                          chipscope_xsdb_slave |         28 |         28 |       0 |    0 |     81 |      0 |      0 |            0 |
|           reg_0                                        |                                                                 xsdb_register |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_1                                        |                                                 xsdb_register__parameterized0 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_10                                       |                                                xsdb_register__parameterized15 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_11                                       |                                                xsdb_register__parameterized16 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_12                                       |                                                xsdb_register__parameterized17 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_13                                       |                                                xsdb_register__parameterized18 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_14                                       |                                                xsdb_register__parameterized19 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_15                                       |                                                xsdb_register__parameterized20 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_16                                       |                                                xsdb_register__parameterized21 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_17                                       |                                                xsdb_register__parameterized22 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_18                                       |                                                xsdb_register__parameterized23 |         14 |         14 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_19                                       |                                                xsdb_register__parameterized24 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_1a                                       |                                                xsdb_register__parameterized25 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_2                                        |                                                 xsdb_register__parameterized1 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_3                                        |                                                 xsdb_register__parameterized2 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_4                                        |                                                 xsdb_register__parameterized3 |         27 |         27 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_6                                        |                                                 xsdb_register__parameterized5 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_7                                        |                                                 xsdb_register__parameterized6 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_8                                        |                                                 xsdb_register__parameterized7 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           reg_80                                       |                                                xsdb_register__parameterized26 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_81                                       |                                                xsdb_register__parameterized27 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_82                                       |                                                xsdb_register__parameterized28 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_83                                       |                                                xsdb_register__parameterized29 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_84                                       |                                                xsdb_register__parameterized30 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_85                                       |                                                xsdb_register__parameterized31 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_88d                                      |                                                xsdb_register__parameterized43 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_88f                                      |                                                xsdb_register__parameterized45 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_892                                      |                                                xsdb_register__parameterized44 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           reg_9                                        |                                                 xsdb_register__parameterized8 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_a                                        |                                                 xsdb_register__parameterized9 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_b                                        |                                                xsdb_register__parameterized10 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_c                                        |                                                xsdb_register__parameterized11 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_d                                        |                                                xsdb_register__parameterized12 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_e                                        |                                                xsdb_register__parameterized13 |         19 |         19 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_f                                        |                                                xsdb_register__parameterized14 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_srl_fff                                  |                                                             xsdb_register_p2s |         45 |         45 |       0 |    0 |     43 |      0 |      0 |            0 |
|           reg_stream_ffd                               |                                                          xsdb_register_stream |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_stream_ffe                               |                                          xsdb_register_stream__parameterized0 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|         u_ila_reset_ctrl                               |                                                       ila_v3_0_ila_reset_ctrl |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|           (u_ila_reset_ctrl)                           |                                                       ila_v3_0_ila_reset_ctrl |          1 |          1 |       0 |    0 |      8 |      0 |      0 |            0 |
|           arm_detection_inst                           |                                                      cs_rising_edge_detection |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_in_transfer_inst   |                                                        cs_async_edge_transfer |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_out_transfer_inst  |                                                     cs_async_edge_transfer_18 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_in_transfer_inst  |                                                     cs_async_edge_transfer_15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_out_transfer_inst |                                                     cs_async_edge_transfer_17 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           halt_detection_inst                          |                                                   cs_rising_edge_detection_16 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         u_trig                                         |                                                          ila_v3_0_ila_trigger |         50 |          5 |       0 |   45 |     67 |      0 |      0 |            0 |
|           (u_trig)                                     |                                                          ila_v3_0_ila_trigger |          1 |          0 |       0 |    1 |      2 |      0 |      0 |            0 |
|           STRG_QUAL.U_STRG_QUAL                        |                                                   cs_match__parameterized0_19 |          7 |          2 |       0 |    5 |      3 |      0 |      0 |            0 |
|           U_TM                                         |                                                       ila_v3_0_ila_trig_match |         34 |          0 |       0 |   34 |     60 |      0 |      0 |            0 |
|           genblk1[0].U_TC                              |                                                      cs_match__parameterized0 |          8 |          3 |       0 |    5 |      2 |      0 |      0 |            0 |
|         xsdb_memory_read_inst                          |                                                        cs_generic_memory_read |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
|   u_ila_1                                              |                                                                    u_ila_1_CV |        822 |        713 |       0 |  109 |   1140 |      1 |      0 |            0 |
|     inst                                               |                                                          ila_v3_0_ila_HDI_431 |        822 |        713 |       0 |  109 |   1140 |      1 |      0 |            0 |
|       ila_core_inst                                    |                                                     ila_v3_0_ila_core_HDI_430 |        822 |        713 |       0 |  109 |   1140 |      1 |      0 |            0 |
|         (ila_core_inst)                                |                                                     ila_v3_0_ila_core_HDI_430 |         16 |          0 |       0 |   16 |     30 |      0 |      0 |            0 |
|         ila_trace_memory_inst                          |                                             ila_v3_0_ila_trace_memory_HDI_250 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           SUBCORE_RAM.trace_block_memory               |                                                      blk_mem_gen_v8_1_HDI_249 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         u_ila_cap_ctrl                                 |                                          ila_v3_0_ila_cap_ctrl_legacy_HDI_279 |         78 |         30 |       0 |   48 |     92 |      0 |      0 |            0 |
|           (u_ila_cap_ctrl)                             |                                          ila_v3_0_ila_cap_ctrl_legacy_HDI_279 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U_CDONE                                      |                                            cs_cfglut6__parameterized0_HDI_251 |          3 |          1 |       0 |    2 |      1 |      0 |      0 |            0 |
|           U_NS0                                        |                                                            cs_cfglut7_HDI_252 |          5 |          1 |       0 |    4 |      1 |      0 |      0 |            0 |
|           U_NS1                                        |                                                          cs_cfglut7_0_HDI_253 |          6 |          2 |       0 |    4 |      1 |      0 |      0 |            0 |
|           u_cap_addrgen                                |                                              ila_v3_0_ila_cap_addrgen_HDI_278 |         63 |         25 |       0 |   38 |     86 |      0 |      0 |            0 |
|         u_ila_regs                                     |                                                 ila_v3_0_ila_register_HDI_361 |        638 |        638 |       0 |    0 |    876 |      0 |      0 |            0 |
|           (u_ila_regs)                                 |                                                 ila_v3_0_ila_register_HDI_361 |         60 |         60 |       0 |    0 |     26 |      0 |      0 |            0 |
|           MU_SRL[0].mu_srl_reg                         |                                     xsdb_register_p2s__parameterized0_HDI_280 |         43 |         43 |       0 |    0 |     43 |      0 |      0 |            0 |
|           MU_SRL[1].mu_srl_reg                         |                                     xsdb_register_p2s__parameterized1_HDI_281 |         29 |         29 |       0 |    0 |     43 |      0 |      0 |            0 |
|           STRG_QUAL.qual_strg_srl_reg                  |                                     xsdb_register_p2s__parameterized3_HDI_282 |         49 |         49 |       0 |    0 |     43 |      0 |      0 |            0 |
|           TC_SRL[0].tc_srl_reg                         |                                     xsdb_register_p2s__parameterized2_HDI_283 |         48 |         48 |       0 |    0 |     43 |      0 |      0 |            0 |
|           U_XSDB_SLAVE                                 |                                                  chipscope_xsdb_slave_HDI_285 |         28 |         28 |       0 |    0 |     81 |      0 |      0 |            0 |
|           reg_0                                        |                                                         xsdb_register_HDI_287 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_1                                        |                                         xsdb_register__parameterized0_HDI_289 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_10                                       |                                        xsdb_register__parameterized15_HDI_291 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_11                                       |                                        xsdb_register__parameterized16_HDI_293 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_12                                       |                                        xsdb_register__parameterized17_HDI_295 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_13                                       |                                        xsdb_register__parameterized18_HDI_297 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_14                                       |                                        xsdb_register__parameterized19_HDI_299 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_15                                       |                                        xsdb_register__parameterized20_HDI_301 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_16                                       |                                        xsdb_register__parameterized21_HDI_303 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_17                                       |                                        xsdb_register__parameterized22_HDI_305 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_18                                       |                                        xsdb_register__parameterized23_HDI_307 |         14 |         14 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_19                                       |                                        xsdb_register__parameterized24_HDI_309 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_1a                                       |                                        xsdb_register__parameterized25_HDI_311 |         15 |         15 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_2                                        |                                         xsdb_register__parameterized1_HDI_313 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_3                                        |                                         xsdb_register__parameterized2_HDI_315 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_4                                        |                                         xsdb_register__parameterized3_HDI_317 |         27 |         27 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_6                                        |                                         xsdb_register__parameterized5_HDI_319 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_7                                        |                                         xsdb_register__parameterized6_HDI_321 |          6 |          6 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_8                                        |                                         xsdb_register__parameterized7_HDI_323 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           reg_80                                       |                                        xsdb_register__parameterized26_HDI_325 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_81                                       |                                        xsdb_register__parameterized27_HDI_327 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_82                                       |                                        xsdb_register__parameterized28_HDI_329 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_83                                       |                                        xsdb_register__parameterized29_HDI_331 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_84                                       |                                        xsdb_register__parameterized30_HDI_333 |          8 |          8 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_85                                       |                                        xsdb_register__parameterized31_HDI_335 |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_88d                                      |                                        xsdb_register__parameterized43_HDI_337 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           reg_88f                                      |                                        xsdb_register__parameterized45_HDI_339 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_892                                      |                                        xsdb_register__parameterized44_HDI_341 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           reg_9                                        |                                         xsdb_register__parameterized8_HDI_343 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_a                                        |                                         xsdb_register__parameterized9_HDI_345 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_b                                        |                                        xsdb_register__parameterized10_HDI_347 |          7 |          7 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_c                                        |                                        xsdb_register__parameterized11_HDI_349 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_d                                        |                                        xsdb_register__parameterized12_HDI_351 |         12 |         12 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_e                                        |                                        xsdb_register__parameterized13_HDI_353 |         19 |         19 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_f                                        |                                        xsdb_register__parameterized14_HDI_355 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_srl_fff                                  |                                                     xsdb_register_p2s_HDI_356 |         45 |         45 |       0 |    0 |     43 |      0 |      0 |            0 |
|           reg_stream_ffd                               |                                                  xsdb_register_stream_HDI_358 |         18 |         18 |       0 |    0 |     16 |      0 |      0 |            0 |
|           reg_stream_ffe                               |                                  xsdb_register_stream__parameterized0_HDI_360 |         11 |         11 |       0 |    0 |     16 |      0 |      0 |            0 |
|         u_ila_reset_ctrl                               |                                               ila_v3_0_ila_reset_ctrl_HDI_368 |          9 |          9 |       0 |    0 |     26 |      0 |      0 |            0 |
|           (u_ila_reset_ctrl)                           |                                               ila_v3_0_ila_reset_ctrl_HDI_368 |          1 |          1 |       0 |    0 |      8 |      0 |      0 |            0 |
|           arm_detection_inst                           |                                              cs_rising_edge_detection_HDI_362 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_in_transfer_inst   |                                                cs_async_edge_transfer_HDI_363 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.arm_out_transfer_inst  |                                             cs_async_edge_transfer_18_HDI_364 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_in_transfer_inst  |                                             cs_async_edge_transfer_15_HDI_365 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           asyncrounous_transfer.halt_out_transfer_inst |                                             cs_async_edge_transfer_17_HDI_366 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|           halt_detection_inst                          |                                           cs_rising_edge_detection_16_HDI_367 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         u_trig                                         |                                                  ila_v3_0_ila_trigger_HDI_426 |         50 |          5 |       0 |   45 |     67 |      0 |      0 |            0 |
|           (u_trig)                                     |                                                  ila_v3_0_ila_trigger_HDI_426 |          1 |          0 |       0 |    1 |      2 |      0 |      0 |            0 |
|           STRG_QUAL.U_STRG_QUAL                        |                                           cs_match__parameterized0_19_HDI_378 |          7 |          2 |       0 |    5 |      3 |      0 |      0 |            0 |
|           U_TM                                         |                                               ila_v3_0_ila_trig_match_HDI_411 |         34 |          0 |       0 |   34 |     60 |      0 |      0 |            0 |
|           genblk1[0].U_TC                              |                                              cs_match__parameterized0_HDI_423 |          8 |          3 |       0 |    5 |      2 |      0 |      0 |            0 |
|         xsdb_memory_read_inst                          |                                                cs_generic_memory_read_HDI_429 |         32 |         32 |       0 |    0 |     49 |      0 |      0 |            0 |
+--------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


