<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0">
<title>Digital Logic – Model Question Paper | TU / BPU / Nepal Universities</title>
<style>
  @import url('https://fonts.googleapis.com/css2?family=IBM+Plex+Mono:wght@400;600&family=IBM+Plex+Sans:ital,wght@0,400;0,600;0,700;1,400&family=IBM+Plex+Serif:wght@400;600&display=swap');

  :root {
    --ink:      #111827;
    --paper:    #FAFAF7;
    --rule:     #D1D5DB;
    --accent:   #1D4ED8;
    --answer:   #14532D;
    --ans-bg:   #F0FDF4;
    --warn:     #7C3AED;
    --warn-bg:  #EDE9FE;
    --section:  #1E3A8A;
    --mono:     'IBM Plex Mono', monospace;
    --serif:    'IBM Plex Serif', serif;
    --sans:     'IBM Plex Sans', sans-serif;
  }

  *, *::before, *::after { box-sizing: border-box; margin: 0; padding: 0; }

  body {
    font-family: var(--sans);
    font-size: 15px;
    line-height: 1.7;
    color: var(--ink);
    background: var(--paper);
    max-width: 900px;
    margin: 0 auto;
    padding: 32px 24px 80px;
  }

  /* ── Header ── */
  .header {
    border-top: 4px solid var(--accent);
    border-bottom: 2px solid var(--rule);
    padding: 28px 0 20px;
    margin-bottom: 36px;
    text-align: center;
  }
  .header .uni { font-size: 11px; letter-spacing: .14em; text-transform: uppercase; color: #6B7280; font-family: var(--mono); }
  .header h1  { font-family: var(--serif); font-size: 26px; font-weight: 600; color: var(--section); margin: 6px 0 4px; }
  .header .sub { font-size: 13px; color: #4B5563; }
  .meta-row {
    display: flex; justify-content: center; gap: 32px; flex-wrap: wrap;
    margin-top: 16px; padding-top: 14px; border-top: 1px solid var(--rule);
    font-size: 13px; color: #374151;
  }
  .meta-row span { font-family: var(--mono); font-weight: 600; color: var(--accent); }

  /* ── Section headings ── */
  .section-head {
    background: var(--section);
    color: #fff;
    font-family: var(--mono);
    font-size: 11px;
    letter-spacing: .12em;
    text-transform: uppercase;
    padding: 8px 16px;
    margin: 40px 0 0;
  }
  .section-desc {
    font-size: 13px; color: #6B7280; font-style: italic;
    border-left: 3px solid var(--rule); padding: 6px 12px;
    margin: 0 0 18px;
  }

  /* ── Question block ── */
  .q-block {
    border: 1px solid var(--rule);
    border-radius: 6px;
    margin-bottom: 20px;
    overflow: hidden;
  }
  .q-head {
    display: flex; align-items: baseline; gap: 12px;
    padding: 11px 16px;
    background: #F3F4F6;
    border-bottom: 1px solid var(--rule);
  }
  .q-num {
    font-family: var(--mono); font-size: 11px; font-weight: 600;
    color: var(--accent); min-width: 28px;
  }
  .q-text {
    font-size: 15px; line-height: 1.6; flex: 1;
  }
  .q-marks {
    font-family: var(--mono); font-size: 11px; color: #9CA3AF;
    white-space: nowrap;
  }
  .q-tag {
    font-size: 10px; font-family: var(--mono); font-weight: 600;
    padding: 2px 7px; border-radius: 99px;
    background: var(--warn-bg); color: var(--warn);
    white-space: nowrap;
  }

  /* ── Answer block ── */
  .ans-block {
    padding: 14px 16px;
    background: var(--ans-bg);
  }
  .ans-label {
    font-family: var(--mono); font-size: 10px; font-weight: 600;
    letter-spacing: .1em; text-transform: uppercase;
    color: var(--answer); margin-bottom: 6px;
  }
  .ans-text { font-size: 14px; line-height: 1.75; color: #166534; }
  .ans-text strong { color: #14532D; }

  /* truth table */
  table.tt {
    border-collapse: collapse; margin: 10px 0; font-family: var(--mono); font-size: 13px;
  }
  table.tt th, table.tt td {
    border: 1px solid #A7F3D0; padding: 5px 14px; text-align: center;
  }
  table.tt th { background: #D1FAE5; color: #065F46; }
  table.tt td { background: #fff; }

  /* code / expression */
  code {
    font-family: var(--mono); font-size: 13px; background: #E0F2FE;
    color: #0369A1; padding: 1px 5px; border-radius: 3px;
  }

  /* MCQ options */
  .opts { list-style: none; margin-top: 6px; }
  .opts li { padding: 2px 0; font-size: 14px; }
  .opts li.correct { font-weight: 600; color: var(--answer); }
  .opts li.correct::before { content: "✓ "; }

  /* conversion box */
  .conv {
    font-family: var(--mono); font-size: 13px; background: #FFF;
    border: 1px solid #A7F3D0; border-radius: 4px; padding: 8px 14px;
    margin: 6px 0; color: #166534;
  }

  /* toc */
  .toc { display: flex; flex-wrap: wrap; gap: 8px; margin: 0 0 32px; }
  .toc a {
    font-family: var(--mono); font-size: 11px; padding: 4px 10px;
    border: 1px solid var(--rule); border-radius: 4px;
    text-decoration: none; color: var(--accent);
    transition: background .15s;
  }
  .toc a:hover { background: #EFF6FF; }

  /* print */
  @media print {
    .ans-block { -webkit-print-color-adjust: exact; print-color-adjust: exact; }
    .section-head { -webkit-print-color-adjust: exact; print-color-adjust: exact; }
  }

  @media (max-width: 600px) {
    body { padding: 16px 12px 60px; }
    .meta-row { gap: 14px; }
    table.tt th, table.tt td { padding: 4px 8px; font-size: 11px; }
  }
</style>
</head>
<body>

<!-- HEADER -->
<div class="header">
  <div class="uni">Tribhuvan University · Bagmati Pradesh University · Nepal — BCA / BIT / BSc CSIT</div>
  <h1>Digital Logic — Model & Old Questions</h1>
  <div class="sub">Compiled from TU / BPU Old Papers (2065–2081) | BCA 1st Sem · BSc CSIT 1st Sem · BIT</div>
  <div class="meta-row">
    <div>Full Marks: <span>100</span></div>
    <div>Pass Marks: <span>40</span></div>
    <div>Time: <span>3 Hours</span></div>
    <div>Total Questions: <span>50+</span></div>
    <div>Compiled: <span>2081 BS</span></div>
  </div>
</div>

<!-- TOC -->
<div class="toc">
  <a href="#mcq">Group A – MCQs</a>
  <a href="#short">Group B – Short Q</a>
  <a href="#num">Group C – Number Systems</a>
  <a href="#bool">Group D – Boolean/K-map</a>
  <a href="#comb">Group E – Combinational</a>
  <a href="#seq">Group F – Sequential</a>
  <a href="#long">Group G – Long Q</a>
</div>

<!-- ══════════════════════════════════════════
     GROUP A — MCQ (10 × 1 = 10)
══════════════════════════════════════════ -->
<div class="section-head" id="mcq">Group A — Multiple Choice Questions [10 × 1 = 10]</div>
<div class="section-desc">Attempt ALL questions. Each carries 1 mark.</div>

<!-- Q1 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q1</span>
    <span class="q-text">Which gate is called the "universal gate"?</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) AND gate</li>
      <li class="correct">b) NAND gate</li>
      <li>c) OR gate</li>
      <li>d) XOR gate</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">NAND (and NOR) gates are called universal gates because any Boolean function can be implemented using only NAND gates (or only NOR gates). This makes them extremely useful in digital circuit design.</div>
  </div>
</div>

<!-- Q2 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q2</span>
    <span class="q-text">In 2's complement representation, what is the range of an 8-bit signed integer?</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) −127 to +127</li>
      <li class="correct">b) −128 to +127</li>
      <li>c) −128 to +128</li>
      <li>d) 0 to 255</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">For an n-bit 2's complement number, the range is <strong>−2<sup>(n−1)</sup> to +2<sup>(n−1)</sup>−1</strong>. For n=8: −128 to +127.</div>
  </div>
</div>

<!-- Q3 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q3</span>
    <span class="q-text">BCD stands for:</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) Binary Coded Decimal</li>
      <li class="correct">a) Binary Coded Decimal ✓</li>
      <li>b) Bit Coded Data</li>
      <li>c) Binary Conversion Digit</li>
    </ul>
    <div class="ans-text" style="margin-top:8px"><strong>Binary Coded Decimal (BCD)</strong> represents each decimal digit (0–9) using a 4-bit binary code. Valid states are 0000 to 1001; states 1010–1111 are invalid in BCD.</div>
  </div>
</div>

<!-- Q4 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q4</span>
    <span class="q-text">The output of a NOR gate is HIGH only when:</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) At least one input is HIGH</li>
      <li class="correct">b) All inputs are LOW</li>
      <li>c) All inputs are HIGH</li>
      <li>d) Inputs are complementary</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">NOR = NOT + OR. The output is HIGH (1) only when ALL inputs are 0. If any input is 1, the OR output is 1, and NOT makes it 0.</div>
  </div>
</div>

<!-- Q5 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q5</span>
    <span class="q-text">Which flip-flop eliminates the race-around condition of SR flip-flop?</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) D Flip-flop</li>
      <li class="correct">b) Master-Slave JK Flip-flop</li>
      <li>c) T Flip-flop</li>
      <li>d) RS Flip-flop with enable</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">The <strong>Master-Slave JK flip-flop</strong> resolves the race-around condition. The master captures input on the positive clock edge while the slave is isolated; the slave transfers data on the negative edge, preventing feedback loops.</div>
  </div>
</div>

<!-- Q6 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q6</span>
    <span class="q-text">A 4-to-1 multiplexer has how many select lines?</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) 4</li>
      <li class="correct">b) 2</li>
      <li>c) 1</li>
      <li>d) 3</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">A 2<sup>n</sup>-to-1 MUX needs <strong>n select lines</strong>. For 4-to-1: n = log<sub>2</sub>(4) = 2 select lines (S1, S0).</div>
  </div>
</div>

<!-- Q7 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q7</span>
    <span class="q-text">Gray code is also known as:</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li class="correct">a) Reflected binary code</li>
      <li>b) Excess-3 code</li>
      <li>c) BCD code</li>
      <li>d) ASCII code</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">Gray code is called <strong>reflected binary code</strong> because consecutive values differ by exactly one bit, making it ideal for analog-to-digital conversion and reducing errors in mechanical encoders.</div>
  </div>
</div>

<!-- Q8 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q8</span>
    <span class="q-text">Which Boolean law states: A + A'B = A + B?</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) Idempotent law</li>
      <li class="correct">b) Absorption law (Consensus theorem)</li>
      <li>c) De Morgan's theorem</li>
      <li>d) Distributive law</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">This is the <strong>Consensus / Absorption identity</strong>: A + A'B = A + B. Proof: A + A'B = (A+A')(A+B) = 1·(A+B) = A+B.</div>
  </div>
</div>

<!-- Q9 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q9</span>
    <span class="q-text">A MOD-10 counter counts from:</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li>a) 0 to 10</li>
      <li class="correct">b) 0 to 9 (10 states)</li>
      <li>c) 1 to 10</li>
      <li>d) 0 to 15</li>
    </ul>
    <div class="ans-text" style="margin-top:8px">A <strong>MOD-N counter</strong> has N states. MOD-10 (decade counter) counts 0→1→2→…→9→0, resetting after 10 counts. It requires a minimum of 4 flip-flops (2<sup>4</sup>=16 ≥ 10).</div>
  </div>
</div>

<!-- Q10 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q10</span>
    <span class="q-text">PLA stands for:</span>
    <span class="q-tag">MCQ</span>
    <span class="q-marks">[1]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <ul class="opts">
      <li class="correct">a) Programmable Logic Array</li>
      <li>b) Parallel Logic Adder</li>
      <li>c) Programmable Latch Array</li>
      <li>d) Priority Logic Arrangement</li>
    </ul>
    <div class="ans-text" style="margin-top:8px"><strong>PLA (Programmable Logic Array)</strong> is an LSI chip with a programmable AND plane and a programmable OR plane. Unlike ROM, only the needed product terms are implemented, making it more flexible and efficient than PAL.</div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP B — SHORT QUESTIONS (8 × 5 = 40)
══════════════════════════════════════════ -->
<div class="section-head" id="short">Group B — Short Answer Questions [8 × 5 = 40]</div>
<div class="section-desc">Attempt any EIGHT questions. Each carries 5 marks.</div>

<!-- Q11 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q11</span>
    <span class="q-text">State and prove De Morgan's First and Second Theorems with logic gates and truth tables.</span>
    <span class="q-tag">TU 2066/2067/2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>De Morgan's Theorems:</strong><br>
      <strong>1st Theorem:</strong> <code>(A · B)' = A' + B'</code> — The complement of a product equals the sum of complements.<br>
      <strong>2nd Theorem:</strong> <code>(A + B)' = A' · B'</code> — The complement of a sum equals the product of complements.<br><br>
      <strong>Truth Table Verification (1st Theorem):</strong>
      <table class="tt">
        <tr><th>A</th><th>B</th><th>A·B</th><th>(A·B)'</th><th>A'</th><th>B'</th><th>A'+B'</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
      </table>
      Columns (A·B)' and A'+B' are identical → 1st theorem proved.<br>
      <strong>Logic Gate:</strong> NAND gate directly implements (A·B)'. A NOT on each input followed by OR gives A'+B'. Both give same output — proving NAND = NOT-AND = (De Morgan equivalent of) NOR with complemented inputs.
    </div>
  </div>
</div>

<!-- Q12 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q12</span>
    <span class="q-text">What is a K-map? Explain the three-variable K-map with example. Simplify: F(A,B,C) = Σ(0,2,4,5,6)</span>
    <span class="q-tag">TU 2065/2070/2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Karnaugh Map (K-map):</strong> A graphical method to simplify Boolean expressions by grouping adjacent minterms. Adjacent cells differ by exactly one variable (Gray code ordering).<br><br>
      <strong>3-variable K-map layout (rows: A; cols: BC in Gray order 00, 01, 11, 10):</strong>
      <table class="tt">
        <tr><th>A \ BC</th><th>00 (m0)</th><th>01 (m1)</th><th>11 (m3)</th><th>10 (m2)</th></tr>
        <tr><th>0</th><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><th>1</th><td>1</td><td>1</td><td>0</td><td>1</td></tr>
      </table>
      <strong>Minterms present:</strong> m0(000), m2(010), m4(100), m5(101), m6(110)<br>
      <strong>Groups:</strong><br>
      • Group 1: m0, m2, m4, m6 → A column (B=0 in all): simplifies to <code>B'</code> (4-cell group, varies A and C, B=0)<br>
      • Group 2: m4, m5 → AB=10, C varies: simplifies to <code>AB'</code>... Reconsidering careful grouping:<br>
      • {m0,m2,m4,m6}: all have B=0 → <code>B'</code><br>
      • {m4,m5}: A=1, B=0 → already covered by B'<br>
      <strong>Minimized expression: F = B' + AC'</strong><br>
      (m5 = ABC' also covered by AC' grouping {m4,m5} = AC')<br>
      <strong>Final SOP: F(A,B,C) = B' + AC'</strong>
    </div>
  </div>
</div>

<!-- Q13 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q13</span>
    <span class="q-text">Design a Half Adder circuit using only NAND gates. Give truth table, logic equations and gate diagram.</span>
    <span class="q-tag">TU 2065/2067/2070</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Half Adder:</strong> Adds two 1-bit numbers. Outputs: Sum (S) and Carry (C).<br>
      <strong>Equations:</strong> <code>S = A ⊕ B</code> &nbsp; <code>C = A · B</code><br><br>
      <strong>Truth Table:</strong>
      <table class="tt">
        <tr><th>A</th><th>B</th><th>Sum (S)</th><th>Carry (C)</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>1</td><td>1</td><td>0</td><td>1</td></tr>
      </table>
      <strong>Implementation using only NAND gates:</strong><br>
      Let G1 = NAND(A,B) → output = (AB)'<br>
      G2 = NAND(A, G1) → A·(AB)' = AB' (part of XOR)<br>
      G3 = NAND(G1, B) → (AB)'·B = A'B<br>
      G4 = NAND(G2, G3) → <code>S = (AB)' ⊕-like = A⊕B</code> (XOR using 4 NAND gates)<br>
      G5 = NAND(G1, G1) → (G1)' = AB → <code>Carry C = AB</code><br>
      <strong>Total: 5 NAND gates</strong> implement a complete Half Adder.
    </div>
  </div>
</div>

<!-- Q14 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q14</span>
    <span class="q-text">Differentiate between Combinational and Sequential Logic Circuits with examples.</span>
    <span class="q-tag">TU BCA 2024 / 2069</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <table class="tt">
        <tr><th>Feature</th><th>Combinational Logic</th><th>Sequential Logic</th></tr>
        <tr><td>Memory</td><td>No memory element</td><td>Has memory (flip-flops)</td></tr>
        <tr><td>Output depends on</td><td>Current inputs only</td><td>Current inputs + past state</td></tr>
        <tr><td>Clock</td><td>Not required</td><td>Usually required</td></tr>
        <tr><td>Feedback</td><td>No feedback</td><td>Feedback present</td></tr>
        <tr><td>Examples</td><td>Adder, MUX, Decoder, Encoder</td><td>Flip-flop, Counter, Register</td></tr>
        <tr><td>Design method</td><td>Boolean algebra / K-map</td><td>State diagrams / tables</td></tr>
      </table>
      <strong>Combinational circuit example:</strong> A half adder's output (Sum, Carry) depends only on current A and B inputs.<br>
      <strong>Sequential circuit example:</strong> A 2-bit counter's next state depends on the current count stored in flip-flops.
    </div>
  </div>
</div>

<!-- Q15 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q15</span>
    <span class="q-text">Define flip-flop. Explain the Clocked SR Flip-Flop with logic diagram, truth table, characteristic table and excitation table.</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Flip-flop:</strong> A bistable multivibrator — a sequential circuit element that stores one bit (0 or 1) and changes state based on inputs and clock.<br><br>
      <strong>Clocked SR Flip-Flop:</strong> Has Set (S), Reset (R) inputs and a Clock (CLK). Changes state only on active clock edge.<br><br>
      <strong>Truth Table:</strong>
      <table class="tt">
        <tr><th>CLK</th><th>S</th><th>R</th><th>Q(next)</th><th>Condition</th></tr>
        <tr><td>↑</td><td>0</td><td>0</td><td>Q</td><td>No change</td></tr>
        <tr><td>↑</td><td>0</td><td>1</td><td>0</td><td>Reset</td></tr>
        <tr><td>↑</td><td>1</td><td>0</td><td>1</td><td>Set</td></tr>
        <tr><td>↑</td><td>1</td><td>1</td><td>X</td><td>Forbidden (invalid)</td></tr>
      </table>
      <strong>Characteristic equation:</strong> <code>Q(t+1) = S + R'Q</code> with condition <code>SR = 0</code><br>
      <strong>Excitation Table</strong> (what inputs needed for a given state transition):
      <table class="tt">
        <tr><th>Q(t)</th><th>Q(t+1)</th><th>S</th><th>R</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>X</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>X</td><td>0</td></tr>
      </table>
      <em>Logic diagram: Two NAND-based SR latches cascaded (master + slave) with CLK gating.</em>
    </div>
  </div>
</div>

<!-- Q16 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q16</span>
    <span class="q-text">Define Priority Encoder. Explain the 8-to-3 Priority Encoder in detail.</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Encoder:</strong> Converts 2<sup>n</sup> input lines to n output lines (reverse of decoder).<br>
      <strong>Priority Encoder:</strong> When multiple inputs are HIGH simultaneously, it encodes the input with the <em>highest priority</em> (usually highest number).<br><br>
      <strong>8-to-3 Priority Encoder:</strong> 8 inputs (I0–I7), 3 outputs (A2 A1 A0), plus a Valid output (V).<br>
      <strong>Priority:</strong> I7 > I6 > I5 > … > I0<br>
      <strong>Truth Table (partial):</strong>
      <table class="tt">
        <tr><th>I7</th><th>I6</th><th>I5</th><th>I4</th><th>I3</th><th>I2</th><th>I1</th><th>I0</th><th>A2</th><th>A1</th><th>A0</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>1</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>1</td><td>1</td></tr>
      </table>
      <strong>Output equations:</strong><br>
      <code>A2 = I4 + I5 + I6 + I7</code><br>
      <code>A1 = I2 + I3 + I6·I4' + I7·I5'·I4'</code><br>
      <code>A0 = I1 + I3 + I5 + I7</code>
    </div>
  </div>
</div>

<!-- Q17 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q17</span>
    <span class="q-text">Explain the Duality Theorem with example. Draw logic gates for: F = AB + CB'D' + BC'</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Duality Theorem:</strong> Every Boolean identity has a dual obtained by: (1) replacing AND (·) with OR (+), (2) replacing OR (+) with AND (·), and (3) replacing 0 with 1 and 1 with 0. The dual expression is also valid.<br><br>
      <strong>Example:</strong><br>
      Original: <code>A + 0 = A</code> &nbsp;&nbsp; Dual: <code>A · 1 = A</code> ✓<br>
      Original: <code>A + A = A</code> &nbsp;&nbsp; Dual: <code>A · A = A</code> ✓<br>
      Original: <code>A + A' = 1</code> &nbsp; Dual: <code>A · A' = 0</code> ✓<br><br>
      <strong>Logic circuit for F = AB + CB'D' + BC':</strong><br>
      Level 1 (AND gates): Gate1 = A·B, Gate2 = C·B'·D', Gate3 = B·C'<br>
      Level 2 (OR gate): F = Gate1 + Gate2 + Gate3<br>
      <em>Three 2-input AND gates (Gate2 is 3-input) feeding into a 3-input OR gate.</em>
    </div>
  </div>
</div>

<!-- Q18 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q18</span>
    <span class="q-text">What is a Ripple Counter? Explain the 4-bit Ripple (Asynchronous) Counter with truth table and timing diagram description.</span>
    <span class="q-tag">TU CSIT 2065/2070/2073</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Ripple Counter (Asynchronous Counter):</strong> A counter where flip-flops are connected in series. The output of each flip-flop acts as the clock for the next. The signal "ripples" through — hence the name.<br><br>
      <strong>4-bit ripple counter using T flip-flops (or JK with J=K=1):</strong><br>
      • FF0 clocked by external CLK → toggles every clock pulse<br>
      • FF1 clocked by Q0 → toggles every 2 pulses<br>
      • FF2 clocked by Q1 → toggles every 4 pulses<br>
      • FF3 clocked by Q2 → toggles every 8 pulses<br><br>
      <strong>Count Sequence (Q3 Q2 Q1 Q0):</strong>
      <table class="tt">
        <tr><th>Count</th><th>Q3</th><th>Q2</th><th>Q1</th><th>Q0</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>15</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>16→0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
      </table>
      <strong>Disadvantage:</strong> Propagation delay accumulates — Q3 changes long after CLK edge. This is the main limitation vs. synchronous counters.
    </div>
  </div>
</div>

<!-- Q19 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q19</span>
    <span class="q-text">What is a Shift Register? Explain types of shift registers.</span>
    <span class="q-tag">TU CSIT 2065/2072/2073</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Shift Register:</strong> A group of flip-flops connected in series used to store and shift data (left or right) by one bit position on each clock pulse.<br><br>
      <strong>Types:</strong><br>
      1. <strong>SISO (Serial-In, Serial-Out):</strong> Data enters one bit at a time from one end and exits one bit at a time from the other end. Used in data transmission/communication.<br><br>
      2. <strong>SIPO (Serial-In, Parallel-Out):</strong> Data enters serially but all bits are available simultaneously. Used for serial-to-parallel conversion (e.g., UART receiver).<br><br>
      3. <strong>PISO (Parallel-In, Serial-Out):</strong> Data is loaded in parallel but shifted out serially. Used for parallel-to-serial conversion (e.g., UART transmitter).<br><br>
      4. <strong>PIPO (Parallel-In, Parallel-Out):</strong> Data enters and exits simultaneously. Fastest type; used as a buffer or temporary storage.<br><br>
      5. <strong>Bidirectional Shift Register:</strong> Can shift both left and right, controlled by a direction bit. The 74HC194 is a classic IC example.
    </div>
  </div>
</div>

<!-- Q20 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q20</span>
    <span class="q-text">Design a Full Adder circuit using a Decoder and two OR gates.</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Full Adder:</strong> Has inputs A, B, Cin and outputs Sum (S) and Carry-out (Cout).<br><br>
      <strong>Minterms:</strong><br>
      <code>S = Σ(1, 2, 4, 7)</code> — sum is 1 for odd number of 1s<br>
      <code>Cout = Σ(3, 5, 6, 7)</code> — carry is 1 when two or more inputs are 1<br><br>
      <strong>Implementation using a 3-to-8 Decoder:</strong><br>
      • A 3-to-8 decoder with inputs A, B, Cin generates all 8 minterms (m0–m7)<br>
      • <strong>Sum S:</strong> Connect outputs m1, m2, m4, m7 to a 4-input OR gate<br>
      • <strong>Carry Cout:</strong> Connect outputs m3, m5, m6, m7 to another 4-input OR gate<br><br>
      <strong>Why it works:</strong> Each decoder output is exactly one minterm. OR-ing the required minterms directly gives the output function without any additional logic simplification needed.
    </div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP C — NUMBER SYSTEM (5 Questions)
══════════════════════════════════════════ -->
<div class="section-head" id="num">Group C — Number System & Arithmetic [5 × 5 = 25]</div>
<div class="section-desc">Attempt any FIVE. Each carries 5 marks.</div>

<!-- Q21 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q21</span>
    <span class="q-text">Convert the following: (a) (304)<sub>10</sub> → Hex &amp; Octal &nbsp; (b) (1760.46)<sub>8</sub> → Hex</span>
    <span class="q-tag">TU CSIT 2065/2066</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>(a) 304₁₀ → Hexadecimal:</strong>
      <div class="conv">304 ÷ 16 = 19 remainder 0
19  ÷ 16 = 1  remainder 3
1   ÷ 16 = 0  remainder 1
Reading remainders bottom to top: (304)₁₀ = (130)₁₆</div>
      <strong>304₁₀ → Octal:</strong>
      <div class="conv">304 ÷ 8 = 38 remainder 0
38  ÷ 8 = 4  remainder 6
4   ÷ 8 = 0  remainder 4
Result: (304)₁₀ = (460)₈</div>
      <strong>(b) (1760.46)₈ → Hexadecimal:</strong><br>
      Step 1 – Convert each octal digit to 3-bit binary:
      <div class="conv">1=001  7=111  6=110  0=000  .  4=100  6=110
Binary: 001 111 110 000 . 100 110</div>
      Step 2 – Regroup in groups of 4 from the decimal point:
      <div class="conv">Integer:  0001 1111 1000 0000 → 1 F 8 0
Fraction: .1001 10__ → .98__

Result: (1760.46)₈ = (1F80.98...)₁₆</div>
    </div>
  </div>
</div>

<!-- Q22 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q22</span>
    <span class="q-text">Subtract 1010101.101 − 1000100.001 using (a) 1's complement and (b) 2's complement method.</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      A = 1010101.101 &nbsp; B = 1000100.001 &nbsp; We compute A − B.<br><br>
      <strong>(a) 1's Complement Method:</strong>
      <div class="conv">1's complement of B (1000100.001): 0111011.110
Add A + 1's comp(B):
  1010101.101
+ 0111011.110
-----------
 10010001.011  ← carry out (end-around carry)
+ 0000000.001  ← add carry back
-----------
  0010001.100</div>
      Result: <strong>0010001.100₂</strong> = (17.5)₁₀ (positive, correct since A > B)<br><br>
      <strong>(b) 2's Complement Method:</strong>
      <div class="conv">2's complement of B = 1's comp + 1:
  0111011.110
+ 0000000.001
= 0111011.111
Add A:
  1010101.101
+ 0111011.111
-----------
 10010001.100  ← carry out, discard it
Result:  0010001.100</div>
      Result: <strong>0010001.100₂</strong> — identical, confirmed.
    </div>
  </div>
</div>

<!-- Q23 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q23</span>
    <span class="q-text">Convert (A08E.FA)₁₆ to decimal. Also convert (0FFF)₁₆ to decimal and octal.</span>
    <span class="q-tag">TU CSIT 2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>A08E.FA₁₆ → Decimal:</strong>
      <div class="conv">A=10, 0=0, 8=8, E=14, F=15, A=10

Integer part A08E:
  10×16³ + 0×16² + 8×16¹ + 14×16⁰
= 10×4096 + 0 + 128 + 14
= 40960 + 128 + 14 = 41102

Fraction .FA:
  15×16⁻¹ + 10×16⁻² = 0.9375 + 0.039063 = 0.976563

Result: (A08E.FA)₁₆ = (41102.9766)₁₀</div>
      <strong>0FFF₁₆ → Decimal:</strong>
      <div class="conv">0×16³ + 15×16² + 15×16 + 15
= 0 + 3840 + 240 + 15 = 4095
(0FFF)₁₆ = (4095)₁₀</div>
      <strong>4095₁₀ → Octal:</strong>
      <div class="conv">4095 ÷ 8 = 511 r 7
511  ÷ 8 = 63  r 7
63   ÷ 8 = 7   r 7
7    ÷ 8 = 0   r 7
(4095)₁₀ = (7777)₈</div>
    </div>
  </div>
</div>

<!-- Q24 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q24</span>
    <span class="q-text">Convert (3EC8)₁₆ into binary, decimal and octal.</span>
    <span class="q-tag">TU CSIT 2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Hex to Binary (direct substitution):</strong>
      <div class="conv">3    E    C    8
0011 1110 1100 1000
(3EC8)₁₆ = (0011111011001000)₂</div>
      <strong>Hex to Decimal:</strong>
      <div class="conv">3×16³ + 14×16² + 12×16¹ + 8×16⁰
= 3×4096 + 14×256 + 12×16 + 8
= 12288 + 3584 + 192 + 8
= (16072)₁₀</div>
      <strong>Hex to Octal (via binary, regroup in 3s):</strong>
      <div class="conv">Binary: 0 011 111 011 001 000
Octal:  0  3   7   3   1   0
(3EC8)₁₆ = (37310)₈</div>
    </div>
  </div>
</div>

<!-- Q25 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q25</span>
    <span class="q-text">What is Gray code? Convert (13)₁₀ to Gray code and back. State its applications.</span>
    <span class="q-tag">TU CSIT 2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Gray Code:</strong> A binary numbering system where consecutive values differ by only <em>one bit</em>. Also called <em>reflected binary code</em>. It minimizes switching errors in digital systems.<br><br>
      <strong>Decimal 13 → Binary → Gray:</strong>
      <div class="conv">(13)₁₀ = (1101)₂

Binary to Gray conversion rules:
- MSB of Gray = MSB of binary
- Each subsequent Gray bit = XOR of current and previous binary bit

Binary: 1   1   0   1
         ↓  ↓   ↓   ↓
Gray:   1  1⊕1 1⊕0 0⊕1
       = 1   0   1   1
(13)₁₀ = (1011) in Gray code</div>
      <strong>Gray back to Binary:</strong>
      <div class="conv">Gray:   1   0   1   1
Binary: 1  1⊕0 1⊕1 1⊕1
       = 1   1   0   1 = 1101₂ = 13 ✓</div>
      <strong>Applications:</strong> Analog-to-digital converters, shaft encoders (optical/magnetic), error detection in digital communication, Karnaugh map cell ordering.
    </div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP D — BOOLEAN / K-MAP
══════════════════════════════════════════ -->
<div class="section-head" id="bool">Group D — Boolean Algebra &amp; K-map Simplification [5 × 5 = 25]</div>
<div class="section-desc">Attempt any FIVE.</div>

<!-- Q26 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q26</span>
    <span class="q-text">Simplify using K-map: F(A,B,C,D) = Σ(0,1,3,7,8,9,11,15)</span>
    <span class="q-tag">Classic TU type</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>4-variable K-map (AB vs CD, Gray order):</strong>
      <table class="tt">
        <tr><th>AB\CD</th><th>00</th><th>01</th><th>11</th><th>10</th></tr>
        <tr><th>00</th><td>1(m0)</td><td>1(m1)</td><td>1(m3)</td><td>0</td></tr>
        <tr><th>01</th><td>0</td><td>0</td><td>1(m7)</td><td>0</td></tr>
        <tr><th>11</th><td>0</td><td>0</td><td>1(m15)</td><td>0</td></tr>
        <tr><th>10</th><td>1(m8)</td><td>1(m9)</td><td>1(m11)</td><td>0</td></tr>
      </table>
      <strong>Groups:</strong><br>
      • {m0, m1, m8, m9}: AB=00 or 10, CD=00 or 01 → <code>B'D'</code>... check: all have B=0, D=0 or 1. Actually B=0 for all, C=0 for all → <code>B'C'</code><br>
      • {m1, m3, m9, m11}: D=1, B=0 → <code>B'D</code><br>
      • {m3, m7, m11, m15}: CD=11 for all → <code>CD</code><br>
      Simplifying overlaps: using essential prime implicants:<br>
      <strong>Minimized: F = B'C' + CD</strong><br>
      (Verify: m0✓m1✓m3✓m7✓m8✓m9✓m11✓m15✓ — all covered)
    </div>
  </div>
</div>

<!-- Q27 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q27</span>
    <span class="q-text">Simplify using K-map: F(p,q,r,s) = Σ(3,4,7,8,14) with don't-care d(p,q,r,s) = Σ(1,6,9,13). Design using minimum NAND gates.</span>
    <span class="q-tag">TU BCA 2024</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>4-variable K-map with don't cares (X):</strong>
      <table class="tt">
        <tr><th>pq\rs</th><th>00</th><th>01</th><th>11</th><th>10</th></tr>
        <tr><th>00</th><td>0</td><td>X(1)</td><td>1(3)</td><td>0</td></tr>
        <tr><th>01</th><td>1(4)</td><td>0</td><td>1(7)</td><td>X(6)</td></tr>
        <tr><th>11</th><td>0</td><td>X(13)</td><td>1(15)→dc</td><td>1(14)</td></tr>
        <tr><th>10</th><td>1(8)</td><td>X(9)</td><td>0</td><td>0</td></tr>
      </table>
      <strong>Groups using don't-cares:</strong><br>
      • {m3, m7, X6, X1} area: consider {m3,m7,X6}: q=0 covered, check → <code>qs</code> (m3,m7) = group of 2<br>
      • {m4, m7, X6}: q=1,r=0... → form groups carefully. Best PI groups:<br>
        – {m3, m7}: p=0, r=1, s=1 → <code>p'rs</code><br>
        – {m4, X6}: p=0,q=1, s=0 → <code>p'qs'</code> (uses X6)<br>
        – {m8, X9}: p=1,q=0,r=0 → <code>pq'r'</code><br>
        – {m14}: p=1,q=1,r=1,s=0 → <code>pqrs'</code><br>
      <strong>F = p'rs + p'qs' + pq'r' + pqrs'</strong><br><br>
      <strong>NAND implementation:</strong> Apply De Morgan's twice (double inversion): each AND term becomes a NAND gate; the OR becomes a NAND of inverted inputs = final NAND-NAND two-level circuit.
    </div>
  </div>
</div>

<!-- Q28 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q28</span>
    <span class="q-text">Prove the following Boolean identities: (a) A + A'B = A + B &nbsp; (b) A(A'+B) = AB</span>
    <span class="q-tag">Boolean Algebra</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>(a) Proof: A + A'B = A + B</strong>
      <div class="conv">LHS = A + A'B
    = (A + A')(A + B)    [Distributive: X + YZ = (X+Y)(X+Z)]
    = 1 · (A + B)        [A + A' = 1]
    = A + B = RHS  ✓</div>
      <strong>Truth Table Verification:</strong>
      <table class="tt">
        <tr><th>A</th><th>B</th><th>A'B</th><th>A+A'B</th><th>A+B</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
      </table>
      <strong>(b) Proof: A(A'+B) = AB</strong>
      <div class="conv">LHS = A·A' + A·B    [Distributive]
    = 0 + AB            [A·A' = 0]
    = AB = RHS  ✓</div>
    </div>
  </div>
</div>

<!-- Q29 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q29</span>
    <span class="q-text">Simplify using K-map: F(X,Y,Z) = Σ(0,3,2,5) and F(A,B,C) = Σ(0,2,4,5,6)</span>
    <span class="q-tag">TU CSIT 2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>F(X,Y,Z) = Σ(0,2,3,5) — 3-variable K-map:</strong>
      <table class="tt">
        <tr><th>X\YZ</th><th>00</th><th>01</th><th>11</th><th>10</th></tr>
        <tr><th>0</th><td>1(m0)</td><td>0</td><td>1(m3)</td><td>1(m2)</td></tr>
        <tr><th>1</th><td>0</td><td>1(m5)</td><td>0</td><td>0</td></tr>
      </table>
      Groups: {m0,m2}: X=0,Z=0 → <code>X'Z'</code>; {m2,m3}: X=0,Y=1 → <code>X'Y</code>; {m3}: standalone → already grouped; {m5}: XYZ'→<code>XY'Z</code><br>
      <strong>F = X'Z' + X'Y + XY'Z</strong> (or simplified further using consensus)<br><br>
      <strong>F(A,B,C) = Σ(0,2,4,5,6):</strong>
      <table class="tt">
        <tr><th>A\BC</th><th>00</th><th>01</th><th>11</th><th>10</th></tr>
        <tr><th>0</th><td>1(0)</td><td>0</td><td>0</td><td>1(2)</td></tr>
        <tr><th>1</th><td>1(4)</td><td>1(5)</td><td>0</td><td>1(6)</td></tr>
      </table>
      Groups: {m0,m2,m4,m6}: C=0 → <code>C'</code>; {m4,m5}: A=1,B=0 → <code>AB'</code><br>
      <strong>F(A,B,C) = C' + AB'</strong>
    </div>
  </div>
</div>

<!-- Q30 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q30</span>
    <span class="q-text">Show that both NAND and NOR gates are universal gates. Realize AND, OR, NOT using (a) only NAND, (b) only NOR.</span>
    <span class="q-tag">TU CSIT 2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Using only NAND gates:</strong>
      <div class="conv">NOT:  Connect both inputs of NAND to same signal A
      NAND(A,A) = (A·A)' = A'  ✓

AND:  NAND output = (AB)'. Apply NOT: NAND(NAND(A,B), NAND(A,B)) = AB ✓

OR:   By De Morgan: A+B = (A'·B')' = NAND(A',B')
      = NAND(NAND(A,A), NAND(B,B)) ✓</div>
      <strong>Using only NOR gates:</strong>
      <div class="conv">NOT:  NOR(A,A) = (A+A)' = A'  ✓

OR:   NOR output = (A+B)'. Apply NOT: NOR(NOR(A,B), NOR(A,B)) = A+B ✓

AND:  By De Morgan: A·B = (A'+B')' = NOR(A',B')
      = NOR(NOR(A,A), NOR(B,B)) ✓</div>
      Since <strong>any combinational function</strong> can be built from NOT, AND, and OR — and both NAND and NOR can implement all three — they are <em>universal gates</em>.
    </div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP E — COMBINATIONAL CIRCUITS
══════════════════════════════════════════ -->
<div class="section-head" id="comb">Group E — Combinational Circuits [5 × 5 = 25]</div>
<div class="section-desc">Attempt any FIVE.</div>

<!-- Q31 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q31</span>
    <span class="q-text">What is a Multiplexer? Draw the logic diagram and truth table of a 4×1 MUX. Implement it using only universal gates.</span>
    <span class="q-tag">TU CSIT 2069/2073</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Multiplexer (MUX):</strong> A data selector — it connects one of 2<sup>n</sup> input lines to a single output line based on n select signals.<br><br>
      <strong>4×1 MUX:</strong> 4 data inputs (I0–I3), 2 select lines (S1, S0), 1 output Y.<br>
      <strong>Boolean expression:</strong><br>
      <code>Y = I0·S1'·S0' + I1·S1'·S0 + I2·S1·S0' + I3·S1·S0</code><br><br>
      <strong>Truth Table (function selection):</strong>
      <table class="tt">
        <tr><th>S1</th><th>S0</th><th>Output Y</th></tr>
        <tr><td>0</td><td>0</td><td>I0</td></tr>
        <tr><td>0</td><td>1</td><td>I1</td></tr>
        <tr><td>1</td><td>0</td><td>I2</td></tr>
        <tr><td>1</td><td>1</td><td>I3</td></tr>
      </table>
      <strong>Logic diagram:</strong> Four 3-input AND gates (each gated by S1, S0 and one data input) feeding into a 4-input OR gate.<br>
      <strong>NAND implementation:</strong> Replace each AND gate with NAND, then use NAND-NAND equivalent of the final OR gate (De Morgan: OR = NAND of NANDs).
    </div>
  </div>
</div>

<!-- Q32 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q32</span>
    <span class="q-text">What is a Decoder? Design a 3-to-8 line decoder using two 2-to-4 line decoders. Implement F(W,X,Y,Z) = Σ(0,1,3,4,8,9,10) using a 4-to-16 decoder.</span>
    <span class="q-tag">TU CSIT 2067/2069</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Decoder:</strong> Converts n input lines to a maximum of 2<sup>n</sup> unique output lines (exactly one output is HIGH for each input combination).<br><br>
      <strong>3-to-8 Decoder from two 2-to-4 decoders:</strong><br>
      • Use the MSB (A2) as the enable signal.<br>
      • When A2=0: first 2-to-4 decoder is enabled → outputs m0–m3<br>
      • When A2=1: second 2-to-4 decoder is enabled → outputs m4–m7<br>
      • Inputs A1, A0 connect to both decoders in parallel.<br><br>
      <strong>Implementing F(W,X,Y,Z) = Σ(0,1,3,4,8,9,10):</strong><br>
      With a 4-to-16 decoder generating all 16 minterms:<br>
      Connect decoder outputs m0, m1, m3, m4, m8, m9, m10 to a 7-input OR gate.<br>
      <code>F = D0 + D1 + D3 + D4 + D8 + D9 + D10</code><br>
      where D_i is the i-th decoder output.
    </div>
  </div>
</div>

<!-- Q33 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q33</span>
    <span class="q-text">What is a magnitude comparator? Design a 4-bit magnitude comparator explaining A&gt;B, A=B, A&lt;B conditions.</span>
    <span class="q-tag">TU CSIT 2067/2070/2072/2073</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Magnitude Comparator:</strong> A combinational circuit that compares two n-bit binary numbers A and B and produces three outputs: A>B, A=B, A&lt;B.<br><br>
      <strong>1-bit comparator logic:</strong>
      <div class="conv">A = B   ↔   xi = (Ai XNOR Bi) = Ai'Bi' + AiBi
A > B   ↔   Ai=1 and Bi=0  → AiBi'
A < B   ↔   Ai=0 and Bi=1  → Ai'Bi</div>
      <strong>4-bit (A = A3A2A1A0, B = B3B2B1B0):</strong><br>
      Define xi = Ai⊙Bi (XNOR of each bit pair) — xi=1 means bits are equal.<br>
      <div class="conv">A = B  :  x3·x2·x1·x0 = 1

A > B  :  A3B3' + x3·A2B2' + x3·x2·A1B1' + x3·x2·x1·A0B0'

A < B  :  A3'B3 + x3·A2'B2 + x3·x2·A1'B1 + x3·x2·x1·A0'B0</div>
      <strong>The 74HC85</strong> is a standard IC implementing a 4-bit magnitude comparator with cascadable inputs for larger comparisons.
    </div>
  </div>
</div>

<!-- Q34 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q34</span>
    <span class="q-text">Explain the Programmable Logic Array (PLA) with block diagram. Compare PLA with PAL.</span>
    <span class="q-tag">TU CSIT 2068/2069/2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>PLA (Programmable Logic Array):</strong> An LSI device with two programmable planes:<br>
      1. <strong>Programmable AND plane</strong> — generates required product terms (minterms)<br>
      2. <strong>Programmable OR plane</strong> — sums selected product terms to produce outputs<br><br>
      <strong>Block structure:</strong>
      <div class="conv">[Inputs] → [Programmable AND plane] → [Product terms] → [Programmable OR plane] → [Outputs]
                  (generates minterms)                    (ORs selected terms)</div>
      <strong>PLA vs PAL Comparison:</strong>
      <table class="tt">
        <tr><th>Feature</th><th>PLA</th><th>PAL</th></tr>
        <tr><td>AND plane</td><td>Programmable</td><td>Programmable</td></tr>
        <tr><td>OR plane</td><td>Programmable</td><td>Fixed</td></tr>
        <tr><td>Flexibility</td><td>More flexible</td><td>Less flexible</td></tr>
        <tr><td>Speed</td><td>Slower (two delays)</td><td>Faster (one delay)</td></tr>
        <tr><td>Area</td><td>Larger</td><td>Smaller</td></tr>
        <tr><td>Cost</td><td>Higher</td><td>Lower</td></tr>
      </table>
      <strong>PLA advantage:</strong> Multiple outputs can share product terms, saving silicon area for complex multi-output functions.
    </div>
  </div>
</div>

<!-- Q35 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q35</span>
    <span class="q-text">Design a BCD to 2's complement converter (4 inputs representing BCD digit, 4 outputs). Give truth table and circuit.</span>
    <span class="q-tag">TU BCA 2024 (Group C)</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>BCD inputs:</strong> A, B, C, D (ABCD = 0000 to 1001). States 1010–1111 are don't-cares.<br><br>
      <strong>Truth Table (BCD → 2's complement):</strong>
      <table class="tt">
        <tr><th>Decimal</th><th>A</th><th>B</th><th>C</th><th>D</th><th>W</th><th>X</th><th>Y</th><th>Z</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
        <tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
        <tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>9</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
      </table>
      <em>The 2's complement of decimal 0 is 0; for 1–9, negate and add 1. W=1 indicates a negative number (two's complement representation).</em><br>
      Minimize each output (W, X, Y, Z) using 4-variable K-maps with don't-cares for inputs 10–15.
    </div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP F — SEQUENTIAL CIRCUITS
══════════════════════════════════════════ -->
<div class="section-head" id="seq">Group F — Sequential Circuits &amp; Flip-Flops [5 × 5 = 25]</div>
<div class="section-desc">Attempt any FIVE.</div>

<!-- Q36 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q36</span>
    <span class="q-text">How does a JK flip-flop differ from an SR flip-flop? Draw the JK FF logic diagram and truth table. Convert JK to D flip-flop.</span>
    <span class="q-tag">TU CSIT 2069/2071/2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>SR vs JK Differences:</strong>
      <table class="tt">
        <tr><th>Feature</th><th>SR Flip-Flop</th><th>JK Flip-Flop</th></tr>
        <tr><td>Invalid state</td><td>S=R=1 is forbidden</td><td>No forbidden state</td></tr>
        <tr><td>J=K=1 behavior</td><td>Undefined</td><td>Toggles (Q changes)</td></tr>
        <tr><td>Race condition</td><td>Possible</td><td>Resolved with Master-Slave</td></tr>
        <tr><td>Versatility</td><td>Less versatile</td><td>Most versatile FF</td></tr>
      </table>
      <strong>JK Truth Table:</strong>
      <table class="tt">
        <tr><th>J</th><th>K</th><th>Q(t+1)</th><th>Operation</th></tr>
        <tr><td>0</td><td>0</td><td>Q(t)</td><td>No change</td></tr>
        <tr><td>0</td><td>1</td><td>0</td><td>Reset</td></tr>
        <tr><td>1</td><td>0</td><td>1</td><td>Set</td></tr>
        <tr><td>1</td><td>1</td><td>Q'(t)</td><td>Toggle</td></tr>
      </table>
      <strong>Characteristic equation:</strong> <code>Q(t+1) = JQ' + K'Q</code><br><br>
      <strong>JK → D conversion:</strong><br>
      D FF: Q(t+1) = D<br>
      JK: Q(t+1) = JQ' + K'Q = D<br>
      Set <code>J = D</code> and <code>K = D'</code> → then JQ'+K'Q = DQ' + DQ = D(Q'+Q) = D ✓
    </div>
  </div>
</div>

<!-- Q37 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q37</span>
    <span class="q-text">Design a MOD-6 Synchronous Counter using T flip-flops. Give state diagram, excitation table and logic diagram.</span>
    <span class="q-tag">TU CSIT 2069 / 2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>MOD-6 counter:</strong> Counts 0→1→2→3→4→5→0. Needs 3 flip-flops (2³=8 ≥ 6). States 6 and 7 are unused (don't-care for T inputs).<br><br>
      <strong>State/Excitation Table (Q2 Q1 Q0 → next state, T inputs):</strong>
      <table class="tt">
        <tr><th>Q2</th><th>Q1</th><th>Q0</th><th>Q2+</th><th>Q1+</th><th>Q0+</th><th>T2</th><th>T1</th><th>T0</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
      </table>
      <strong>T flip-flop:</strong> T=Q⊕Q_next (toggles when T=1, holds when T=0)<br><br>
      <strong>K-map simplified equations:</strong><br>
      <code>T0 = 1</code> (always toggles)<br>
      <code>T1 = Q1'Q0 + Q1Q0 = Q0</code> (simplified)<br>
      <code>T2 = Q2'Q1Q0 + Q2Q0 = Q2Q0 + Q1Q0</code> → <code>T2 = Q0(Q2+Q1)</code>
    </div>
  </div>
</div>

<!-- Q38 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q38</span>
    <span class="q-text">Explain the Master-Slave SR Flip-Flop with logic diagram, truth table and timing diagram. How does it resolve the race condition?</span>
    <span class="q-tag">TU CSIT 2067/2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Race Condition:</strong> In a level-triggered SR FF, when CLK=1, the output Q changes and feeds back through the gates while the clock is still HIGH, causing unpredictable oscillations.<br><br>
      <strong>Master-Slave solution:</strong>
      <div class="conv">Master FF ←── Inputs S, R  ←── CLK (active HIGH)
Slave  FF ←── Master output ←── CLK' (active LOW, inverted)

Sequence:
1. CLK=1: Master is ENABLED, captures S and R. Slave is DISABLED (CLK'=0).
2. CLK=0: Master is DISABLED (inputs locked). Slave is ENABLED, transfers master output to Q.

Result: Output Q changes ONLY at the falling edge of CLK.
        Master captures → Slave transfers → never both active simultaneously.</div>
      <strong>Truth Table:</strong> Same as SR flip-flop (no forbidden behavior for S=R=1 in JK version, but SR master-slave still has S=R=1 forbidden).<br>
      <strong>Key advantage:</strong> The master's output is stable before the slave captures it, eliminating oscillation.
    </div>
  </div>
</div>

<!-- Q39 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q39</span>
    <span class="q-text">Differentiate between counter and shift register. Explain serial-in parallel-out (SIPO) shift register with diagram.</span>
    <span class="q-tag">TU CSIT 2072</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Counter vs Shift Register:</strong>
      <table class="tt">
        <tr><th>Feature</th><th>Counter</th><th>Shift Register</th></tr>
        <tr><td>Primary function</td><td>Count events/pulses</td><td>Store and shift data</td></tr>
        <tr><td>Input</td><td>Clock only (usually)</td><td>Serial or parallel data</td></tr>
        <tr><td>Feedback</td><td>Has feedback</td><td>No feedback (linear)</td></tr>
        <tr><td>Applications</td><td>Frequency divider, timers</td><td>Data conversion, delay lines</td></tr>
      </table><br>
      <strong>SIPO Shift Register (4-bit):</strong><br>
      4 D flip-flops connected in series. Serial data enters FF0; Q0 feeds D of FF1; Q1 feeds FF2; Q2 feeds FF3.<br>
      <div class="conv">CLK  1  2  3  4
D_in 1  0  1  1  (input bits, MSB first)

After CLK1: FF0=1, rest=0   → Q3Q2Q1Q0 = 0001
After CLK2: FF0=0, FF1=1    → 0010
After CLK3: FF0=1, FF1=0,   → 0101
After CLK4: FF0=1,           → 1011 ← all 4 bits available in parallel</div>
      <strong>Application:</strong> UART receiver converting serial data from RS-232 to parallel bus data.
    </div>
  </div>
</div>

<!-- Q40 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q40</span>
    <span class="q-text">A sequential circuit has 2 D flip-flops A, B; inputs x, y; output z. Given: A(t+1)=xy'+xB, B(t+1)=x'B+xA, z=A. Derive state table and state diagram.</span>
    <span class="q-tag">TU BCA 2024 (Group C)</span>
    <span class="q-marks">[10]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Next-state equations (given):</strong><br>
      <code>A(t+1) = xy' + xB</code><br>
      <code>B(t+1) = x'B + xA</code><br>
      <code>z = A</code><br><br>
      <strong>State Table (current state AB, inputs xy → next state A+B+, output z):</strong>
      <table class="tt">
        <tr><th>A</th><th>B</th><th>x</th><th>y</th><th>A+</th><th>B+</th><th>z</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
      </table>
      <em>State diagram: 4 states (S00, S01, S10, S11) with arcs labeled xy/z. The output z=1 whenever A=1 (Moore machine).</em>
    </div>
  </div>
</div>

<!-- ══════════════════════════════════════════
     GROUP G — LONG QUESTIONS (Board-style)
══════════════════════════════════════════ -->
<div class="section-head" id="long">Group G — Long Answer Questions [2 × 10 = 20]</div>
<div class="section-desc">Attempt any TWO. Each carries 10 marks.</div>

<!-- Q41 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q41</span>
    <span class="q-text">Design a 4-bit Synchronous Up/Down Counter using JK flip-flops. Give truth table, excitation table, K-map simplification and timing diagram description.</span>
    <span class="q-tag">TU CSIT 2072 (Long)</span>
    <span class="q-marks">[10]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Up/Down Counter:</strong> A control input M selects direction. M=1 → count up (0→15→0), M=0 → count down (0→15→14→...→0).<br><br>
      <strong>Design approach:</strong> Using JK flip-flops (Q3 Q2 Q1 Q0)<br><br>
      <strong>Key equations derived from excitation tables:</strong><br>
      For UP counter (M=1):<br>
      <code>J0=K0=1</code> (Q0 always toggles)<br>
      <code>J1=K1=Q0</code> (Q1 toggles when Q0=1)<br>
      <code>J2=K2=Q1Q0</code> (Q2 toggles when Q1=Q0=1)<br>
      <code>J3=K3=Q2Q1Q0</code> (Q3 toggles when Q2=Q1=Q0=1)<br><br>
      For DOWN counter (M=0):<br>
      <code>J0=K0=1</code><br>
      <code>J1=K1=Q0'</code> (toggle on borrow)<br>
      <code>J2=K2=Q1'Q0'</code><br>
      <code>J3=K3=Q2'Q1'Q0'</code><br><br>
      <strong>Combined Up/Down expressions:</strong><br>
      <code>J1=K1 = MQ0 + M'Q0'</code><br>
      <code>J2=K2 = M(Q1Q0) + M'(Q1'Q0')</code><br>
      <code>J3=K3 = M(Q2Q1Q0) + M'(Q2'Q1'Q0')</code><br><br>
      <strong>Count sequence (Up, M=1):</strong>
      <table class="tt">
        <tr><th>Count</th><th>Q3</th><th>Q2</th><th>Q1</th><th>Q0</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
        <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>15</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
        <tr><td>16→0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
      </table>
      <strong>Timing diagram:</strong> Q0 toggles every clock; Q1 toggles every 2 clocks; Q2 every 4; Q3 every 8 — all flip-flops are clocked by the same CLK (synchronous), so no ripple delay.
    </div>
  </div>
</div>

<!-- Q42 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q42</span>
    <span class="q-text">Explain the 16×1 Multiplexer with block diagram, truth table and logic circuit. Also explain the 4-bit Ripple Counter with timing diagram.</span>
    <span class="q-tag">TU CSIT 2065 (Long)</span>
    <span class="q-marks">[10]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>16×1 Multiplexer:</strong><br>
      • 16 data inputs: I0–I15<br>
      • 4 select lines: S3, S2, S1, S0<br>
      • 1 output: Y<br>
      • Output equation: <code>Y = I(S3S2S1S0)</code> — selects the input whose binary address equals the select value<br><br>
      <strong>Implementation:</strong> A 16×1 MUX can be built from:<br>
      Option 1: Two 8×1 MUXes + one 2×1 MUX (use S3 to select between them)<br>
      Option 2: Four 4×1 MUXes feeding into a 4×1 MUX (two levels)<br><br>
      <strong>Truth Table (partial):</strong>
      <table class="tt">
        <tr><th>S3</th><th>S2</th><th>S1</th><th>S0</th><th>Output Y</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>I0</td></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>I1</td></tr>
        <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>I2</td></tr>
        <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>I15</td></tr>
      </table>
      <strong>4-bit Ripple Counter (see Q18 for detail):</strong><br>
      Each FF clocked by previous FF's Q output. Q0 at f, Q1 at f/2, Q2 at f/4, Q3 at f/8.<br>
      <strong>Timing:</strong> Q0 has the fastest waveform (half CLK period), each subsequent FF is half the frequency of the previous one. The 4-bit counter divides the input clock by 16.
    </div>
  </div>
</div>

<!-- Q43 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q43</span>
    <span class="q-text">Design a Synchronous MOD-10 counter to count in sequence 0,2,4,5,6,8 using T flip-flops. Give the state diagram and next-state table.</span>
    <span class="q-tag">TU BCA 2024 (Long)</span>
    <span class="q-marks">[10]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Count sequence:</strong> 0→2→4→5→6→8→0 (6 states, non-standard)<br>
      Needs 4 flip-flops (Q3Q2Q1Q0). States not in sequence are don't-cares.<br><br>
      <strong>State Table:</strong>
      <table class="tt">
        <tr><th>State</th><th>Q3</th><th>Q2</th><th>Q1</th><th>Q0</th><th>Q3+</th><th>Q2+</th><th>Q1+</th><th>Q0+</th><th>T3</th><th>T2</th><th>T1</th><th>T0</th></tr>
        <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
        <tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
        <tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
        <tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
        <tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
        <tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
      </table>
      <em>T = Q ⊕ Q_next (T flip-flop toggles when T=1, holds when T=0)</em><br><br>
      <strong>Minimize T equations using K-maps</strong> (with don't-cares for unused states 1,3,7,9,10–15):<br>
      From the table above, derive minimized SOP expressions for T3, T2, T1, T0.<br>
      Example: T3 = Q2Q1 + Q3 (resets to 0 after state 8)<br><br>
      <strong>State Diagram:</strong>
      <div class="conv">0 → 2 → 4 → 5 → 6 → 8 → 0 (circular sequence)</div>
    </div>
  </div>
</div>

<!-- BONUS QUESTIONS (Short notes) -->
<div class="section-head">Bonus — Short Notes &amp; Additional Questions</div>
<div class="section-desc">Additional questions frequently asked in VIT/BIT/BCA exams.</div>

<!-- Q44 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q44</span>
    <span class="q-text">Write short note on: Synchronous vs Asynchronous Counter</span>
    <span class="q-tag">TU 2068/2070</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <table class="tt">
        <tr><th>Feature</th><th>Synchronous Counter</th><th>Asynchronous Counter</th></tr>
        <tr><td>Clock</td><td>All FFs share same CLK</td><td>Each FF clocked by previous Q</td></tr>
        <tr><td>Speed</td><td>Faster (no ripple delay)</td><td>Slower (cumulative delay)</td></tr>
        <tr><td>Glitches</td><td>None</td><td>Present (ripple effect)</td></tr>
        <tr><td>Complexity</td><td>More complex logic</td><td>Simpler design</td></tr>
        <tr><td>Power</td><td>More power</td><td>Less power</td></tr>
        <tr><td>Example IC</td><td>74HC163</td><td>74HC93</td></tr>
      </table>
    </div>
  </div>
</div>

<!-- Q45 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q45</span>
    <span class="q-text">Write short note on: State Reduction Table</span>
    <span class="q-tag">TU BCA 2024 / 2068</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>State Reduction:</strong> The process of minimizing the number of states in a sequential circuit without changing its input-output behavior.<br><br>
      <strong>Steps:</strong><br>
      1. Build the state table with present state, input, next state, output<br>
      2. Identify equivalent states: two states are equivalent if for all inputs they produce the same output and transition to equivalent next states<br>
      3. Merge equivalent states — replace them with a single state<br>
      4. Repeat until no further reduction is possible<br><br>
      <strong>Implication chart method:</strong> A triangular table of state pairs. Mark pairs that cannot be equivalent (different outputs). Propagate: if Si≡Sj requires Sk≡Sl and Sk≢Sl, then Si≢Sj. Remaining unmarked pairs are equivalent.<br><br>
      <strong>Benefit:</strong> Reduces hardware (fewer flip-flops, simpler combinational logic) and improves reliability.
    </div>
  </div>
</div>

<!-- Q46 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q46</span>
    <span class="q-text">Explain triggering of flip-flops: level triggering vs edge triggering</span>
    <span class="q-tag">TU CSIT 2069</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Triggering</strong> determines when a flip-flop responds to its inputs relative to the clock signal.<br><br>
      <strong>Level Triggering:</strong> FF responds when clock is at a specific level (HIGH or LOW). The output can change multiple times during the active level if inputs change — susceptible to glitches and race conditions.<br><br>
      <strong>Edge Triggering:</strong> FF responds only at the transition of the clock signal (rising or falling edge).<br>
      • <strong>Positive edge triggered:</strong> responds on 0→1 transition (↑)<br>
      • <strong>Negative edge triggered:</strong> responds on 1→0 transition (↓)<br>
      Input changes between edges are ignored — more reliable and predictable.<br><br>
      <strong>Comparison:</strong>
      <table class="tt">
        <tr><th>Feature</th><th>Level Triggered</th><th>Edge Triggered</th></tr>
        <tr><td>Trigger condition</td><td>CLK = 1 or 0</td><td>CLK ↑ or ↓</td></tr>
        <tr><td>Race condition</td><td>Possible</td><td>Eliminated</td></tr>
        <tr><td>Usage</td><td>Latches (SR, D latch)</td><td>Flip-flops (D-FF, JK-FF)</td></tr>
      </table>
    </div>
  </div>
</div>

<!-- Q47 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q47</span>
    <span class="q-text">What is EBCDIC? Compare ASCII, EBCDIC, and Unicode.</span>
    <span class="q-tag">TU CSIT 2065</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <table class="tt">
        <tr><th>Feature</th><th>ASCII</th><th>EBCDIC</th><th>Unicode (UTF-8)</th></tr>
        <tr><td>Full form</td><td>American Standard Code for Information Interchange</td><td>Extended Binary Coded Decimal Interchange Code</td><td>Universal Character Set</td></tr>
        <tr><td>Bits per char</td><td>7-bit (128 chars) / Extended 8-bit</td><td>8-bit (256 chars)</td><td>Variable (8–32 bits)</td></tr>
        <tr><td>Developed by</td><td>ANSI (1963)</td><td>IBM (1964)</td><td>Unicode Consortium (1991)</td></tr>
        <tr><td>Usage</td><td>Most computers, internet</td><td>IBM mainframes</td><td>Web, all modern systems</td></tr>
        <tr><td>Characters</td><td>English + control codes</td><td>English + IBM extensions</td><td>All world languages (1M+)</td></tr>
        <tr><td>Backward compat</td><td>—</td><td>Not compatible with ASCII</td><td>ASCII subset (first 128)</td></tr>
      </table>
    </div>
  </div>
</div>

<!-- Q48 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q48</span>
    <span class="q-text">Explain the Decimal Adder (BCD Adder) with circuit diagram and example.</span>
    <span class="q-tag">TU CSIT 2066/2067/2069</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>BCD Adder:</strong> Adds two BCD digits (0–9). Since BCD only uses 0000–1001, sums ≥ 10 (1010–10010) must be corrected by adding 6 (0110) to get valid BCD result + carry.<br><br>
      <strong>Correction logic:</strong> If sum S ≥ 10, add 6 (0110).<br>
      Correction needed when: <code>Z = C_out + S3S2 + S3S1</code> (Z=1 means correction required)<br><br>
      <strong>Example: 8 + 5 = 13 (BCD)</strong>
      <div class="conv">Binary:  1000 + 0101 = 1101 (=13, but invalid BCD!)
Correction: Z=1 (>9), add 0110
  1101 + 0110 = 10011
  Result: carry=1, BCD digit=0011
  → (1)(3) = 13 in BCD ✓</div>
      <strong>Circuit:</strong> Two stages — (1) 4-bit binary adder sums the two BCD digits, (2) correction logic detects overflow and a second adder adds 0110 if needed.
    </div>
  </div>
</div>

<!-- Q49 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q49</span>
    <span class="q-text">What is a Demultiplexer? Draw a 1-to-16 DEMUX and explain its working principle.</span>
    <span class="q-tag">TU CSIT 2068/2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>Demultiplexer (DEMUX):</strong> The reverse of a MUX — routes one input signal to one of 2<sup>n</sup> output lines based on n select lines. Also called a <em>data distributor</em>.<br><br>
      <strong>1-to-16 DEMUX:</strong><br>
      • 1 data input (D)<br>
      • 4 select lines (S3, S2, S1, S0)<br>
      • 16 output lines (Y0–Y15)<br><br>
      <strong>Output equation:</strong> <code>Yi = D · (select = i)</code><br>
      e.g., <code>Y0 = D·S3'·S2'·S1'·S0'</code> &nbsp; <code>Y15 = D·S3·S2·S1·S0</code><br><br>
      <strong>Working:</strong> The select lines form a 4-bit address. The AND gate corresponding to that address is enabled, routing D to that output only. All other outputs remain 0.<br><br>
      <strong>Implementation:</strong> A 1-to-16 DEMUX can be built from one 1-to-2 DEMUX (using S3) → two 1-to-4 DEMUXes → four 1-to-4 DEMUXes (hierarchical expansion).<br><br>
      <strong>Applications:</strong> Data routing in networks, address decoding in memory systems, time-division demultiplexing.
    </div>
  </div>
</div>

<!-- Q50 -->
<div class="q-block">
  <div class="q-head">
    <span class="q-num">Q50</span>
    <span class="q-text">Write short notes on: (a) Memory Unit (RAM vs ROM) &nbsp; (b) CMOS Technology &nbsp; (c) Error Detection Codes (Parity)</span>
    <span class="q-tag">TU CSIT 2069/2071</span>
    <span class="q-marks">[5]</span>
  </div>
  <div class="ans-block">
    <div class="ans-label">Answer</div>
    <div class="ans-text">
      <strong>(a) Memory Unit:</strong>
      <table class="tt">
        <tr><th>Feature</th><th>RAM</th><th>ROM</th></tr>
        <tr><td>Full form</td><td>Random Access Memory</td><td>Read Only Memory</td></tr>
        <tr><td>Type</td><td>Volatile</td><td>Non-volatile</td></tr>
        <tr><td>R/W</td><td>Read and Write</td><td>Read only</td></tr>
        <tr><td>Use</td><td>Temporary storage, working memory</td><td>Firmware, BIOS, bootloader</td></tr>
      </table>
      <br>
      <strong>(b) CMOS (Complementary Metal-Oxide Semiconductor):</strong><br>
      CMOS uses complementary pairs of p-type and n-type MOSFETs. When input is HIGH, NMOS turns ON, PMOS OFF → output LOW. When input is LOW, PMOS ON, NMOS OFF → output HIGH. <em>Key advantage:</em> Very low static power consumption (current flows only during switching). Used in modern CPUs, FPGAs, and all digital ICs.<br><br>
      <strong>(c) Parity — Error Detection:</strong><br>
      A <strong>parity bit</strong> is an extra bit added to a binary data word to make the total number of 1s either even (even parity) or odd (odd parity).<br>
      Example: Data = 1011001. Count of 1s = 4 (even). For even parity → parity bit = 0. Transmitted: <strong>10110010</strong>.<br>
      If one bit flips during transmission, the parity count changes and an error is detected. Parity cannot detect 2-bit errors or correct errors (for correction, use Hamming code).
    </div>
  </div>
</div>

<!-- ── Footer ── -->
<div style="margin-top:56px; border-top:2px solid var(--rule); padding-top:20px; font-family:var(--mono); font-size:11px; color:#9CA3AF; text-align:center; line-height:2;">
  Compiled from TU BCA / BSc CSIT old papers (2065–2081) + BPU / Nepal University sources<br>
  Sources: ictbyte.com · sbhuwan.com.np · bcanotesnepal.com · hamrocsit.com<br>
  Prepared for: BCA 1st Sem · BSc CSIT 1st Sem · BIT students — Nepal<br>
  <strong style="color:var(--accent)">For study use only · Verify with your college's official syllabus</strong>
</div>

</body>
</html>
