

================================================================
== Vitis HLS Report for 'compute_node_embedding'
================================================================
* Date:           Mon Apr 12 16:03:21 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.954 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1                             |   300000|   300000|          1|          1|          1|  300000|       yes|
        |- VITIS_LOOP_251_1_VITIS_LOOP_252_2  |        ?|        ?|  308 ~ 316|          -|          -|       ?|        no|
        | + VITIS_LOOP_239_1                  |        0|        8|          2|          1|          1|   0 ~ 8|       yes|
        | + VITIS_LOOP_254_3                  |      300|      300|          2|          1|          1|     300|       yes|
        +-------------------------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
  Pipeline-2 : II = 1, D = 2, States = { 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 13 12 
12 --> 11 
13 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_table_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes" [GIN_compute.cpp:250]   --->   Operation 17 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln250 = br void %memset.loop" [GIN_compute.cpp:250]   --->   Operation 18 'br' 'br_ln250' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = phi i19 0, void, i19 %empty_91, void %memset.loop.split"   --->   Operation 19 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.80ns)   --->   "%empty_91 = add i19 %empty, i19 1"   --->   Operation 20 'add' 'empty_91' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%exitcond548 = icmp_eq  i19 %empty, i19 300000"   --->   Operation 22 'icmp' 'exitcond548' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300000, i64 300000, i64 300000"   --->   Operation 23 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond548, void %memset.loop.split, void %split.preheader"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_cast = zext i19 %empty"   --->   Operation 25 'zext' 'p_cast' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %p_cast"   --->   Operation 26 'getelementptr' 'node_embedding_V_addr' <Predicate = (!exitcond548)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.03ns)   --->   "%store_ln0 = store i32 0, i19 %node_embedding_V_addr"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond548)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond548)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.91>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i32 %num_of_nodes_read" [GIN_compute.cpp:251]   --->   Operation 29 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %num_of_nodes_read, i3 0" [GIN_compute.cpp:251]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i35 %tmp" [GIN_compute.cpp:251]   --->   Operation 31 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.91ns)   --->   "%add_ln251_1 = add i36 %zext_ln251_1, i36 %zext_ln251" [GIN_compute.cpp:251]   --->   Operation 32 'add' 'add_ln251_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln251 = br void" [GIN_compute.cpp:251]   --->   Operation 33 'br' 'br_ln251' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i36 0, void %split.preheader, i36 %add_ln251_2, void" [GIN_compute.cpp:251]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%nd = phi i32 0, void %split.preheader, i32 %select_ln251_1, void" [GIN_compute.cpp:251]   --->   Operation 35 'phi' 'nd' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%nf = phi i4 0, void %split.preheader, i4 %add_ln252, void" [GIN_compute.cpp:252]   --->   Operation 36 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.92ns)   --->   "%add_ln251_2 = add i36 %indvar_flatten, i36 1" [GIN_compute.cpp:251]   --->   Operation 37 'add' 'add_ln251_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln251 = icmp_eq  i36 %indvar_flatten, i36 %add_ln251_1" [GIN_compute.cpp:251]   --->   Operation 38 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %split, void %._crit_edge.loopexit" [GIN_compute.cpp:251]   --->   Operation 39 'br' 'br_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.88ns)   --->   "%add_ln251 = add i32 %nd, i32 1" [GIN_compute.cpp:251]   --->   Operation 40 'add' 'add_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.65ns)   --->   "%icmp_ln252 = icmp_eq  i4 %nf, i4 9" [GIN_compute.cpp:252]   --->   Operation 41 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln251)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.35ns)   --->   "%select_ln251 = select i1 %icmp_ln252, i4 0, i4 %nf" [GIN_compute.cpp:251]   --->   Operation 42 'select' 'select_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.22ns)   --->   "%select_ln251_1 = select i1 %icmp_ln252, i32 %add_ln251, i32 %nd" [GIN_compute.cpp:251]   --->   Operation 43 'select' 'select_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i32 %select_ln251_1"   --->   Operation 44 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 45 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 45 'mul' 'mul_ln703' <Predicate = (!icmp_ln251)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %select_ln251_1" [GIN_compute.cpp:251]   --->   Operation 46 'trunc' 'trunc_ln251' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i32 %select_ln251_1" [GIN_compute.cpp:251]   --->   Operation 47 'trunc' 'trunc_ln251_1' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln251_1, i3 0" [GIN_compute.cpp:251]   --->   Operation 48 'bitconcatenate' 'p_shl_mid2' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %select_ln251" [GIN_compute.cpp:252]   --->   Operation 49 'zext' 'zext_ln252' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln253_1 = add i14 %trunc_ln251, i14 %zext_ln252" [GIN_compute.cpp:253]   --->   Operation 50 'add' 'add_ln253_1' <Predicate = (!icmp_ln251)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 51 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln253 = add i14 %add_ln253_1, i14 %p_shl_mid2" [GIN_compute.cpp:253]   --->   Operation 51 'add' 'add_ln253' <Predicate = (!icmp_ln251)> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i14 %add_ln253" [GIN_compute.cpp:253]   --->   Operation 52 'zext' 'zext_ln253' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %zext_ln253" [GIN_compute.cpp:253]   --->   Operation 53 'getelementptr' 'node_feature_addr' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (1.24ns)   --->   "%nd_f = load i14 %node_feature_addr" [GIN_compute.cpp:253]   --->   Operation 54 'load' 'nd_f' <Predicate = (!icmp_ln251)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln273 = ret" [GIN_compute.cpp:273]   --->   Operation 55 'ret' 'ret_ln273' <Predicate = (icmp_ln251)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.24>
ST_5 : Operation 56 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 56 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [1/2] (1.24ns)   --->   "%nd_f = load i14 %node_feature_addr" [GIN_compute.cpp:253]   --->   Operation 57 'load' 'nd_f' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9000> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_96 = trunc i32 %nd_f" [GIN_compute.cpp:253]   --->   Operation 58 'trunc' 'empty_96' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 59 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 59 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_251_1_VITIS_LOOP_252_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %trunc_ln703, i19 300"   --->   Operation 61 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [GIN_compute.cpp:252]   --->   Operation 62 'specloopname' 'specloopname_ln252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln239 = br void" [GIN_compute.cpp:239]   --->   Operation 63 'br' 'br_ln239' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.70>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln239, void %.split, i4 0, void %split" [GIN_compute.cpp:239]   --->   Operation 64 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%addr = phi i10 %addr_1, void %.split, i10 0, void %split"   --->   Operation 65 'phi' 'addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln239 = add i4 %i, i4 1" [GIN_compute.cpp:239]   --->   Operation 66 'add' 'add_ln239' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln239 = icmp_eq  i4 %i, i4 %select_ln251" [GIN_compute.cpp:239]   --->   Operation 68 'icmp' 'icmp_ln239' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 8, i64 0"   --->   Operation 69 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %.split, void %_Z15get_nd_emb_addri.exit.loopexit" [GIN_compute.cpp:239]   --->   Operation 70 'br' 'br_ln239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i" [GIN_compute.cpp:239]   --->   Operation 71 'zext' 'i_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%nd_feature_table_1_addr = getelementptr i5 %nd_feature_table_1, i64 0, i64 %i_cast" [GIN_compute.cpp:240]   --->   Operation 72 'getelementptr' 'nd_feature_table_1_addr' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_8 : Operation 73 [2/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:240]   --->   Operation 73 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>

State 9 <SV = 8> <Delay = 1.39>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln238 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [GIN_compute.cpp:238]   --->   Operation 74 'specloopname' 'specloopname_ln238' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 75 [1/2] (0.66ns)   --->   "%nd_feature_table_1_load = load i4 %nd_feature_table_1_addr" [GIN_compute.cpp:240]   --->   Operation 75 'load' 'nd_feature_table_1_load' <Predicate = (!icmp_ln239)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 9> <ROM>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%nd_feature_table_1_load_cast_cast_cast_cast_cast = sext i5 %nd_feature_table_1_load" [GIN_compute.cpp:240]   --->   Operation 76 'sext' 'nd_feature_table_1_load_cast_cast_cast_cast_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%nd_feature_table_1_load_cast_cast_cast_cast_cast_cast = zext i7 %nd_feature_table_1_load_cast_cast_cast_cast_cast" [GIN_compute.cpp:240]   --->   Operation 77 'zext' 'nd_feature_table_1_load_cast_cast_cast_cast_cast_cast' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.72ns)   --->   "%addr_1 = add i10 %nd_feature_table_1_load_cast_cast_cast_cast_cast_cast, i10 %addr" [GIN_compute.cpp:240]   --->   Operation 78 'add' 'addr_1' <Predicate = (!icmp_ln239)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.40>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%empty_94 = trunc i10 %addr" [GIN_compute.cpp:240]   --->   Operation 80 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.70ns)   --->   "%add3 = add i8 %empty_94, i8 %empty_96" [GIN_compute.cpp:240]   --->   Operation 81 'add' 'add3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i8 %add3" [GIN_compute.cpp:254]   --->   Operation 82 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.70ns)   --->   "%mul_ln254 = mul i16 %zext_ln254, i16 300" [GIN_compute.cpp:254]   --->   Operation 83 'mul' 'mul_ln254' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.38ns)   --->   "%br_ln254 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [GIN_compute.cpp:254]   --->   Operation 84 'br' 'br_ln254' <Predicate = true> <Delay = 0.38>

State 11 <SV = 9> <Delay = 2.83>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void %_Z15get_nd_emb_addri.exit.loopexit, i9 %add_ln254, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split" [GIN_compute.cpp:254]   --->   Operation 85 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.71ns)   --->   "%add_ln254 = add i9 %dim, i9 1" [GIN_compute.cpp:254]   --->   Operation 86 'add' 'add_ln254' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.59ns)   --->   "%icmp_ln254 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:254]   --->   Operation 88 'icmp' 'icmp_ln254' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 89 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %icmp_ln254, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void" [GIN_compute.cpp:254]   --->   Operation 90 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %dim"   --->   Operation 91 'zext' 'zext_ln703' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i9 %dim"   --->   Operation 92 'zext' 'zext_ln703_5' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.80ns)   --->   "%add_ln703_6 = add i19 %mul_ln703, i19 %zext_ln703_5"   --->   Operation 93 'add' 'add_ln703_6' <Predicate = (!icmp_ln254)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i19 %add_ln703_6"   --->   Operation 94 'zext' 'zext_ln703_6' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%node_embedding_V_addr_1 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln703_6"   --->   Operation 95 'getelementptr' 'node_embedding_V_addr_1' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln257 = add i16 %mul_ln254, i16 %zext_ln703" [GIN_compute.cpp:257]   --->   Operation 96 'add' 'add_ln257' <Predicate = (!icmp_ln254)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i16 %add_ln257" [GIN_compute.cpp:257]   --->   Operation 97 'zext' 'zext_ln257' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%node_embedding_table_V_addr = getelementptr i32 %node_embedding_table_V, i64 0, i64 %zext_ln257" [GIN_compute.cpp:257]   --->   Operation 98 'getelementptr' 'node_embedding_table_V_addr' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_11 : Operation 99 [2/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:257]   --->   Operation 99 'load' 'emb_value_V' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_11 : Operation 100 [2/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_1"   --->   Operation 100 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>

State 12 <SV = 10> <Delay = 4.95>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln254 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GIN_compute.cpp:254]   --->   Operation 101 'specloopname' 'specloopname_ln254' <Predicate = (!icmp_ln254)> <Delay = 0.00>
ST_12 : Operation 102 [1/2] (2.03ns)   --->   "%emb_value_V = load i16 %node_embedding_table_V_addr" [GIN_compute.cpp:257]   --->   Operation 102 'load' 'emb_value_V' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 51900> <RAM>
ST_12 : Operation 103 [1/2] (2.03ns)   --->   "%node_embedding_V_load = load i19 %node_embedding_V_addr_1"   --->   Operation 103 'load' 'node_embedding_V_load' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_12 : Operation 104 [1/1] (0.88ns)   --->   "%add_ln703 = add i32 %node_embedding_V_load, i32 %emb_value_V"   --->   Operation 104 'add' 'add_ln703' <Predicate = (!icmp_ln254)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (2.03ns)   --->   "%store_ln703 = store i32 %add_ln703, i19 %node_embedding_V_addr_1"   --->   Operation 105 'store' 'store_ln703' <Predicate = (!icmp_ln254)> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300000> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln254)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.70>
ST_13 : Operation 107 [1/1] (0.70ns)   --->   "%add_ln252 = add i4 %select_ln251, i4 1" [GIN_compute.cpp:252]   --->   Operation 107 'add' 'add_ln252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ node_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ nd_feature_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ node_embedding_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ node_feature]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0                                       (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                       (specmemcore      ) [ 00000000000000]
specmemcore_ln0                                       (specmemcore      ) [ 00000000000000]
num_of_nodes_read                                     (read             ) [ 00110000000000]
br_ln250                                              (br               ) [ 01100000000000]
empty                                                 (phi              ) [ 00100000000000]
empty_91                                              (add              ) [ 01100000000000]
specpipeline_ln0                                      (specpipeline     ) [ 00000000000000]
exitcond548                                           (icmp             ) [ 00100000000000]
empty_92                                              (speclooptripcount) [ 00000000000000]
br_ln0                                                (br               ) [ 00000000000000]
p_cast                                                (zext             ) [ 00000000000000]
node_embedding_V_addr                                 (getelementptr    ) [ 00000000000000]
store_ln0                                             (store            ) [ 00000000000000]
br_ln0                                                (br               ) [ 01100000000000]
zext_ln251                                            (zext             ) [ 00000000000000]
tmp                                                   (bitconcatenate   ) [ 00000000000000]
zext_ln251_1                                          (zext             ) [ 00000000000000]
add_ln251_1                                           (add              ) [ 00001111111111]
br_ln251                                              (br               ) [ 00011111111111]
indvar_flatten                                        (phi              ) [ 00001000000000]
nd                                                    (phi              ) [ 00001000000000]
nf                                                    (phi              ) [ 00001000000000]
add_ln251_2                                           (add              ) [ 00011111111111]
icmp_ln251                                            (icmp             ) [ 00001111111111]
br_ln251                                              (br               ) [ 00000000000000]
add_ln251                                             (add              ) [ 00000000000000]
icmp_ln252                                            (icmp             ) [ 00000000000000]
select_ln251                                          (select           ) [ 00000111111111]
select_ln251_1                                        (select           ) [ 00011111111111]
trunc_ln703                                           (trunc            ) [ 00000111000000]
trunc_ln251                                           (trunc            ) [ 00000000000000]
trunc_ln251_1                                         (trunc            ) [ 00000000000000]
p_shl_mid2                                            (bitconcatenate   ) [ 00000000000000]
zext_ln252                                            (zext             ) [ 00000000000000]
add_ln253_1                                           (add              ) [ 00000000000000]
add_ln253                                             (add              ) [ 00000000000000]
zext_ln253                                            (zext             ) [ 00000000000000]
node_feature_addr                                     (getelementptr    ) [ 00000100000000]
ret_ln273                                             (ret              ) [ 00000000000000]
nd_f                                                  (load             ) [ 00000000000000]
empty_96                                              (trunc            ) [ 00000011111000]
specloopname_ln0                                      (specloopname     ) [ 00000000000000]
mul_ln703                                             (mul              ) [ 00000000111110]
specloopname_ln252                                    (specloopname     ) [ 00000000000000]
br_ln239                                              (br               ) [ 00001111111111]
i                                                     (phi              ) [ 00000000100000]
addr                                                  (phi              ) [ 00000000111000]
add_ln239                                             (add              ) [ 00001111111111]
specpipeline_ln0                                      (specpipeline     ) [ 00000000000000]
icmp_ln239                                            (icmp             ) [ 00001111111111]
empty_93                                              (speclooptripcount) [ 00000000000000]
br_ln239                                              (br               ) [ 00000000000000]
i_cast                                                (zext             ) [ 00000000000000]
nd_feature_table_1_addr                               (getelementptr    ) [ 00000000110000]
specloopname_ln238                                    (specloopname     ) [ 00000000000000]
nd_feature_table_1_load                               (load             ) [ 00000000000000]
nd_feature_table_1_load_cast_cast_cast_cast_cast      (sext             ) [ 00000000000000]
nd_feature_table_1_load_cast_cast_cast_cast_cast_cast (zext             ) [ 00000000000000]
addr_1                                                (add              ) [ 00001111111111]
br_ln0                                                (br               ) [ 00001111111111]
empty_94                                              (trunc            ) [ 00000000000000]
add3                                                  (add              ) [ 00000000000000]
zext_ln254                                            (zext             ) [ 00000000000000]
mul_ln254                                             (mul              ) [ 00000000000110]
br_ln254                                              (br               ) [ 00001111111111]
dim                                                   (phi              ) [ 00000000000100]
add_ln254                                             (add              ) [ 00001111111111]
specpipeline_ln0                                      (specpipeline     ) [ 00000000000000]
icmp_ln254                                            (icmp             ) [ 00001111111111]
empty_95                                              (speclooptripcount) [ 00000000000000]
br_ln254                                              (br               ) [ 00000000000000]
zext_ln703                                            (zext             ) [ 00000000000000]
zext_ln703_5                                          (zext             ) [ 00000000000000]
add_ln703_6                                           (add              ) [ 00000000000000]
zext_ln703_6                                          (zext             ) [ 00000000000000]
node_embedding_V_addr_1                               (getelementptr    ) [ 00000000000110]
add_ln257                                             (add              ) [ 00000000000000]
zext_ln257                                            (zext             ) [ 00000000000000]
node_embedding_table_V_addr                           (getelementptr    ) [ 00000000000110]
specloopname_ln254                                    (specloopname     ) [ 00000000000000]
emb_value_V                                           (load             ) [ 00000000000000]
node_embedding_V_load                                 (load             ) [ 00000000000000]
add_ln703                                             (add              ) [ 00000000000000]
store_ln703                                           (store            ) [ 00000000000000]
br_ln0                                                (br               ) [ 00001111111111]
add_ln252                                             (add              ) [ 00011111111111]
br_ln0                                                (br               ) [ 00011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="node_embedding_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nd_feature_table_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nd_feature_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="node_embedding_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_embedding_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="node_feature">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_feature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_251_1_VITIS_LOOP_252_2_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="num_of_nodes_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="node_embedding_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="19" slack="0"/>
<pin id="96" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="19" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="19" slack="0"/>
<pin id="105" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
<pin id="107" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln0/2 node_embedding_V_load/11 store_ln703/12 "/>
</bind>
</comp>

<comp id="110" class="1004" name="node_feature_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="14" slack="0"/>
<pin id="114" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_feature_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_f/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="nd_feature_table_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="nd_feature_table_1_addr/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nd_feature_table_1_load/8 "/>
</bind>
</comp>

<comp id="136" class="1004" name="node_embedding_V_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="19" slack="0"/>
<pin id="140" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_V_addr_1/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="node_embedding_table_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="16" slack="0"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="node_embedding_table_V_addr/11 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="emb_value_V/11 "/>
</bind>
</comp>

<comp id="157" class="1005" name="empty_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="19" slack="1"/>
<pin id="159" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="empty_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="19" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="indvar_flatten_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="36" slack="1"/>
<pin id="170" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="36" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="nd_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nd (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="nd_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nd/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="nf_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="nf_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="4" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/4 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="1"/>
<pin id="203" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="212" class="1005" name="addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="1"/>
<pin id="214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="addr_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="addr/8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="dim_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="1"/>
<pin id="226" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="dim_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="9" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/11 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_91_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="19" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_91/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="exitcond548_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="19" slack="0"/>
<pin id="243" dir="0" index="1" bw="19" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond548/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln251_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2"/>
<pin id="254" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="35" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln251_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="35" slack="0"/>
<pin id="264" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln251_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="35" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251_1/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln251_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="36" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251_2/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln251_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="36" slack="0"/>
<pin id="280" dir="0" index="1" bw="36" slack="1"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln251_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln252_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln251_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln251_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln703_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln251_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln251_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251_1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_shl_mid2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid2/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln252_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln253_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln253_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="0" index="1" bw="14" slack="0"/>
<pin id="344" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln253_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="14" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="empty_96_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_96/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln239_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln239/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln239_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="4" slack="4"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_cast_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="nd_feature_table_1_load_cast_cast_cast_cast_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="nd_feature_table_1_load_cast_cast_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="nd_feature_table_1_load_cast_cast_cast_cast_cast_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="nd_feature_table_1_load_cast_cast_cast_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="addr_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="10" slack="1"/>
<pin id="383" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addr_1/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="empty_94_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="1"/>
<pin id="388" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_94/10 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="4"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add3/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln254_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln254_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln254/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln254_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="9" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln254/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln254_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="0" index="1" bw="9" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln254/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln703_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="9" slack="0"/>
<pin id="419" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln703_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/11 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln703_6_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="19" slack="3"/>
<pin id="427" dir="0" index="1" bw="9" slack="0"/>
<pin id="428" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/11 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln703_6_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/11 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln257_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln257_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln703_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln252_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="7"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/13 "/>
</bind>
</comp>

<comp id="457" class="1007" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="19" slack="0"/>
<pin id="459" dir="0" index="1" bw="19" slack="0"/>
<pin id="460" dir="1" index="2" bw="19" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/4 "/>
</bind>
</comp>

<comp id="463" class="1005" name="num_of_nodes_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="empty_91_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="0"/>
<pin id="471" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="empty_91 "/>
</bind>
</comp>

<comp id="477" class="1005" name="add_ln251_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="36" slack="1"/>
<pin id="479" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="add_ln251_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="add_ln251_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="36" slack="0"/>
<pin id="484" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opset="add_ln251_2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="select_ln251_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="4"/>
<pin id="492" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="select_ln251 "/>
</bind>
</comp>

<comp id="496" class="1005" name="select_ln251_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln251_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="trunc_ln703_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="19" slack="1"/>
<pin id="503" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703 "/>
</bind>
</comp>

<comp id="506" class="1005" name="node_feature_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="14" slack="1"/>
<pin id="508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="node_feature_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="empty_96_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="4"/>
<pin id="513" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="empty_96 "/>
</bind>
</comp>

<comp id="516" class="1005" name="mul_ln703_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="3"/>
<pin id="518" dir="1" index="1" bw="19" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="521" class="1005" name="add_ln239_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln239 "/>
</bind>
</comp>

<comp id="526" class="1005" name="icmp_ln239_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln239 "/>
</bind>
</comp>

<comp id="530" class="1005" name="nd_feature_table_1_addr_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="1"/>
<pin id="532" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nd_feature_table_1_addr "/>
</bind>
</comp>

<comp id="535" class="1005" name="addr_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="1"/>
<pin id="537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="addr_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="mul_ln254_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="1"/>
<pin id="542" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln254 "/>
</bind>
</comp>

<comp id="545" class="1005" name="add_ln254_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln254 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln254_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln254 "/>
</bind>
</comp>

<comp id="554" class="1005" name="node_embedding_V_addr_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="19" slack="1"/>
<pin id="556" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_V_addr_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="node_embedding_table_V_addr_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="1"/>
<pin id="562" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="node_embedding_table_V_addr "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln252_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln252 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="136" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="76" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="161" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="161" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="161" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="260"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="46" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="252" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="172" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="52" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="172" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="183" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="194" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="194" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="289" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="283" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="183" pin="4"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="303" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="303" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="295" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="315" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="323" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="355"><net_src comp="117" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="205" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="205" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="205" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="375"><net_src comp="130" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="212" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="212" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="228" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="78" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="228" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="80" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="228" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="228" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="439"><net_src comp="417" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="443"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="449"><net_src comp="99" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="150" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="2"/><net_sink comp="99" pin=4"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="311" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="86" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="472"><net_src comp="235" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="480"><net_src comp="266" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="485"><net_src comp="272" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="493"><net_src comp="295" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="499"><net_src comp="303" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="504"><net_src comp="311" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="509"><net_src comp="110" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="514"><net_src comp="352" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="519"><net_src comp="457" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="524"><net_src comp="356" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="529"><net_src comp="362" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="123" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="538"><net_src comp="380" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="543"><net_src comp="399" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="548"><net_src comp="405" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="553"><net_src comp="411" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="136" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="563"><net_src comp="143" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="568"><net_src comp="452" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="194" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: node_embedding_V | {2 12 }
 - Input state : 
	Port: compute_node_embedding : num_of_nodes | {1 }
	Port: compute_node_embedding : node_embedding_V | {11 12 }
	Port: compute_node_embedding : nd_feature_table_1 | {8 9 }
	Port: compute_node_embedding : node_embedding_table_V | {11 12 }
	Port: compute_node_embedding : node_feature | {4 5 }
  - Chain level:
	State 1
	State 2
		empty_91 : 1
		exitcond548 : 1
		br_ln0 : 2
		p_cast : 1
		node_embedding_V_addr : 2
		store_ln0 : 3
	State 3
		zext_ln251_1 : 1
		add_ln251_1 : 2
	State 4
		add_ln251_2 : 1
		icmp_ln251 : 1
		br_ln251 : 2
		add_ln251 : 1
		icmp_ln252 : 1
		select_ln251 : 2
		select_ln251_1 : 2
		trunc_ln703 : 3
		mul_ln703 : 4
		trunc_ln251 : 3
		trunc_ln251_1 : 3
		p_shl_mid2 : 4
		zext_ln252 : 3
		add_ln253_1 : 4
		add_ln253 : 5
		zext_ln253 : 6
		node_feature_addr : 7
		nd_f : 8
	State 5
		empty_96 : 1
	State 6
	State 7
	State 8
		add_ln239 : 1
		icmp_ln239 : 1
		br_ln239 : 2
		i_cast : 1
		nd_feature_table_1_addr : 2
		nd_feature_table_1_load : 3
	State 9
		nd_feature_table_1_load_cast_cast_cast_cast_cast : 1
		nd_feature_table_1_load_cast_cast_cast_cast_cast_cast : 2
		addr_1 : 3
	State 10
		add3 : 1
		zext_ln254 : 2
		mul_ln254 : 3
	State 11
		add_ln254 : 1
		icmp_ln254 : 1
		br_ln254 : 2
		zext_ln703 : 1
		zext_ln703_5 : 1
		add_ln703_6 : 2
		zext_ln703_6 : 3
		node_embedding_V_addr_1 : 4
		add_ln257 : 2
		zext_ln257 : 3
		node_embedding_table_V_addr : 4
		emb_value_V : 5
		node_embedding_V_load : 5
	State 12
		add_ln703 : 1
		store_ln703 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |                        empty_91_fu_235                       |    0    |    0    |    26   |
|          |                      add_ln251_1_fu_266                      |    0    |    0    |    42   |
|          |                      add_ln251_2_fu_272                      |    0    |    0    |    43   |
|          |                       add_ln251_fu_283                       |    0    |    0    |    39   |
|          |                      add_ln253_1_fu_335                      |    0    |    0    |    16   |
|          |                       add_ln253_fu_341                       |    0    |    0    |    16   |
|    add   |                       add_ln239_fu_356                       |    0    |    0    |    12   |
|          |                         addr_1_fu_380                        |    0    |    0    |    17   |
|          |                          add3_fu_390                         |    0    |    0    |    15   |
|          |                       add_ln254_fu_405                       |    0    |    0    |    16   |
|          |                      add_ln703_6_fu_425                      |    0    |    0    |    26   |
|          |                       add_ln257_fu_435                       |    0    |    0    |    23   |
|          |                       add_ln703_fu_445                       |    0    |    0    |    39   |
|          |                       add_ln252_fu_452                       |    0    |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |                      exitcond548_fu_241                      |    0    |    0    |    14   |
|          |                       icmp_ln251_fu_278                      |    0    |    0    |    20   |
|   icmp   |                       icmp_ln252_fu_289                      |    0    |    0    |    9    |
|          |                       icmp_ln239_fu_362                      |    0    |    0    |    9    |
|          |                       icmp_ln254_fu_411                      |    0    |    0    |    11   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|    mul   |                       mul_ln254_fu_399                       |    0    |    0    |    62   |
|          |                          grp_fu_457                          |    1    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|  select  |                      select_ln251_fu_295                     |    0    |    0    |    4    |
|          |                     select_ln251_1_fu_303                    |    0    |    0    |    32   |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   read   |                 num_of_nodes_read_read_fu_86                 |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |                         p_cast_fu_247                        |    0    |    0    |    0    |
|          |                       zext_ln251_fu_252                      |    0    |    0    |    0    |
|          |                      zext_ln251_1_fu_262                     |    0    |    0    |    0    |
|          |                       zext_ln252_fu_331                      |    0    |    0    |    0    |
|          |                       zext_ln253_fu_347                      |    0    |    0    |    0    |
|   zext   |                         i_cast_fu_367                        |    0    |    0    |    0    |
|          | nd_feature_table_1_load_cast_cast_cast_cast_cast_cast_fu_376 |    0    |    0    |    0    |
|          |                       zext_ln254_fu_395                      |    0    |    0    |    0    |
|          |                       zext_ln703_fu_417                      |    0    |    0    |    0    |
|          |                      zext_ln703_5_fu_421                     |    0    |    0    |    0    |
|          |                      zext_ln703_6_fu_430                     |    0    |    0    |    0    |
|          |                       zext_ln257_fu_440                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                          tmp_fu_255                          |    0    |    0    |    0    |
|          |                       p_shl_mid2_fu_323                      |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|          |                      trunc_ln703_fu_311                      |    0    |    0    |    0    |
|          |                      trunc_ln251_fu_315                      |    0    |    0    |    0    |
|   trunc  |                     trunc_ln251_1_fu_319                     |    0    |    0    |    0    |
|          |                        empty_96_fu_352                       |    0    |    0    |    0    |
|          |                        empty_94_fu_386                       |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   sext   |    nd_feature_table_1_load_cast_cast_cast_cast_cast_fu_372   |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                              |    1    |    0    |   503   |
|----------|--------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|         add_ln239_reg_521         |    4   |
|        add_ln251_1_reg_477        |   36   |
|        add_ln251_2_reg_482        |   36   |
|         add_ln252_reg_565         |    4   |
|         add_ln254_reg_545         |    9   |
|           addr_1_reg_535          |   10   |
|            addr_reg_212           |   10   |
|            dim_reg_224            |    9   |
|          empty_91_reg_469         |   19   |
|          empty_96_reg_511         |    8   |
|           empty_reg_157           |   19   |
|             i_reg_201             |    4   |
|         icmp_ln239_reg_526        |    1   |
|         icmp_ln254_reg_550        |    1   |
|       indvar_flatten_reg_168      |   36   |
|         mul_ln254_reg_540         |   16   |
|         mul_ln703_reg_516         |   19   |
|  nd_feature_table_1_addr_reg_530  |    4   |
|             nd_reg_179            |   32   |
|             nf_reg_190            |    4   |
|  node_embedding_V_addr_1_reg_554  |   19   |
|node_embedding_table_V_addr_reg_560|   16   |
|     node_feature_addr_reg_506     |   14   |
|     num_of_nodes_read_reg_463     |   32   |
|       select_ln251_1_reg_496      |   32   |
|        select_ln251_reg_490       |    4   |
|        trunc_ln703_reg_501        |   19   |
+-----------------------------------+--------+
|               Total               |   417  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  19  |   38   ||    9    |
|  grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_99 |  p4  |   2  |  19  |   38   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_130 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  16  |   32   ||    9    |
|    addr_reg_212   |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_457    |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   202  ||  3.096  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   503  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   417  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   417  |   575  |
+-----------+--------+--------+--------+--------+
