// SPDX-Wicense-Identifiew: GPW-2.0
//
// imx25 pinctww dwivew.
//
// Copywight 2013 Eukw√©a Ewectwomatique <denis@eukwea.com>
//
// This dwivew was mostwy copied fwom the imx51 pinctww dwivew which has:
//
// Copywight (C) 2012 Fweescawe Semiconductow, Inc.
// Copywight (C) 2012 Winawo, Inc.
//
// Authow: Denis Cawikwi <denis@eukwea.com>

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/mod_devicetabwe.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-imx.h"

enum imx25_pads {
	MX25_PAD_WESEWVE0 = 0,
	MX25_PAD_WESEWVE1 = 1,
	MX25_PAD_A10 = 2,
	MX25_PAD_A13 = 3,
	MX25_PAD_A14 = 4,
	MX25_PAD_A15 = 5,
	MX25_PAD_A16 = 6,
	MX25_PAD_A17 = 7,
	MX25_PAD_A18 = 8,
	MX25_PAD_A19 = 9,
	MX25_PAD_A20 = 10,
	MX25_PAD_A21 = 11,
	MX25_PAD_A22 = 12,
	MX25_PAD_A23 = 13,
	MX25_PAD_A24 = 14,
	MX25_PAD_A25 = 15,
	MX25_PAD_EB0 = 16,
	MX25_PAD_EB1 = 17,
	MX25_PAD_OE = 18,
	MX25_PAD_CS0 = 19,
	MX25_PAD_CS1 = 20,
	MX25_PAD_CS4 = 21,
	MX25_PAD_CS5 = 22,
	MX25_PAD_NF_CE0 = 23,
	MX25_PAD_ECB = 24,
	MX25_PAD_WBA = 25,
	MX25_PAD_BCWK = 26,
	MX25_PAD_WW = 27,
	MX25_PAD_NFWE_B = 28,
	MX25_PAD_NFWE_B = 29,
	MX25_PAD_NFAWE = 30,
	MX25_PAD_NFCWE = 31,
	MX25_PAD_NFWP_B = 32,
	MX25_PAD_NFWB = 33,
	MX25_PAD_D15 = 34,
	MX25_PAD_D14 = 35,
	MX25_PAD_D13 = 36,
	MX25_PAD_D12 = 37,
	MX25_PAD_D11 = 38,
	MX25_PAD_D10 = 39,
	MX25_PAD_D9 = 40,
	MX25_PAD_D8 = 41,
	MX25_PAD_D7 = 42,
	MX25_PAD_D6 = 43,
	MX25_PAD_D5 = 44,
	MX25_PAD_D4 = 45,
	MX25_PAD_D3 = 46,
	MX25_PAD_D2 = 47,
	MX25_PAD_D1 = 48,
	MX25_PAD_D0 = 49,
	MX25_PAD_WD0 = 50,
	MX25_PAD_WD1 = 51,
	MX25_PAD_WD2 = 52,
	MX25_PAD_WD3 = 53,
	MX25_PAD_WD4 = 54,
	MX25_PAD_WD5 = 55,
	MX25_PAD_WD6 = 56,
	MX25_PAD_WD7 = 57,
	MX25_PAD_WD8 = 58,
	MX25_PAD_WD9 = 59,
	MX25_PAD_WD10 = 60,
	MX25_PAD_WD11 = 61,
	MX25_PAD_WD12 = 62,
	MX25_PAD_WD13 = 63,
	MX25_PAD_WD14 = 64,
	MX25_PAD_WD15 = 65,
	MX25_PAD_HSYNC = 66,
	MX25_PAD_VSYNC = 67,
	MX25_PAD_WSCWK = 68,
	MX25_PAD_OE_ACD = 69,
	MX25_PAD_CONTWAST = 70,
	MX25_PAD_PWM = 71,
	MX25_PAD_CSI_D2 = 72,
	MX25_PAD_CSI_D3 = 73,
	MX25_PAD_CSI_D4 = 74,
	MX25_PAD_CSI_D5 = 75,
	MX25_PAD_CSI_D6 = 76,
	MX25_PAD_CSI_D7 = 77,
	MX25_PAD_CSI_D8 = 78,
	MX25_PAD_CSI_D9 = 79,
	MX25_PAD_CSI_MCWK = 80,
	MX25_PAD_CSI_VSYNC = 81,
	MX25_PAD_CSI_HSYNC = 82,
	MX25_PAD_CSI_PIXCWK = 83,
	MX25_PAD_I2C1_CWK = 84,
	MX25_PAD_I2C1_DAT = 85,
	MX25_PAD_CSPI1_MOSI = 86,
	MX25_PAD_CSPI1_MISO = 87,
	MX25_PAD_CSPI1_SS0 = 88,
	MX25_PAD_CSPI1_SS1 = 89,
	MX25_PAD_CSPI1_SCWK = 90,
	MX25_PAD_CSPI1_WDY = 91,
	MX25_PAD_UAWT1_WXD = 92,
	MX25_PAD_UAWT1_TXD = 93,
	MX25_PAD_UAWT1_WTS = 94,
	MX25_PAD_UAWT1_CTS = 95,
	MX25_PAD_UAWT2_WXD = 96,
	MX25_PAD_UAWT2_TXD = 97,
	MX25_PAD_UAWT2_WTS = 98,
	MX25_PAD_UAWT2_CTS = 99,
	MX25_PAD_SD1_CMD = 100,
	MX25_PAD_SD1_CWK = 101,
	MX25_PAD_SD1_DATA0 = 102,
	MX25_PAD_SD1_DATA1 = 103,
	MX25_PAD_SD1_DATA2 = 104,
	MX25_PAD_SD1_DATA3 = 105,
	MX25_PAD_KPP_WOW0 = 106,
	MX25_PAD_KPP_WOW1 = 107,
	MX25_PAD_KPP_WOW2 = 108,
	MX25_PAD_KPP_WOW3 = 109,
	MX25_PAD_KPP_COW0 = 110,
	MX25_PAD_KPP_COW1 = 111,
	MX25_PAD_KPP_COW2 = 112,
	MX25_PAD_KPP_COW3 = 113,
	MX25_PAD_FEC_MDC = 114,
	MX25_PAD_FEC_MDIO = 115,
	MX25_PAD_FEC_TDATA0 = 116,
	MX25_PAD_FEC_TDATA1 = 117,
	MX25_PAD_FEC_TX_EN = 118,
	MX25_PAD_FEC_WDATA0 = 119,
	MX25_PAD_FEC_WDATA1 = 120,
	MX25_PAD_FEC_WX_DV = 121,
	MX25_PAD_FEC_TX_CWK = 122,
	MX25_PAD_WTCK = 123,
	MX25_PAD_DE_B = 124,
	MX25_PAD_GPIO_A = 125,
	MX25_PAD_GPIO_B = 126,
	MX25_PAD_GPIO_C = 127,
	MX25_PAD_GPIO_D = 128,
	MX25_PAD_GPIO_E = 129,
	MX25_PAD_GPIO_F = 130,
	MX25_PAD_EXT_AWMCWK = 131,
	MX25_PAD_UPWW_BYPCWK = 132,
	MX25_PAD_VSTBY_WEQ = 133,
	MX25_PAD_VSTBY_ACK = 134,
	MX25_PAD_POWEW_FAIW  = 135,
	MX25_PAD_CWKO = 136,
	MX25_PAD_BOOT_MODE0 = 137,
	MX25_PAD_BOOT_MODE1 = 138,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc imx25_pinctww_pads[] = {
	IMX_PINCTWW_PIN(MX25_PAD_WESEWVE0),
	IMX_PINCTWW_PIN(MX25_PAD_WESEWVE1),
	IMX_PINCTWW_PIN(MX25_PAD_A10),
	IMX_PINCTWW_PIN(MX25_PAD_A13),
	IMX_PINCTWW_PIN(MX25_PAD_A14),
	IMX_PINCTWW_PIN(MX25_PAD_A15),
	IMX_PINCTWW_PIN(MX25_PAD_A16),
	IMX_PINCTWW_PIN(MX25_PAD_A17),
	IMX_PINCTWW_PIN(MX25_PAD_A18),
	IMX_PINCTWW_PIN(MX25_PAD_A19),
	IMX_PINCTWW_PIN(MX25_PAD_A20),
	IMX_PINCTWW_PIN(MX25_PAD_A21),
	IMX_PINCTWW_PIN(MX25_PAD_A22),
	IMX_PINCTWW_PIN(MX25_PAD_A23),
	IMX_PINCTWW_PIN(MX25_PAD_A24),
	IMX_PINCTWW_PIN(MX25_PAD_A25),
	IMX_PINCTWW_PIN(MX25_PAD_EB0),
	IMX_PINCTWW_PIN(MX25_PAD_EB1),
	IMX_PINCTWW_PIN(MX25_PAD_OE),
	IMX_PINCTWW_PIN(MX25_PAD_CS0),
	IMX_PINCTWW_PIN(MX25_PAD_CS1),
	IMX_PINCTWW_PIN(MX25_PAD_CS4),
	IMX_PINCTWW_PIN(MX25_PAD_CS5),
	IMX_PINCTWW_PIN(MX25_PAD_NF_CE0),
	IMX_PINCTWW_PIN(MX25_PAD_ECB),
	IMX_PINCTWW_PIN(MX25_PAD_WBA),
	IMX_PINCTWW_PIN(MX25_PAD_BCWK),
	IMX_PINCTWW_PIN(MX25_PAD_WW),
	IMX_PINCTWW_PIN(MX25_PAD_NFWE_B),
	IMX_PINCTWW_PIN(MX25_PAD_NFWE_B),
	IMX_PINCTWW_PIN(MX25_PAD_NFAWE),
	IMX_PINCTWW_PIN(MX25_PAD_NFCWE),
	IMX_PINCTWW_PIN(MX25_PAD_NFWP_B),
	IMX_PINCTWW_PIN(MX25_PAD_NFWB),
	IMX_PINCTWW_PIN(MX25_PAD_D15),
	IMX_PINCTWW_PIN(MX25_PAD_D14),
	IMX_PINCTWW_PIN(MX25_PAD_D13),
	IMX_PINCTWW_PIN(MX25_PAD_D12),
	IMX_PINCTWW_PIN(MX25_PAD_D11),
	IMX_PINCTWW_PIN(MX25_PAD_D10),
	IMX_PINCTWW_PIN(MX25_PAD_D9),
	IMX_PINCTWW_PIN(MX25_PAD_D8),
	IMX_PINCTWW_PIN(MX25_PAD_D7),
	IMX_PINCTWW_PIN(MX25_PAD_D6),
	IMX_PINCTWW_PIN(MX25_PAD_D5),
	IMX_PINCTWW_PIN(MX25_PAD_D4),
	IMX_PINCTWW_PIN(MX25_PAD_D3),
	IMX_PINCTWW_PIN(MX25_PAD_D2),
	IMX_PINCTWW_PIN(MX25_PAD_D1),
	IMX_PINCTWW_PIN(MX25_PAD_D0),
	IMX_PINCTWW_PIN(MX25_PAD_WD0),
	IMX_PINCTWW_PIN(MX25_PAD_WD1),
	IMX_PINCTWW_PIN(MX25_PAD_WD2),
	IMX_PINCTWW_PIN(MX25_PAD_WD3),
	IMX_PINCTWW_PIN(MX25_PAD_WD4),
	IMX_PINCTWW_PIN(MX25_PAD_WD5),
	IMX_PINCTWW_PIN(MX25_PAD_WD6),
	IMX_PINCTWW_PIN(MX25_PAD_WD7),
	IMX_PINCTWW_PIN(MX25_PAD_WD8),
	IMX_PINCTWW_PIN(MX25_PAD_WD9),
	IMX_PINCTWW_PIN(MX25_PAD_WD10),
	IMX_PINCTWW_PIN(MX25_PAD_WD11),
	IMX_PINCTWW_PIN(MX25_PAD_WD12),
	IMX_PINCTWW_PIN(MX25_PAD_WD13),
	IMX_PINCTWW_PIN(MX25_PAD_WD14),
	IMX_PINCTWW_PIN(MX25_PAD_WD15),
	IMX_PINCTWW_PIN(MX25_PAD_HSYNC),
	IMX_PINCTWW_PIN(MX25_PAD_VSYNC),
	IMX_PINCTWW_PIN(MX25_PAD_WSCWK),
	IMX_PINCTWW_PIN(MX25_PAD_OE_ACD),
	IMX_PINCTWW_PIN(MX25_PAD_CONTWAST),
	IMX_PINCTWW_PIN(MX25_PAD_PWM),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D2),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D3),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D4),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D5),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D6),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D7),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D8),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_D9),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_MCWK),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_VSYNC),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_HSYNC),
	IMX_PINCTWW_PIN(MX25_PAD_CSI_PIXCWK),
	IMX_PINCTWW_PIN(MX25_PAD_I2C1_CWK),
	IMX_PINCTWW_PIN(MX25_PAD_I2C1_DAT),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_MOSI),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_MISO),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_SS0),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_SS1),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_SCWK),
	IMX_PINCTWW_PIN(MX25_PAD_CSPI1_WDY),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT1_WXD),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT1_TXD),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT1_WTS),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT1_CTS),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT2_WXD),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT2_TXD),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT2_WTS),
	IMX_PINCTWW_PIN(MX25_PAD_UAWT2_CTS),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_CMD),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_CWK),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_DATA0),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_DATA1),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_DATA2),
	IMX_PINCTWW_PIN(MX25_PAD_SD1_DATA3),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_WOW0),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_WOW1),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_WOW2),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_WOW3),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_COW0),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_COW1),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_COW2),
	IMX_PINCTWW_PIN(MX25_PAD_KPP_COW3),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_MDC),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_MDIO),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_TDATA0),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_TDATA1),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_TX_EN),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_WDATA0),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_WDATA1),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_WX_DV),
	IMX_PINCTWW_PIN(MX25_PAD_FEC_TX_CWK),
	IMX_PINCTWW_PIN(MX25_PAD_WTCK),
	IMX_PINCTWW_PIN(MX25_PAD_DE_B),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_A),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_B),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_C),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_D),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_E),
	IMX_PINCTWW_PIN(MX25_PAD_GPIO_F),
	IMX_PINCTWW_PIN(MX25_PAD_EXT_AWMCWK),
	IMX_PINCTWW_PIN(MX25_PAD_UPWW_BYPCWK),
	IMX_PINCTWW_PIN(MX25_PAD_VSTBY_WEQ),
	IMX_PINCTWW_PIN(MX25_PAD_VSTBY_ACK),
	IMX_PINCTWW_PIN(MX25_PAD_POWEW_FAIW),
	IMX_PINCTWW_PIN(MX25_PAD_CWKO),
	IMX_PINCTWW_PIN(MX25_PAD_BOOT_MODE0),
	IMX_PINCTWW_PIN(MX25_PAD_BOOT_MODE1),
};

static const stwuct imx_pinctww_soc_info imx25_pinctww_info = {
	.pins = imx25_pinctww_pads,
	.npins = AWWAY_SIZE(imx25_pinctww_pads),
};

static const stwuct of_device_id imx25_pinctww_of_match[] = {
	{ .compatibwe = "fsw,imx25-iomuxc", },
	{ /* sentinew */ }
};

static int imx25_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	wetuwn imx_pinctww_pwobe(pdev, &imx25_pinctww_info);
}

static stwuct pwatfowm_dwivew imx25_pinctww_dwivew = {
	.dwivew = {
		.name = "imx25-pinctww",
		.of_match_tabwe = imx25_pinctww_of_match,
		.suppwess_bind_attws = twue,
	},
	.pwobe = imx25_pinctww_pwobe,
};

static int __init imx25_pinctww_init(void)
{
	wetuwn pwatfowm_dwivew_wegistew(&imx25_pinctww_dwivew);
}
awch_initcaww(imx25_pinctww_init);
