Fitter report for Ultrasonic_instrument
Wed Nov 01 12:02:23 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Wed Nov 01 12:02:22 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Ultrasonic_instrument                           ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,506 / 10,320 ( 15 % )                         ;
;     Total combinational functions  ; 976 / 10,320 ( 9 % )                            ;
;     Dedicated logic registers      ; 1,177 / 10,320 ( 11 % )                         ;
; Total registers                    ; 1189                                            ;
; Total pins                         ; 61 / 180 ( 34 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 167,936 / 423,936 ( 40 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.2%      ;
;     Processor 3            ;   2.2%      ;
;     Processor 4            ;   2.2%      ;
;     Processor 5            ;   2.1%      ;
;     Processor 6            ;   2.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2339 ) ; 0.00 % ( 0 / 2339 )        ; 0.00 % ( 0 / 2339 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2339 ) ; 0.00 % ( 0 / 2339 )        ; 0.00 % ( 0 / 2339 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 843 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 223 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1273 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,506 / 10,320 ( 15 % )    ;
;     -- Combinational with no register       ; 329                        ;
;     -- Register only                        ; 530                        ;
;     -- Combinational with a register        ; 647                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 345                        ;
;     -- 3 input functions                    ; 273                        ;
;     -- <=2 input functions                  ; 358                        ;
;     -- Register only                        ; 530                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 711                        ;
;     -- arithmetic mode                      ; 265                        ;
;                                             ;                            ;
; Total registers*                            ; 1,189 / 11,172 ( 11 % )    ;
;     -- Dedicated logic registers            ; 1,177 / 10,320 ( 11 % )    ;
;     -- I/O registers                        ; 12 / 852 ( 1 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 134 / 645 ( 21 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 61 / 180 ( 34 % )          ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 21 / 46 ( 46 % )           ;
; Total block memory bits                     ; 167,936 / 423,936 ( 40 % ) ;
; Total block memory implementation bits      ; 193,536 / 423,936 ( 46 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 7                          ;
;     -- Global clocks                        ; 7 / 10 ( 70 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 3.1% / 3.1% / 3.2%         ;
; Peak interconnect usage (total/H/V)         ; 9.3% / 9.2% / 9.3%         ;
; Maximum fan-out                             ; 731                        ;
; Highest non-global fan-out                  ; 125                        ;
; Total fan-out                               ; 7756                       ;
; Average fan-out                             ; 2.90                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                 ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                  ; Low                            ; Low                            ;
;                                             ;                     ;                      ;                                ;                                ;
; Total logic elements                        ; 453 / 10320 ( 4 % ) ; 154 / 10320 ( 1 % )  ; 899 / 10320 ( 9 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 132                 ; 63                   ; 134                            ; 0                              ;
;     -- Register only                        ; 85                  ; 22                   ; 423                            ; 0                              ;
;     -- Combinational with a register        ; 236                 ; 69                   ; 342                            ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 94                  ; 56                   ; 195                            ; 0                              ;
;     -- 3 input functions                    ; 92                  ; 36                   ; 145                            ; 0                              ;
;     -- <=2 input functions                  ; 182                 ; 40                   ; 136                            ; 0                              ;
;     -- Register only                        ; 85                  ; 22                   ; 423                            ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Logic elements by mode                      ;                     ;                      ;                                ;                                ;
;     -- normal mode                          ; 199                 ; 124                  ; 388                            ; 0                              ;
;     -- arithmetic mode                      ; 169                 ; 8                    ; 88                             ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Total registers                             ; 333                 ; 91                   ; 765                            ; 0                              ;
;     -- Dedicated logic registers            ; 321 / 10320 ( 3 % ) ; 91 / 10320 ( < 1 % ) ; 765 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 24                  ; 0                    ; 0                              ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 42 / 645 ( 7 % )    ; 13 / 645 ( 2 % )     ; 85 / 645 ( 13 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;                                ;
; Virtual pins                                ; 0                   ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 61                  ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 32768               ; 0                    ; 135168                         ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                    ; 156672                         ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )     ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 4 / 46 ( 8 % )      ; 0 / 46 ( 0 % )       ; 17 / 46 ( 36 % )               ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 6 / 12 ( 50 % )     ; 0 / 12 ( 0 % )       ; 1 / 12 ( 8 % )                 ; 0 / 12 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 6 / 185 ( 3 % )     ; 0 / 185 ( 0 % )      ; 0 / 185 ( 0 % )                ; 0 / 185 ( 0 % )                ;
;                                             ;                     ;                      ;                                ;                                ;
; Connections                                 ;                     ;                      ;                                ;                                ;
;     -- Input Connections                    ; 3                   ; 134                  ; 1059                           ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 102                  ; 832                            ; 0                              ;
;     -- Output Connections                   ; 995                 ; 167                  ; 34                             ; 0                              ;
;     -- Registered Output Connections        ; 16                  ; 167                  ; 0                              ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Internal Connections                        ;                     ;                      ;                                ;                                ;
;     -- Total Connections                    ; 3442                ; 884                  ; 4608                           ; 0                              ;
;     -- Registered Connections               ; 859                 ; 634                  ; 2548                           ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; External Connections                        ;                     ;                      ;                                ;                                ;
;     -- Top                                  ; 4                   ; 123                  ; 871                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 123                 ; 20                   ; 158                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 871                 ; 158                  ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Partition Interface                         ;                     ;                      ;                                ;                                ;
;     -- Input Ports                          ; 32                  ; 45                   ; 168                            ; 0                              ;
;     -- Output Ports                         ; 31                  ; 62                   ; 81                             ; 0                              ;
;     -- Bidir Ports                          ; 2                   ; 0                    ; 0                              ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Registered Ports                            ;                     ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                   ; 4                    ; 39                             ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 29                   ; 67                             ; 0                              ;
;                                             ;                     ;                      ;                                ;                                ;
; Port Connectivity                           ;                     ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                    ; 46                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                    ; 20                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 25                   ; 37                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 30                   ; 51                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 29                   ; 69                             ; 0                              ;
+---------------------------------------------+---------------------+----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; ADC_DOUT[0]   ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[1]   ; G1    ; 1        ; 0            ; 18           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[2]   ; F5    ; 1        ; 0            ; 23           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[3]   ; F2    ; 1        ; 0            ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[4]   ; D1    ; 1        ; 0            ; 21           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[5]   ; F1    ; 1        ; 0            ; 19           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[6]   ; D3    ; 8        ; 1            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT[7]   ; E5    ; 1        ; 0            ; 23           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[0] ; C2    ; 1        ; 0            ; 22           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[1] ; D4    ; 1        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[2] ; C3    ; 8        ; 1            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[3] ; D6    ; 8        ; 3            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[4] ; D5    ; 8        ; 3            ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[5] ; A5    ; 8        ; 7            ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[6] ; C6    ; 8        ; 9            ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; ADC_DOUT_1[7] ; F9    ; 7        ; 23           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Clk           ; E1    ; 1        ; 0            ; 11           ; 7            ; 734                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Key_in[0]     ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Key_in[1]     ; E15   ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Rs232_Rx      ; B5    ; 8        ; 5            ; 24           ; 7            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; Rst_n         ; M16   ; 5        ; 34           ; 12           ; 21           ; 307                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxc       ; M15   ; 5        ; 34           ; 12           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxd[0]    ; E10   ; 7        ; 28           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxd[1]    ; A13   ; 7        ; 30           ; 24           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxd[2]    ; A14   ; 7        ; 28           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxd[3]    ; B13   ; 7        ; 30           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; eth_rxdv      ; A15   ; 7        ; 21           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; in_a          ; L13   ; 5        ; 34           ; 8            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; in_b          ; M12   ; 5        ; 34           ; 2            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_SCLK   ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADC_SCLK_1 ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[0] ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[1] ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[2] ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[3] ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[4] ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[5] ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[6] ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_DIN[7] ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DAC_SCLK   ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Rs232_Tx   ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_gtxc   ; B14   ; 7        ; 28           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_rst_n  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[0] ; C11   ; 7        ; 23           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[1] ; B12   ; 7        ; 25           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[2] ; A12   ; 7        ; 25           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txd[3] ; B11   ; 7        ; 25           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; eth_txen   ; C14   ; 7        ; 32           ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]     ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]     ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led_out    ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[0]   ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[1]   ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[2]   ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[3]   ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[4]   ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[5]   ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[6]   ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; requs[7]   ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                          ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------+
; eth_mdc  ; E11   ; 7        ; 28           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                                            ;
; eth_mdio ; D12   ; 7        ; 30           ; 24           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_oe ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                    ;
+----------+-------------------+-------------------+---------------------+---------------------------+
; Location ; Pin Name          ; Reserved As       ; User Signal Name    ; Pin Type                  ;
+----------+-------------------+-------------------+---------------------+---------------------------+
; F4       ; nSTATUS           ; -                 ; -                   ; Dedicated Programming Pin ;
; H5       ; nCONFIG           ; -                 ; -                   ; Dedicated Programming Pin ;
; H4       ; TDI               ; -                 ; altera_reserved_tdi ; JTAG Pin                  ;
; H3       ; TCK               ; -                 ; altera_reserved_tck ; JTAG Pin                  ;
; J5       ; TMS               ; -                 ; altera_reserved_tms ; JTAG Pin                  ;
; J4       ; TDO               ; -                 ; altera_reserved_tdo ; JTAG Pin                  ;
; J3       ; nCE               ; -                 ; -                   ; Dedicated Programming Pin ;
; H14      ; CONF_DONE         ; -                 ; -                   ; Dedicated Programming Pin ;
; H13      ; MSEL0             ; -                 ; -                   ; Dedicated Programming Pin ;
; H12      ; MSEL1             ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL2             ; -                 ; -                   ; Dedicated Programming Pin ;
; G12      ; MSEL3             ; -                 ; -                   ; Dedicated Programming Pin ;
; A5       ; DIFFIO_T6n, DATA7 ; Use as regular IO ; ADC_DOUT_1[5]       ; Dual Purpose Pin          ;
+----------+-------------------+-------------------+---------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 13 / 17 ( 76 % ) ; 3.3V          ; --           ;
; 2        ; 15 / 19 ( 79 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 4 / 25 ( 16 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 3.3V          ; --           ;
; 7        ; 15 / 26 ( 58 % ) ; 3.3V          ; --           ;
; 8        ; 12 / 26 ( 46 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; led[0]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; led[1]                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; ADC_DOUT_1[5]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; Rs232_Tx                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; eth_txd[2]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; eth_rxd[1]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; eth_rxd[2]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; eth_rxdv                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; ADC_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; led_out                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; Rs232_Rx                        ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; ADC_SCLK_1                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; eth_txd[3]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; eth_txd[1]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; eth_rxd[3]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; eth_gtxc                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; ADC_DOUT_1[0]                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; ADC_DOUT_1[2]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; ADC_DOUT_1[6]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; eth_txd[0]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; eth_txen                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; ADC_DOUT[4]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; ADC_DOUT[6]                     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; ADC_DOUT_1[1]                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; ADC_DOUT_1[4]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; ADC_DOUT_1[3]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; eth_mdio                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; eth_rst_n                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; Clk                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; ADC_DOUT[7]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; eth_rxd[0]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; eth_mdc                         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; Key_in[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; Key_in[0]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; ADC_DOUT[5]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; ADC_DOUT[3]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; requs[0]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; ADC_DOUT[2]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; ADC_DOUT_1[7]                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; ADC_DOUT[1]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; ADC_DOUT[0]                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; requs[1]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; DAC_DIN[0]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; requs[2]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; DAC_DIN[2]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; DAC_DIN[1]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; requs[3]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; requs[5]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; DAC_DIN[4]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; DAC_DIN[3]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; requs[6]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; requs[4]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; requs[7]                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; in_a                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; in_b                            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; eth_rxc                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; Rst_n                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; DAC_DIN[6]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; DAC_DIN[5]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; DAC_SCLK                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; DAC_DIN[7]                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------+
; I/O Assignment Warnings             ;
+------------+------------------------+
; Pin Name   ; Reason                 ;
+------------+------------------------+
; Rs232_Tx   ; Missing drive strength ;
; led[0]     ; Missing drive strength ;
; led[1]     ; Missing drive strength ;
; ADC_SCLK   ; Missing drive strength ;
; ADC_SCLK_1 ; Missing drive strength ;
; DAC_DIN[0] ; Missing drive strength ;
; DAC_DIN[1] ; Missing drive strength ;
; DAC_DIN[2] ; Missing drive strength ;
; DAC_DIN[3] ; Missing drive strength ;
; DAC_DIN[4] ; Missing drive strength ;
; DAC_DIN[5] ; Missing drive strength ;
; DAC_DIN[6] ; Missing drive strength ;
; DAC_DIN[7] ; Missing drive strength ;
; DAC_SCLK   ; Missing drive strength ;
; led_out    ; Missing drive strength ;
; requs[0]   ; Missing drive strength ;
; requs[1]   ; Missing drive strength ;
; requs[2]   ; Missing drive strength ;
; requs[3]   ; Missing drive strength ;
; requs[4]   ; Missing drive strength ;
; requs[5]   ; Missing drive strength ;
; requs[6]   ; Missing drive strength ;
; requs[7]   ; Missing drive strength ;
; eth_gtxc   ; Missing drive strength ;
; eth_txd[0] ; Missing drive strength ;
; eth_txd[1] ; Missing drive strength ;
; eth_txd[2] ; Missing drive strength ;
; eth_txd[3] ; Missing drive strength ;
; eth_txen   ; Missing drive strength ;
; eth_rst_n  ; Missing drive strength ;
; eth_mdc    ; Missing drive strength ;
; eth_mdio   ; Missing drive strength ;
+------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top_level                                                                                                                              ; 1506 (2)    ; 1177 (0)                  ; 12 (12)       ; 167936      ; 21   ; 0            ; 0       ; 0         ; 61   ; 0            ; 329 (2)      ; 530 (0)           ; 647 (0)          ; |top_level                                                                                                                                                                                                                                                                                                                                            ; top_level                         ; work         ;
;    |AD9226_RGMII:AD9226_RGMII|                                                                                                          ; 80 (0)      ; 51 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 51 (0)           ; |top_level|AD9226_RGMII:AD9226_RGMII                                                                                                                                                                                                                                                                                                                  ; AD9226_RGMII                      ; work         ;
;       |gmii_to_rgmii:u_gmii_to_rgmii|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                    ; gmii_to_rgmii                     ; work         ;
;          |ddo_x1:ddo_x1_clk|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                                                  ; ddo_x1                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                ; altddio_out                       ; work         ;
;                |ddio_out_p9j:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                    ; ddio_out_p9j                      ; work         ;
;          |ddo_x1:ddo_x1_inst|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                                                 ; ddo_x1                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                               ; altddio_out                       ; work         ;
;                |ddio_out_p9j:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                   ; ddio_out_p9j                      ; work         ;
;          |ddo_x4:ddo_x4_inst|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                                                 ; ddo_x4                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                               ; altddio_out                       ; work         ;
;                |ddio_out_s9j:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|AD9226_RGMII:AD9226_RGMII|gmii_to_rgmii:u_gmii_to_rgmii|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                                   ; ddio_out_s9j                      ; work         ;
;       |phy_config:phy_config_inst|                                                                                                      ; 80 (63)     ; 51 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (21)      ; 0 (0)             ; 51 (42)          ; |top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst                                                                                                                                                                                                                                                                                       ; phy_config                        ; work         ;
;          |mdio_bit_shift:u_mdio_bit_shift|                                                                                              ; 17 (17)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 9 (9)            ; |top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift                                                                                                                                                                                                                                                       ; mdio_bit_shift                    ; work         ;
;    |CMD:CMD|                                                                                                                            ; 63 (63)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 44 (44)           ; 17 (17)          ; |top_level|CMD:CMD                                                                                                                                                                                                                                                                                                                                    ; CMD                               ; work         ;
;    |DDS:DDS|                                                                                                                            ; 182 (83)    ; 135 (74)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (11)      ; 34 (34)           ; 107 (38)         ; |top_level|DDS:DDS                                                                                                                                                                                                                                                                                                                                    ; DDS                               ; work         ;
;       |DDS_Module:DDS_Module|                                                                                                           ; 99 (99)     ; 61 (61)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 69 (69)          ; |top_level|DDS:DDS|DDS_Module:DDS_Module                                                                                                                                                                                                                                                                                                              ; DDS_Module                        ; work         ;
;          |ddsrom:ddsrom|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom                                                                                                                                                                                                                                                                                                ; ddsrom                            ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ia91:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated                                                                                                                                                                                                                                 ; altsyncram_ia91                   ; work         ;
;    |UART_Byte_Tx:UART_Byte_Tx|                                                                                                          ; 43 (22)     ; 29 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (8)       ; 0 (0)             ; 29 (14)          ; |top_level|UART_Byte_Tx:UART_Byte_Tx                                                                                                                                                                                                                                                                                                                  ; UART_Byte_Tx                      ; work         ;
;       |Tx_Bps_Gen:Tx_Bps_Gen_inst|                                                                                                      ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |top_level|UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst                                                                                                                                                                                                                                                                                       ; Tx_Bps_Gen                        ; work         ;
;    |UART_Tx_Ctrl:UART_Tx_Ctrl|                                                                                                          ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |top_level|UART_Tx_Ctrl:UART_Tx_Ctrl                                                                                                                                                                                                                                                                                                                  ; UART_Tx_Ctrl                      ; work         ;
;    |Uart_Byte_Rx:Uart_Byte_Rx|                                                                                                          ; 81 (65)     ; 48 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (29)      ; 7 (7)             ; 41 (28)          ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx                                                                                                                                                                                                                                                                                                                  ; Uart_Byte_Rx                      ; work         ;
;       |Rx_Bps_Gen:Rx_Bps_Gen|                                                                                                           ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 13 (13)          ; |top_level|Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen                                                                                                                                                                                                                                                                                            ; Rx_Bps_Gen                        ; work         ;
;    |encode:encode|                                                                                                                      ; 19 (19)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |top_level|encode:encode                                                                                                                                                                                                                                                                                                                              ; encode                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 154 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (1)       ; 22 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 153 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 22 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 153 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 22 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 153 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 22 (2)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 150 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 20 (0)            ; 69 (0)           ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 150 (109)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (48)      ; 20 (19)           ; 69 (43)          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; |top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 899 (68)    ; 765 (66)                  ; 0 (0)         ; 135168      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (2)      ; 423 (66)          ; 342 (0)          ; |top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 831 (0)     ; 699 (0)                   ; 0 (0)         ; 135168      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (0)      ; 357 (0)           ; 342 (0)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 831 (246)   ; 699 (216)                 ; 0 (0)         ; 135168      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 132 (32)     ; 357 (157)         ; 342 (57)         ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 78 (76)     ; 76 (76)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 51 (51)           ; 26 (0)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 135168      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ab24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 135168      ; 17   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated                                                                                                                                                 ; altsyncram_ab24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 120 (120)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 23 (23)           ; 50 (50)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 192 (1)     ; 181 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 113 (0)           ; 68 (1)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 165 (0)     ; 165 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 99 (0)            ; 66 (0)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 99 (99)     ; 99 (99)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (96)           ; 3 (3)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 69 (0)      ; 66 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 66 (0)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 22 (12)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 10 (0)            ; 1 (1)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 127 (11)    ; 107 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (11)      ; 1 (0)             ; 108 (0)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 6 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (0)           ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 26 (26)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 26 (26)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 25 (25)          ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+
; Rs232_Tx      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[0]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[1]        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ADC_SCLK      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[1]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ADC_DOUT[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; ADC_DOUT[7]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; ADC_SCLK_1    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[0] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[1] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[2] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[3] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[4] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[5] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[6] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; ADC_DOUT_1[7] ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[0]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[1]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[2]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[3]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[4]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[5]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[6]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_DIN[7]    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DAC_SCLK      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led_out       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxc       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxd[0]    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxd[1]    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxd[2]    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxd[3]    ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_rxdv      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; requs[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[2]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[3]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[4]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[5]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[6]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; requs[7]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; eth_gtxc      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[0]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[1]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[2]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txd[3]    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_txen      ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; eth_rst_n     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Key_in[1]     ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; Key_in[0]     ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; eth_mdc       ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; eth_mdio      ; Bidir    ; --            ; --            ; --                    ; --       ; --   ;
; Clk           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; Rst_n         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; in_a          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; in_b          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; Rs232_Rx      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
+---------------+----------+---------------+---------------+-----------------------+----------+------+


+--------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                   ;
+--------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------+-------------------+---------+
; ADC_DOUT[0]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]           ; 0                 ; 6       ;
; ADC_DOUT[1]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]~feeder ; 1                 ; 6       ;
; ADC_DOUT[2]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder    ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder ; 0                 ; 6       ;
; ADC_DOUT[3]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder    ; 0                 ; 6       ;
; ADC_DOUT[4]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]           ; 0                 ; 6       ;
; ADC_DOUT[5]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]           ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder ; 0                 ; 6       ;
; ADC_DOUT[6]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]        ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]           ; 0                 ; 6       ;
; ADC_DOUT[7]                                                        ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]           ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder ; 1                 ; 6       ;
; ADC_DOUT_1[0]                                                      ;                   ;         ;
; ADC_DOUT_1[1]                                                      ;                   ;         ;
; ADC_DOUT_1[2]                                                      ;                   ;         ;
; ADC_DOUT_1[3]                                                      ;                   ;         ;
; ADC_DOUT_1[4]                                                      ;                   ;         ;
; ADC_DOUT_1[5]                                                      ;                   ;         ;
; ADC_DOUT_1[6]                                                      ;                   ;         ;
; ADC_DOUT_1[7]                                                      ;                   ;         ;
; eth_rxc                                                            ;                   ;         ;
; eth_rxd[0]                                                         ;                   ;         ;
; eth_rxd[1]                                                         ;                   ;         ;
; eth_rxd[2]                                                         ;                   ;         ;
; eth_rxd[3]                                                         ;                   ;         ;
; eth_rxdv                                                           ;                   ;         ;
; Key_in[1]                                                          ;                   ;         ;
; Key_in[0]                                                          ;                   ;         ;
; eth_mdc                                                            ;                   ;         ;
; eth_mdio                                                           ;                   ;         ;
; Clk                                                                ;                   ;         ;
; Rst_n                                                              ;                   ;         ;
; in_a                                                               ;                   ;         ;
;      - encode:encode|position[7]~0                                 ; 0                 ; 6       ;
;      - encode:encode|position[0]~1                                 ; 0                 ; 6       ;
;      - encode:encode|state.00~0                                    ; 0                 ; 6       ;
;      - encode:encode|state.00~1                                    ; 0                 ; 6       ;
; in_b                                                               ;                   ;         ;
;      - encode:encode|position[7]~0                                 ; 0                 ; 6       ;
;      - encode:encode|position[0]~1                                 ; 0                 ; 6       ;
;      - encode:encode|state.00~0                                    ; 0                 ; 6       ;
;      - encode:encode|state.00~1                                    ; 0                 ; 6       ;
; Rs232_Rx                                                           ;                   ;         ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add4~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add7~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add5~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Selector10~1                      ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add8~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add1~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add6~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add2~0                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add4~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add7~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add5~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Selector11~0                      ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add8~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add1~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add6~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Add2~1                            ; 1                 ; 6       ;
;      - Uart_Byte_Rx:Uart_Byte_Rx|Rs232_Rx0                         ; 1                 ; 6       ;
+--------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|LessThan0~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y20_N2  ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|LessThan1~2                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y19_N6  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|LessThan2~4                                                                                                                                                                                                                                                                                            ; LCCOMB_X31_Y19_N16 ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk                                                                                                                                                                                                                                                                                                ; FF_X29_Y20_N1      ; 30      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|cnt[2]~19                                                                                                                                                                                                                                                              ; LCCOMB_X31_Y21_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdio_bit_shift:u_mdio_bit_shift|mdio_oe                                                                                                                                                                                                                                                                ; FF_X31_Y21_N17     ; 2       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|start                                                                                                                                                                                                                                                                                                  ; FF_X30_Y21_N25     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|CMD_Valid                                                                                                                                                                                                                                                                                                                                           ; FF_X11_Y15_N15     ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[0]~2                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y13_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[23]~1                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y13_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CMD:CMD|reg_CMD_DATA[8]~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y13_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Clk                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 731     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; DDS:DDS|DDS_Module:DDS_Module|EN_1                                                                                                                                                                                                                                                                                                                          ; FF_X21_Y13_N31     ; 58      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|always1~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y12_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|always2~1                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y12_N8  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|always5~0                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y12_N12 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|reg_Fword_H[15]~3                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y12_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; DDS:DDS|uart_Sample_Cnt[13]~19                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X17_Y13_N6  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Rst_n                                                                                                                                                                                                                                                                                                                                                       ; PIN_M16            ; 307     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|Equal0~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y12_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|Tx_Bps_Gen:Tx_Bps_Gen_inst|Count[11]~15                                                                                                                                                                                                                                                                                           ; LCCOMB_X12_Y11_N22 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_Byte_Tx:UART_Byte_Tx|always2~1                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y12_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[0][1]~17                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y17_N10  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[1][1]~21                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y15_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[2][1]~13                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y15_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[3][1]~5                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X10_Y15_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[4][1]~11                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y19_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[5][1]~19                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y19_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[6][1]~7                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X9_Y17_N20  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Data_Tmp[7][1]~22                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X10_Y15_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Count[7]~12                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y21_N4   ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Bps_Gen:Rx_Bps_Gen|Sample_Clk                                                                                                                                                                                                                                                                                                  ; FF_X9_Y21_N1       ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Rx_Done                                                                                                                                                                                                                                                                                                                           ; FF_X11_Y15_N17     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[3]                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y15_N31     ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[4]                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y15_N29     ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[5]                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y15_N11     ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|Sample_Clk_Cnt[6]                                                                                                                                                                                                                                                                                                                 ; FF_X11_Y15_N27     ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Uart_Byte_Rx:Uart_Byte_Rx|always4~0                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y15_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 454     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; encode:encode|position[7]~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y12_N10 ; 7       ; Latch enable               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; encode:encode|state.00~1                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X12_Y12_N4  ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X16_Y18_N9      ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X18_Y20_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X18_Y20_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X16_Y19_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X16_Y20_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X16_Y20_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X16_Y20_N27     ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X16_Y20_N5      ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X16_Y20_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13              ; LCCOMB_X18_Y21_N10 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~14              ; LCCOMB_X18_Y20_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X16_Y19_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X18_Y20_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X19_Y20_N8  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X18_Y20_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X16_Y18_N3      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X16_Y18_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X16_Y19_N21     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X16_Y19_N1      ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X16_Y18_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X13_Y19_N17     ; 34      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X16_Y20_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X14_Y17_N6  ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X14_Y17_N14 ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X14_Y17_N11     ; 20      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X16_Y17_N10 ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X13_Y20_N0  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X13_Y20_N2  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X19_Y19_N5      ; 268     ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~1                                                                                                                                                                                               ; LCCOMB_X13_Y18_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                  ; LCCOMB_X16_Y17_N20 ; 26      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X16_Y17_N14 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X23_Y19_N28 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X19_Y19_N18 ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated|counter_reg_bit[5]~0                                                         ; LCCOMB_X24_Y20_N14 ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X23_Y19_N24 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X19_Y19_N8  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X24_Y20_N2  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~8                                                                                                                                                                                                              ; LCCOMB_X26_Y19_N20 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~9                                                                                                                                                                                                              ; LCCOMB_X26_Y19_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X26_Y19_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y16_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]~34                                                                                                                                                                                                                           ; LCCOMB_X14_Y19_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X14_Y18_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X14_Y19_N30 ; 125     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|LessThan2~4                                                      ; LCCOMB_X31_Y19_N16 ; 9       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk                                                          ; FF_X29_Y20_N1      ; 30      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; Clk                                                                                                                   ; PIN_E1             ; 731     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Rst_n                                                                                                                 ; PIN_M16            ; 307     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y12_N0     ; 454     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; encode:encode|position[7]~0                                                                                           ; LCCOMB_X12_Y12_N10 ; 7       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X19_Y19_N5      ; 268     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; ROM              ; Single Clock ; 4096         ; 10           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 40960  ; 4096                        ; 8                           ; --                          ; --                          ; 32768               ; 4    ; sin_4k.mif ; M9K_X15_Y10_N0, M9K_X15_Y9_N0, M9K_X15_Y8_N0, M9K_X15_Y11_N0                                                                                                                                                                                                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ab24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4096         ; 33           ; 4096         ; 33           ; yes                    ; no                      ; yes                    ; no                      ; 135168 ; 4096                        ; 33                          ; 4096                        ; 33                          ; 135168              ; 17   ; None       ; M9K_X15_Y15_N0, M9K_X15_Y19_N0, M9K_X15_Y20_N0, M9K_X15_Y16_N0, M9K_X27_Y14_N0, M9K_X15_Y14_N0, M9K_X15_Y13_N0, M9K_X15_Y17_N0, M9K_X27_Y16_N0, M9K_X27_Y20_N0, M9K_X27_Y21_N0, M9K_X15_Y18_N0, M9K_X27_Y19_N0, M9K_X27_Y15_N0, M9K_X27_Y18_N0, M9K_X27_Y17_N0, M9K_X27_Y13_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_level|DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;8;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;16;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;24;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;32;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;40;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;48;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;56;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;64;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;72;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;80;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;88;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;96;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;104;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;112;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;120;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;128;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;136;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;144;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;152;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;160;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;168;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;176;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;184;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;192;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;200;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;208;(1000001000) (1010) (520) (208)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;216;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;224;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;232;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;240;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;248;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;256;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;264;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;272;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;280;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;288;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;296;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;304;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;312;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;320;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;328;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;
;336;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;
;344;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;352;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;360;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;368;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;376;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;384;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;392;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;400;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;
;408;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;416;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;424;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;432;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;440;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;448;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;456;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;
;464;(0111100100) (744) (484) (1E4)    ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;
;472;(0111100000) (740) (480) (1E0)    ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;
;480;(0111011100) (734) (476) (1DC)    ;(0111011100) (734) (476) (1DC)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;
;488;(0111011000) (730) (472) (1D8)    ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;
;496;(0111010000) (720) (464) (1D0)    ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;
;504;(0111001100) (714) (460) (1CC)    ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;512;(0111001000) (710) (456) (1C8)    ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;
;520;(0111000100) (704) (452) (1C4)    ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;
;528;(0111000000) (700) (448) (1C0)    ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;
;536;(0110111000) (670) (440) (1B8)    ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110110100) (664) (436) (1B4)   ;
;544;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;
;552;(0110110000) (660) (432) (1B0)    ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;
;560;(0110101100) (654) (428) (1AC)    ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;
;568;(0110101000) (650) (424) (1A8)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;576;(0110100100) (644) (420) (1A4)    ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;
;584;(0110100000) (640) (416) (1A0)    ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;
;592;(0110011100) (634) (412) (19C)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;600;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;608;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;616;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;624;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;632;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;640;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;648;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;656;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;664;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;672;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;
;680;(0110001100) (614) (396) (18C)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;688;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;696;(0110010000) (620) (400) (190)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;704;(0110010100) (624) (404) (194)    ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;
;712;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;
;720;(0110011100) (634) (412) (19C)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;
;728;(0110100000) (640) (416) (1A0)    ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;736;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;
;744;(0110101100) (654) (428) (1AC)    ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;(0110110000) (660) (432) (1B0)   ;
;752;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;
;760;(0110111000) (670) (440) (1B8)    ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;
;768;(0111000000) (700) (448) (1C0)    ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;776;(0111001000) (710) (456) (1C8)    ;(0111001000) (710) (456) (1C8)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;
;784;(0111010000) (720) (464) (1D0)    ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;
;792;(0111011100) (734) (476) (1DC)    ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;
;800;(0111100100) (744) (484) (1E4)    ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;808;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;816;(0111111000) (770) (504) (1F8)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;
;824;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;832;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;
;840;(1000011100) (1034) (540) (21C)    ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;
;848;(1000101000) (1050) (552) (228)    ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;
;856;(1000110100) (1064) (564) (234)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;
;864;(1001000000) (1100) (576) (240)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;872;(1001001100) (1114) (588) (24C)    ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;880;(1001011000) (1130) (600) (258)    ;(1001011000) (1130) (600) (258)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;888;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;
;896;(1001110000) (1160) (624) (270)    ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001111000) (1170) (632) (278)   ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;
;904;(1001111100) (1174) (636) (27C)    ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1010000100) (1204) (644) (284)   ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;
;912;(1010001000) (1210) (648) (288)    ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;
;920;(1010010100) (1224) (660) (294)    ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;(1010011000) (1230) (664) (298)   ;(1010011000) (1230) (664) (298)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;
;928;(1010100000) (1240) (672) (2A0)    ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;
;936;(1010101000) (1250) (680) (2A8)    ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110100) (1264) (692) (2B4)   ;
;944;(1010110100) (1264) (692) (2B4)    ;(1010110100) (1264) (692) (2B4)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;
;952;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;
;960;(1011001000) (1310) (712) (2C8)    ;(1011001000) (1310) (712) (2C8)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;
;968;(1011010000) (1320) (720) (2D0)    ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;976;(1011011100) (1334) (732) (2DC)    ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;
;984;(1011100000) (1340) (736) (2E0)    ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;
;992;(1011101000) (1350) (744) (2E8)    ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;
;1000;(1011110000) (1360) (752) (2F0)    ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;
;1008;(1011110100) (1364) (756) (2F4)    ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;
;1016;(1011111000) (1370) (760) (2F8)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;
;1024;(1011111100) (1374) (764) (2FC)    ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1032;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1040;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1048;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1056;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;
;1064;(1100000000) (1400) (768) (300)    ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;
;1072;(1011111100) (1374) (764) (2FC)    ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111100) (1374) (764) (2FC)   ;(1011111000) (1370) (760) (2F8)   ;
;1080;(1011111000) (1370) (760) (2F8)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;
;1088;(1011110100) (1364) (756) (2F4)    ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;
;1096;(1011110000) (1360) (752) (2F0)    ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;
;1104;(1011101000) (1350) (744) (2E8)    ;(1011101000) (1350) (744) (2E8)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;
;1112;(1011100000) (1340) (736) (2E0)    ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;1120;(1011010100) (1324) (724) (2D4)    ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011010000) (1320) (720) (2D0)   ;(1011001100) (1314) (716) (2CC)   ;
;1128;(1011001100) (1314) (716) (2CC)    ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;(1011000000) (1300) (704) (2C0)   ;
;1136;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010110100) (1264) (692) (2B4)   ;
;1144;(1010110100) (1264) (692) (2B4)    ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;(1010101100) (1254) (684) (2AC)   ;(1010101100) (1254) (684) (2AC)   ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;
;1152;(1010101000) (1250) (680) (2A8)    ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;(1010011000) (1230) (664) (298)   ;
;1160;(1010011000) (1230) (664) (298)    ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010000) (1220) (656) (290)   ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;
;1168;(1010001000) (1210) (648) (288)    ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;(1010000100) (1204) (644) (284)   ;(1010000000) (1200) (640) (280)   ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;(1001111100) (1174) (636) (27C)   ;
;1176;(1001111000) (1170) (632) (278)    ;(1001111000) (1170) (632) (278)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;
;1184;(1001101000) (1150) (616) (268)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011000) (1130) (600) (258)   ;
;1192;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;
;1200;(1001000100) (1104) (580) (244)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;
;1208;(1000110000) (1060) (560) (230)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;1216;(1000011100) (1034) (540) (21C)    ;(1000011100) (1034) (540) (21C)   ;(1000011000) (1030) (536) (218)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;1224;(1000001000) (1010) (520) (208)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;1232;(0111110100) (764) (500) (1F4)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;
;1240;(0111100000) (740) (480) (1E0)    ;(0111011100) (734) (476) (1DC)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;
;1248;(0111001100) (714) (460) (1CC)    ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111000) (670) (440) (1B8)   ;
;1256;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100100) (644) (420) (1A4)   ;
;1264;(0110100000) (640) (416) (1A0)    ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;
;1272;(0110001100) (614) (396) (18C)    ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000000) (600) (384) (180)   ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;
;1280;(0101110100) (564) (372) (174)    ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;
;1288;(0101100000) (540) (352) (160)    ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;
;1296;(0101001100) (514) (332) (14C)    ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101000100) (504) (324) (144)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;
;1304;(0100111000) (470) (312) (138)    ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101000) (450) (296) (128)   ;(0100100100) (444) (292) (124)   ;
;1312;(0100100100) (444) (292) (124)    ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010000) (420) (272) (110)   ;
;1320;(0100010000) (420) (272) (110)    ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;1328;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011110100) (364) (244) (F4)   ;(0011110000) (360) (240) (F0)   ;(0011110000) (360) (240) (F0)   ;(0011101100) (354) (236) (EC)   ;
;1336;(0011101100) (354) (236) (EC)    ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011100000) (340) (224) (E0)   ;(0011011100) (334) (220) (DC)   ;(0011011100) (334) (220) (DC)   ;
;1344;(0011011000) (330) (216) (D8)    ;(0011011000) (330) (216) (D8)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011010000) (320) (208) (D0)   ;(0011010000) (320) (208) (D0)   ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;
;1352;(0011001000) (310) (200) (C8)    ;(0011001000) (310) (200) (C8)   ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0010111100) (274) (188) (BC)   ;(0010111100) (274) (188) (BC)   ;
;1360;(0010111100) (274) (188) (BC)    ;(0010111000) (270) (184) (B8)   ;(0010111000) (270) (184) (B8)   ;(0010110100) (264) (180) (B4)   ;(0010110100) (264) (180) (B4)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010101100) (254) (172) (AC)   ;
;1368;(0010101100) (254) (172) (AC)    ;(0010101100) (254) (172) (AC)   ;(0010101000) (250) (168) (A8)   ;(0010101000) (250) (168) (A8)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;
;1376;(0010100000) (240) (160) (A0)    ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;
;1384;(0010010100) (224) (148) (94)    ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010010000) (220) (144) (90)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001000) (210) (136) (88)   ;
;1392;(0010001000) (210) (136) (88)    ;(0010001000) (210) (136) (88)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;
;1400;(0010000000) (200) (128) (80)    ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;
;1408;(0001111000) (170) (120) (78)    ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;
;1416;(0001110000) (160) (112) (70)    ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;1424;(0001101100) (154) (108) (6C)    ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1432;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001100100) (144) (100) (64)   ;
;1440;(0001100100) (144) (100) (64)    ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;
;1448;(0001100100) (144) (100) (64)    ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001100100) (144) (100) (64)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1456;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;
;1464;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;1472;(0001101100) (154) (108) (6C)    ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110100) (164) (116) (74)   ;
;1480;(0001110100) (164) (116) (74)    ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001111100) (174) (124) (7C)   ;
;1488;(0001111100) (174) (124) (7C)    ;(0001111100) (174) (124) (7C)   ;(0001111100) (174) (124) (7C)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000100) (204) (132) (84)   ;
;1496;(0010000100) (204) (132) (84)    ;(0010000100) (204) (132) (84)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;
;1504;(0010010000) (220) (144) (90)    ;(0010010000) (220) (144) (90)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;(0010011000) (230) (152) (98)   ;
;1512;(0010011100) (234) (156) (9C)    ;(0010011100) (234) (156) (9C)   ;(0010100000) (240) (160) (A0)   ;(0010100000) (240) (160) (A0)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010101000) (250) (168) (A8)   ;
;1520;(0010101000) (250) (168) (A8)    ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010110100) (264) (180) (B4)   ;(0010110100) (264) (180) (B4)   ;(0010111000) (270) (184) (B8)   ;
;1528;(0010111000) (270) (184) (B8)    ;(0010111100) (274) (188) (BC)   ;(0010111100) (274) (188) (BC)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0011000100) (304) (196) (C4)   ;(0011000100) (304) (196) (C4)   ;(0011001000) (310) (200) (C8)   ;
;1536;(0011001000) (310) (200) (C8)    ;(0011001100) (314) (204) (CC)   ;(0011001100) (314) (204) (CC)   ;(0011010000) (320) (208) (D0)   ;(0011010100) (324) (212) (D4)   ;(0011010100) (324) (212) (D4)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;
;1544;(0011011100) (334) (220) (DC)    ;(0011011100) (334) (220) (DC)   ;(0011100000) (340) (224) (E0)   ;(0011100100) (344) (228) (E4)   ;(0011100100) (344) (228) (E4)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011101100) (354) (236) (EC)   ;
;1552;(0011110000) (360) (240) (F0)    ;(0011110000) (360) (240) (F0)   ;(0011110100) (364) (244) (F4)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;1560;(0100000100) (404) (260) (104)    ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010100) (424) (276) (114)   ;(0100011000) (430) (280) (118)   ;
;1568;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;
;1576;(0100110000) (460) (304) (130)    ;(0100110100) (464) (308) (134)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;
;1584;(0101001000) (510) (328) (148)    ;(0101001100) (514) (332) (14C)   ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;
;1592;(0101100000) (540) (352) (160)    ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;
;1600;(0101111100) (574) (380) (17C)    ;(0110000000) (600) (384) (180)   ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;(0110001000) (610) (392) (188)   ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;
;1608;(0110010100) (624) (404) (194)    ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;
;1616;(0110110000) (660) (432) (1B0)    ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;
;1624;(0111001100) (714) (460) (1CC)    ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;
;1632;(0111101000) (750) (488) (1E8)    ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;
;1640;(1000000100) (1004) (516) (204)    ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;
;1648;(1000100000) (1040) (544) (220)    ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;1656;(1000111100) (1074) (572) (23C)    ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;
;1664;(1001011000) (1130) (600) (258)    ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100100) (1144) (612) (264)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;
;1672;(1001111000) (1170) (632) (278)    ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;
;1680;(1010010100) (1224) (660) (294)    ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;(1010011100) (1234) (668) (29C)   ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101100) (1254) (684) (2AC)   ;
;1688;(1010110000) (1260) (688) (2B0)    ;(1010110000) (1260) (688) (2B0)   ;(1010110100) (1264) (692) (2B4)   ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;
;1696;(1011001000) (1310) (712) (2C8)    ;(1011001100) (1314) (716) (2CC)   ;(1011010000) (1320) (720) (2D0)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;
;1704;(1011100100) (1344) (740) (2E4)    ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;(1011111100) (1374) (764) (2FC)   ;
;1712;(1011111100) (1374) (764) (2FC)    ;(1100000000) (1400) (768) (300)   ;(1100000100) (1404) (772) (304)   ;(1100001000) (1410) (776) (308)   ;(1100001100) (1414) (780) (30C)   ;(1100001100) (1414) (780) (30C)   ;(1100010000) (1420) (784) (310)   ;(1100010100) (1424) (788) (314)   ;
;1720;(1100011000) (1430) (792) (318)    ;(1100011100) (1434) (796) (31C)   ;(1100011100) (1434) (796) (31C)   ;(1100100000) (1440) (800) (320)   ;(1100100100) (1444) (804) (324)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100101100) (1454) (812) (32C)   ;
;1728;(1100110000) (1460) (816) (330)    ;(1100110100) (1464) (820) (334)   ;(1100110100) (1464) (820) (334)   ;(1100111000) (1470) (824) (338)   ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1101000000) (1500) (832) (340)   ;(1101000100) (1504) (836) (344)   ;
;1736;(1101001000) (1510) (840) (348)    ;(1101001000) (1510) (840) (348)   ;(1101001100) (1514) (844) (34C)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;(1101010100) (1524) (852) (354)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;
;1744;(1101011100) (1534) (860) (35C)    ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101100100) (1544) (868) (364)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101100) (1554) (876) (36C)   ;(1101110000) (1560) (880) (370)   ;
;1752;(1101110000) (1560) (880) (370)    ;(1101110100) (1564) (884) (374)   ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1110000000) (1600) (896) (380)   ;(1110000100) (1604) (900) (384)   ;
;1760;(1110000100) (1604) (900) (384)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110010000) (1620) (912) (390)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;1768;(1110011000) (1630) (920) (398)    ;(1110011000) (1630) (920) (398)   ;(1110011100) (1634) (924) (39C)   ;(1110011100) (1634) (924) (39C)   ;(1110100000) (1640) (928) (3A0)   ;(1110100000) (1640) (928) (3A0)   ;(1110100100) (1644) (932) (3A4)   ;(1110100100) (1644) (932) (3A4)   ;
;1776;(1110101000) (1650) (936) (3A8)    ;(1110101000) (1650) (936) (3A8)   ;(1110101100) (1654) (940) (3AC)   ;(1110101100) (1654) (940) (3AC)   ;(1110110000) (1660) (944) (3B0)   ;(1110110000) (1660) (944) (3B0)   ;(1110110100) (1664) (948) (3B4)   ;(1110110100) (1664) (948) (3B4)   ;
;1784;(1110111000) (1670) (952) (3B8)    ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110111100) (1674) (956) (3BC)   ;(1110111100) (1674) (956) (3BC)   ;(1111000000) (1700) (960) (3C0)   ;(1111000000) (1700) (960) (3C0)   ;(1111000100) (1704) (964) (3C4)   ;
;1792;(1111000100) (1704) (964) (3C4)    ;(1111000100) (1704) (964) (3C4)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111001100) (1714) (972) (3CC)   ;(1111001100) (1714) (972) (3CC)   ;(1111010000) (1720) (976) (3D0)   ;
;1800;(1111010000) (1720) (976) (3D0)    ;(1111010000) (1720) (976) (3D0)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;
;1808;(1111011000) (1730) (984) (3D8)    ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;
;1816;(1111100000) (1740) (992) (3E0)    ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;
;1824;(1111101000) (1750) (1000) (3E8)    ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;
;1832;(1111101100) (1754) (1004) (3EC)    ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1840;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1848;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;(1111110000) (1760) (1008) (3F0)   ;
;1856;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;
;1864;(1111101100) (1754) (1004) (3EC)    ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;(1111101000) (1750) (1000) (3E8)   ;
;1872;(1111101000) (1750) (1000) (3E8)    ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100100) (1744) (996) (3E4)   ;(1111100000) (1740) (992) (3E0)   ;(1111100000) (1740) (992) (3E0)   ;
;1880;(1111100000) (1740) (992) (3E0)    ;(1111100000) (1740) (992) (3E0)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011100) (1734) (988) (3DC)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;(1111011000) (1730) (984) (3D8)   ;
;1888;(1111011000) (1730) (984) (3D8)    ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010100) (1724) (980) (3D4)   ;(1111010000) (1720) (976) (3D0)   ;(1111010000) (1720) (976) (3D0)   ;(1111010000) (1720) (976) (3D0)   ;(1111001100) (1714) (972) (3CC)   ;
;1896;(1111001100) (1714) (972) (3CC)    ;(1111001100) (1714) (972) (3CC)   ;(1111001000) (1710) (968) (3C8)   ;(1111001000) (1710) (968) (3C8)   ;(1111000100) (1704) (964) (3C4)   ;(1111000100) (1704) (964) (3C4)   ;(1111000100) (1704) (964) (3C4)   ;(1111000000) (1700) (960) (3C0)   ;
;1904;(1111000000) (1700) (960) (3C0)    ;(1110111100) (1674) (956) (3BC)   ;(1110111100) (1674) (956) (3BC)   ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110111000) (1670) (952) (3B8)   ;(1110110100) (1664) (948) (3B4)   ;(1110110100) (1664) (948) (3B4)   ;
;1912;(1110110000) (1660) (944) (3B0)    ;(1110110000) (1660) (944) (3B0)   ;(1110101100) (1654) (940) (3AC)   ;(1110101100) (1654) (940) (3AC)   ;(1110101000) (1650) (936) (3A8)   ;(1110101000) (1650) (936) (3A8)   ;(1110100100) (1644) (932) (3A4)   ;(1110100100) (1644) (932) (3A4)   ;
;1920;(1110100000) (1640) (928) (3A0)    ;(1110100000) (1640) (928) (3A0)   ;(1110011100) (1634) (924) (39C)   ;(1110011100) (1634) (924) (39C)   ;(1110011000) (1630) (920) (398)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010000) (1620) (912) (390)   ;
;1928;(1110010000) (1620) (912) (390)    ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001000) (1610) (904) (388)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;
;1936;(1101111100) (1574) (892) (37C)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101110100) (1564) (884) (374)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101101100) (1554) (876) (36C)   ;(1101101000) (1550) (872) (368)   ;
;1944;(1101101000) (1550) (872) (368)    ;(1101100100) (1544) (868) (364)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101011100) (1534) (860) (35C)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101010100) (1524) (852) (354)   ;
;1952;(1101010000) (1520) (848) (350)    ;(1101010000) (1520) (848) (350)   ;(1101001100) (1514) (844) (34C)   ;(1101001000) (1510) (840) (348)   ;(1101000100) (1504) (836) (344)   ;(1101000100) (1504) (836) (344)   ;(1101000000) (1500) (832) (340)   ;(1100111100) (1474) (828) (33C)   ;
;1960;(1100111000) (1470) (824) (338)    ;(1100111000) (1470) (824) (338)   ;(1100110100) (1464) (820) (334)   ;(1100110000) (1460) (816) (330)   ;(1100101100) (1454) (812) (32C)   ;(1100101100) (1454) (812) (32C)   ;(1100101000) (1450) (808) (328)   ;(1100100100) (1444) (804) (324)   ;
;1968;(1100100000) (1440) (800) (320)    ;(1100011100) (1434) (796) (31C)   ;(1100011100) (1434) (796) (31C)   ;(1100011000) (1430) (792) (318)   ;(1100010100) (1424) (788) (314)   ;(1100010000) (1420) (784) (310)   ;(1100001100) (1414) (780) (30C)   ;(1100001000) (1410) (776) (308)   ;
;1976;(1100001000) (1410) (776) (308)    ;(1100000100) (1404) (772) (304)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;
;1984;(1011101100) (1354) (748) (2EC)    ;(1011101000) (1350) (744) (2E8)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011010100) (1324) (724) (2D4)   ;
;1992;(1011010000) (1320) (720) (2D0)    ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;
;2000;(1010110100) (1264) (692) (2B4)    ;(1010110000) (1260) (688) (2B0)   ;(1010101100) (1254) (684) (2AC)   ;(1010101000) (1250) (680) (2A8)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011000) (1230) (664) (298)   ;
;2008;(1010010100) (1224) (660) (294)    ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;
;2016;(1001111000) (1170) (632) (278)    ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;
;2024;(1001011000) (1130) (600) (258)    ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;
;2032;(1000111000) (1070) (568) (238)    ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;
;2040;(1000011100) (1034) (540) (21C)    ;(1000011000) (1030) (536) (218)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000000100) (1004) (516) (204)   ;(1000000000) (1000) (512) (200)   ;
;2048;(0111111100) (774) (508) (1FC)    ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;
;2056;(0111011100) (734) (476) (1DC)    ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;
;2064;(0110111100) (674) (444) (1BC)    ;(0110111000) (670) (440) (1B8)   ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;(0110100000) (640) (416) (1A0)   ;
;2072;(0110011100) (634) (412) (19C)    ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;
;2080;(0110000000) (600) (384) (180)    ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;
;2088;(0101100000) (540) (352) (160)    ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;(0101001000) (510) (328) (148)   ;
;2096;(0101000100) (504) (324) (144)    ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;
;2104;(0100101000) (450) (296) (128)    ;(0100100100) (444) (292) (124)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;
;2112;(0100001100) (414) (268) (10C)    ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011110100) (364) (244) (F4)   ;
;2120;(0011110000) (360) (240) (F0)    ;(0011101100) (354) (236) (EC)   ;(0011101000) (350) (232) (E8)   ;(0011101000) (350) (232) (E8)   ;(0011100100) (344) (228) (E4)   ;(0011100000) (340) (224) (E0)   ;(0011011100) (334) (220) (DC)   ;(0011011000) (330) (216) (D8)   ;
;2128;(0011011000) (330) (216) (D8)    ;(0011010100) (324) (212) (D4)   ;(0011010000) (320) (208) (D0)   ;(0011001100) (314) (204) (CC)   ;(0011001000) (310) (200) (C8)   ;(0011001000) (310) (200) (C8)   ;(0011000100) (304) (196) (C4)   ;(0011000000) (300) (192) (C0)   ;
;2136;(0010111100) (274) (188) (BC)    ;(0010111100) (274) (188) (BC)   ;(0010111000) (270) (184) (B8)   ;(0010110100) (264) (180) (B4)   ;(0010110000) (260) (176) (B0)   ;(0010110000) (260) (176) (B0)   ;(0010101100) (254) (172) (AC)   ;(0010101000) (250) (168) (A8)   ;
;2144;(0010101000) (250) (168) (A8)    ;(0010100100) (244) (164) (A4)   ;(0010100000) (240) (160) (A0)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;(0010011000) (230) (152) (98)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;
;2152;(0010010000) (220) (144) (90)    ;(0010001100) (214) (140) (8C)   ;(0010001100) (214) (140) (8C)   ;(0010001000) (210) (136) (88)   ;(0010000100) (204) (132) (84)   ;(0010000100) (204) (132) (84)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;
;2160;(0001111100) (174) (124) (7C)    ;(0001111000) (170) (120) (78)   ;(0001111000) (170) (120) (78)   ;(0001110100) (164) (116) (74)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001101100) (154) (108) (6C)   ;(0001101100) (154) (108) (6C)   ;
;2168;(0001101000) (150) (104) (68)    ;(0001101000) (150) (104) (68)   ;(0001100100) (144) (100) (64)   ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;(0001011100) (134) (92) (5C)   ;(0001011100) (134) (92) (5C)   ;(0001011000) (130) (88) (58)   ;
;2176;(0001011000) (130) (88) (58)    ;(0001010100) (124) (84) (54)   ;(0001010100) (124) (84) (54)   ;(0001010000) (120) (80) (50)   ;(0001010000) (120) (80) (50)   ;(0001001100) (114) (76) (4C)   ;(0001001100) (114) (76) (4C)   ;(0001001000) (110) (72) (48)   ;
;2184;(0001001000) (110) (72) (48)    ;(0001000100) (104) (68) (44)   ;(0001000100) (104) (68) (44)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;
;2192;(0000111000) (70) (56) (38)    ;(0000111000) (70) (56) (38)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;
;2200;(0000101100) (54) (44) (2C)    ;(0000101100) (54) (44) (2C)   ;(0000101100) (54) (44) (2C)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;
;2208;(0000100100) (44) (36) (24)    ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;
;2216;(0000011000) (30) (24) (18)    ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;
;2224;(0000010100) (24) (20) (14)    ;(0000010100) (24) (20) (14)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;
;2232;(0000010000) (20) (16) (10)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2240;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2248;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2256;(0000001100) (14) (12) (0C)    ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;
;2264;(0000001100) (14) (12) (0C)    ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010000) (20) (16) (10)   ;(0000010100) (24) (20) (14)   ;
;2272;(0000010100) (24) (20) (14)    ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000010100) (24) (20) (14)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;(0000011000) (30) (24) (18)   ;
;2280;(0000011000) (30) (24) (18)    ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000011100) (34) (28) (1C)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;(0000100000) (40) (32) (20)   ;
;2288;(0000100000) (40) (32) (20)    ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;(0000100100) (44) (36) (24)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101000) (50) (40) (28)   ;(0000101100) (54) (44) (2C)   ;
;2296;(0000101100) (54) (44) (2C)    ;(0000101100) (54) (44) (2C)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110000) (60) (48) (30)   ;(0000110100) (64) (52) (34)   ;(0000110100) (64) (52) (34)   ;(0000111000) (70) (56) (38)   ;
;2304;(0000111000) (70) (56) (38)    ;(0000111000) (70) (56) (38)   ;(0000111100) (74) (60) (3C)   ;(0000111100) (74) (60) (3C)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000000) (100) (64) (40)   ;(0001000100) (104) (68) (44)   ;
;2312;(0001000100) (104) (68) (44)    ;(0001001000) (110) (72) (48)   ;(0001001000) (110) (72) (48)   ;(0001001100) (114) (76) (4C)   ;(0001001100) (114) (76) (4C)   ;(0001010000) (120) (80) (50)   ;(0001010000) (120) (80) (50)   ;(0001010100) (124) (84) (54)   ;
;2320;(0001010100) (124) (84) (54)    ;(0001011000) (130) (88) (58)   ;(0001011000) (130) (88) (58)   ;(0001011100) (134) (92) (5C)   ;(0001011100) (134) (92) (5C)   ;(0001100000) (140) (96) (60)   ;(0001100000) (140) (96) (60)   ;(0001100100) (144) (100) (64)   ;
;2328;(0001100100) (144) (100) (64)    ;(0001101000) (150) (104) (68)   ;(0001101000) (150) (104) (68)   ;(0001101100) (154) (108) (6C)   ;(0001110000) (160) (112) (70)   ;(0001110000) (160) (112) (70)   ;(0001110100) (164) (116) (74)   ;(0001110100) (164) (116) (74)   ;
;2336;(0001111000) (170) (120) (78)    ;(0001111000) (170) (120) (78)   ;(0001111100) (174) (124) (7C)   ;(0010000000) (200) (128) (80)   ;(0010000000) (200) (128) (80)   ;(0010000100) (204) (132) (84)   ;(0010001000) (210) (136) (88)   ;(0010001000) (210) (136) (88)   ;
;2344;(0010001100) (214) (140) (8C)    ;(0010001100) (214) (140) (8C)   ;(0010010000) (220) (144) (90)   ;(0010010100) (224) (148) (94)   ;(0010010100) (224) (148) (94)   ;(0010011000) (230) (152) (98)   ;(0010011100) (234) (156) (9C)   ;(0010011100) (234) (156) (9C)   ;
;2352;(0010100000) (240) (160) (A0)    ;(0010100100) (244) (164) (A4)   ;(0010100100) (244) (164) (A4)   ;(0010101000) (250) (168) (A8)   ;(0010101100) (254) (172) (AC)   ;(0010101100) (254) (172) (AC)   ;(0010110000) (260) (176) (B0)   ;(0010110100) (264) (180) (B4)   ;
;2360;(0010111000) (270) (184) (B8)    ;(0010111000) (270) (184) (B8)   ;(0010111100) (274) (188) (BC)   ;(0011000000) (300) (192) (C0)   ;(0011000000) (300) (192) (C0)   ;(0011000100) (304) (196) (C4)   ;(0011001000) (310) (200) (C8)   ;(0011001100) (314) (204) (CC)   ;
;2368;(0011001100) (314) (204) (CC)    ;(0011010000) (320) (208) (D0)   ;(0011010100) (324) (212) (D4)   ;(0011011000) (330) (216) (D8)   ;(0011011000) (330) (216) (D8)   ;(0011011100) (334) (220) (DC)   ;(0011100000) (340) (224) (E0)   ;(0011100100) (344) (228) (E4)   ;
;2376;(0011101000) (350) (232) (E8)    ;(0011101000) (350) (232) (E8)   ;(0011101100) (354) (236) (EC)   ;(0011110000) (360) (240) (F0)   ;(0011110100) (364) (244) (F4)   ;(0011110100) (364) (244) (F4)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;
;2384;(0100000000) (400) (256) (100)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;
;2392;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101100) (454) (300) (12C)   ;(0100110000) (460) (304) (130)   ;
;2400;(0100110100) (464) (308) (134)    ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101001000) (510) (328) (148)   ;(0101001100) (514) (332) (14C)   ;
;2408;(0101010000) (520) (336) (150)    ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;(0101100000) (540) (352) (160)   ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;
;2416;(0101101100) (554) (364) (16C)    ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;(0101111100) (574) (380) (17C)   ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;
;2424;(0110001000) (610) (392) (188)    ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;
;2432;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;
;2440;(0111000000) (700) (448) (1C0)    ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;(0111011000) (730) (472) (1D8)   ;
;2448;(0111011100) (734) (476) (1DC)    ;(0111100000) (740) (480) (1E0)   ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;2456;(0111111000) (770) (504) (1F8)    ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;
;2464;(1000010100) (1024) (532) (214)    ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;
;2472;(1000110000) (1060) (560) (230)    ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111100) (1074) (572) (23C)   ;(1001000000) (1100) (576) (240)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;2480;(1001001100) (1114) (588) (24C)    ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;(1001011100) (1134) (604) (25C)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100100) (1144) (612) (264)   ;
;2488;(1001101000) (1150) (616) (268)    ;(1001101100) (1154) (620) (26C)   ;(1001110000) (1160) (624) (270)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001111000) (1170) (632) (278)   ;(1001111100) (1174) (636) (27C)   ;(1010000000) (1200) (640) (280)   ;
;2496;(1010000100) (1204) (644) (284)    ;(1010000100) (1204) (644) (284)   ;(1010001000) (1210) (648) (288)   ;(1010001100) (1214) (652) (28C)   ;(1010010000) (1220) (656) (290)   ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010011000) (1230) (664) (298)   ;
;2504;(1010011100) (1234) (668) (29C)    ;(1010100000) (1240) (672) (2A0)   ;(1010100100) (1244) (676) (2A4)   ;(1010100100) (1244) (676) (2A4)   ;(1010101000) (1250) (680) (2A8)   ;(1010101100) (1254) (684) (2AC)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;
;2512;(1010110100) (1264) (692) (2B4)    ;(1010111000) (1270) (696) (2B8)   ;(1010111100) (1274) (700) (2BC)   ;(1010111100) (1274) (700) (2BC)   ;(1011000000) (1300) (704) (2C0)   ;(1011000100) (1304) (708) (2C4)   ;(1011001000) (1310) (712) (2C8)   ;(1011001000) (1310) (712) (2C8)   ;
;2520;(1011001100) (1314) (716) (2CC)    ;(1011010000) (1320) (720) (2D0)   ;(1011010100) (1324) (724) (2D4)   ;(1011010100) (1324) (724) (2D4)   ;(1011011000) (1330) (728) (2D8)   ;(1011011100) (1334) (732) (2DC)   ;(1011011100) (1334) (732) (2DC)   ;(1011100000) (1340) (736) (2E0)   ;
;2528;(1011100100) (1344) (740) (2E4)    ;(1011101000) (1350) (744) (2E8)   ;(1011101000) (1350) (744) (2E8)   ;(1011101100) (1354) (748) (2EC)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011110100) (1364) (756) (2F4)   ;(1011111000) (1370) (760) (2F8)   ;
;2536;(1011111000) (1370) (760) (2F8)    ;(1011111100) (1374) (764) (2FC)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1100000100) (1404) (772) (304)   ;(1100001000) (1410) (776) (308)   ;(1100001000) (1410) (776) (308)   ;(1100001100) (1414) (780) (30C)   ;
;2544;(1100001100) (1414) (780) (30C)    ;(1100010000) (1420) (784) (310)   ;(1100010100) (1424) (788) (314)   ;(1100010100) (1424) (788) (314)   ;(1100011000) (1430) (792) (318)   ;(1100011000) (1430) (792) (318)   ;(1100011100) (1434) (796) (31C)   ;(1100100000) (1440) (800) (320)   ;
;2552;(1100100000) (1440) (800) (320)    ;(1100100100) (1444) (804) (324)   ;(1100100100) (1444) (804) (324)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100101100) (1454) (812) (32C)   ;(1100110000) (1460) (816) (330)   ;(1100110000) (1460) (816) (330)   ;
;2560;(1100110100) (1464) (820) (334)    ;(1100110100) (1464) (820) (334)   ;(1100111000) (1470) (824) (338)   ;(1100111000) (1470) (824) (338)   ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1101000000) (1500) (832) (340)   ;(1101000000) (1500) (832) (340)   ;
;2568;(1101000100) (1504) (836) (344)    ;(1101000100) (1504) (836) (344)   ;(1101001000) (1510) (840) (348)   ;(1101001000) (1510) (840) (348)   ;(1101001100) (1514) (844) (34C)   ;(1101001100) (1514) (844) (34C)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;
;2576;(1101010100) (1524) (852) (354)    ;(1101010100) (1524) (852) (354)   ;(1101010100) (1524) (852) (354)   ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101011100) (1534) (860) (35C)   ;(1101011100) (1534) (860) (35C)   ;(1101100000) (1540) (864) (360)   ;
;2584;(1101100000) (1540) (864) (360)    ;(1101100000) (1540) (864) (360)   ;(1101100100) (1544) (868) (364)   ;(1101100100) (1544) (868) (364)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101100) (1554) (876) (36C)   ;
;2592;(1101101100) (1554) (876) (36C)    ;(1101101100) (1554) (876) (36C)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101110000) (1560) (880) (370)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;
;2600;(1101111000) (1570) (888) (378)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1110000000) (1600) (896) (380)   ;
;2608;(1110000000) (1600) (896) (380)    ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110001000) (1610) (904) (388)   ;
;2616;(1110001000) (1610) (904) (388)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;
;2624;(1110001100) (1614) (908) (38C)    ;(1110001100) (1614) (908) (38C)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;
;2632;(1110010000) (1620) (912) (390)    ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2640;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2648;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2656;(1110010100) (1624) (916) (394)    ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;(1110010100) (1624) (916) (394)   ;
;2664;(1110010000) (1620) (912) (390)    ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;(1110010000) (1620) (912) (390)   ;
;2672;(1110010000) (1620) (912) (390)    ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001100) (1614) (908) (38C)   ;(1110001000) (1610) (904) (388)   ;
;2680;(1110001000) (1610) (904) (388)    ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110001000) (1610) (904) (388)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;(1110000100) (1604) (900) (384)   ;
;2688;(1110000100) (1604) (900) (384)    ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1110000000) (1600) (896) (380)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;(1101111100) (1574) (892) (37C)   ;
;2696;(1101111100) (1574) (892) (37C)    ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101111000) (1570) (888) (378)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110100) (1564) (884) (374)   ;(1101110000) (1560) (880) (370)   ;
;2704;(1101110000) (1560) (880) (370)    ;(1101110000) (1560) (880) (370)   ;(1101101100) (1554) (876) (36C)   ;(1101101100) (1554) (876) (36C)   ;(1101101100) (1554) (876) (36C)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;(1101101000) (1550) (872) (368)   ;
;2712;(1101100100) (1544) (868) (364)    ;(1101100100) (1544) (868) (364)   ;(1101100100) (1544) (868) (364)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101100000) (1540) (864) (360)   ;(1101011100) (1534) (860) (35C)   ;(1101011100) (1534) (860) (35C)   ;
;2720;(1101011000) (1530) (856) (358)    ;(1101011000) (1530) (856) (358)   ;(1101011000) (1530) (856) (358)   ;(1101010100) (1524) (852) (354)   ;(1101010100) (1524) (852) (354)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;(1101010000) (1520) (848) (350)   ;
;2728;(1101001100) (1514) (844) (34C)    ;(1101001100) (1514) (844) (34C)   ;(1101001000) (1510) (840) (348)   ;(1101001000) (1510) (840) (348)   ;(1101000100) (1504) (836) (344)   ;(1101000100) (1504) (836) (344)   ;(1101000000) (1500) (832) (340)   ;(1101000000) (1500) (832) (340)   ;
;2736;(1101000000) (1500) (832) (340)    ;(1100111100) (1474) (828) (33C)   ;(1100111100) (1474) (828) (33C)   ;(1100111000) (1470) (824) (338)   ;(1100111000) (1470) (824) (338)   ;(1100110100) (1464) (820) (334)   ;(1100110100) (1464) (820) (334)   ;(1100110000) (1460) (816) (330)   ;
;2744;(1100110000) (1460) (816) (330)    ;(1100101100) (1454) (812) (32C)   ;(1100101100) (1454) (812) (32C)   ;(1100101000) (1450) (808) (328)   ;(1100101000) (1450) (808) (328)   ;(1100100100) (1444) (804) (324)   ;(1100100100) (1444) (804) (324)   ;(1100100000) (1440) (800) (320)   ;
;2752;(1100100000) (1440) (800) (320)    ;(1100011100) (1434) (796) (31C)   ;(1100011000) (1430) (792) (318)   ;(1100011000) (1430) (792) (318)   ;(1100010100) (1424) (788) (314)   ;(1100010100) (1424) (788) (314)   ;(1100010000) (1420) (784) (310)   ;(1100010000) (1420) (784) (310)   ;
;2760;(1100001100) (1414) (780) (30C)    ;(1100001100) (1414) (780) (30C)   ;(1100001000) (1410) (776) (308)   ;(1100001000) (1410) (776) (308)   ;(1100000100) (1404) (772) (304)   ;(1100000000) (1400) (768) (300)   ;(1100000000) (1400) (768) (300)   ;(1011111100) (1374) (764) (2FC)   ;
;2768;(1011111100) (1374) (764) (2FC)    ;(1011111000) (1370) (760) (2F8)   ;(1011111000) (1370) (760) (2F8)   ;(1011110100) (1364) (756) (2F4)   ;(1011110000) (1360) (752) (2F0)   ;(1011110000) (1360) (752) (2F0)   ;(1011101100) (1354) (748) (2EC)   ;(1011101100) (1354) (748) (2EC)   ;
;2776;(1011101000) (1350) (744) (2E8)    ;(1011100100) (1344) (740) (2E4)   ;(1011100100) (1344) (740) (2E4)   ;(1011100000) (1340) (736) (2E0)   ;(1011100000) (1340) (736) (2E0)   ;(1011011100) (1334) (732) (2DC)   ;(1011011000) (1330) (728) (2D8)   ;(1011011000) (1330) (728) (2D8)   ;
;2784;(1011010100) (1324) (724) (2D4)    ;(1011010100) (1324) (724) (2D4)   ;(1011010000) (1320) (720) (2D0)   ;(1011001100) (1314) (716) (2CC)   ;(1011001100) (1314) (716) (2CC)   ;(1011001000) (1310) (712) (2C8)   ;(1011000100) (1304) (708) (2C4)   ;(1011000100) (1304) (708) (2C4)   ;
;2792;(1011000000) (1300) (704) (2C0)    ;(1011000000) (1300) (704) (2C0)   ;(1010111100) (1274) (700) (2BC)   ;(1010111000) (1270) (696) (2B8)   ;(1010111000) (1270) (696) (2B8)   ;(1010110100) (1264) (692) (2B4)   ;(1010110000) (1260) (688) (2B0)   ;(1010110000) (1260) (688) (2B0)   ;
;2800;(1010101100) (1254) (684) (2AC)    ;(1010101000) (1250) (680) (2A8)   ;(1010101000) (1250) (680) (2A8)   ;(1010100100) (1244) (676) (2A4)   ;(1010100000) (1240) (672) (2A0)   ;(1010100000) (1240) (672) (2A0)   ;(1010011100) (1234) (668) (29C)   ;(1010011100) (1234) (668) (29C)   ;
;2808;(1010011000) (1230) (664) (298)    ;(1010010100) (1224) (660) (294)   ;(1010010100) (1224) (660) (294)   ;(1010010000) (1220) (656) (290)   ;(1010001100) (1214) (652) (28C)   ;(1010001100) (1214) (652) (28C)   ;(1010001000) (1210) (648) (288)   ;(1010000100) (1204) (644) (284)   ;
;2816;(1010000100) (1204) (644) (284)    ;(1010000000) (1200) (640) (280)   ;(1001111100) (1174) (636) (27C)   ;(1001111100) (1174) (636) (27C)   ;(1001111000) (1170) (632) (278)   ;(1001110100) (1164) (628) (274)   ;(1001110100) (1164) (628) (274)   ;(1001110000) (1160) (624) (270)   ;
;2824;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;2832;(1001011000) (1130) (600) (258)    ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010000) (1120) (592) (250)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;
;2840;(1001000100) (1104) (580) (244)    ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;
;2848;(1000101100) (1054) (556) (22C)    ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;
;2856;(1000011000) (1030) (536) (218)    ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;2864;(1000000100) (1004) (516) (204)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110000) (760) (496) (1F0)   ;
;2872;(0111110000) (760) (496) (1F0)    ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100000) (740) (480) (1E0)   ;(0111011100) (734) (476) (1DC)   ;
;2880;(0111011100) (734) (476) (1DC)    ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111001100) (714) (460) (1CC)   ;(0111001000) (710) (456) (1C8)   ;
;2888;(0111001000) (710) (456) (1C8)    ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111000000) (700) (448) (1C0)   ;(0110111100) (674) (444) (1BC)   ;(0110111100) (674) (444) (1BC)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;
;2896;(0110110100) (664) (436) (1B4)    ;(0110110100) (664) (436) (1B4)   ;(0110110000) (660) (432) (1B0)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110100100) (644) (420) (1A4)   ;
;2904;(0110100100) (644) (420) (1A4)    ;(0110100000) (640) (416) (1A0)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110011000) (630) (408) (198)   ;(0110011000) (630) (408) (198)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;
;2912;(0110010000) (620) (400) (190)    ;(0110010000) (620) (400) (190)   ;(0110001100) (614) (396) (18C)   ;(0110001100) (614) (396) (18C)   ;(0110001000) (610) (392) (188)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000000) (600) (384) (180)   ;
;2920;(0110000000) (600) (384) (180)    ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101110100) (564) (372) (174)   ;(0101110100) (564) (372) (174)   ;(0101110000) (560) (368) (170)   ;
;2928;(0101110000) (560) (368) (170)    ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101000) (550) (360) (168)   ;(0101101000) (550) (360) (168)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;
;2936;(0101100000) (540) (352) (160)    ;(0101100000) (540) (352) (160)   ;(0101011100) (534) (348) (15C)   ;(0101011100) (534) (348) (15C)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;
;2944;(0101010100) (524) (340) (154)    ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;
;2952;(0101000100) (504) (324) (144)    ;(0101000100) (504) (324) (144)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0100111100) (474) (316) (13C)   ;(0100111100) (474) (316) (13C)   ;(0100111000) (470) (312) (138)   ;
;2960;(0100111000) (470) (312) (138)    ;(0100111000) (470) (312) (138)   ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;
;2968;(0100101100) (454) (300) (12C)    ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;
;2976;(0100100100) (444) (292) (124)    ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;
;2984;(0100011000) (430) (280) (118)    ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;
;2992;(0100010000) (420) (272) (110)    ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;
;3000;(0100001100) (414) (268) (10C)    ;(0100001100) (414) (268) (10C)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100000100) (404) (260) (104)   ;
;3008;(0100000100) (404) (260) (104)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;3016;(0100000000) (400) (256) (100)    ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3024;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3032;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3040;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3048;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;
;3056;(0011111000) (370) (248) (F8)    ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111000) (370) (248) (F8)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3064;(0011111100) (374) (252) (FC)    ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;(0011111100) (374) (252) (FC)   ;
;3072;(0011111100) (374) (252) (FC)    ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;(0100000000) (400) (256) (100)   ;
;3080;(0100000000) (400) (256) (100)    ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;(0100000100) (404) (260) (104)   ;
;3088;(0100001000) (410) (264) (108)    ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001000) (410) (264) (108)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;
;3096;(0100001100) (414) (268) (10C)    ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100001100) (414) (268) (10C)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;(0100010000) (420) (272) (110)   ;
;3104;(0100010000) (420) (272) (110)    ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100010100) (424) (276) (114)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;(0100011000) (430) (280) (118)   ;
;3112;(0100011000) (430) (280) (118)    ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100011100) (434) (284) (11C)   ;(0100100000) (440) (288) (120)   ;(0100100000) (440) (288) (120)   ;
;3120;(0100100000) (440) (288) (120)    ;(0100100000) (440) (288) (120)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;(0100100100) (444) (292) (124)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;(0100101000) (450) (296) (128)   ;
;3128;(0100101000) (450) (296) (128)    ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100101100) (454) (300) (12C)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;(0100110000) (460) (304) (130)   ;
;3136;(0100110100) (464) (308) (134)    ;(0100110100) (464) (308) (134)   ;(0100110100) (464) (308) (134)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111000) (470) (312) (138)   ;(0100111100) (474) (316) (13C)   ;
;3144;(0100111100) (474) (316) (13C)    ;(0100111100) (474) (316) (13C)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000000) (500) (320) (140)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;(0101000100) (504) (324) (144)   ;
;3152;(0101001000) (510) (328) (148)    ;(0101001000) (510) (328) (148)   ;(0101001000) (510) (328) (148)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101001100) (514) (332) (14C)   ;(0101010000) (520) (336) (150)   ;(0101010000) (520) (336) (150)   ;
;3160;(0101010000) (520) (336) (150)    ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101010100) (524) (340) (154)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011000) (530) (344) (158)   ;(0101011100) (534) (348) (15C)   ;
;3168;(0101011100) (534) (348) (15C)    ;(0101011100) (534) (348) (15C)   ;(0101100000) (540) (352) (160)   ;(0101100000) (540) (352) (160)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101100100) (544) (356) (164)   ;(0101101000) (550) (360) (168)   ;
;3176;(0101101000) (550) (360) (168)    ;(0101101000) (550) (360) (168)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101101100) (554) (364) (16C)   ;(0101110000) (560) (368) (170)   ;(0101110000) (560) (368) (170)   ;(0101110100) (564) (372) (174)   ;
;3184;(0101110100) (564) (372) (174)    ;(0101110100) (564) (372) (174)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101111000) (570) (376) (178)   ;(0101111100) (574) (380) (17C)   ;(0101111100) (574) (380) (17C)   ;(0110000000) (600) (384) (180)   ;
;3192;(0110000000) (600) (384) (180)    ;(0110000000) (600) (384) (180)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110000100) (604) (388) (184)   ;(0110001000) (610) (392) (188)   ;(0110001000) (610) (392) (188)   ;(0110001100) (614) (396) (18C)   ;
;3200;(0110001100) (614) (396) (18C)    ;(0110001100) (614) (396) (18C)   ;(0110010000) (620) (400) (190)   ;(0110010000) (620) (400) (190)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110010100) (624) (404) (194)   ;(0110011000) (630) (408) (198)   ;
;3208;(0110011000) (630) (408) (198)    ;(0110011000) (630) (408) (198)   ;(0110011100) (634) (412) (19C)   ;(0110011100) (634) (412) (19C)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100000) (640) (416) (1A0)   ;(0110100100) (644) (420) (1A4)   ;
;3216;(0110100100) (644) (420) (1A4)    ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101000) (650) (424) (1A8)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110101100) (654) (428) (1AC)   ;(0110110000) (660) (432) (1B0)   ;
;3224;(0110110000) (660) (432) (1B0)    ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110110100) (664) (436) (1B4)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111000) (670) (440) (1B8)   ;(0110111100) (674) (444) (1BC)   ;
;3232;(0110111100) (674) (444) (1BC)    ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000000) (700) (448) (1C0)   ;(0111000100) (704) (452) (1C4)   ;(0111000100) (704) (452) (1C4)   ;(0111001000) (710) (456) (1C8)   ;(0111001000) (710) (456) (1C8)   ;
;3240;(0111001000) (710) (456) (1C8)    ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111001100) (714) (460) (1CC)   ;(0111010000) (720) (464) (1D0)   ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111010100) (724) (468) (1D4)   ;
;3248;(0111010100) (724) (468) (1D4)    ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011000) (730) (472) (1D8)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111011100) (734) (476) (1DC)   ;(0111100000) (740) (480) (1E0)   ;
;3256;(0111100000) (740) (480) (1E0)    ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111100100) (744) (484) (1E4)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101100) (754) (492) (1EC)   ;
;3264;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111111000) (770) (504) (1F8)   ;
;3272;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;3280;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;
;3288;(1000001100) (1014) (524) (20C)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;
;3296;(1000011000) (1030) (536) (218)    ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;3304;(1000100000) (1040) (544) (220)    ;(1000100000) (1040) (544) (220)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;
;3312;(1000101000) (1050) (552) (228)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;
;3320;(1000110100) (1064) (564) (234)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;3328;(1000111100) (1074) (572) (23C)    ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;
;3336;(1001000000) (1100) (576) (240)    ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;
;3344;(1001001000) (1110) (584) (248)    ;(1001001000) (1110) (584) (248)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001010000) (1120) (592) (250)   ;
;3352;(1001010000) (1120) (592) (250)    ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;3360;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;
;3368;(1001011000) (1130) (600) (258)    ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;3376;(1001100000) (1140) (608) (260)    ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;3384;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;
;3392;(1001100100) (1144) (612) (264)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3400;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3408;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3416;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3424;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3432;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3440;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3448;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3456;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;
;3464;(1001101100) (1154) (620) (26C)    ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101100) (1154) (620) (26C)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3472;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;(1001101000) (1150) (616) (268)   ;
;3480;(1001101000) (1150) (616) (268)    ;(1001101000) (1150) (616) (268)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;
;3488;(1001100100) (1144) (612) (264)    ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100100) (1144) (612) (264)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;
;3496;(1001100000) (1140) (608) (260)    ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001100000) (1140) (608) (260)   ;(1001011100) (1134) (604) (25C)   ;
;3504;(1001011100) (1134) (604) (25C)    ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;(1001011100) (1134) (604) (25C)   ;
;3512;(1001011000) (1130) (600) (258)    ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;(1001011000) (1130) (600) (258)   ;
;3520;(1001010100) (1124) (596) (254)    ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;(1001010100) (1124) (596) (254)   ;
;3528;(1001010000) (1120) (592) (250)    ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;(1001010000) (1120) (592) (250)   ;
;3536;(1001001100) (1114) (588) (24C)    ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001100) (1114) (588) (24C)   ;(1001001000) (1110) (584) (248)   ;
;3544;(1001001000) (1110) (584) (248)    ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001001000) (1110) (584) (248)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;
;3552;(1001000100) (1104) (580) (244)    ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000100) (1104) (580) (244)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;
;3560;(1001000000) (1100) (576) (240)    ;(1001000000) (1100) (576) (240)   ;(1001000000) (1100) (576) (240)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;(1000111100) (1074) (572) (23C)   ;
;3568;(1000111100) (1074) (572) (23C)    ;(1000111100) (1074) (572) (23C)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;(1000111000) (1070) (568) (238)   ;
;3576;(1000111000) (1070) (568) (238)    ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110100) (1064) (564) (234)   ;(1000110000) (1060) (560) (230)   ;
;3584;(1000110000) (1060) (560) (230)    ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000110000) (1060) (560) (230)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;
;3592;(1000101100) (1054) (556) (22C)    ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101100) (1054) (556) (22C)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;
;3600;(1000101000) (1050) (552) (228)    ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000101000) (1050) (552) (228)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;(1000100100) (1044) (548) (224)   ;
;3608;(1000100100) (1044) (548) (224)    ;(1000100100) (1044) (548) (224)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;(1000100000) (1040) (544) (220)   ;
;3616;(1000100000) (1040) (544) (220)    ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;(1000011100) (1034) (540) (21C)   ;
;3624;(1000011100) (1034) (540) (21C)    ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;(1000011000) (1030) (536) (218)   ;
;3632;(1000010100) (1024) (532) (214)    ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010100) (1024) (532) (214)   ;(1000010000) (1020) (528) (210)   ;
;3640;(1000010000) (1020) (528) (210)    ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000010000) (1020) (528) (210)   ;(1000001100) (1014) (524) (20C)   ;
;3648;(1000001100) (1014) (524) (20C)    ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001100) (1014) (524) (20C)   ;(1000001000) (1010) (520) (208)   ;
;3656;(1000001000) (1010) (520) (208)    ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;(1000001000) (1010) (520) (208)   ;
;3664;(1000000100) (1004) (516) (204)    ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;(1000000100) (1004) (516) (204)   ;
;3672;(1000000100) (1004) (516) (204)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;
;3680;(1000000000) (1000) (512) (200)    ;(1000000000) (1000) (512) (200)   ;(1000000000) (1000) (512) (200)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3688;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3696;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3704;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3712;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3720;(0111110100) (764) (500) (1F4)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3728;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3736;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3744;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3752;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3760;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3768;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3776;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3784;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3792;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3800;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3808;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3816;(0111101000) (750) (488) (1E8)    ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;(0111101000) (750) (488) (1E8)   ;
;3824;(0111101000) (750) (488) (1E8)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3832;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3840;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3848;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3856;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;
;3864;(0111101100) (754) (492) (1EC)    ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111101100) (754) (492) (1EC)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3872;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3880;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3888;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;
;3896;(0111110000) (760) (496) (1F0)    ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110000) (760) (496) (1F0)   ;(0111110100) (764) (500) (1F4)   ;
;3904;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3912;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3920;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3928;(0111110100) (764) (500) (1F4)    ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;(0111110100) (764) (500) (1F4)   ;
;3936;(0111110100) (764) (500) (1F4)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3944;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3952;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3960;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3968;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;
;3976;(0111111000) (770) (504) (1F8)    ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111000) (770) (504) (1F8)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3984;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;3992;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4000;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4008;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4016;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4024;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4032;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4040;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4048;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4056;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4064;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4072;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4080;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;
;4088;(0111111100) (774) (508) (1FC)    ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;(0111111100) (774) (508) (1FC)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,728 / 32,401 ( 5 % ) ;
; C16 interconnects     ; 6 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 715 / 21,816 ( 3 % )   ;
; Direct links          ; 384 / 32,401 ( 1 % )   ;
; Global clocks         ; 7 / 10 ( 70 % )        ;
; Local interconnects   ; 984 / 10,320 ( 10 % )  ;
; R24 interconnects     ; 24 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 860 / 28,186 ( 3 % )   ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.24) ; Number of LABs  (Total = 134) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 4                             ;
; 3                                           ; 7                             ;
; 4                                           ; 3                             ;
; 5                                           ; 3                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 5                             ;
; 9                                           ; 2                             ;
; 10                                          ; 6                             ;
; 11                                          ; 5                             ;
; 12                                          ; 2                             ;
; 13                                          ; 5                             ;
; 14                                          ; 9                             ;
; 15                                          ; 17                            ;
; 16                                          ; 47                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.14) ; Number of LABs  (Total = 134) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 79                            ;
; 1 Clock                            ; 105                           ;
; 1 Clock enable                     ; 48                            ;
; 1 Sync. clear                      ; 11                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 19                            ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.62) ; Number of LABs  (Total = 134) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 6                             ;
; 2                                            ; 7                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 2                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 4                             ;
; 10                                           ; 3                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 4                             ;
; 14                                           ; 1                             ;
; 15                                           ; 4                             ;
; 16                                           ; 4                             ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 4                             ;
; 20                                           ; 6                             ;
; 21                                           ; 0                             ;
; 22                                           ; 3                             ;
; 23                                           ; 5                             ;
; 24                                           ; 6                             ;
; 25                                           ; 6                             ;
; 26                                           ; 9                             ;
; 27                                           ; 13                            ;
; 28                                           ; 6                             ;
; 29                                           ; 3                             ;
; 30                                           ; 2                             ;
; 31                                           ; 4                             ;
; 32                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.34) ; Number of LABs  (Total = 134) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 2                             ;
; 1                                               ; 24                            ;
; 2                                               ; 26                            ;
; 3                                               ; 25                            ;
; 4                                               ; 5                             ;
; 5                                               ; 6                             ;
; 6                                               ; 6                             ;
; 7                                               ; 2                             ;
; 8                                               ; 4                             ;
; 9                                               ; 5                             ;
; 10                                              ; 3                             ;
; 11                                              ; 4                             ;
; 12                                              ; 5                             ;
; 13                                              ; 7                             ;
; 14                                              ; 2                             ;
; 15                                              ; 1                             ;
; 16                                              ; 6                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.04) ; Number of LABs  (Total = 134) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 2                             ;
; 2                                           ; 11                            ;
; 3                                           ; 18                            ;
; 4                                           ; 11                            ;
; 5                                           ; 8                             ;
; 6                                           ; 7                             ;
; 7                                           ; 6                             ;
; 8                                           ; 8                             ;
; 9                                           ; 5                             ;
; 10                                          ; 11                            ;
; 11                                          ; 4                             ;
; 12                                          ; 9                             ;
; 13                                          ; 3                             ;
; 14                                          ; 5                             ;
; 15                                          ; 3                             ;
; 16                                          ; 3                             ;
; 17                                          ; 0                             ;
; 18                                          ; 0                             ;
; 19                                          ; 4                             ;
; 20                                          ; 4                             ;
; 21                                          ; 1                             ;
; 22                                          ; 3                             ;
; 23                                          ; 2                             ;
; 24                                          ; 2                             ;
; 25                                          ; 0                             ;
; 26                                          ; 0                             ;
; 27                                          ; 1                             ;
; 28                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 61           ; 0            ; 61           ; 0            ; 0            ; 65        ; 61           ; 0            ; 65        ; 65        ; 0            ; 0            ; 0            ; 2            ; 31           ; 0            ; 0            ; 31           ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 65        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 65           ; 4            ; 65           ; 65           ; 0         ; 4            ; 65           ; 0         ; 0         ; 65           ; 65           ; 65           ; 63           ; 34           ; 65           ; 65           ; 34           ; 63           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 65           ; 0         ; 65           ; 65           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Rs232_Tx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_SCLK_1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[4]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[5]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[6]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADC_DOUT_1[7]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_DIN[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DAC_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led_out             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxd[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rxdv            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; requs[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_gtxc            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txd[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_txen            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_rst_n           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Key_in[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Key_in[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_mdc             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; eth_mdio            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rst_n               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_a                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; in_b                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Rs232_Rx            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "Ultrasonic_instrument"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_gjf1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_h7k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_h09:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_g09:dffpipe17|dffe18a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp|dffpipe_h09:dffpipe20|dffe21a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332174): Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp|dffpipe_g09:dffpipe17|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
    Info (332050): run_legacy_fitter_flow File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Warning (332049): Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID File: D:/intelFPGA/18.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl Line: 117
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Ultrasonic_instrument.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 2 nodes File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
    Warning (332126): Node "encode|position[0]~1|combout"
    Warning (332126): Node "encode|position[0]~1|dataa"
Warning (332060): Node: Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DDS:DDS|DDS_Module:DDS_Module|ddsrom:ddsrom|altsyncram:altsyncram_component|altsyncram_ia91:auto_generated|q_a[2] is being clocked by Clk
Warning (332060): Node: AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|cnt[11] is being clocked by AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk
Warning (332060): Node: in_a was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch encode:encode|position[6] is being clocked by in_a
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 67
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ADC_SCLK~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 77
        Info (176357): Destination node ADC_SCLK_1~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 53
        Info (176357): Destination node DAC_SCLK~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 84
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk  File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/phy_config.v Line: 48
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node eth_mdc~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 51
        Info (176357): Destination node AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk~0 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/phy_config.v Line: 48
Info (176353): Automatically promoted node encode:encode|position[7]~0  File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v Line: 13
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Rst_n~input (placed in PIN M16 (CLK7, DIFFCLK_3n)) File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 68
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: d:/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|LessThan2~4  File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/AD9226_RGMII/phy_config.v Line: 63
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node eth_rst_n~output File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 50
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin ADC_DOUT[0] uses I/O standard 3.3-V LVTTL at G2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[1] uses I/O standard 3.3-V LVTTL at G1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[2] uses I/O standard 3.3-V LVTTL at F5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[3] uses I/O standard 3.3-V LVTTL at F2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[4] uses I/O standard 3.3-V LVTTL at D1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[5] uses I/O standard 3.3-V LVTTL at F1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[6] uses I/O standard 3.3-V LVTTL at D3 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT[7] uses I/O standard 3.3-V LVTTL at E5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 79
    Info (169178): Pin ADC_DOUT_1[0] uses I/O standard 3.3-V LVTTL at C2 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[1] uses I/O standard 3.3-V LVTTL at D4 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[2] uses I/O standard 3.3-V LVTTL at C3 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[3] uses I/O standard 3.3-V LVTTL at D6 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[4] uses I/O standard 3.3-V LVTTL at D5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[5] uses I/O standard 3.3-V LVTTL at A5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[6] uses I/O standard 3.3-V LVTTL at C6 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin ADC_DOUT_1[7] uses I/O standard 3.3-V LVTTL at F9 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 55
    Info (169178): Pin eth_rxc uses I/O standard 3.3-V LVTTL at M15 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 40
    Info (169178): Pin eth_rxd[0] uses I/O standard 3.3-V LVTTL at E10 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 41
    Info (169178): Pin eth_rxd[1] uses I/O standard 3.3-V LVTTL at A13 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 41
    Info (169178): Pin eth_rxd[2] uses I/O standard 3.3-V LVTTL at A14 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 41
    Info (169178): Pin eth_rxd[3] uses I/O standard 3.3-V LVTTL at B13 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 41
    Info (169178): Pin eth_rxdv uses I/O standard 3.3-V LVTTL at A15 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 42
    Info (169178): Pin Key_in[1] uses I/O standard 3.3-V LVTTL at E15 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 72
    Info (169178): Pin Key_in[0] uses I/O standard 3.3-V LVTTL at E16 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 72
    Info (169178): Pin eth_mdc uses I/O standard 3.3-V LVTTL at E11 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 51
    Info (169178): Pin eth_mdio uses I/O standard 3.3-V LVTTL at D12 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 52
    Info (169178): Pin Clk uses I/O standard 3.3-V LVTTL at E1 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 67
    Info (169178): Pin Rst_n uses I/O standard 3.3-V LVTTL at M16 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 68
    Info (169178): Pin in_a uses I/O standard 3.3-V LVTTL at L13 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 73
    Info (169178): Pin in_b uses I/O standard 3.3-V LVTTL at M12 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 74
    Info (169178): Pin Rs232_Rx uses I/O standard 3.3-V LVTTL at B5 File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 69
Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin eth_mdc has a permanently enabled output enable File: F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/top_level.v Line: 51
Info (144001): Generated suppressed messages file F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 5675 megabytes
    Info: Processing ended: Wed Nov 01 12:02:23 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/output_files/Ultrasonic_instrument.fit.smsg.


