Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 29 21:11:22 2021
| Host         : DELL-TACO-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopTopLevel_timing_summary_routed.rpt -pb TopTopLevel_timing_summary_routed.pb -rpx TopTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopTopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7377 register/latch pins with no clock driven by root clock pin: CD/ClkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48418 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.732        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.732        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 2.424ns (56.789%)  route 1.844ns (43.211%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CD/DivCnt0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.731    CD/DivCnt0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    CD/DivCnt0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  CD/DivCnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     7.960    CD/DivCnt0_carry__4_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.182 r  CD/DivCnt0_carry__5/O[0]
                         net (fo=1, routed)           0.994     9.176    CD/data0[25]
    SLICE_X48Y98         LUT3 (Prop_lut3_I2_O)        0.327     9.503 r  CD/DivCnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.503    CD/DivCnt_0[25]
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[25]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)        0.075    15.235    CD/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 2.408ns (56.955%)  route 1.820ns (43.045%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CD/DivCnt0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.731    CD/DivCnt0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    CD/DivCnt0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.158 r  CD/DivCnt0_carry__4/O[3]
                         net (fo=1, routed)           0.970     9.129    CD/data0[24]
    SLICE_X48Y97         LUT3 (Prop_lut3_I2_O)        0.334     9.463 r  CD/DivCnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.463    CD/DivCnt_0[24]
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[24]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.075    15.235    CD/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 2.426ns (59.248%)  route 1.669ns (40.752%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CD/DivCnt0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.731    CD/DivCnt0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    CD/DivCnt0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.179 r  CD/DivCnt0_carry__4/O[1]
                         net (fo=1, routed)           0.819     8.998    CD/data0[22]
    SLICE_X48Y98         LUT3 (Prop_lut3_I2_O)        0.331     9.329 r  CD/DivCnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.329    CD/DivCnt_0[22]
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[22]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)        0.075    15.235    CD/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.312ns (58.081%)  route 1.669ns (41.919%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CD/DivCnt0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.731    CD/DivCnt0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.065 r  CD/DivCnt0_carry__3/O[1]
                         net (fo=1, routed)           0.819     8.884    CD/data0[18]
    SLICE_X48Y97         LUT3 (Prop_lut3_I2_O)        0.331     9.215 r  CD/DivCnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.215    CD/DivCnt_0[18]
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[18]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.075    15.235    CD/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.328ns (58.083%)  route 1.680ns (41.917%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  CD/DivCnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.617    CD/DivCnt0_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.731 r  CD/DivCnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.731    CD/DivCnt0_carry__2_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.845 r  CD/DivCnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    CD/DivCnt0_carry__3_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.084 r  CD/DivCnt0_carry__4/O[2]
                         net (fo=1, routed)           0.831     8.915    CD/data0[23]
    SLICE_X50Y98         LUT3 (Prop_lut3_I2_O)        0.328     9.243 r  CD/DivCnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.243    CD/DivCnt_0[23]
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.118    15.293    CD/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.021ns (26.993%)  route 2.762ns (73.007%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           0.660     6.374    CD/DivCnt[23]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.295     6.669 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.956     7.625    CD/DivCnt[25]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.146     8.894    CD/DivCnt[25]_i_2_n_0
    SLICE_X48Y97         LUT3 (Prop_lut3_I1_O)        0.124     9.018 r  CD/DivCnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.018    CD/DivCnt_0[15]
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[15]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.031    15.191    CD/DivCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.021ns (27.091%)  route 2.748ns (72.909%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           0.660     6.374    CD/DivCnt[23]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.295     6.669 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.956     7.625    CD/DivCnt[25]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.132     8.881    CD/DivCnt[25]_i_2_n_0
    SLICE_X48Y98         LUT3 (Prop_lut3_I1_O)        0.124     9.005 r  CD/DivCnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.005    CD/DivCnt_0[17]
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y98         FDRE                                         r  CD/DivCnt_reg[17]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y98         FDRE (Setup_fdre_C_D)        0.029    15.189    CD/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.005    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 1.051ns (27.567%)  route 2.762ns (72.433%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           0.660     6.374    CD/DivCnt[23]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.295     6.669 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.956     7.625    CD/DivCnt[25]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.146     8.894    CD/DivCnt[25]_i_2_n_0
    SLICE_X48Y97         LUT3 (Prop_lut3_I1_O)        0.154     9.048 r  CD/DivCnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.048    CD/DivCnt_0[21]
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.514    14.937    CD/Clk_IBUF_BUFG
    SLICE_X48Y97         FDRE                                         r  CD/DivCnt_reg[21]/C
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y97         FDRE (Setup_fdre_C_D)        0.075    15.235    CD/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.056ns (54.765%)  route 1.698ns (45.235%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.632     5.235    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.478     5.713 r  CD/DivCnt_reg[1]/Q
                         net (fo=2, routed)           0.849     6.562    CD/DivCnt[1]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.389 r  CD/DivCnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    CD/DivCnt0_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  CD/DivCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    CD/DivCnt0_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 r  CD/DivCnt0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.686    CD/data0[10]
    SLICE_X48Y96         LUT3 (Prop_lut3_I2_O)        0.303     8.989 r  CD/DivCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.989    CD/DivCnt_0[10]
    SLICE_X48Y96         FDRE                                         r  CD/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.513    14.936    CD/Clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  CD/DivCnt_reg[10]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.029    15.188    CD/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 CD/DivCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.021ns (26.910%)  route 2.773ns (73.090%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.633     5.236    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.478     5.714 r  CD/DivCnt_reg[23]/Q
                         net (fo=2, routed)           0.660     6.374    CD/DivCnt[23]
    SLICE_X48Y98         LUT4 (Prop_lut4_I2_O)        0.295     6.669 r  CD/DivCnt[25]_i_4/O
                         net (fo=1, routed)           0.956     7.625    CD/DivCnt[25]_i_4_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  CD/DivCnt[25]_i_2/O
                         net (fo=27, routed)          1.157     8.906    CD/DivCnt[25]_i_2_n_0
    SLICE_X50Y98         LUT3 (Prop_lut3_I1_O)        0.124     9.030 r  CD/DivCnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.030    CD/DivCnt_0[16]
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.512    14.935    CD/Clk_IBUF_BUFG
    SLICE_X50Y98         FDRE                                         r  CD/DivCnt_reg[16]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)        0.077    15.277    CD/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.661     1.581    TDD/Clk
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  TDD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.843    TDD/cnt_reg_n_0_[2]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.954 r  TDD/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.954    TDD/cnt_reg[0]_i_1_n_5
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.936     2.101    TDD/Clk
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[2]/C
                         clock pessimism             -0.520     1.581    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.686    TDD/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.664     1.584    TDD/Clk
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.846    TDD/cnt_reg_n_0_[14]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.957 r  TDD/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    TDD/cnt_reg[12]_i_1_n_5
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.104    TDD/Clk
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[14]/C
                         clock pessimism             -0.520     1.584    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.689    TDD/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.662     1.582    TDD/Clk
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.723 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.844    TDD/cnt_reg_n_0_[6]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.955 r  TDD/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.955    TDD/cnt_reg[4]_i_1_n_5
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.937     2.102    TDD/Clk
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[6]/C
                         clock pessimism             -0.520     1.582    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.687    TDD/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.663     1.583    TDD/Clk
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.845    TDD/cnt_reg_n_0_[10]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.956 r  TDD/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.956    TDD/cnt_reg[8]_i_1_n_5
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.938     2.103    TDD/Clk
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[10]/C
                         clock pessimism             -0.520     1.583    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.688    TDD/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.252ns (63.127%)  route 0.147ns (36.873%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.665     1.585    TDD/Clk
    SLICE_X4Y34          FDRE                                         r  TDD/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     1.726 r  TDD/cnt_reg[18]/Q
                         net (fo=17, routed)          0.147     1.873    TDD/sel0[1]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.984 r  TDD/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    TDD/cnt_reg[16]_i_1_n_5
    SLICE_X4Y34          FDRE                                         r  TDD/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.940     2.105    TDD/Clk
    SLICE_X4Y34          FDRE                                         r  TDD/cnt_reg[18]/C
                         clock pessimism             -0.520     1.585    
    SLICE_X4Y34          FDRE (Hold_fdre_C_D)         0.105     1.690    TDD/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 CD/DivCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD/DivCnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.126%)  route 0.234ns (52.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.565     1.484    CD/Clk_IBUF_BUFG
    SLICE_X50Y95         FDRE                                         r  CD/DivCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  CD/DivCnt_reg[0]/Q
                         net (fo=28, routed)          0.234     1.883    CD/DivCnt[0]
    SLICE_X48Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.928 r  CD/DivCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     1.928    CD/DivCnt_0[12]
    SLICE_X48Y96         FDRE                                         r  CD/DivCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.837     2.002    CD/Clk_IBUF_BUFG
    SLICE_X48Y96         FDRE                                         r  CD/DivCnt_reg[12]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.107     1.629    CD/DivCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.664     1.584    TDD/Clk
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.725 r  TDD/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     1.846    TDD/cnt_reg_n_0_[14]
    SLICE_X4Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.990 r  TDD/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.990    TDD/cnt_reg[12]_i_1_n_4
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.104    TDD/Clk
    SLICE_X4Y33          FDRE                                         r  TDD/cnt_reg[15]/C
                         clock pessimism             -0.520     1.584    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.105     1.689    TDD/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.662     1.582    TDD/Clk
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141     1.723 r  TDD/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     1.844    TDD/cnt_reg_n_0_[6]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.988 r  TDD/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    TDD/cnt_reg[4]_i_1_n_4
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.937     2.102    TDD/Clk
    SLICE_X4Y31          FDRE                                         r  TDD/cnt_reg[7]/C
                         clock pessimism             -0.520     1.582    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.105     1.687    TDD/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.661     1.581    TDD/Clk
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.722 r  TDD/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     1.843    TDD/cnt_reg_n_0_[2]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.987 r  TDD/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.987    TDD/cnt_reg[0]_i_1_n_4
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.936     2.101    TDD/Clk
    SLICE_X4Y30          FDRE                                         r  TDD/cnt_reg[3]/C
                         clock pessimism             -0.520     1.581    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.105     1.686    TDD/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 TDD/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDD/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.663     1.583    TDD/Clk
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.724 r  TDD/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     1.845    TDD/cnt_reg_n_0_[10]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.989 r  TDD/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    TDD/cnt_reg[8]_i_1_n_4
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.938     2.103    TDD/Clk
    SLICE_X4Y32          FDRE                                         r  TDD/cnt_reg[11]/C
                         clock pessimism             -0.520     1.583    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.105     1.688    TDD/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    CD/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    CD/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    CD/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    CD/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    CD/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    CD/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    CD/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    CD/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y98    CD/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     TDD/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     TDD/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     TDD/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y31     TDD/cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     TDD/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     TDD/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     TDD/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     TDD/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     TDD/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34     TDD/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    CD/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    CD/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    CD/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    CD/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    CD/DivCnt_reg[12]/C



