<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p24" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_24{left:86px;bottom:1140px;letter-spacing:-0.15px;}
#t2_24{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_24{left:110px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_24{left:83px;bottom:1076px;letter-spacing:0.18px;}
#t5_24{left:123px;bottom:1076px;letter-spacing:0.2px;word-spacing:0.02px;}
#t6_24{left:138px;bottom:1034px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t7_24{left:138px;bottom:1016px;letter-spacing:0.11px;word-spacing:0.02px;}
#t8_24{left:138px;bottom:979px;}
#t9_24{left:165px;bottom:979px;letter-spacing:0.12px;}
#ta_24{left:193px;bottom:980px;letter-spacing:-0.23px;}
#tb_24{left:218px;bottom:979px;letter-spacing:0.09px;word-spacing:0.02px;}
#tc_24{left:276px;bottom:980px;letter-spacing:-0.16px;}
#td_24{left:320px;bottom:979px;letter-spacing:0.11px;word-spacing:0.01px;}
#te_24{left:137px;bottom:942px;}
#tf_24{left:165px;bottom:942px;letter-spacing:0.12px;}
#tg_24{left:193px;bottom:943px;letter-spacing:-0.22px;}
#th_24{left:225px;bottom:942px;letter-spacing:0.1px;word-spacing:-0.02px;}
#ti_24{left:295px;bottom:943px;letter-spacing:-0.27px;}
#tj_24{left:337px;bottom:942px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tk_24{left:138px;bottom:906px;}
#tl_24{left:165px;bottom:906px;letter-spacing:0.12px;}
#tm_24{left:193px;bottom:906px;letter-spacing:-0.2px;}
#tn_24{left:222px;bottom:906px;letter-spacing:0.09px;}
#to_24{left:248px;bottom:906px;letter-spacing:-0.13px;}
#tp_24{left:279px;bottom:906px;letter-spacing:0.1px;word-spacing:0.02px;}
#tq_24{left:343px;bottom:906px;letter-spacing:-0.25px;}
#tr_24{left:385px;bottom:906px;letter-spacing:0.1px;word-spacing:0.03px;}
#ts_24{left:83px;bottom:859px;letter-spacing:0.16px;}
#tt_24{left:123px;bottom:859px;letter-spacing:0.2px;word-spacing:0.03px;}
#tu_24{left:138px;bottom:817px;letter-spacing:0.12px;word-spacing:-0.03px;}
#tv_24{left:138px;bottom:780px;}
#tw_24{left:165px;bottom:780px;letter-spacing:0.12px;}
#tx_24{left:193px;bottom:781px;letter-spacing:-0.23px;}
#ty_24{left:218px;bottom:780px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_24{left:276px;bottom:781px;letter-spacing:-0.16px;}
#t10_24{left:320px;bottom:780px;letter-spacing:0.11px;word-spacing:0.01px;}
#t11_24{left:137px;bottom:744px;}
#t12_24{left:165px;bottom:744px;letter-spacing:0.12px;}
#t13_24{left:193px;bottom:744px;letter-spacing:-0.22px;}
#t14_24{left:225px;bottom:744px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t15_24{left:295px;bottom:744px;letter-spacing:-0.27px;}
#t16_24{left:337px;bottom:744px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t17_24{left:138px;bottom:707px;}
#t18_24{left:165px;bottom:707px;letter-spacing:0.12px;}
#t19_24{left:193px;bottom:708px;letter-spacing:-0.2px;}
#t1a_24{left:222px;bottom:707px;letter-spacing:0.09px;}
#t1b_24{left:248px;bottom:708px;letter-spacing:-0.13px;}
#t1c_24{left:279px;bottom:707px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1d_24{left:343px;bottom:708px;letter-spacing:-0.25px;}
#t1e_24{left:385px;bottom:707px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1f_24{left:83px;bottom:661px;letter-spacing:0.17px;}
#t1g_24{left:123px;bottom:661px;letter-spacing:0.2px;word-spacing:-0.07px;}
#t1h_24{left:110px;bottom:615px;letter-spacing:0.14px;}
#t1i_24{left:160px;bottom:615px;letter-spacing:0.16px;}
#t1j_24{left:138px;bottom:576px;letter-spacing:0.11px;}
#t1k_24{left:138px;bottom:539px;}
#t1l_24{left:165px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1m_24{left:525px;bottom:540px;letter-spacing:-0.17px;}
#t1n_24{left:548px;bottom:539px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1o_24{left:606px;bottom:540px;letter-spacing:-0.25px;}
#t1p_24{left:648px;bottom:539px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t1q_24{left:138px;bottom:502px;}
#t1r_24{left:165px;bottom:502px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1s_24{left:551px;bottom:503px;letter-spacing:-0.17px;}
#t1t_24{left:573px;bottom:502px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t1u_24{left:631px;bottom:503px;letter-spacing:-0.25px;}
#t1v_24{left:673px;bottom:502px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1w_24{left:137px;bottom:466px;}
#t1x_24{left:165px;bottom:466px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1y_24{left:513px;bottom:466px;letter-spacing:-0.21px;}
#t1z_24{left:536px;bottom:466px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t20_24{left:594px;bottom:466px;letter-spacing:-0.25px;}
#t21_24{left:636px;bottom:466px;letter-spacing:0.1px;word-spacing:0.03px;}
#t22_24{left:137px;bottom:429px;letter-spacing:0.11px;}
#t23_24{left:137px;bottom:411px;letter-spacing:0.11px;word-spacing:-0.5px;}
#t24_24{left:743px;bottom:411px;letter-spacing:-0.11px;}
#t25_24{left:766px;bottom:411px;letter-spacing:0.1px;word-spacing:-0.5px;}
#t26_24{left:138px;bottom:393px;letter-spacing:-0.17px;}
#t27_24{left:160px;bottom:392px;letter-spacing:0.09px;}
#t28_24{left:137px;bottom:356px;letter-spacing:0.11px;}
#t29_24{left:137px;bottom:337px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2a_24{left:137px;bottom:297px;letter-spacing:0.1px;}
#t2b_24{left:801px;bottom:304px;}
#t2c_24{left:807px;bottom:297px;letter-spacing:0.07px;word-spacing:0.05px;}
#t2d_24{left:138px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2e_24{left:138px;bottom:260px;letter-spacing:0.06px;word-spacing:0.06px;}
#t2f_24{left:110px;bottom:220px;letter-spacing:0.14px;}
#t2g_24{left:160px;bottom:220px;letter-spacing:0.15px;word-spacing:0.05px;}
#t2h_24{left:138px;bottom:181px;letter-spacing:0.11px;}
#t2i_24{left:110px;bottom:144px;letter-spacing:-0.1px;}
#t2j_24{left:137px;bottom:144px;letter-spacing:-0.11px;}
#t2k_24{left:482px;bottom:144px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t2l_24{left:534px;bottom:144px;}

.s1_24{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_24{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_24{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_24{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_24{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_24{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_24{font-size:12px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_24{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s9_24{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts24" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg24Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg24" style="-webkit-user-select: none;"><object width="935" height="1210" data="24/24.svg" type="image/svg+xml" id="pdf24" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_24" class="t s1_24">MIPS64 and microMIPS64 Operating Modes </span>
<span id="t2_24" class="t s2_24">24 </span><span id="t3_24" class="t s2_24">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span>
<span id="t4_24" class="t s3_24">3.3 </span><span id="t5_24" class="t s3_24">Supervisor Mode </span>
<span id="t6_24" class="t s4_24">The processor is operating in Supervisor Mode (if that optional mode is implemented by the processor) when all of </span>
<span id="t7_24" class="t s4_24">the following are true: </span>
<span id="t8_24" class="t s4_24">• </span><span id="t9_24" class="t s4_24">The </span><span id="ta_24" class="t s5_24">DM </span><span id="tb_24" class="t s4_24">bit in the </span><span id="tc_24" class="t s5_24">Debug </span><span id="td_24" class="t s4_24">register is 0 (if the processor implements Debug Mode). </span>
<span id="te_24" class="t s4_24">• </span><span id="tf_24" class="t s4_24">The </span><span id="tg_24" class="t s5_24">KSU </span><span id="th_24" class="t s4_24">field in the </span><span id="ti_24" class="t s5_24">Status </span><span id="tj_24" class="t s4_24">register contains 0b01. </span>
<span id="tk_24" class="t s4_24">• </span><span id="tl_24" class="t s4_24">The </span><span id="tm_24" class="t s5_24">EXL </span><span id="tn_24" class="t s4_24">and </span><span id="to_24" class="t s5_24">ERL </span><span id="tp_24" class="t s4_24">bits in the </span><span id="tq_24" class="t s5_24">Status </span><span id="tr_24" class="t s4_24">register are both 0. </span>
<span id="ts_24" class="t s3_24">3.4 </span><span id="tt_24" class="t s3_24">User Mode </span>
<span id="tu_24" class="t s4_24">The processor is operating in User Mode when all of the following are true: </span>
<span id="tv_24" class="t s4_24">• </span><span id="tw_24" class="t s4_24">The </span><span id="tx_24" class="t s5_24">DM </span><span id="ty_24" class="t s4_24">bit in the </span><span id="tz_24" class="t s5_24">Debug </span><span id="t10_24" class="t s4_24">register is 0 (if the processor implements Debug Mode). </span>
<span id="t11_24" class="t s4_24">• </span><span id="t12_24" class="t s4_24">The </span><span id="t13_24" class="t s5_24">KSU </span><span id="t14_24" class="t s4_24">field in the </span><span id="t15_24" class="t s5_24">Status </span><span id="t16_24" class="t s4_24">register contains 0b10. </span>
<span id="t17_24" class="t s4_24">• </span><span id="t18_24" class="t s4_24">The </span><span id="t19_24" class="t s5_24">EXL </span><span id="t1a_24" class="t s4_24">and </span><span id="t1b_24" class="t s5_24">ERL </span><span id="t1c_24" class="t s4_24">bits in the </span><span id="t1d_24" class="t s5_24">Status </span><span id="t1e_24" class="t s4_24">register are both 0. </span>
<span id="t1f_24" class="t s3_24">3.5 </span><span id="t1g_24" class="t s3_24">Other Modes </span>
<span id="t1h_24" class="t s6_24">3.5.1 </span><span id="t1i_24" class="t s6_24">64-bit Address Enable </span>
<span id="t1j_24" class="t s4_24">Access to 64-bit addresses are enabled under any of the following conditions: </span>
<span id="t1k_24" class="t s4_24">• </span><span id="t1l_24" class="t s4_24">A legal reference to a kernel address space occurs, and the </span><span id="t1m_24" class="t s5_24">KX </span><span id="t1n_24" class="t s4_24">bit in the </span><span id="t1o_24" class="t s5_24">Status </span><span id="t1p_24" class="t s4_24">register is 1. </span>
<span id="t1q_24" class="t s4_24">• </span><span id="t1r_24" class="t s4_24">A legal reference to a supervisor address space occurs, and the </span><span id="t1s_24" class="t s5_24">SX </span><span id="t1t_24" class="t s4_24">bit in the </span><span id="t1u_24" class="t s5_24">Status </span><span id="t1v_24" class="t s4_24">register is 1. </span>
<span id="t1w_24" class="t s4_24">• </span><span id="t1x_24" class="t s4_24">A legal reference to a user address space occurs, and the </span><span id="t1y_24" class="t s5_24">UX </span><span id="t1z_24" class="t s4_24">bit in the </span><span id="t20_24" class="t s5_24">Status </span><span id="t21_24" class="t s4_24">register is 1. </span>
<span id="t22_24" class="t s4_24">Note that the operating mode of the processor is not relevant to 64-bit address enables. That is, a reference to user </span>
<span id="t23_24" class="t s4_24">address space made while the processor is operating in Kernel Mode is controlled by the state of the </span><span id="t24_24" class="t s5_24">UX </span><span id="t25_24" class="t s4_24">bit, not by the </span>
<span id="t26_24" class="t s5_24">KX </span><span id="t27_24" class="t s4_24">bit. </span>
<span id="t28_24" class="t s4_24">An attempt to reference a 64-bit address space when 64-bit addresses are not enabled results in an Address Error </span>
<span id="t29_24" class="t s4_24">Exception (either AdEL or AdES, depending on the type of reference). </span>
<span id="t2a_24" class="t s4_24">When a TLB miss occurs, the choice of the Exception Vector is also determined by the 64-bit address enable </span>
<span id="t2b_24" class="t s7_24">1 </span>
<span id="t2c_24" class="t s4_24">. If 64- </span>
<span id="t2d_24" class="t s4_24">bit addresses are not enabled for the reference, the TLB Refill Vector is used. If 64-bit addresses are enabled for the </span>
<span id="t2e_24" class="t s4_24">reference, the XTLB Refill Vector is used. </span>
<span id="t2f_24" class="t s6_24">3.5.2 </span><span id="t2g_24" class="t s6_24">64-bit Operations Enable </span>
<span id="t2h_24" class="t s4_24">Instructions that perform 64-bit operations are legal under any of the following conditions: </span>
<span id="t2i_24" class="t s8_24">1. </span><span id="t2j_24" class="t s8_24">For ksseg/sseg access while in supervisor mode, see Note 2 of </span><span id="t2k_24" class="t s9_24">Table 4.2</span><span id="t2l_24" class="t s8_24">. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
