Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 02 20:02:51 2022
| Host         : DESKTOP-AMAJ55R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ssd_top_timing_summary_routed.rpt -rpx ssd_top_timing_summary_routed.rpx
| Design       : ssd_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: counter/Q_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/Q_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/Q_reg[4]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/anode_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/anode_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/anode_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/anode_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.321        0.000                      0                   40        0.265        0.000                      0                   40        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.321        0.000                      0                   40        0.265        0.000                      0                   40        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.211%)  route 3.513ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.698     9.710    counter/Q[4]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.590    15.013    counter/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[1]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Setup_fdce_C_CE)      -0.205    15.031    counter/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.211%)  route 3.513ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.698     9.710    counter/Q[4]_i_1_n_0
    SLICE_X1Y73          FDCE                                         r  counter/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.590    15.013    counter/clk_IBUF_BUFG
    SLICE_X1Y73          FDCE                                         r  counter/Q_reg[2]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y73          FDCE (Setup_fdce_C_CE)      -0.205    15.031    counter/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.211%)  route 3.513ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.698     9.710    counter/Q[4]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.590    15.013    counter/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[3]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Setup_fdce_C_CE)      -0.205    15.031    counter/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.890ns (20.211%)  route 3.513ns (79.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.698     9.710    counter/Q[4]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.590    15.013    counter/clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  counter/Q_reg[4]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y73          FDCE (Setup_fdce_C_CE)      -0.205    15.031    counter/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.890ns (20.231%)  route 3.509ns (79.769%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.693     9.706    counter/Q[4]_i_1_n_0
    SLICE_X2Y72          FDCE                                         r  counter/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    counter/clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  counter/Q_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y72          FDCE (Setup_fdce_C_CE)      -0.169    15.068    counter/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 counter/tick_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/anode_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 0.890ns (20.765%)  route 3.396ns (79.236%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 f  counter/tick_reg[7]/Q
                         net (fo=7, routed)           1.169     6.994    counter/tick_reg_n_0_[7]
    SLICE_X7Y74          LUT4 (Prop_lut4_I0_O)        0.124     7.118 f  counter/Q[4]_i_19/O
                         net (fo=1, routed)           0.925     8.043    counter/Q[4]_i_19_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     8.167 f  counter/Q[4]_i_7/O
                         net (fo=3, routed)           0.722     8.889    counter/Q[4]_i_7_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I4_O)        0.124     9.013 r  counter/Q[4]_i_1/O
                         net (fo=9, routed)           0.580     9.593    counter/Q[4]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  counter/anode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.588    15.011    counter/clk_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  counter/anode_reg[0]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_CE)      -0.205    15.029    counter/anode_reg[0]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 2.077ns (45.693%)  route 2.469ns (54.307%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 r  counter/tick_reg[4]/Q
                         net (fo=3, routed)           1.001     6.826    counter/tick_reg_n_0_[4]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     6.950 r  counter/Q[4]_i_16/O
                         net (fo=2, routed)           0.844     7.794    counter/Q[4]_i_16_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     7.918 f  counter/Q[4]_i_6/O
                         net (fo=6, routed)           0.623     8.541    counter/Q[4]_i_6_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  counter/tick[8]_i_5/O
                         net (fo=1, routed)           0.000     8.665    counter/tick[8]_i_5_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.178 r  counter/tick_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    counter/tick_reg[8]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  counter/tick_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    counter/tick_reg[12]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  counter/tick_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    counter/tick_reg[16]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  counter/tick_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    counter/tick_reg[20]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.852 r  counter/tick_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.852    counter/tick_reg[24]_i_1_n_6
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    counter/clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[25]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDCE (Setup_fdce_C_D)        0.109    15.347    counter/tick_reg[25]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.993ns (44.671%)  route 2.469ns (55.329%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 r  counter/tick_reg[4]/Q
                         net (fo=3, routed)           1.001     6.826    counter/tick_reg_n_0_[4]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     6.950 r  counter/Q[4]_i_16/O
                         net (fo=2, routed)           0.844     7.794    counter/Q[4]_i_16_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     7.918 f  counter/Q[4]_i_6/O
                         net (fo=6, routed)           0.623     8.541    counter/Q[4]_i_6_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  counter/tick[8]_i_5/O
                         net (fo=1, routed)           0.000     8.665    counter/tick[8]_i_5_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.178 r  counter/tick_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    counter/tick_reg[8]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  counter/tick_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    counter/tick_reg[12]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  counter/tick_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    counter/tick_reg[16]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  counter/tick_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    counter/tick_reg[20]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.768 r  counter/tick_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.768    counter/tick_reg[24]_i_1_n_5
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    counter/clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[26]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDCE (Setup_fdce_C_D)        0.109    15.347    counter/tick_reg[26]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.973ns (44.422%)  route 2.469ns (55.578%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 r  counter/tick_reg[4]/Q
                         net (fo=3, routed)           1.001     6.826    counter/tick_reg_n_0_[4]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     6.950 r  counter/Q[4]_i_16/O
                         net (fo=2, routed)           0.844     7.794    counter/Q[4]_i_16_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     7.918 f  counter/Q[4]_i_6/O
                         net (fo=6, routed)           0.623     8.541    counter/Q[4]_i_6_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  counter/tick[8]_i_5/O
                         net (fo=1, routed)           0.000     8.665    counter/tick[8]_i_5_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.178 r  counter/tick_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    counter/tick_reg[8]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  counter/tick_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    counter/tick_reg[12]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  counter/tick_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    counter/tick_reg[16]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.529 r  counter/tick_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.529    counter/tick_reg[20]_i_1_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.748 r  counter/tick_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.748    counter/tick_reg[24]_i_1_n_7
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    counter/clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[24]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y79          FDCE (Setup_fdce_C_D)        0.109    15.347    counter/tick_reg[24]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 counter/tick_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.960ns (44.259%)  route 2.469ns (55.741%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.704     5.307    counter/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter/tick_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     5.825 r  counter/tick_reg[4]/Q
                         net (fo=3, routed)           1.001     6.826    counter/tick_reg_n_0_[4]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.124     6.950 r  counter/Q[4]_i_16/O
                         net (fo=2, routed)           0.844     7.794    counter/Q[4]_i_16_n_0
    SLICE_X4Y76          LUT5 (Prop_lut5_I0_O)        0.124     7.918 f  counter/Q[4]_i_6/O
                         net (fo=6, routed)           0.623     8.541    counter/Q[4]_i_6_n_0
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  counter/tick[8]_i_5/O
                         net (fo=1, routed)           0.000     8.665    counter/tick[8]_i_5_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.178 r  counter/tick_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.178    counter/tick_reg[8]_i_1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.295 r  counter/tick_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.295    counter/tick_reg[12]_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.412 r  counter/tick_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.412    counter/tick_reg[16]_i_1_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.735 r  counter/tick_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.735    counter/tick_reg[20]_i_1_n_6
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591    15.014    counter/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[21]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.109    15.346    counter/tick_reg[21]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter/tick_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    counter/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  counter/tick_reg[18]/Q
                         net (fo=2, routed)           0.125     1.802    counter/p_0_in[8]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  counter/tick_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    counter/tick_reg[16]_i_1_n_5
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    counter/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[18]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.134     1.646    counter/tick_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter/tick_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    counter/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  counter/tick_reg[22]/Q
                         net (fo=3, routed)           0.127     1.803    counter/p_0_in[4]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  counter/tick_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    counter/tick_reg[20]_i_1_n_5
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    counter/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[22]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.134     1.646    counter/tick_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter/tick_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    counter/clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  counter/tick_reg[26]/Q
                         net (fo=3, routed)           0.127     1.804    counter/p_0_in[0]
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  counter/tick_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    counter/tick_reg[24]_i_1_n_5
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    counter/clk_IBUF_BUFG
    SLICE_X6Y79          FDCE                                         r  counter/tick_reg[26]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDCE (Hold_fdce_C_D)         0.134     1.647    counter/tick_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter/tick_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.274ns (63.049%)  route 0.161ns (36.951%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    counter/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.674 r  counter/tick_reg[14]/Q
                         net (fo=12, routed)          0.161     1.835    counter/tick_reg_n_0_[14]
    SLICE_X6Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.880 r  counter/tick[12]_i_3/O
                         net (fo=1, routed)           0.000     1.880    counter/tick[12]_i_3_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.945 r  counter/tick_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.945    counter/tick_reg[12]_i_1_n_5
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.024    counter/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[14]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.134     1.644    counter/tick_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter/tick_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    counter/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  counter/tick_reg[18]/Q
                         net (fo=2, routed)           0.125     1.802    counter/p_0_in[8]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  counter/tick_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    counter/tick_reg[16]_i_1_n_4
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.026    counter/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter/tick_reg[19]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.134     1.646    counter/tick_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter/tick_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    counter/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  counter/tick_reg[22]/Q
                         net (fo=3, routed)           0.127     1.803    counter/p_0_in[4]
    SLICE_X6Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  counter/tick_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    counter/tick_reg[20]_i_1_n_4
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    counter/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter/tick_reg[23]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.134     1.646    counter/tick_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 counter/tick_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.244%)  route 0.177ns (38.756%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    counter/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDCE (Prop_fdce_C_Q)         0.164     1.674 f  counter/tick_reg[12]/Q
                         net (fo=9, routed)           0.177     1.851    counter/tick_reg_n_0_[12]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.896 r  counter/tick[8]_i_5/O
                         net (fo=1, routed)           0.000     1.896    counter/tick[8]_i_5_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.966 r  counter/tick_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    counter/tick_reg[8]_i_1_n_7
    SLICE_X6Y75          FDCE                                         r  counter/tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.023    counter/clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  counter/tick_reg[8]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y75          FDCE (Hold_fdce_C_D)         0.134     1.656    counter/tick_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 counter/tick_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.510    counter/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  counter/tick_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.164     1.674 f  counter/tick_reg[0]/Q
                         net (fo=2, routed)           0.175     1.850    counter/tick_reg_n_0_[0]
    SLICE_X6Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  counter/tick[0]_i_5/O
                         net (fo=1, routed)           0.000     1.895    counter/tick[0]_i_5_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  counter/tick_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    counter/tick_reg[0]_i_1_n_7
    SLICE_X6Y73          FDCE                                         r  counter/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.024    counter/clk_IBUF_BUFG
    SLICE_X6Y73          FDCE                                         r  counter/tick_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X6Y73          FDCE (Hold_fdce_C_D)         0.134     1.644    counter/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 counter/tick_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.279ns (59.328%)  route 0.191ns (40.672%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.509    counter/clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  counter/tick_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164     1.673 f  counter/tick_reg[8]/Q
                         net (fo=7, routed)           0.191     1.865    counter/tick_reg_n_0_[8]
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  counter/tick[12]_i_5/O
                         net (fo=1, routed)           0.000     1.910    counter/tick[12]_i_5_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.980 r  counter/tick_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    counter/tick_reg[12]_i_1_n_7
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.024    counter/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[12]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.134     1.657    counter/tick_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 counter/tick_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/tick_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.275ns (58.478%)  route 0.195ns (41.522%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.509    counter/clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  counter/tick_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDCE (Prop_fdce_C_Q)         0.164     1.673 f  counter/tick_reg[8]/Q
                         net (fo=7, routed)           0.195     1.869    counter/tick_reg_n_0_[8]
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.914 r  counter/tick[12]_i_4/O
                         net (fo=1, routed)           0.000     1.914    counter/tick[12]_i_4_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.980 r  counter/tick_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.980    counter/tick_reg[12]_i_1_n_6
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.024    counter/clk_IBUF_BUFG
    SLICE_X6Y76          FDCE                                         r  counter/tick_reg[13]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.134     1.657    counter/tick_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y72     counter/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     counter/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     counter/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     counter/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     counter/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y76     counter/anode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76     counter/anode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     counter/anode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     counter/anode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     counter/anode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     counter/anode_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     counter/tick_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     counter/tick_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     counter/tick_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     counter/tick_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     counter/tick_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     counter/tick_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     counter/tick_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     counter/tick_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y72     counter/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     counter/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     counter/Q_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     counter/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     counter/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     counter/anode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     counter/anode_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter/anode_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     counter/anode_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     counter/tick_reg[0]/C



