// Seed: 3543275747
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5
    , id_30,
    input tri0 id_6,
    output wand id_7,
    input wand id_8,
    input wire id_9
    , id_31,
    output tri id_10,
    output uwire id_11,
    output uwire id_12,
    input wire id_13,
    input uwire id_14,
    input uwire id_15,
    output uwire id_16,
    input supply0 id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20,
    input tri id_21,
    input wor id_22,
    input supply0 id_23,
    input tri id_24,
    output tri id_25,
    input wand id_26,
    output wand id_27,
    input supply1 id_28
);
  wire id_32;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input tri0 id_2
    , id_19,
    output tri id_3,
    input uwire id_4,
    output wire id_5,
    output uwire id_6
    , id_20,
    input wor id_7,
    input tri id_8,
    output tri1 id_9,
    input wire id_10,
    input wire id_11,
    output tri id_12,
    input tri1 id_13,
    output tri0 id_14,
    output supply1 id_15,
    input wire id_16,
    output wire id_17
);
  wire id_21;
  xor primCall (id_15, id_20, id_16, id_4, id_21, id_7, id_19, id_13, id_11, id_2, id_10);
  module_0 modCall_1 (
      id_2,
      id_13,
      id_7,
      id_8,
      id_3,
      id_3,
      id_4,
      id_12,
      id_10,
      id_16,
      id_12,
      id_12,
      id_9,
      id_4,
      id_10,
      id_7,
      id_12,
      id_7,
      id_4,
      id_8,
      id_3,
      id_2,
      id_7,
      id_4,
      id_4,
      id_5,
      id_11,
      id_6,
      id_8
  );
  assign modCall_1.id_6 = 0;
endmodule
