<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="494" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="18" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="30" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="42" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="54" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="66" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="78" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_6" val="1"/>
</and_exp><and_exp><literal name="exitcond3_5" val="1"/>
</and_exp><and_exp><literal name="exitcond3_4" val="1"/>
</and_exp><and_exp><literal name="exitcond3_3" val="1"/>
</and_exp><and_exp><literal name="exitcond3_2" val="1"/>
</and_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="90" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="5">
<![CDATA[
:5  %output_width_cast3 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="output_width_cast3"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %output_height_cast2 = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="output_height_cast2"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="6">
<![CDATA[
:7  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="6">
<![CDATA[
:8  %output_width_cast = zext i6 %output_width_cast3 to i16

]]></Node>
<StgValue><ssdm name="output_width_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str4, [1 x i8]* @p_str15, [1 x i8]* @p_str15, [1 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="7">
<![CDATA[
:10  %tmp_cast = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="7">
<![CDATA[
:11  %tmp_57_cast1_cast = zext i7 %input_width_cast to i16

]]></Node>
<StgValue><ssdm name="tmp_57_cast1_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="6">
<![CDATA[
:12  %tmp_58_cast = zext i6 %output_height_cast2 to i8

]]></Node>
<StgValue><ssdm name="tmp_58_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="6">
<![CDATA[
:13  %tmp_59_cast_cast = zext i6 %output_width_cast3 to i14

]]></Node>
<StgValue><ssdm name="tmp_59_cast_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %next_mul3 = add i8 %phi_mul2, %tmp_58_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:5  %out_d_cast = zext i5 %out_d to i6

]]></Node>
<StgValue><ssdm name="out_d_cast"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:6  %exitcond5 = icmp eq i6 %out_d_cast, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:8  %out_d_3 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9  br i1 %exitcond5, label %3, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:0  %out_h = phi i4 [ %out_h_3, %2 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="4">
<![CDATA[
.preheader7:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader7:2  %exitcond4 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:4  %out_h_3 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %tmp_63_cast8 = zext i4 %out_h to i8

]]></Node>
<StgValue><ssdm name="tmp_63_cast8"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader.preheader:1  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp_64_cast = zext i5 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp = add i9 %phi_mul, %tmp_64_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:11  %tmp6 = add i8 %phi_mul2, %tmp_63_cast8

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:7  %tmp_0_1 = add i9 %tmp, 1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="8">
<![CDATA[
.preheader.preheader:12  %tmp6_cast_cast = zext i8 %tmp6 to i14

]]></Node>
<StgValue><ssdm name="tmp6_cast_cast"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:13  %tmp7 = mul i14 %tmp6_cast_cast, %tmp_59_cast_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %tmp_0_cast_cast = zext i9 %tmp to i16

]]></Node>
<StgValue><ssdm name="tmp_0_cast_cast"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5  %tmp5 = mul i16 %tmp_0_cast_cast, %tmp_57_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader:6  %tmp5_cast = zext i16 %tmp5 to i18

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="9">
<![CDATA[
.preheader.preheader:8  %tmp_0_1_cast_cast = zext i9 %tmp_0_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_0_1_cast_cast"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:9  %tmp5_0_1 = mul i16 %tmp_0_1_cast_cast, %tmp_57_cast1_cast

]]></Node>
<StgValue><ssdm name="tmp5_0_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="16">
<![CDATA[
.preheader.preheader:10  %tmp5_0_1_cast = zext i16 %tmp5_0_1 to i18

]]></Node>
<StgValue><ssdm name="tmp5_0_1_cast"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="14">
<![CDATA[
.preheader.preheader:14  %tmp7_cast = zext i14 %tmp7 to i17

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:15  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader.0:0  %out_w = phi i16 [ %out_w_3_6, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  %exitcond3 = icmp eq i16 %out_w, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:2  br i1 %exitcond3, label %2, label %.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.1:1  %tmp_50 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="17">
<![CDATA[
.preheader.1:2  %tmp_66_cast = zext i17 %tmp_50 to i18

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:3  %tmp_51 = add i18 %tmp5_cast, %tmp_66_cast

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:7  %tmp_89_0_0_s = or i17 %tmp_50, 1

]]></Node>
<StgValue><ssdm name="tmp_89_0_0_s"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="17">
<![CDATA[
.preheader.1:8  %tmp_89_0_0_cast = zext i17 %tmp_89_0_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_0_0_cast"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:9  %tmp_90_0_0_1 = add i18 %tmp5_cast, %tmp_89_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_0_0_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:4  %tmp_52 = zext i18 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_52

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:10  %tmp_91_0_0_1 = zext i18 %tmp_90_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_0_0_1"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:11  %input_addr_52 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_0_0_1

]]></Node>
<StgValue><ssdm name="input_addr_52"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:12  %input_load_16 = load i16* %input_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="156" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:6  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:12  %input_load_16 = load i16* %input_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:13  %tmp_94_0_0_1 = icmp slt i16 %input_load, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_94_0_0_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:18  %tmp_90_0_1 = add i18 %tmp5_0_1_cast, %tmp_66_cast

]]></Node>
<StgValue><ssdm name="tmp_90_0_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="160" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:14  %buffer_5_0_0_1 = select i1 %tmp_94_0_0_1, i18 %tmp_90_0_0_1, i18 %tmp_51

]]></Node>
<StgValue><ssdm name="buffer_5_0_0_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:15  %buffer_5_0_0_1_cast = zext i18 %buffer_5_0_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_0_0_1_cast"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:16  %input_addr_53 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_0_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_53"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_17 = load i16* %input_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:19  %tmp_91_0_1 = zext i18 %tmp_90_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_0_1"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:20  %input_addr_54 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_0_1

]]></Node>
<StgValue><ssdm name="input_addr_54"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:21  %input_load_18 = load i16* %input_addr_54, align 2

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:17  %input_load_17 = load i16* %input_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:21  %input_load_18 = load i16* %input_addr_54, align 2

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="169" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:22  %tmp_94_0_1 = icmp slt i16 %input_load_17, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_94_0_1"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.1:27  %tmp_90_0_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_0_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_0_1_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="171" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:23  %buffer_5_0_1 = select i1 %tmp_94_0_1, i18 %tmp_90_0_1, i18 %buffer_5_0_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_0_1"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:24  %buffer_5_0_1_cast = zext i18 %buffer_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_0_1_cast"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:25  %input_addr_55 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_55"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_19 = load i16* %input_addr_55, align 2

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:28  %tmp_91_0_1_1 = zext i18 %tmp_90_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_0_1_1"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:29  %input_addr_56 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_0_1_1

]]></Node>
<StgValue><ssdm name="input_addr_56"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:30  %input_load_20 = load i16* %input_addr_56, align 2

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:26  %input_load_19 = load i16* %input_addr_55, align 2

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:30  %input_load_20 = load i16* %input_addr_56, align 2

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:31  %tmp_94_0_1_1 = icmp slt i16 %input_load_19, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_94_0_1_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="181" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.1:32  %buffer_5_0_1_1 = select i1 %tmp_94_0_1_1, i18 %tmp_90_0_1_1, i18 %buffer_5_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_0_1_1"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="18">
<![CDATA[
.preheader.1:33  %buffer_5_0_1_1_cast = zext i18 %buffer_5_0_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_0_1_1_cast"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:34  %input_addr_57 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_0_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_57"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_21 = load i16* %input_addr_57, align 2

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="16">
<![CDATA[
.preheader.1:0  %tmp_65_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="14">
<![CDATA[
.preheader.1:35  %input_load_21 = load i16* %input_addr_57, align 2

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.1:36  %tmp_53 = add i17 %tmp_65_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:40  %out_w_3 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="17">
<![CDATA[
.preheader.1:37  %tmp_54 = zext i17 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.1:38  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.1:39  store i16 %input_load_21, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.1:41  %exitcond3_1 = icmp eq i16 %out_w_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_1"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.1:42  br i1 %exitcond3_1, label %2, label %.preheader.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.2:1  %tmp_83_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_1"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="17">
<![CDATA[
.preheader.2:2  %tmp_83_1_cast = zext i17 %tmp_83_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_1_cast"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:3  %tmp_90_1 = add i18 %tmp5_cast, %tmp_83_1_cast

]]></Node>
<StgValue><ssdm name="tmp_90_1"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:7  %tmp_89_1_0_s = or i17 %tmp_83_1, 1

]]></Node>
<StgValue><ssdm name="tmp_89_1_0_s"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="17">
<![CDATA[
.preheader.2:8  %tmp_89_1_0_cast = zext i17 %tmp_89_1_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_1_0_cast"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:9  %tmp_90_1_0_1 = add i18 %tmp5_cast, %tmp_89_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_1_0_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:4  %tmp_91_1 = zext i18 %tmp_90_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_1"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:5  %input_addr_58 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_1

]]></Node>
<StgValue><ssdm name="input_addr_58"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_22 = load i16* %input_addr_58, align 2

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:10  %tmp_91_1_0_1 = zext i18 %tmp_90_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_1_0_1"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:11  %input_addr_59 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_1_0_1

]]></Node>
<StgValue><ssdm name="input_addr_59"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_23 = load i16* %input_addr_59, align 2

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="206" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:6  %input_load_22 = load i16* %input_addr_58, align 2

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:12  %input_load_23 = load i16* %input_addr_59, align 2

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="208" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:13  %tmp_94_1_0_1 = icmp slt i16 %input_load_22, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_94_1_0_1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:18  %tmp_90_1_1 = add i18 %tmp5_0_1_cast, %tmp_83_1_cast

]]></Node>
<StgValue><ssdm name="tmp_90_1_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="210" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:14  %buffer_5_1_0_1 = select i1 %tmp_94_1_0_1, i18 %tmp_90_1_0_1, i18 %tmp_90_1

]]></Node>
<StgValue><ssdm name="buffer_5_1_0_1"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:15  %buffer_5_1_0_1_cast = zext i18 %buffer_5_1_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_1_0_1_cast"/></StgValue>
</operation>

<operation id="212" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:16  %input_addr_60 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_1_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_60"/></StgValue>
</operation>

<operation id="213" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:17  %input_load_24 = load i16* %input_addr_60, align 2

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="214" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:19  %tmp_91_1_1 = zext i18 %tmp_90_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_1_1"/></StgValue>
</operation>

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:20  %input_addr_61 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_1_1

]]></Node>
<StgValue><ssdm name="input_addr_61"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:21  %input_load_25 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:17  %input_load_24 = load i16* %input_addr_60, align 2

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="218" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:21  %input_load_25 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="219" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:22  %tmp_94_1_1 = icmp slt i16 %input_load_24, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_94_1_1"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.2:27  %tmp_90_1_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_1_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_1_1_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="221" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:23  %buffer_5_1_1 = select i1 %tmp_94_1_1, i18 %tmp_90_1_1, i18 %buffer_5_1_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_1_1"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:24  %buffer_5_1_1_cast = zext i18 %buffer_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_1_1_cast"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:25  %input_addr_62 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_62"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:26  %input_load_26 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:28  %tmp_91_1_1_1 = zext i18 %tmp_90_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_1_1_1"/></StgValue>
</operation>

<operation id="226" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:29  %input_addr_63 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_1_1_1

]]></Node>
<StgValue><ssdm name="input_addr_63"/></StgValue>
</operation>

<operation id="227" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:30  %input_load_27 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="228" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:26  %input_load_26 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:30  %input_load_27 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="230" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:31  %tmp_94_1_1_1 = icmp slt i16 %input_load_26, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_94_1_1_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="231" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.2:32  %buffer_5_1_1_1 = select i1 %tmp_94_1_1_1, i18 %tmp_90_1_1_1, i18 %buffer_5_1_1

]]></Node>
<StgValue><ssdm name="buffer_5_1_1_1"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="18">
<![CDATA[
.preheader.2:33  %buffer_5_1_1_1_cast = zext i18 %buffer_5_1_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_1_1_1_cast"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:34  %input_addr_64 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_1_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_64"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:35  %input_load_28 = load i16* %input_addr_64, align 2

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="235" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
.preheader.2:0  %tmp_82_1_cast = zext i16 %out_w_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_1_cast"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="14">
<![CDATA[
.preheader.2:35  %input_load_28 = load i16* %input_addr_64, align 2

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.2:36  %tmp_84_1 = add i17 %tmp_82_1_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_1"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:40  %out_w_3_1 = add i16 %out_w, 2

]]></Node>
<StgValue><ssdm name="out_w_3_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="17">
<![CDATA[
.preheader.2:37  %tmp_85_1 = zext i17 %tmp_84_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_1"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.2:38  %output_addr_10 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_1

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.2:39  store i16 %input_load_28, i16* %output_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.2:41  %exitcond3_2 = icmp eq i16 %out_w_3_1, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_2"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.2:42  br i1 %exitcond3_2, label %2, label %.preheader.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.3:1  %tmp_83_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_2"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="18" op_0_bw="17">
<![CDATA[
.preheader.3:2  %tmp_83_2_cast = zext i17 %tmp_83_2 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_2_cast"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:3  %tmp_90_2 = add i18 %tmp5_cast, %tmp_83_2_cast

]]></Node>
<StgValue><ssdm name="tmp_90_2"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:7  %tmp_89_2_0_s = or i17 %tmp_83_2, 1

]]></Node>
<StgValue><ssdm name="tmp_89_2_0_s"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="18" op_0_bw="17">
<![CDATA[
.preheader.3:8  %tmp_89_2_0_cast = zext i17 %tmp_89_2_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_2_0_cast"/></StgValue>
</operation>

<operation id="249" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:9  %tmp_90_2_0_1 = add i18 %tmp5_cast, %tmp_89_2_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_2_0_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:4  %tmp_91_2 = zext i18 %tmp_90_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_2"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:5  %input_addr_65 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_2

]]></Node>
<StgValue><ssdm name="input_addr_65"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:6  %input_load_29 = load i16* %input_addr_65, align 2

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:10  %tmp_91_2_0_1 = zext i18 %tmp_90_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_2_0_1"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:11  %input_addr_66 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_2_0_1

]]></Node>
<StgValue><ssdm name="input_addr_66"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_30 = load i16* %input_addr_66, align 2

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="256" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:6  %input_load_29 = load i16* %input_addr_65, align 2

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:12  %input_load_30 = load i16* %input_addr_66, align 2

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="258" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:13  %tmp_94_2_0_1 = icmp slt i16 %input_load_29, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_94_2_0_1"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:18  %tmp_90_2_1 = add i18 %tmp5_0_1_cast, %tmp_83_2_cast

]]></Node>
<StgValue><ssdm name="tmp_90_2_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="260" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:14  %buffer_5_2_0_1 = select i1 %tmp_94_2_0_1, i18 %tmp_90_2_0_1, i18 %tmp_90_2

]]></Node>
<StgValue><ssdm name="buffer_5_2_0_1"/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:15  %buffer_5_2_0_1_cast = zext i18 %buffer_5_2_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_2_0_1_cast"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:16  %input_addr_67 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_2_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_67"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:17  %input_load_31 = load i16* %input_addr_67, align 2

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:19  %tmp_91_2_1 = zext i18 %tmp_90_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_2_1"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:20  %input_addr_68 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_2_1

]]></Node>
<StgValue><ssdm name="input_addr_68"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:21  %input_load_32 = load i16* %input_addr_68, align 2

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="267" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:17  %input_load_31 = load i16* %input_addr_67, align 2

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="268" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:21  %input_load_32 = load i16* %input_addr_68, align 2

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="269" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:22  %tmp_94_2_1 = icmp slt i16 %input_load_31, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_94_2_1"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.3:27  %tmp_90_2_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_2_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_2_1_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="271" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:23  %buffer_5_2_1 = select i1 %tmp_94_2_1, i18 %tmp_90_2_1, i18 %buffer_5_2_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_2_1"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:24  %buffer_5_2_1_cast = zext i18 %buffer_5_2_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_2_1_cast"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:25  %input_addr_69 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_2_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_69"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:26  %input_load_33 = load i16* %input_addr_69, align 2

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:28  %tmp_91_2_1_1 = zext i18 %tmp_90_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_2_1_1"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:29  %input_addr_70 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_2_1_1

]]></Node>
<StgValue><ssdm name="input_addr_70"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_34 = load i16* %input_addr_70, align 2

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="278" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:26  %input_load_33 = load i16* %input_addr_69, align 2

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="279" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:30  %input_load_34 = load i16* %input_addr_70, align 2

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="280" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:31  %tmp_94_2_1_1 = icmp slt i16 %input_load_33, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_94_2_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="281" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.3:32  %buffer_5_2_1_1 = select i1 %tmp_94_2_1_1, i18 %tmp_90_2_1_1, i18 %buffer_5_2_1

]]></Node>
<StgValue><ssdm name="buffer_5_2_1_1"/></StgValue>
</operation>

<operation id="282" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="18">
<![CDATA[
.preheader.3:33  %buffer_5_2_1_1_cast = zext i18 %buffer_5_2_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_2_1_1_cast"/></StgValue>
</operation>

<operation id="283" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:34  %input_addr_71 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_2_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_71"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:35  %input_load_35 = load i16* %input_addr_71, align 2

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="17" op_0_bw="16">
<![CDATA[
.preheader.3:0  %tmp_82_2_cast = zext i16 %out_w_3_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_2_cast"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="14">
<![CDATA[
.preheader.3:35  %input_load_35 = load i16* %input_addr_71, align 2

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.3:36  %tmp_84_2 = add i17 %tmp_82_2_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_2"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:40  %out_w_3_2 = add i16 %out_w, 3

]]></Node>
<StgValue><ssdm name="out_w_3_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="289" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="17">
<![CDATA[
.preheader.3:37  %tmp_85_2 = zext i17 %tmp_84_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_2"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.3:38  %output_addr_11 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_2

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.3:39  store i16 %input_load_35, i16* %output_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.3:41  %exitcond3_3 = icmp eq i16 %out_w_3_2, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_3"/></StgValue>
</operation>

<operation id="293" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.3:42  br i1 %exitcond3_3, label %2, label %.preheader.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.4:1  %tmp_83_3 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_3"/></StgValue>
</operation>

<operation id="295" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="17">
<![CDATA[
.preheader.4:2  %tmp_83_3_cast = zext i17 %tmp_83_3 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_3_cast"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:3  %tmp_90_3 = add i18 %tmp5_cast, %tmp_83_3_cast

]]></Node>
<StgValue><ssdm name="tmp_90_3"/></StgValue>
</operation>

<operation id="297" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:7  %tmp_89_3_0_s = or i17 %tmp_83_3, 1

]]></Node>
<StgValue><ssdm name="tmp_89_3_0_s"/></StgValue>
</operation>

<operation id="298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="18" op_0_bw="17">
<![CDATA[
.preheader.4:8  %tmp_89_3_0_cast = zext i17 %tmp_89_3_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_3_0_cast"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:9  %tmp_90_3_0_1 = add i18 %tmp5_cast, %tmp_89_3_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_3_0_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="300" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:4  %tmp_91_3 = zext i18 %tmp_90_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_3"/></StgValue>
</operation>

<operation id="301" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:5  %input_addr_72 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_3

]]></Node>
<StgValue><ssdm name="input_addr_72"/></StgValue>
</operation>

<operation id="302" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:6  %input_load_36 = load i16* %input_addr_72, align 2

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:10  %tmp_91_3_0_1 = zext i18 %tmp_90_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_3_0_1"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:11  %input_addr_73 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_3_0_1

]]></Node>
<StgValue><ssdm name="input_addr_73"/></StgValue>
</operation>

<operation id="305" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_37 = load i16* %input_addr_73, align 2

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="306" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:6  %input_load_36 = load i16* %input_addr_72, align 2

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="307" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:12  %input_load_37 = load i16* %input_addr_73, align 2

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="308" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:13  %tmp_94_3_0_1 = icmp slt i16 %input_load_36, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_94_3_0_1"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:18  %tmp_90_3_1 = add i18 %tmp5_0_1_cast, %tmp_83_3_cast

]]></Node>
<StgValue><ssdm name="tmp_90_3_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="310" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:14  %buffer_5_3_0_1 = select i1 %tmp_94_3_0_1, i18 %tmp_90_3_0_1, i18 %tmp_90_3

]]></Node>
<StgValue><ssdm name="buffer_5_3_0_1"/></StgValue>
</operation>

<operation id="311" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:15  %buffer_5_3_0_1_cast = zext i18 %buffer_5_3_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_3_0_1_cast"/></StgValue>
</operation>

<operation id="312" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:16  %input_addr_74 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_3_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_74"/></StgValue>
</operation>

<operation id="313" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:17  %input_load_38 = load i16* %input_addr_74, align 2

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="314" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:19  %tmp_91_3_1 = zext i18 %tmp_90_3_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_3_1"/></StgValue>
</operation>

<operation id="315" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:20  %input_addr_75 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_3_1

]]></Node>
<StgValue><ssdm name="input_addr_75"/></StgValue>
</operation>

<operation id="316" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:21  %input_load_39 = load i16* %input_addr_75, align 2

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="317" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:17  %input_load_38 = load i16* %input_addr_74, align 2

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:21  %input_load_39 = load i16* %input_addr_75, align 2

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="319" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:22  %tmp_94_3_1 = icmp slt i16 %input_load_38, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_94_3_1"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.4:27  %tmp_90_3_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_3_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_3_1_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="321" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:23  %buffer_5_3_1 = select i1 %tmp_94_3_1, i18 %tmp_90_3_1, i18 %buffer_5_3_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_3_1"/></StgValue>
</operation>

<operation id="322" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:24  %buffer_5_3_1_cast = zext i18 %buffer_5_3_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_3_1_cast"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:25  %input_addr_76 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_3_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_76"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:26  %input_load_40 = load i16* %input_addr_76, align 2

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="325" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:28  %tmp_91_3_1_1 = zext i18 %tmp_90_3_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_3_1_1"/></StgValue>
</operation>

<operation id="326" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:29  %input_addr_77 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_3_1_1

]]></Node>
<StgValue><ssdm name="input_addr_77"/></StgValue>
</operation>

<operation id="327" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:30  %input_load_41 = load i16* %input_addr_77, align 2

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="328" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:26  %input_load_40 = load i16* %input_addr_76, align 2

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:30  %input_load_41 = load i16* %input_addr_77, align 2

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="330" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:31  %tmp_94_3_1_1 = icmp slt i16 %input_load_40, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_94_3_1_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="331" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.4:32  %buffer_5_3_1_1 = select i1 %tmp_94_3_1_1, i18 %tmp_90_3_1_1, i18 %buffer_5_3_1

]]></Node>
<StgValue><ssdm name="buffer_5_3_1_1"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="18">
<![CDATA[
.preheader.4:33  %buffer_5_3_1_1_cast = zext i18 %buffer_5_3_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_3_1_1_cast"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:34  %input_addr_78 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_3_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_78"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:35  %input_load_42 = load i16* %input_addr_78, align 2

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="17" op_0_bw="16">
<![CDATA[
.preheader.4:0  %tmp_82_3_cast = zext i16 %out_w_3_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_3_cast"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="14">
<![CDATA[
.preheader.4:35  %input_load_42 = load i16* %input_addr_78, align 2

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="337" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.4:36  %tmp_84_3 = add i17 %tmp_82_3_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_3"/></StgValue>
</operation>

<operation id="338" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:40  %out_w_3_3 = add i16 %out_w, 4

]]></Node>
<StgValue><ssdm name="out_w_3_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="339" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="17">
<![CDATA[
.preheader.4:37  %tmp_85_3 = zext i17 %tmp_84_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_3"/></StgValue>
</operation>

<operation id="340" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.4:38  %output_addr_12 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_3

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="341" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.4:39  store i16 %input_load_42, i16* %output_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.4:41  %exitcond3_4 = icmp eq i16 %out_w_3_3, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_4"/></StgValue>
</operation>

<operation id="343" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.4:42  br i1 %exitcond3_4, label %2, label %.preheader.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.5:1  %tmp_83_4 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_4"/></StgValue>
</operation>

<operation id="345" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="17">
<![CDATA[
.preheader.5:2  %tmp_83_4_cast = zext i17 %tmp_83_4 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_4_cast"/></StgValue>
</operation>

<operation id="346" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:3  %tmp_90_4 = add i18 %tmp5_cast, %tmp_83_4_cast

]]></Node>
<StgValue><ssdm name="tmp_90_4"/></StgValue>
</operation>

<operation id="347" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:7  %tmp_89_4_0_s = or i17 %tmp_83_4, 1

]]></Node>
<StgValue><ssdm name="tmp_89_4_0_s"/></StgValue>
</operation>

<operation id="348" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="17">
<![CDATA[
.preheader.5:8  %tmp_89_4_0_cast = zext i17 %tmp_89_4_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_4_0_cast"/></StgValue>
</operation>

<operation id="349" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:9  %tmp_90_4_0_1 = add i18 %tmp5_cast, %tmp_89_4_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_4_0_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="350" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:4  %tmp_91_4 = zext i18 %tmp_90_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_4"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:5  %input_addr_79 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_4

]]></Node>
<StgValue><ssdm name="input_addr_79"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:6  %input_load_43 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:10  %tmp_91_4_0_1 = zext i18 %tmp_90_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_4_0_1"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:11  %input_addr_80 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_4_0_1

]]></Node>
<StgValue><ssdm name="input_addr_80"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_44 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="356" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:6  %input_load_43 = load i16* %input_addr_79, align 2

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:12  %input_load_44 = load i16* %input_addr_80, align 2

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="358" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:13  %tmp_94_4_0_1 = icmp slt i16 %input_load_43, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_94_4_0_1"/></StgValue>
</operation>

<operation id="359" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:18  %tmp_90_4_1 = add i18 %tmp5_0_1_cast, %tmp_83_4_cast

]]></Node>
<StgValue><ssdm name="tmp_90_4_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="360" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:14  %buffer_5_4_0_1 = select i1 %tmp_94_4_0_1, i18 %tmp_90_4_0_1, i18 %tmp_90_4

]]></Node>
<StgValue><ssdm name="buffer_5_4_0_1"/></StgValue>
</operation>

<operation id="361" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:15  %buffer_5_4_0_1_cast = zext i18 %buffer_5_4_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_4_0_1_cast"/></StgValue>
</operation>

<operation id="362" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:16  %input_addr_81 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_4_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_81"/></StgValue>
</operation>

<operation id="363" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:17  %input_load_45 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="364" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:19  %tmp_91_4_1 = zext i18 %tmp_90_4_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_4_1"/></StgValue>
</operation>

<operation id="365" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:20  %input_addr_82 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_4_1

]]></Node>
<StgValue><ssdm name="input_addr_82"/></StgValue>
</operation>

<operation id="366" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:21  %input_load_46 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="367" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:17  %input_load_45 = load i16* %input_addr_81, align 2

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="368" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:21  %input_load_46 = load i16* %input_addr_82, align 2

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="369" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:22  %tmp_94_4_1 = icmp slt i16 %input_load_45, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_94_4_1"/></StgValue>
</operation>

<operation id="370" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.5:27  %tmp_90_4_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_4_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_4_1_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="371" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:23  %buffer_5_4_1 = select i1 %tmp_94_4_1, i18 %tmp_90_4_1, i18 %buffer_5_4_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_4_1"/></StgValue>
</operation>

<operation id="372" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:24  %buffer_5_4_1_cast = zext i18 %buffer_5_4_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_4_1_cast"/></StgValue>
</operation>

<operation id="373" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:25  %input_addr_83 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_4_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_83"/></StgValue>
</operation>

<operation id="374" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:26  %input_load_47 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="375" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:28  %tmp_91_4_1_1 = zext i18 %tmp_90_4_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_4_1_1"/></StgValue>
</operation>

<operation id="376" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:29  %input_addr_84 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_4_1_1

]]></Node>
<StgValue><ssdm name="input_addr_84"/></StgValue>
</operation>

<operation id="377" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:30  %input_load_48 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="378" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:26  %input_load_47 = load i16* %input_addr_83, align 2

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="379" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:30  %input_load_48 = load i16* %input_addr_84, align 2

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="380" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:31  %tmp_94_4_1_1 = icmp slt i16 %input_load_47, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_94_4_1_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="381" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.5:32  %buffer_5_4_1_1 = select i1 %tmp_94_4_1_1, i18 %tmp_90_4_1_1, i18 %buffer_5_4_1

]]></Node>
<StgValue><ssdm name="buffer_5_4_1_1"/></StgValue>
</operation>

<operation id="382" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="18">
<![CDATA[
.preheader.5:33  %buffer_5_4_1_1_cast = zext i18 %buffer_5_4_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_4_1_1_cast"/></StgValue>
</operation>

<operation id="383" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:34  %input_addr_85 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_4_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_85"/></StgValue>
</operation>

<operation id="384" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:35  %input_load_49 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="385" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="17" op_0_bw="16">
<![CDATA[
.preheader.5:0  %tmp_82_4_cast = zext i16 %out_w_3_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_4_cast"/></StgValue>
</operation>

<operation id="386" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="14">
<![CDATA[
.preheader.5:35  %input_load_49 = load i16* %input_addr_85, align 2

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>

<operation id="387" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.5:36  %tmp_84_4 = add i17 %tmp_82_4_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_4"/></StgValue>
</operation>

<operation id="388" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:40  %out_w_3_4 = add i16 %out_w, 5

]]></Node>
<StgValue><ssdm name="out_w_3_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="389" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="17">
<![CDATA[
.preheader.5:37  %tmp_85_4 = zext i17 %tmp_84_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_4"/></StgValue>
</operation>

<operation id="390" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.5:38  %output_addr_13 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_4

]]></Node>
<StgValue><ssdm name="output_addr_13"/></StgValue>
</operation>

<operation id="391" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.5:39  store i16 %input_load_49, i16* %output_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.5:41  %exitcond3_5 = icmp eq i16 %out_w_3_4, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_5"/></StgValue>
</operation>

<operation id="393" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.5:42  br i1 %exitcond3_5, label %2, label %.preheader.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
.preheader.6:1  %tmp_83_5 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_5"/></StgValue>
</operation>

<operation id="395" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="18" op_0_bw="17">
<![CDATA[
.preheader.6:2  %tmp_83_5_cast = zext i17 %tmp_83_5 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_5_cast"/></StgValue>
</operation>

<operation id="396" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:3  %tmp_90_5 = add i18 %tmp5_cast, %tmp_83_5_cast

]]></Node>
<StgValue><ssdm name="tmp_90_5"/></StgValue>
</operation>

<operation id="397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:7  %tmp_89_5_0_s = or i17 %tmp_83_5, 1

]]></Node>
<StgValue><ssdm name="tmp_89_5_0_s"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="18" op_0_bw="17">
<![CDATA[
.preheader.6:8  %tmp_89_5_0_cast = zext i17 %tmp_89_5_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_5_0_cast"/></StgValue>
</operation>

<operation id="399" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:9  %tmp_90_5_0_1 = add i18 %tmp5_cast, %tmp_89_5_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_5_0_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="400" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:4  %tmp_91_5 = zext i18 %tmp_90_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_5"/></StgValue>
</operation>

<operation id="401" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:5  %input_addr_86 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_5

]]></Node>
<StgValue><ssdm name="input_addr_86"/></StgValue>
</operation>

<operation id="402" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:6  %input_load_50 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="403" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:10  %tmp_91_5_0_1 = zext i18 %tmp_90_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_5_0_1"/></StgValue>
</operation>

<operation id="404" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:11  %input_addr_87 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_5_0_1

]]></Node>
<StgValue><ssdm name="input_addr_87"/></StgValue>
</operation>

<operation id="405" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_51 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="406" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:6  %input_load_50 = load i16* %input_addr_86, align 2

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="407" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:12  %input_load_51 = load i16* %input_addr_87, align 2

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="408" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:13  %tmp_94_5_0_1 = icmp slt i16 %input_load_50, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_94_5_0_1"/></StgValue>
</operation>

<operation id="409" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:18  %tmp_90_5_1 = add i18 %tmp5_0_1_cast, %tmp_83_5_cast

]]></Node>
<StgValue><ssdm name="tmp_90_5_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="410" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:14  %buffer_5_5_0_1 = select i1 %tmp_94_5_0_1, i18 %tmp_90_5_0_1, i18 %tmp_90_5

]]></Node>
<StgValue><ssdm name="buffer_5_5_0_1"/></StgValue>
</operation>

<operation id="411" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:15  %buffer_5_5_0_1_cast = zext i18 %buffer_5_5_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_5_0_1_cast"/></StgValue>
</operation>

<operation id="412" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:16  %input_addr_88 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_5_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_88"/></StgValue>
</operation>

<operation id="413" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:17  %input_load_52 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="414" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:19  %tmp_91_5_1 = zext i18 %tmp_90_5_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_5_1"/></StgValue>
</operation>

<operation id="415" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:20  %input_addr_89 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_5_1

]]></Node>
<StgValue><ssdm name="input_addr_89"/></StgValue>
</operation>

<operation id="416" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:21  %input_load_53 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="417" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:17  %input_load_52 = load i16* %input_addr_88, align 2

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="418" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:21  %input_load_53 = load i16* %input_addr_89, align 2

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="419" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:22  %tmp_94_5_1 = icmp slt i16 %input_load_52, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_94_5_1"/></StgValue>
</operation>

<operation id="420" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader.6:27  %tmp_90_5_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_5_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_5_1_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="421" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:23  %buffer_5_5_1 = select i1 %tmp_94_5_1, i18 %tmp_90_5_1, i18 %buffer_5_5_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_5_1"/></StgValue>
</operation>

<operation id="422" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:24  %buffer_5_5_1_cast = zext i18 %buffer_5_5_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_5_1_cast"/></StgValue>
</operation>

<operation id="423" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:25  %input_addr_90 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_5_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_90"/></StgValue>
</operation>

<operation id="424" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:26  %input_load_54 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="425" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:28  %tmp_91_5_1_1 = zext i18 %tmp_90_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_5_1_1"/></StgValue>
</operation>

<operation id="426" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:29  %input_addr_91 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_5_1_1

]]></Node>
<StgValue><ssdm name="input_addr_91"/></StgValue>
</operation>

<operation id="427" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:30  %input_load_55 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="428" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:26  %input_load_54 = load i16* %input_addr_90, align 2

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="429" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:30  %input_load_55 = load i16* %input_addr_91, align 2

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="430" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:31  %tmp_94_5_1_1 = icmp slt i16 %input_load_54, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_94_5_1_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="431" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
.preheader.6:32  %buffer_5_5_1_1 = select i1 %tmp_94_5_1_1, i18 %tmp_90_5_1_1, i18 %buffer_5_5_1

]]></Node>
<StgValue><ssdm name="buffer_5_5_1_1"/></StgValue>
</operation>

<operation id="432" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="18">
<![CDATA[
.preheader.6:33  %buffer_5_5_1_1_cast = zext i18 %buffer_5_5_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_5_1_1_cast"/></StgValue>
</operation>

<operation id="433" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:34  %input_addr_92 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_5_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_92"/></StgValue>
</operation>

<operation id="434" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:35  %input_load_56 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="435" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="17" op_0_bw="16">
<![CDATA[
.preheader.6:0  %tmp_82_5_cast = zext i16 %out_w_3_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_5_cast"/></StgValue>
</operation>

<operation id="436" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="14">
<![CDATA[
.preheader.6:35  %input_load_56 = load i16* %input_addr_92, align 2

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>

<operation id="437" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.6:36  %tmp_84_5 = add i17 %tmp_82_5_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_5"/></StgValue>
</operation>

<operation id="438" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:40  %out_w_3_5 = add i16 %out_w, 6

]]></Node>
<StgValue><ssdm name="out_w_3_5"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="439" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="17">
<![CDATA[
.preheader.6:37  %tmp_85_5 = zext i17 %tmp_84_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_5"/></StgValue>
</operation>

<operation id="440" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.6:38  %output_addr_14 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_5

]]></Node>
<StgValue><ssdm name="output_addr_14"/></StgValue>
</operation>

<operation id="441" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
.preheader.6:39  store i16 %input_load_56, i16* %output_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.6:41  %exitcond3_6 = icmp eq i16 %out_w_3_5, %output_width_cast

]]></Node>
<StgValue><ssdm name="exitcond3_6"/></StgValue>
</operation>

<operation id="443" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.6:42  br i1 %exitcond3_6, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="17" op_0_bw="16">
<![CDATA[
:0  %tmp_82_6_cast = zext i16 %out_w_3_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_82_6_cast"/></StgValue>
</operation>

<operation id="445" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:1  %tmp_83_6 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %out_w_3_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_83_6"/></StgValue>
</operation>

<operation id="446" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="17">
<![CDATA[
:2  %tmp_83_6_cast = zext i17 %tmp_83_6 to i18

]]></Node>
<StgValue><ssdm name="tmp_83_6_cast"/></StgValue>
</operation>

<operation id="447" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_90_6 = add i18 %tmp5_cast, %tmp_83_6_cast

]]></Node>
<StgValue><ssdm name="tmp_90_6"/></StgValue>
</operation>

<operation id="448" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_89_6_0_s = or i17 %tmp_83_6, 1

]]></Node>
<StgValue><ssdm name="tmp_89_6_0_s"/></StgValue>
</operation>

<operation id="449" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="17">
<![CDATA[
:8  %tmp_89_6_0_cast = zext i17 %tmp_89_6_0_s to i18

]]></Node>
<StgValue><ssdm name="tmp_89_6_0_cast"/></StgValue>
</operation>

<operation id="450" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:9  %tmp_90_6_0_1 = add i18 %tmp5_cast, %tmp_89_6_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_6_0_1"/></StgValue>
</operation>

<operation id="451" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:18  %tmp_90_6_1 = add i18 %tmp5_0_1_cast, %tmp_83_6_cast

]]></Node>
<StgValue><ssdm name="tmp_90_6_1"/></StgValue>
</operation>

<operation id="452" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:27  %tmp_90_6_1_1 = add i18 %tmp5_0_1_cast, %tmp_89_6_0_cast

]]></Node>
<StgValue><ssdm name="tmp_90_6_1_1"/></StgValue>
</operation>

<operation id="453" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:36  %tmp_84_6 = add i17 %tmp_82_6_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="tmp_84_6"/></StgValue>
</operation>

<operation id="454" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="exitcond3_1" val="0"/>
<literal name="exitcond3_2" val="0"/>
<literal name="exitcond3_3" val="0"/>
<literal name="exitcond3_4" val="0"/>
<literal name="exitcond3_5" val="0"/>
<literal name="exitcond3_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:40  %out_w_3_6 = add i16 %out_w, 7

]]></Node>
<StgValue><ssdm name="out_w_3_6"/></StgValue>
</operation>

<operation id="455" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3_6" val="1"/>
</and_exp><and_exp><literal name="exitcond3_5" val="1"/>
</and_exp><and_exp><literal name="exitcond3_4" val="1"/>
</and_exp><and_exp><literal name="exitcond3_3" val="1"/>
</and_exp><and_exp><literal name="exitcond3_2" val="1"/>
</and_exp><and_exp><literal name="exitcond3_1" val="1"/>
</and_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="456" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_91_6 = zext i18 %tmp_90_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_6"/></StgValue>
</operation>

<operation id="457" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr_93 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_6

]]></Node>
<StgValue><ssdm name="input_addr_93"/></StgValue>
</operation>

<operation id="458" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_57 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>

<operation id="459" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="18">
<![CDATA[
:10  %tmp_91_6_0_1 = zext i18 %tmp_90_6_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_6_0_1"/></StgValue>
</operation>

<operation id="460" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %input_addr_94 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_6_0_1

]]></Node>
<StgValue><ssdm name="input_addr_94"/></StgValue>
</operation>

<operation id="461" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_58 = load i16* %input_addr_94, align 2

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="462" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="14">
<![CDATA[
:6  %input_load_57 = load i16* %input_addr_93, align 2

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>

<operation id="463" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="14">
<![CDATA[
:12  %input_load_58 = load i16* %input_addr_94, align 2

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="464" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_94_6_0_1 = icmp slt i16 %input_load_57, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_94_6_0_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="465" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:14  %buffer_5_6_0_1 = select i1 %tmp_94_6_0_1, i18 %tmp_90_6_0_1, i18 %tmp_90_6

]]></Node>
<StgValue><ssdm name="buffer_5_6_0_1"/></StgValue>
</operation>

<operation id="466" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="18">
<![CDATA[
:15  %buffer_5_6_0_1_cast = zext i18 %buffer_5_6_0_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_6_0_1_cast"/></StgValue>
</operation>

<operation id="467" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %input_addr_95 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_6_0_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_95"/></StgValue>
</operation>

<operation id="468" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_59 = load i16* %input_addr_95, align 2

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>

<operation id="469" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="18">
<![CDATA[
:19  %tmp_91_6_1 = zext i18 %tmp_90_6_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_6_1"/></StgValue>
</operation>

<operation id="470" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %input_addr_96 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_6_1

]]></Node>
<StgValue><ssdm name="input_addr_96"/></StgValue>
</operation>

<operation id="471" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="14">
<![CDATA[
:21  %input_load_60 = load i16* %input_addr_96, align 2

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="472" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="14">
<![CDATA[
:17  %input_load_59 = load i16* %input_addr_95, align 2

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>

<operation id="473" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="14">
<![CDATA[
:21  %input_load_60 = load i16* %input_addr_96, align 2

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="474" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_94_6_1 = icmp slt i16 %input_load_59, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_94_6_1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="475" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:23  %buffer_5_6_1 = select i1 %tmp_94_6_1, i18 %tmp_90_6_1, i18 %buffer_5_6_0_1

]]></Node>
<StgValue><ssdm name="buffer_5_6_1"/></StgValue>
</operation>

<operation id="476" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="18">
<![CDATA[
:24  %buffer_5_6_1_cast = zext i18 %buffer_5_6_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_6_1_cast"/></StgValue>
</operation>

<operation id="477" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_addr_97 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_6_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_97"/></StgValue>
</operation>

<operation id="478" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_61 = load i16* %input_addr_97, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="479" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="18">
<![CDATA[
:28  %tmp_91_6_1_1 = zext i18 %tmp_90_6_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_6_1_1"/></StgValue>
</operation>

<operation id="480" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_98 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_91_6_1_1

]]></Node>
<StgValue><ssdm name="input_addr_98"/></StgValue>
</operation>

<operation id="481" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_62 = load i16* %input_addr_98, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="482" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="14">
<![CDATA[
:26  %input_load_61 = load i16* %input_addr_97, align 2

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="483" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="14">
<![CDATA[
:30  %input_load_62 = load i16* %input_addr_98, align 2

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="484" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  %tmp_94_6_1_1 = icmp slt i16 %input_load_61, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_94_6_1_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="485" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
:32  %buffer_5_6_1_1 = select i1 %tmp_94_6_1_1, i18 %tmp_90_6_1_1, i18 %buffer_5_6_1

]]></Node>
<StgValue><ssdm name="buffer_5_6_1_1"/></StgValue>
</operation>

<operation id="486" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="18">
<![CDATA[
:33  %buffer_5_6_1_1_cast = zext i18 %buffer_5_6_1_1 to i64

]]></Node>
<StgValue><ssdm name="buffer_5_6_1_1_cast"/></StgValue>
</operation>

<operation id="487" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %input_addr_99 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %buffer_5_6_1_1_cast

]]></Node>
<StgValue><ssdm name="input_addr_99"/></StgValue>
</operation>

<operation id="488" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="14">
<![CDATA[
:35  %input_load_63 = load i16* %input_addr_99, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="489" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="14">
<![CDATA[
:35  %input_load_63 = load i16* %input_addr_99, align 2

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="490" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="17">
<![CDATA[
:37  %tmp_85_6 = zext i17 %tmp_84_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_6"/></StgValue>
</operation>

<operation id="491" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %output_addr_15 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_85_6

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="492" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:39  store i16 %input_load_63, i16* %output_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
:41  br label %.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
