
---------- Begin Simulation Statistics ----------
final_tick                               1299704863000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179724                       # Simulator instruction rate (inst/s)
host_mem_usage                                 862776                       # Number of bytes of host memory used
host_op_rate                                   183054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11545.45                       # Real time elapsed on the host
host_tick_rate                               56318942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000003                       # Number of instructions simulated
sim_ops                                    2113443322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.650228                       # Number of seconds simulated
sim_ticks                                650227617000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3481254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6962507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.968706                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     297141696                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    297234712                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     47918147                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    478277852                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           10                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          336                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          326                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     489274746                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       7679416                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       642680481                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      691358154                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     47917936                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        165659563                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     48759981                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   1355552010                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000097242                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1000222078                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1087598823                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.919661                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.971070                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    745639828     68.56%     68.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    155175849     14.27%     82.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     75093397      6.90%     89.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     12349739      1.14%     90.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9460249      0.87%     91.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     22541288      2.07%     93.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     12866510      1.18%     94.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5711982      0.53%     95.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     48759981      4.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1087598823                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       100978                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       879267335                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           266370576                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    697577140     69.74%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        14855      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          856      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt         4280      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc         2568      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt         1712      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     69.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    266370576     26.63%     96.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     36246667      3.62%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1000222078                       # Class of committed instruction
system.switch_cpus_1.commit.refs            302617243                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts           12840                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1000124836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.300455                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.300455                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    322642558                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    277204281                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   2731383308                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      410547461                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       480164704                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     47925019                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          774                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     39174415                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         489274746                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       491599920                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           734979861                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19241644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           2925746511                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          604                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      95850548                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.376233                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    517548382                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    304821122                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.249786                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1300454165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.260757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.973317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      701427181     53.94%     53.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       70980688      5.46%     59.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       61058306      4.70%     64.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       84969102      6.53%     70.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       37953559      2.92%     73.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       70609258      5.43%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       98699511      7.59%     86.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3104096      0.24%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      171652464     13.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1300454165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  1069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     62240567                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      258166496                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              281293                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.510162                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          643703932                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         70481560                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     172158508                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    630699650                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           91                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       470603                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     85446491                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2354065558                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    573222372                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     78725628                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1963898552                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       928549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     20553974                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     47925019                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     21219123                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      3264168                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      2714613                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        71542                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        10991                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         3632                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    364329074                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     49199824                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        10991                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     24582470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     37658097                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1941427045                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1850954085                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.569705                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1106040303                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.423312                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1875558852                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2687094976                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1547358296                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.768961                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.768961                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           93      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1364092698     66.78%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        21976      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         1027      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         5508      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult         2072      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc         2070      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc         3751      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         2059      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    604460089     29.59%     96.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     74032837      3.62%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2042624180                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          10329370                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       1884866     18.25%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult          194      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     18.25% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      8154707     78.95%     97.20% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       289603      2.80%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   2052936970                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   5400592040                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1850937634                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   3707430158                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2353784174                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2042624180                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           91                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   1353659429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      4593119                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           91                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    879451088                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1300454165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.570701                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.931061                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    640002441     49.21%     49.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    124626256      9.58%     58.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    148985524     11.46%     70.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    136558984     10.50%     80.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    120023737      9.23%     89.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     76840013      5.91%     95.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     33649516      2.59%     98.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13983737      1.08%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      5783957      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1300454165                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.570699                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses        16487                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads        32974                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses        16451                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes        23644                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     19782928                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     12911598                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    630699650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     85446491                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1406958529                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes        10272                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1300455234                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     288078176                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1197398059                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1200811                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      435192041                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32702724                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      5254907                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4513662949                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2593846256                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   3101624557                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       492160737                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents        14558                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     47925019                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     36932317                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1904226496                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   3502994287                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles       165868                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts         4838                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        28357289                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups        18117                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         3394612930                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4927120711                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads          15480                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes         15430                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21530974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       670804                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43061949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         670804                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3429638                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1742167                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1739087                       # Transaction distribution
system.membus.trans_dist::ReadExReq             51615                       # Transaction distribution
system.membus.trans_dist::ReadExResp            51615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3429638                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10443760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10443760                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    334298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               334298880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3481253                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3481253    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3481253                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14804173500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        18516795250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1299704863000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21312101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13024460                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12267918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           218873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          218873                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            30                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21312072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     64592833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              64592923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2100047168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2100051008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3761434                       # Total snoops (count)
system.tol2bus.snoopTraffic                 111498688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25292409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026522                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.160681                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24621605     97.35%     97.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 670804      2.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25292409                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        32813297500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32296416000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             45000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     18049721                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18049721                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     18049721                       # number of overall hits
system.l2.overall_hits::total                18049721                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3481224                       # number of demand (read+write) misses
system.l2.demand_misses::total                3481254                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           30                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3481224                       # number of overall misses
system.l2.overall_misses::total               3481254                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      3120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 282799925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     282803046000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      3120500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 282799925500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    282803046000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     21530945                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21530975                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     21530945                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21530975                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.161685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.161685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 104016.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 81235.773826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81235.970142                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 104016.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 81235.773826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81235.970142                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1742167                       # number of writebacks
system.l2.writebacks::total                   1742167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3481224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3481254                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3481224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3481254                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 247987695500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 247990516000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 247987695500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 247990516000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.161685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161686                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.161685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161686                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94016.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71235.776698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71235.973014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94016.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71235.776698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71235.973014                       # average overall mshr miss latency
system.l2.replacements                        3761434                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     11282293                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11282293                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     11282293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11282293                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       390624                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        390624                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       167258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                167258                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        51615                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               51615                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   3763774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3763774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       218873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            218873                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.235822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.235822                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 72920.158869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72920.158869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        51615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          51615                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3247624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3247624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.235822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235822                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 62920.158869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62920.158869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      3120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3120500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             30                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 104016.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104016.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      2820500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2820500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94016.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94016.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     17882463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17882463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      3429609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3429609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 279036151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279036151500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     21312072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21312072                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.160923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.160923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 81360.922338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81360.922338                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      3429609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3429609                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 244740071500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244740071500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.160923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.160923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 71360.925254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71360.925254                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    42749552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3765530                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.352865                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      92.929475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    10.291516                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.094090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3992.684919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.060924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062500                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1581                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 692752618                       # Number of tag accesses
system.l2.tags.data_accesses                692752618                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    222798272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          222800192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    111498688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       111498688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      3481223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3481253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1742167                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1742167                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         2953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    342646584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             342649537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         2953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171476395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171476395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171476395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         2953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    342646584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            514125933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1669416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   3116615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001248250500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94573                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94573                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7922307                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1577090                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3481253                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1742167                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3481253                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1742167                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 364608                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72751                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            185673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            195153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            195136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            263648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            212224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            208451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            211596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            184979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            184513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           180338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           180669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           174214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           187300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           184418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             99408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            100035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            102643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            106105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            144778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            112170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             97201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            98244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           101596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            98482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            89628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            99162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            99608                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  49751314750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15583225000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            108188408500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15963.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34713.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1834337                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1067784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3481253                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1742167                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2159196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  726672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  200344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  63865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  66266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  93444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  96898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  97000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  97491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  97808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  99562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  98399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 100086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1883897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    162.590630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.552093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   116.940331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       720253     38.23%     38.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       673765     35.76%     74.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       368736     19.57%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72600      3.85%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35171      1.87%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8192      0.43%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3241      0.17%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1189      0.06%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          750      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1883897                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94573                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.954490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.989687                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.586165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2387      2.52%      2.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         52796     55.83%     58.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         26176     27.68%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8674      9.17%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          2703      2.86%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          1002      1.06%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          432      0.46%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          185      0.20%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           64      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           57      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           24      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           16      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           36      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94573                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.651803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.610778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.199648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27290     28.86%     28.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2199      2.33%     31.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            46556     49.23%     80.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            13968     14.77%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3882      4.10%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              608      0.64%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               60      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94573                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              199465280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23334912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               106840576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               222800192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            111498688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       306.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    342.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  650238532500                       # Total gap between requests
system.mem_ctrls.avgGap                     124485.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    199463360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    106840576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 2952.812138091637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 306759286.725282251835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164312577.944532305002                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      3481223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1742167                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      1581500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 108186827000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15459245473000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     52716.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     31077.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8873572.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6099951900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3242174760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10457115480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4070331540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51327971760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     257267197770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33041343840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       365506087050                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        562.120214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83655057250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21712340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 544860219750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7351151220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3907214355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11795729820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4643852940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51327971760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     264540600120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26916373440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       370482893655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.774159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67581923250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21712340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 560933353750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000007620                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    491599885                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1566607507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000007620                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    491599885                       # number of overall hits
system.cpu.icache.overall_hits::total      1566607507                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          857                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            892                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          857                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total           892                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      3627000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3627000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      3627000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3627000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000008477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    491599920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1566608399                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000008477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    491599920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1566608399                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 103628.571429                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4066.143498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 103628.571429                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4066.143498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          378                       # number of writebacks
system.cpu.icache.writebacks::total               378                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      3168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      3168000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3168000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst       105600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       105600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst       105600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       105600                       # average overall mshr miss latency
system.cpu.icache.replacements                    378                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000007620                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    491599885                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1566607507                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          857                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           892                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      3627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3627000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000008477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    491599920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1566608399                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 103628.571429                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4066.143498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      3168000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3168000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst       105600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       105600                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.256095                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1566608394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               887                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1766187.591883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.840061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    13.416034                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964531                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.026203                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6266434483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6266434483                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    309931856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     21328217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    533826202                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        865086275                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    309939665                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     21328217                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    533826202                       # number of overall hits
system.cpu.dcache.overall_hits::total       865094084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16679166                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1385118                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     52644558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       70708842                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16679316                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1385118                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     52644558                       # number of overall misses
system.cpu.dcache.overall_misses::total      70708992                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  33980137000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 1269118016183                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1303098153183                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  33980137000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 1269118016183                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1303098153183                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    326611022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22713335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    586470760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    935795117                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    326618981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22713335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    586470760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    935803076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.051067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.060983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.089765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.075560                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.051067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.060983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.089765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.075560                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 24532.304829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 24107.297400                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18429.069354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 24532.304829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 24107.297400                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18429.030259                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46943795                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        12547                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           3532856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             115                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.287775                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   109.104348                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21147152                       # number of writebacks
system.cpu.dcache.writebacks::total          21147152                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     31113613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     31113613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     31113613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     31113613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1385118                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     21530945                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     22916063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1385118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     21530945                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     22916063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32595019000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 509456054941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 542051073941                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  32595019000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 509456054941                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 542051073941                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.060983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.036713                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.060983                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.036713                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23532.304829                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 23661.574303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23653.760855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23532.304829                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 23661.574303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23653.760855                       # average overall mshr miss latency
system.cpu.dcache.replacements               39594877                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    255174215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     18627771                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    497908046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       771710032                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     15750559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1370923                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     52316047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      69437529                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33613757000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 1259159412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1292773169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    270924774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19998694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    550224093                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    841147561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.068551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.095081                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 24519.069999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 24068.320997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18617.787645                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     31003974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     31003974                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1370923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     21312073                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     22682996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32242834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 503588650500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 535831484500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.068551                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.038733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026967                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 23519.069999                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 23629.266402                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23622.606313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54757641                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2700446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     35918156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       93376243                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       805735                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14195                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       328511                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1148441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    366380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   9958603683                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10324983683                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     55563376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2714641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     36246667                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     94524684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014501                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.005229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.009063                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25810.496654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 30314.369026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8990.434583                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       109639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       109639                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        14195                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       218872                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       233067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    352185000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   5867404441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6219589441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.006038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24810.496654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 26807.469393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26685.843303                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7809                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7809                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          150                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         7959                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.018847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018847                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_misses::.cpu.data       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       122872                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       122872                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          133                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           67                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data      4156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4156000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.076389                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.817073                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.345133                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 62029.850746                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 53282.051282                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data           67                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           67                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          144                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          144                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997271                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           904689765                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          39595389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.848362                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   205.666973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    50.941277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   255.389020                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.401693                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.099495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.498807                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3782809173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3782809173                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1299704863000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 519158506000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 780546357000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
