Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: Incubator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Incubator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Incubator"
Output Format                      : NGC
Target Device                      : xc3sd3400a-4-fg676

---- Source Options
Top Module Name                    : Incubator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Incubator.v" in library work
Module <Incubator> compiled
No errors in compilation
Analysis of file <"Incubator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Incubator> in library <work> with parameters.
	s1 = "01"
	s2 = "10"
	s2_out = "00"
	s2_s1 = "01"
	s2_s2 = "10"
	s2_s3 = "11"
	s3 = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Incubator>.
	s1 = 2'b01
	s2 = 2'b10
	s2_out = 2'b00
	s2_s1 = 2'b01
	s2_s2 = 2'b10
	s2_s3 = 2'b11
	s3 = 2'b11
WARNING:Xst:905 - "Incubator.v" line 40: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <s2_substate>
Module <Incubator> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Incubator>.
    Related source file is "Incubator.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <s2_substate> of Case statement line 94 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <s2_substate> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <s2_substate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <cooler_rotational_speed>.
    Found 9-bit comparator greater for signal <s2_substate$cmp_gt0000> created at line 71.
    Found 9-bit comparator greater for signal <s2_substate$cmp_gt0001> created at line 78.
    Found 9-bit comparator less for signal <s2_substate$cmp_lt0000> created at line 80.
    Found 9-bit comparator less for signal <s2_substate$cmp_lt0001> created at line 85.
    Found 9-bit comparator greater for signal <state$cmp_gt0000> created at line 46.
    Found 9-bit comparator greater for signal <state$cmp_gt0001> created at line 58.
    Found 9-bit comparator less for signal <state$cmp_lt0000> created at line 48.
    Found 9-bit comparator less for signal <state$cmp_lt0001> created at line 53.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   4 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <Incubator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 4-bit register                                        : 1
# Comparators                                          : 8
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <s2_substate/FSM> on signal <s2_substate[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 01    | 00
 10    | 01
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <cooler_rotational_speed_0> (without init value) has a constant value of 0 in block <Incubator>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 8
 9-bit comparator greater                              : 4
 9-bit comparator less                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <cooler_rotational_speed_0> (without init value) has a constant value of 0 in block <Incubator>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Incubator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Incubator, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Incubator.ngr
Top Level Output File Name         : Incubator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 31
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 16
#      LUT4_L                      : 1
#      MUXF5                       : 5
#      VCC                         : 1
# FlipFlops/Latches                : 7
#      FD                          : 2
#      FDR                         : 3
#      FDRS                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 9
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-4 

 Number of Slices:                       15  out of  23872     0%  
 Number of Slice Flip Flops:              7  out of  47744     0%  
 Number of 4 input LUTs:                 24  out of  47744     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    469     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.236ns (Maximum Frequency: 309.023MHz)
   Minimum input arrival time before clock: 5.777ns
   Maximum output required time after clock: 6.923ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.236ns (frequency: 309.023MHz)
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Delay:               3.236ns (Levels of Logic = 1)
  Source:            s2_substate_FSM_FFd1 (FF)
  Destination:       s2_substate_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: s2_substate_FSM_FFd1 to s2_substate_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.713  s2_substate_FSM_FFd1 (s2_substate_FSM_FFd1)
     LUT2:I1->O            1   0.643   0.420  s2_substate_FSM_FFd2-In20 (s2_substate_FSM_FFd2-In20)
     FDRS:S                    0.869          s2_substate_FSM_FFd2
    ----------------------------------------
    Total                      3.236ns (2.103ns logic, 1.133ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 72 / 10
-------------------------------------------------------------------------
Offset:              5.777ns (Levels of Logic = 5)
  Source:            temperature<3> (PAD)
  Destination:       s2_substate_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: temperature<3> to s2_substate_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.849   0.851  temperature_3_IBUF (temperature_3_IBUF)
     LUT4:I0->O            3   0.648   0.611  s2_substate_FSM_FFd1-In51 (s2_substate_FSM_FFd1-In_bdd6)
     LUT3:I1->O            1   0.643   0.500  s2_substate_FSM_FFd2-In2146_SW0_SW1 (N10)
     LUT4_L:I1->LO         1   0.643   0.132  s2_substate_FSM_FFd2-In2146_SW1 (N7)
     LUT4:I2->O            1   0.648   0.000  s2_substate_FSM_FFd2-In21731 (s2_substate_FSM_FFd2-In2173)
     FDRS:D                    0.252          s2_substate_FSM_FFd2
    ----------------------------------------
    Total                      5.777ns (3.683ns logic, 2.094ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 5
-------------------------------------------------------------------------
Offset:              6.923ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       cooler_on (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd1 to cooler_on
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             6   0.591   0.749  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I1->O            1   0.643   0.420  cooler_on1 (cooler_on_OBUF)
     OBUF:I->O                 4.520          cooler_on_OBUF (cooler_on)
    ----------------------------------------
    Total                      6.923ns (5.754ns logic, 1.169ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.21 secs
 
--> 

Total memory usage is 4513940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

