// Seed: 1851469716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_5(
      1, id_2 !== id_4
  );
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input wire id_2
    , id_21,
    input uwire id_3,
    output tri0 id_4,
    input tri id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    output tri0 id_10
    , id_22,
    input wand id_11,
    output tri1 id_12,
    output wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    input tri1 id_17,
    output uwire id_18
    , id_23,
    input tri1 id_19
);
  wire id_24;
  module_0 modCall_1 (
      id_23,
      id_24,
      id_22,
      id_24
  );
  wire id_25;
  timeprecision 1ps;
endmodule
