// Seed: 2266997541
module module_0;
  wire  id_1;
  tri0  id_2;
  logic id_3;
  ;
  assign id_2 = -1 & -1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wand id_2,
    output uwire id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13,
    input tri0 id_14,
    input wor id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri id_18
);
  wire id_20;
  ;
  wire id_21;
  logic id_22 = id_15, id_23, id_24;
  assign id_22 = 1'd0;
  assign id_22 = id_4 & id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
