read -sv run_verilog_mid/adder_32b_12_85_59f2ace000b0b02e951e144fa7d2ccfd.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_85_59f2ace000b0b02e951e144fa7d2ccfd_yosys.v
