#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e90020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e848c0 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1e4f1a0 .functor NOT 1, L_0x1eca1a0, C4<0>, C4<0>, C4<0>;
L_0x1eca020 .functor XOR 8, L_0x1ec9b30, L_0x1ec9f80, C4<00000000>, C4<00000000>;
L_0x1eca130 .functor XOR 8, L_0x1eca020, L_0x1eca090, C4<00000000>, C4<00000000>;
L_0x7f2cb71bb0f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec4bc0_0 .net "B3_next_dut", 0 0, L_0x7f2cb71bb0f0;  1 drivers
v0x1ec4c80_0 .net "B3_next_ref", 0 0, L_0x1ec6250;  1 drivers
L_0x7f2cb71bb138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec4d20_0 .net "Count_next_dut", 0 0, L_0x7f2cb71bb138;  1 drivers
v0x1ec4dc0_0 .net "Count_next_ref", 0 0, L_0x1ec7480;  1 drivers
v0x1ec4e60_0 .net "S1_next_dut", 0 0, L_0x1ec8e90;  1 drivers
v0x1ec4f50_0 .net "S1_next_ref", 0 0, L_0x1ec7000;  1 drivers
v0x1ec5020_0 .net "S_next_dut", 0 0, L_0x1ec8c30;  1 drivers
v0x1ec50f0_0 .net "S_next_ref", 0 0, L_0x1ec6db0;  1 drivers
v0x1ec51c0_0 .net "Wait_next_dut", 0 0, L_0x1ec95e0;  1 drivers
v0x1ec5290_0 .net "Wait_next_ref", 0 0, L_0x1ec7a10;  1 drivers
v0x1ec5360_0 .net *"_ivl_10", 7 0, L_0x1eca090;  1 drivers
v0x1ec5400_0 .net *"_ivl_12", 7 0, L_0x1eca130;  1 drivers
v0x1ec54a0_0 .net *"_ivl_2", 7 0, L_0x1ec9a90;  1 drivers
v0x1ec5540_0 .net *"_ivl_4", 7 0, L_0x1ec9b30;  1 drivers
v0x1ec55e0_0 .net *"_ivl_6", 7 0, L_0x1ec9f80;  1 drivers
v0x1ec5680_0 .net *"_ivl_8", 7 0, L_0x1eca020;  1 drivers
v0x1ec5740_0 .net "ack", 0 0, v0x1ec1510_0;  1 drivers
v0x1ec57e0_0 .var "clk", 0 0;
v0x1ec58b0_0 .net "counting_dut", 0 0, L_0x1ec9840;  1 drivers
v0x1ec5980_0 .net "counting_ref", 0 0, L_0x1ec7d00;  1 drivers
v0x1ec5a50_0 .net "d", 0 0, v0x1ec1670_0;  1 drivers
v0x1ec5af0_0 .net "done_counting", 0 0, v0x1ec1710_0;  1 drivers
L_0x7f2cb71bb1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec5b90_0 .net "done_dut", 0 0, L_0x7f2cb71bb1c8;  1 drivers
v0x1ec5c60_0 .net "done_ref", 0 0, L_0x1ec7c10;  1 drivers
L_0x7f2cb71bb258 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec5d30_0 .net "shift_ena_dut", 0 0, L_0x7f2cb71bb258;  1 drivers
v0x1ec5e00_0 .net "shift_ena_ref", 0 0, L_0x1ec8110;  1 drivers
v0x1ec5ed0_0 .net "state", 9 0, v0x1ec1970_0;  1 drivers
v0x1ec5f70_0 .var/2u "stats1", 607 0;
v0x1ec6010_0 .var/2u "strobe", 0 0;
v0x1ec60b0_0 .net "tb_match", 0 0, L_0x1eca1a0;  1 drivers
v0x1ec6180_0 .net "tb_mismatch", 0 0, L_0x1e4f1a0;  1 drivers
LS_0x1ec9a90_0_0 .concat [ 1 1 1 1], L_0x1ec8110, L_0x1ec7d00, L_0x1ec7c10, L_0x1ec7a10;
LS_0x1ec9a90_0_4 .concat [ 1 1 1 1], L_0x1ec7480, L_0x1ec7000, L_0x1ec6db0, L_0x1ec6250;
L_0x1ec9a90 .concat [ 4 4 0 0], LS_0x1ec9a90_0_0, LS_0x1ec9a90_0_4;
LS_0x1ec9b30_0_0 .concat [ 1 1 1 1], L_0x1ec8110, L_0x1ec7d00, L_0x1ec7c10, L_0x1ec7a10;
LS_0x1ec9b30_0_4 .concat [ 1 1 1 1], L_0x1ec7480, L_0x1ec7000, L_0x1ec6db0, L_0x1ec6250;
L_0x1ec9b30 .concat [ 4 4 0 0], LS_0x1ec9b30_0_0, LS_0x1ec9b30_0_4;
LS_0x1ec9f80_0_0 .concat [ 1 1 1 1], L_0x7f2cb71bb258, L_0x1ec9840, L_0x7f2cb71bb1c8, L_0x1ec95e0;
LS_0x1ec9f80_0_4 .concat [ 1 1 1 1], L_0x7f2cb71bb138, L_0x1ec8e90, L_0x1ec8c30, L_0x7f2cb71bb0f0;
L_0x1ec9f80 .concat [ 4 4 0 0], LS_0x1ec9f80_0_0, LS_0x1ec9f80_0_4;
LS_0x1eca090_0_0 .concat [ 1 1 1 1], L_0x1ec8110, L_0x1ec7d00, L_0x1ec7c10, L_0x1ec7a10;
LS_0x1eca090_0_4 .concat [ 1 1 1 1], L_0x1ec7480, L_0x1ec7000, L_0x1ec6db0, L_0x1ec6250;
L_0x1eca090 .concat [ 4 4 0 0], LS_0x1eca090_0_0, LS_0x1eca090_0_4;
L_0x1eca1a0 .cmp/eeq 8, L_0x1ec9a90, L_0x1eca130;
S_0x1e8d290 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1e848c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1e60d90 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1e60dd0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1e60e10 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1e60e50 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1e60e90 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1e60ed0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1e60f10 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1e60f50 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1e60f90 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1e60fd0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1e67d40 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1e5d3c0 .functor AND 1, L_0x1ec6340, L_0x1e67d40, C4<1>, C4<1>;
L_0x1e91600 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1e91670 .functor AND 1, L_0x1ec64a0, L_0x1e91600, C4<1>, C4<1>;
L_0x1ec6640 .functor OR 1, L_0x1e5d3c0, L_0x1e91670, C4<0>, C4<0>;
L_0x1ec6820 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1ec68d0 .functor AND 1, L_0x1ec6750, L_0x1ec6820, C4<1>, C4<1>;
L_0x1ec69e0 .functor OR 1, L_0x1ec6640, L_0x1ec68d0, C4<0>, C4<0>;
L_0x1ec6cf0 .functor AND 1, L_0x1ec6b40, v0x1ec1510_0, C4<1>, C4<1>;
L_0x1ec6db0 .functor OR 1, L_0x1ec69e0, L_0x1ec6cf0, C4<0>, C4<0>;
L_0x1ec7000 .functor AND 1, L_0x1ec6f20, v0x1ec1670_0, C4<1>, C4<1>;
L_0x1ec7250 .functor NOT 1, v0x1ec1710_0, C4<0>, C4<0>, C4<0>;
L_0x1ec73c0 .functor AND 1, L_0x1ec7160, L_0x1ec7250, C4<1>, C4<1>;
L_0x1ec7480 .functor OR 1, L_0x1ec70c0, L_0x1ec73c0, C4<0>, C4<0>;
L_0x1ec7350 .functor AND 1, L_0x1ec7660, v0x1ec1710_0, C4<1>, C4<1>;
L_0x1ec7850 .functor NOT 1, v0x1ec1510_0, C4<0>, C4<0>, C4<0>;
L_0x1ec7950 .functor AND 1, L_0x1ec7750, L_0x1ec7850, C4<1>, C4<1>;
L_0x1ec7a10 .functor OR 1, L_0x1ec7350, L_0x1ec7950, C4<0>, C4<0>;
v0x1e91770_0 .net "B3_next", 0 0, L_0x1ec6250;  alias, 1 drivers
v0x1e4da60_0 .net "Count_next", 0 0, L_0x1ec7480;  alias, 1 drivers
v0x1e4db60_0 .net "S1_next", 0 0, L_0x1ec7000;  alias, 1 drivers
v0x1e4f2f0_0 .net "S_next", 0 0, L_0x1ec6db0;  alias, 1 drivers
v0x1e4f390_0 .net "Wait_next", 0 0, L_0x1ec7a10;  alias, 1 drivers
v0x1e4f680_0 .net *"_ivl_10", 0 0, L_0x1e91600;  1 drivers
v0x1e91810_0 .net *"_ivl_12", 0 0, L_0x1e91670;  1 drivers
v0x1ebf900_0 .net *"_ivl_14", 0 0, L_0x1ec6640;  1 drivers
v0x1ebf9e0_0 .net *"_ivl_17", 0 0, L_0x1ec6750;  1 drivers
v0x1ebfac0_0 .net *"_ivl_18", 0 0, L_0x1ec6820;  1 drivers
v0x1ebfba0_0 .net *"_ivl_20", 0 0, L_0x1ec68d0;  1 drivers
v0x1ebfc80_0 .net *"_ivl_22", 0 0, L_0x1ec69e0;  1 drivers
v0x1ebfd60_0 .net *"_ivl_25", 0 0, L_0x1ec6b40;  1 drivers
v0x1ebfe40_0 .net *"_ivl_26", 0 0, L_0x1ec6cf0;  1 drivers
v0x1ebff20_0 .net *"_ivl_3", 0 0, L_0x1ec6340;  1 drivers
v0x1ec0000_0 .net *"_ivl_31", 0 0, L_0x1ec6f20;  1 drivers
v0x1ec00e0_0 .net *"_ivl_35", 0 0, L_0x1ec70c0;  1 drivers
v0x1ec01c0_0 .net *"_ivl_37", 0 0, L_0x1ec7160;  1 drivers
v0x1ec02a0_0 .net *"_ivl_38", 0 0, L_0x1ec7250;  1 drivers
v0x1ec0380_0 .net *"_ivl_4", 0 0, L_0x1e67d40;  1 drivers
v0x1ec0460_0 .net *"_ivl_40", 0 0, L_0x1ec73c0;  1 drivers
v0x1ec0540_0 .net *"_ivl_45", 0 0, L_0x1ec7660;  1 drivers
v0x1ec0620_0 .net *"_ivl_46", 0 0, L_0x1ec7350;  1 drivers
v0x1ec0700_0 .net *"_ivl_49", 0 0, L_0x1ec7750;  1 drivers
v0x1ec07e0_0 .net *"_ivl_50", 0 0, L_0x1ec7850;  1 drivers
v0x1ec08c0_0 .net *"_ivl_52", 0 0, L_0x1ec7950;  1 drivers
v0x1ec09a0_0 .net *"_ivl_6", 0 0, L_0x1e5d3c0;  1 drivers
v0x1ec0a80_0 .net *"_ivl_61", 3 0, L_0x1ec7e60;  1 drivers
v0x1ec0b60_0 .net *"_ivl_9", 0 0, L_0x1ec64a0;  1 drivers
v0x1ec0c40_0 .net "ack", 0 0, v0x1ec1510_0;  alias, 1 drivers
v0x1ec0d00_0 .net "counting", 0 0, L_0x1ec7d00;  alias, 1 drivers
v0x1ec0dc0_0 .net "d", 0 0, v0x1ec1670_0;  alias, 1 drivers
v0x1ec0e80_0 .net "done", 0 0, L_0x1ec7c10;  alias, 1 drivers
v0x1ec0f40_0 .net "done_counting", 0 0, v0x1ec1710_0;  alias, 1 drivers
v0x1ec1000_0 .net "shift_ena", 0 0, L_0x1ec8110;  alias, 1 drivers
v0x1ec10c0_0 .net "state", 9 0, v0x1ec1970_0;  alias, 1 drivers
L_0x1ec6250 .part v0x1ec1970_0, 6, 1;
L_0x1ec6340 .part v0x1ec1970_0, 0, 1;
L_0x1ec64a0 .part v0x1ec1970_0, 1, 1;
L_0x1ec6750 .part v0x1ec1970_0, 3, 1;
L_0x1ec6b40 .part v0x1ec1970_0, 9, 1;
L_0x1ec6f20 .part v0x1ec1970_0, 0, 1;
L_0x1ec70c0 .part v0x1ec1970_0, 7, 1;
L_0x1ec7160 .part v0x1ec1970_0, 8, 1;
L_0x1ec7660 .part v0x1ec1970_0, 8, 1;
L_0x1ec7750 .part v0x1ec1970_0, 9, 1;
L_0x1ec7c10 .part v0x1ec1970_0, 9, 1;
L_0x1ec7d00 .part v0x1ec1970_0, 8, 1;
L_0x1ec7e60 .part v0x1ec1970_0, 4, 4;
L_0x1ec8110 .reduce/or L_0x1ec7e60;
S_0x1ec1320 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1e848c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1ec1510_0 .var "ack", 0 0;
v0x1ec15d0_0 .net "clk", 0 0, v0x1ec57e0_0;  1 drivers
v0x1ec1670_0 .var "d", 0 0;
v0x1ec1710_0 .var "done_counting", 0 0;
v0x1ec17e0_0 .var/2u "fail_onehot", 0 0;
v0x1ec18d0_0 .var/2u "failed", 0 0;
v0x1ec1970_0 .var "state", 9 0;
v0x1ec1a10_0 .net "tb_match", 0 0, L_0x1eca1a0;  alias, 1 drivers
E_0x1e5d380 .event posedge, v0x1ec15d0_0;
E_0x1e5bff0/0 .event negedge, v0x1ec15d0_0;
E_0x1e5bff0/1 .event posedge, v0x1ec15d0_0;
E_0x1e5bff0 .event/or E_0x1e5bff0/0, E_0x1e5bff0/1;
S_0x1ec1b70 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1e848c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1ec1d80 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1ec1dc0 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1ec1e00 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1ec1e40 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1ec1e80 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1ec1ec0 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1ec1f00 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1ec1f40 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1ec1f80 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1ec1fc0 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1ec7df0 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1ec8370 .functor AND 1, L_0x1ec82d0, L_0x1ec7df0, C4<1>, C4<1>;
L_0x1ec8520 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1ec8590 .functor AND 1, L_0x1ec8480, L_0x1ec8520, C4<1>, C4<1>;
L_0x1ec86a0 .functor OR 1, L_0x1ec8370, L_0x1ec8590, C4<0>, C4<0>;
L_0x1ec8850 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1ec8900 .functor AND 1, L_0x1ec87b0, L_0x1ec8850, C4<1>, C4<1>;
L_0x1ec8a10 .functor OR 1, L_0x1ec86a0, L_0x1ec8900, C4<0>, C4<0>;
L_0x7f2cb71bb018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1ec8b70 .functor AND 1, L_0x7f2cb71bb018, v0x1ec1510_0, C4<1>, C4<1>;
L_0x1ec8c30 .functor OR 1, L_0x1ec8a10, L_0x1ec8b70, C4<0>, C4<0>;
L_0x1ec8e90 .functor AND 1, L_0x1ec8df0, v0x1ec1670_0, C4<1>, C4<1>;
L_0x1ec8ff0 .functor AND 1, L_0x1ec8f50, v0x1ec1670_0, C4<1>, C4<1>;
L_0x1ec9200 .functor NOT 1, v0x1ec1670_0, C4<0>, C4<0>, C4<0>;
L_0x1ec9270 .functor AND 1, L_0x1ec9120, L_0x1ec9200, C4<1>, C4<1>;
L_0x1ec90b0 .functor AND 1, L_0x1ec9400, v0x1ec1670_0, C4<1>, C4<1>;
L_0x7f2cb71bb180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1ec95e0 .functor AND 1, L_0x7f2cb71bb180, v0x1ec1710_0, C4<1>, C4<1>;
L_0x1ec97d0 .functor NOT 1, v0x1ec1710_0, C4<0>, C4<0>, C4<0>;
L_0x7f2cb71bb210 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1ec9840 .functor AND 1, L_0x7f2cb71bb210, L_0x1ec97d0, C4<1>, C4<1>;
v0x1ec2610_0 .net "B0_next", 0 0, L_0x1ec90b0;  1 drivers
L_0x7f2cb71bb060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec26f0_0 .net "B1_next", 0 0, L_0x7f2cb71bb060;  1 drivers
L_0x7f2cb71bb0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ec27b0_0 .net "B2_next", 0 0, L_0x7f2cb71bb0a8;  1 drivers
v0x1ec2850_0 .net "B3_next", 0 0, L_0x7f2cb71bb0f0;  alias, 1 drivers
v0x1ec2910_0 .net "Count_next", 0 0, L_0x7f2cb71bb138;  alias, 1 drivers
v0x1ec2a20_0 .net "S110_next", 0 0, L_0x1ec9270;  1 drivers
v0x1ec2ae0_0 .net "S11_next", 0 0, L_0x1ec8ff0;  1 drivers
v0x1ec2ba0_0 .net "S1_next", 0 0, L_0x1ec8e90;  alias, 1 drivers
v0x1ec2c60_0 .net "S_next", 0 0, L_0x1ec8c30;  alias, 1 drivers
v0x1ec2d20_0 .net "Wait_next", 0 0, L_0x1ec95e0;  alias, 1 drivers
v0x1ec2de0_0 .net *"_ivl_1", 0 0, L_0x1ec82d0;  1 drivers
v0x1ec2ec0_0 .net *"_ivl_10", 0 0, L_0x1ec8590;  1 drivers
v0x1ec2fa0_0 .net *"_ivl_12", 0 0, L_0x1ec86a0;  1 drivers
v0x1ec3080_0 .net *"_ivl_15", 0 0, L_0x1ec87b0;  1 drivers
v0x1ec3160_0 .net *"_ivl_16", 0 0, L_0x1ec8850;  1 drivers
v0x1ec3240_0 .net *"_ivl_18", 0 0, L_0x1ec8900;  1 drivers
v0x1ec3320_0 .net *"_ivl_2", 0 0, L_0x1ec7df0;  1 drivers
v0x1ec3400_0 .net *"_ivl_20", 0 0, L_0x1ec8a10;  1 drivers
v0x1ec34e0_0 .net *"_ivl_22", 0 0, L_0x7f2cb71bb018;  1 drivers
v0x1ec35c0_0 .net *"_ivl_24", 0 0, L_0x1ec8b70;  1 drivers
v0x1ec36a0_0 .net *"_ivl_29", 0 0, L_0x1ec8df0;  1 drivers
v0x1ec3780_0 .net *"_ivl_33", 0 0, L_0x1ec8f50;  1 drivers
v0x1ec3860_0 .net *"_ivl_37", 0 0, L_0x1ec9120;  1 drivers
v0x1ec3940_0 .net *"_ivl_38", 0 0, L_0x1ec9200;  1 drivers
v0x1ec3a20_0 .net *"_ivl_4", 0 0, L_0x1ec8370;  1 drivers
v0x1ec3b00_0 .net *"_ivl_43", 0 0, L_0x1ec9400;  1 drivers
v0x1ec3be0_0 .net *"_ivl_54", 0 0, L_0x7f2cb71bb180;  1 drivers
v0x1ec3cc0_0 .net *"_ivl_60", 0 0, L_0x7f2cb71bb210;  1 drivers
v0x1ec3da0_0 .net *"_ivl_62", 0 0, L_0x1ec97d0;  1 drivers
v0x1ec3e80_0 .net *"_ivl_7", 0 0, L_0x1ec8480;  1 drivers
v0x1ec3f60_0 .net *"_ivl_8", 0 0, L_0x1ec8520;  1 drivers
v0x1ec4040_0 .net "ack", 0 0, v0x1ec1510_0;  alias, 1 drivers
v0x1ec40e0_0 .net "counting", 0 0, L_0x1ec9840;  alias, 1 drivers
v0x1ec43b0_0 .net "d", 0 0, v0x1ec1670_0;  alias, 1 drivers
v0x1ec44a0_0 .net "done", 0 0, L_0x7f2cb71bb1c8;  alias, 1 drivers
v0x1ec4560_0 .net "done_counting", 0 0, v0x1ec1710_0;  alias, 1 drivers
v0x1ec4650_0 .net "shift_ena", 0 0, L_0x7f2cb71bb258;  alias, 1 drivers
v0x1ec4710_0 .net "state", 9 0, v0x1ec1970_0;  alias, 1 drivers
L_0x1ec82d0 .part v0x1ec1970_0, 1, 1;
L_0x1ec8480 .part v0x1ec1970_0, 2, 1;
L_0x1ec87b0 .part v0x1ec1970_0, 8, 1;
L_0x1ec8df0 .part v0x1ec1970_0, 1, 1;
L_0x1ec8f50 .part v0x1ec1970_0, 2, 1;
L_0x1ec9120 .part v0x1ec1970_0, 4, 1;
L_0x1ec9400 .part v0x1ec1970_0, 8, 1;
S_0x1ec49a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1e848c0;
 .timescale -12 -12;
E_0x1e5b9f0 .event anyedge, v0x1ec6010_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ec6010_0;
    %nor/r;
    %assign/vec4 v0x1ec6010_0, 0;
    %wait E_0x1e5b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ec1320;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec18d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec17e0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1ec1320;
T_2 ;
    %wait E_0x1e5bff0;
    %load/vec4 v0x1ec1a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ec18d0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ec1320;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ec1510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ec1710_0, 0;
    %assign/vec4 v0x1ec1670_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1ec1970_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e5bff0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1ec1510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1ec1710_0, 0, 1;
    %store/vec4 v0x1ec1670_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1ec1970_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e5d380;
    %load/vec4 v0x1ec18d0_0;
    %assign/vec4 v0x1ec17e0_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e5bff0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1ec1510_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1ec1710_0, 0, 1;
    %store/vec4 v0x1ec1670_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1ec1970_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1e5d380;
    %load/vec4 v0x1ec17e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1ec18d0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e848c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec57e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ec6010_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e848c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ec57e0_0;
    %inv;
    %store/vec4 v0x1ec57e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e848c0;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ec15d0_0, v0x1ec6180_0, v0x1ec5a50_0, v0x1ec5af0_0, v0x1ec5740_0, v0x1ec5ed0_0, v0x1ec4c80_0, v0x1ec4bc0_0, v0x1ec50f0_0, v0x1ec5020_0, v0x1ec4f50_0, v0x1ec4e60_0, v0x1ec4dc0_0, v0x1ec4d20_0, v0x1ec5290_0, v0x1ec51c0_0, v0x1ec5c60_0, v0x1ec5b90_0, v0x1ec5980_0, v0x1ec58b0_0, v0x1ec5e00_0, v0x1ec5d30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e848c0;
T_7 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e848c0;
T_8 ;
    %wait E_0x1e5bff0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ec5f70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
    %load/vec4 v0x1ec60b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ec5f70_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ec4c80_0;
    %load/vec4 v0x1ec4c80_0;
    %load/vec4 v0x1ec4bc0_0;
    %xor;
    %load/vec4 v0x1ec4c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1ec50f0_0;
    %load/vec4 v0x1ec50f0_0;
    %load/vec4 v0x1ec5020_0;
    %xor;
    %load/vec4 v0x1ec50f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1ec4f50_0;
    %load/vec4 v0x1ec4f50_0;
    %load/vec4 v0x1ec4e60_0;
    %xor;
    %load/vec4 v0x1ec4f50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1ec4dc0_0;
    %load/vec4 v0x1ec4dc0_0;
    %load/vec4 v0x1ec4d20_0;
    %xor;
    %load/vec4 v0x1ec4dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1ec5290_0;
    %load/vec4 v0x1ec5290_0;
    %load/vec4 v0x1ec51c0_0;
    %xor;
    %load/vec4 v0x1ec5290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1ec5c60_0;
    %load/vec4 v0x1ec5c60_0;
    %load/vec4 v0x1ec5b90_0;
    %xor;
    %load/vec4 v0x1ec5c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1ec5980_0;
    %load/vec4 v0x1ec5980_0;
    %load/vec4 v0x1ec58b0_0;
    %xor;
    %load/vec4 v0x1ec5980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1ec5e00_0;
    %load/vec4 v0x1ec5e00_0;
    %load/vec4 v0x1ec5d30_0;
    %xor;
    %load/vec4 v0x1ec5e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1ec5f70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ec5f70_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/review2015_fsmonehot/iter0/response17/top_module.sv";
