Fitter report for fp2int
Thu Nov 08 17:24:09 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Other Routing Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Thu Nov 08 17:24:09 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; fp2int                                          ;
; Top-level Entity Name              ; fp2int                                          ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5AF256A7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 230 / 4,608 ( 5 % )                             ;
;     Total combinational functions  ; 189 / 4,608 ( 4 % )                             ;
;     Dedicated logic registers      ; 183 / 4,608 ( 4 % )                             ;
; Total registers                    ; 183                                             ;
; Total pins                         ; 48 / 158 ( 30 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C5AF256A7                   ;                                ;
; Minimum Core Junction Temperature                                          ; -40                            ;                                ;
; Maximum Core Junction Temperature                                          ; 125                            ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 426 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 426 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 423     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/output_files/fp2int.pin.


+-------------------------------------------------------------------+
; Fitter Resource Usage Summary                                     ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Total logic elements                        ; 230 / 4,608 ( 5 % ) ;
;     -- Combinational with no register       ; 47                  ;
;     -- Register only                        ; 41                  ;
;     -- Combinational with a register        ; 142                 ;
;                                             ;                     ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 63                  ;
;     -- 3 input functions                    ; 87                  ;
;     -- <=2 input functions                  ; 39                  ;
;     -- Register only                        ; 41                  ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 176                 ;
;     -- arithmetic mode                      ; 13                  ;
;                                             ;                     ;
; Total registers*                            ; 183 / 5,058 ( 4 % ) ;
;     -- Dedicated logic registers            ; 183 / 4,608 ( 4 % ) ;
;     -- I/O registers                        ; 0 / 450 ( 0 % )     ;
;                                             ;                     ;
; Total LABs:  partially or completely used   ; 15 / 288 ( 5 % )    ;
; Virtual pins                                ; 0                   ;
; I/O pins                                    ; 48 / 158 ( 30 % )   ;
;     -- Clock pins                           ; 3 / 4 ( 75 % )      ;
;                                             ;                     ;
; Global signals                              ; 2                   ;
; M4Ks                                        ; 0 / 26 ( 0 % )      ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % ) ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )       ;
; Global clocks                               ; 2 / 8 ( 25 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )       ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )       ;
; CRC blocks                                  ; 0 / 1 ( 0 % )       ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%        ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 1%        ;
; Maximum fan-out                             ; 183                 ;
; Highest non-global fan-out                  ; 183                 ;
; Total fan-out                               ; 1435                ;
; Average fan-out                             ; 3.16                ;
+---------------------------------------------+---------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 230 / 4608 ( 5 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 47                 ; 0                              ;
;     -- Register only                        ; 41                 ; 0                              ;
;     -- Combinational with a register        ; 142                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 63                 ; 0                              ;
;     -- 3 input functions                    ; 87                 ; 0                              ;
;     -- <=2 input functions                  ; 39                 ; 0                              ;
;     -- Register only                        ; 41                 ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 176                ; 0                              ;
;     -- arithmetic mode                      ; 13                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 183                ; 0                              ;
;     -- Dedicated logic registers            ; 183 / 4608 ( 4 % ) ; 0 / 4608 ( 0 % )               ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 15 / 288 ( 5 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 48                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )     ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 0                  ; 0                              ;
; Total RAM block bits                        ; 0                  ; 0                              ;
; Clock control block                         ; 2 / 10 ( 20 % )    ; 0 / 10 ( 0 % )                 ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 0                  ; 0                              ;
;     -- Registered Input Connections         ; 0                  ; 0                              ;
;     -- Output Connections                   ; 0                  ; 0                              ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 1435               ; 0                              ;
;     -- Registered Connections               ; 525                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 35                 ; 0                              ;
;     -- Output Ports                         ; 13                 ; 0                              ;
;     -- Bidir Ports                          ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk         ; H2    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[0]  ; E2    ; 1        ; 0            ; 11           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[10] ; A7    ; 2        ; 12           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[11] ; F7    ; 2        ; 9            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[12] ; G6    ; 2        ; 7            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[13] ; H16   ; 3        ; 28           ; 7            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[14] ; F8    ; 2        ; 9            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[15] ; J15   ; 3        ; 28           ; 7            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[16] ; J16   ; 3        ; 28           ; 7            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[17] ; N10   ; 4        ; 14           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[18] ; F10   ; 2        ; 17           ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[19] ; A9    ; 2        ; 14           ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[1]  ; B6    ; 2        ; 7            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[20] ; T11   ; 4        ; 14           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[21] ; R11   ; 4        ; 14           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[22] ; D10   ; 2        ; 14           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[23] ; B13   ; 2        ; 24           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[24] ; D11   ; 2        ; 14           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[25] ; B9    ; 2        ; 14           ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[26] ; C13   ; 2        ; 26           ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[27] ; B12   ; 2        ; 21           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[28] ; A12   ; 2        ; 21           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[29] ; G10   ; 2        ; 19           ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[2]  ; D8    ; 2        ; 9            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[30] ; C12   ; 2        ; 24           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[31] ; H15   ; 3        ; 28           ; 7            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[3]  ; B7    ; 2        ; 12           ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[4]  ; A8    ; 2        ; 12           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[5]  ; G7    ; 2        ; 7            ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[6]  ; A6    ; 2        ; 7            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[7]  ; R9    ; 4        ; 12           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[8]  ; C4    ; 2        ; 5            ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; data_in[9]  ; B10   ; 2        ; 17           ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; en          ; C11   ; 2        ; 19           ; 14           ; 0           ; 183                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rst         ; H1    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; data_out[0] ; H11   ; 3        ; 28           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[1] ; A13   ; 2        ; 24           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[2] ; G11   ; 2        ; 19           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[3] ; B11   ; 2        ; 24           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[4] ; J11   ; 3        ; 28           ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[5] ; A11   ; 2        ; 21           ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[6] ; G15   ; 3        ; 28           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[7] ; F16   ; 3        ; 28           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; data_out[8] ; G13   ; 3        ; 28           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; nan         ; F9    ; 2        ; 17           ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; neg         ; D16   ; 3        ; 28           ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; ovf         ; A10   ; 2        ; 17           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; udf         ; G12   ; 3        ; 28           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 35 ( 14 % )  ; 3.3V          ; --           ;
; 2        ; 30 / 43 ( 70 % ) ; 3.3V          ; --           ;
; 3        ; 12 / 39 ( 31 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 41 ( 10 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 155        ; 2        ; data_in[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 149        ; 2        ; data_in[10]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 148        ; 2        ; data_in[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 146        ; 2        ; data_in[19]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 141        ; 2        ; ovf                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 136        ; 2        ; data_out[5]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 135        ; 2        ; data_in[28]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 132        ; 2        ; data_out[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 162        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 154        ; 2        ; data_in[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 150        ; 2        ; data_in[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 147        ; 2        ; data_in[25]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 140        ; 2        ; data_in[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 133        ; 2        ; data_out[3]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 134        ; 2        ; data_in[27]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 131        ; 2        ; data_in[23]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 161        ; 2        ; data_in[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 160        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 159        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 137        ; 2        ; en                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 130        ; 2        ; data_in[30]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 129        ; 2        ; data_in[26]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 9          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 158        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 153        ; 2        ; data_in[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 145        ; 2        ; data_in[22]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 144        ; 2        ; data_in[24]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 124        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D14      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D15      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 121        ; 3        ; neg                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 12         ; 1        ; data_in[0]                               ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E16      ; 122        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 151        ; 2        ; data_in[11]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 152        ; 2        ; data_in[14]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 143        ; 2        ; nan                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 142        ; 2        ; data_in[18]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F15      ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 114        ; 3        ; data_out[7]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 156        ; 2        ; data_in[12]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G7       ; 157        ; 2        ; data_in[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ; 138        ; 2        ; data_in[29]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 139        ; 2        ; data_out[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 117        ; 3        ; udf                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G13      ; 118        ; 3        ; data_out[8]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 112        ; 3        ; data_out[6]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 21         ; 1        ; rst                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 20         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ; 116        ; 3        ; data_out[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H12      ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H13      ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 107        ; 3        ; data_in[31]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 108        ; 3        ; data_in[13]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 115        ; 3        ; data_out[4]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J12      ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 106        ; 3        ; data_in[15]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 105        ; 3        ; data_in[16]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ; 71         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 70         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K12      ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 104        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 30         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 31         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 37         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 66         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 67         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 77         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L13      ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 96         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L15      ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 29         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 33         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 34         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M13      ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 95         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M15      ; 93         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 94         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 35         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 36         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ; 61         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ; 62         ; 4        ; data_in[17]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; N11      ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N12      ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N13      ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 91         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 92         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 38         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 39         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 65         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P12      ; 73         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P13      ; 74         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P14      ; 88         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 89         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 90         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R7       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 60         ; 4        ; data_in[7]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 68         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 64         ; 4        ; data_in[21]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 51         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 69         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 63         ; 4        ; data_in[20]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 78         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                          ; Library Name ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fp2int                                                                     ; 230 (0)     ; 183 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 48   ; 0            ; 47 (0)       ; 41 (0)            ; 142 (0)          ; |fp2int                                                                                                                                                      ; work         ;
;    |alt_fp2int:alt_fp2int_inst|                                             ; 230 (0)     ; 183 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (0)       ; 41 (0)            ; 142 (0)          ; |fp2int|alt_fp2int:alt_fp2int_inst                                                                                                                           ; work         ;
;       |alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component| ; 230 (137)   ; 183 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (18)      ; 41 (40)           ; 142 (50)         ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component                                                       ; work         ;
;          |alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|                  ; 105 (105)   ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 86 (86)          ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6       ; work         ;
;          |lpm_add_sub:add_sub7|                                             ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7                                  ; work         ;
;             |add_sub_3cj:auto_generated|                                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated       ; work         ;
;          |lpm_add_sub:add_sub8|                                             ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub8                                  ; work         ;
;             |add_sub_vbj:auto_generated|                                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub8|add_sub_vbj:auto_generated       ; work         ;
;          |lpm_add_sub:add_sub9|                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub9                                  ; work         ;
;             |add_sub_4ti:auto_generated|                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub9|add_sub_4ti:auto_generated       ; work         ;
;          |lpm_compare:cmpr1|                                                ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr1                                     ; work         ;
;             |cmpr_28i:auto_generated|                                       ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr1|cmpr_28i:auto_generated             ; work         ;
;          |lpm_compare:cmpr2|                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr2                                     ; work         ;
;             |cmpr_oth:auto_generated|                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr2|cmpr_oth:auto_generated             ; work         ;
;          |lpm_compare:cmpr3|                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr3                                     ; work         ;
;             |cmpr_vth:auto_generated|                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr3|cmpr_vth:auto_generated             ; work         ;
;          |lpm_compare:max_shift_compare|                                    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:max_shift_compare                         ; work         ;
;             |cmpr_nth:auto_generated|                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |fp2int|alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:max_shift_compare|cmpr_nth:auto_generated ; work         ;
+-----------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; ovf         ; Output   ; --            ; --            ; --                    ; --  ;
; udf         ; Output   ; --            ; --            ; --                    ; --  ;
; nan         ; Output   ; --            ; --            ; --                    ; --  ;
; neg         ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[0] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[1] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[2] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[3] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[4] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[5] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[6] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[7] ; Output   ; --            ; --            ; --                    ; --  ;
; data_out[8] ; Output   ; --            ; --            ; --                    ; --  ;
; clk         ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; rst         ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; en          ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[30] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[23] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[25] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[24] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[29] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[28] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[27] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[26] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[22] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[21] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[20] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[19] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[18] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[17] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[16] ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; data_in[15] ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; data_in[31] ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; data_in[13] ; Input    ; (0) 163 ps    ; (0) 163 ps    ; --                    ; --  ;
; data_in[14] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[11] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[12] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[9]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[10] ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[7]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[8]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[5]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[6]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[3]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[4]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[1]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[2]  ; Input    ; (6) 2395 ps   ; (6) 2395 ps   ; --                    ; --  ;
; data_in[0]  ; Input    ; (6) 2403 ps   ; (6) 2403 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                                                                                    ;                   ;         ;
; rst                                                                                                                                                                    ;                   ;         ;
; en                                                                                                                                                                     ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg4                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg4                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[8]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[7]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[6]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[5]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[4]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[3]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[2]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[1]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[0]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg4                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|max_shift_exceeder_reg                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|nan_reg                                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|overflow_reg                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|underflow_reg                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[15] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[4]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[1]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[2]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[3]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[4]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[22] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[23] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[21] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[20] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[19] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[18] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[17] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[16] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[24] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[27] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[29] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[30] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[6]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[22] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[14] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[23] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[15] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[5]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[21] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[12] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[11] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[10] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[17] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[9]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[8]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[24] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg4                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg4                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lowest_int_sel_reg                                               ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg4                                                  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[0]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[1]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[2]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[3]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[4]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[5]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[6]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[7]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg3                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg3                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or_reg3                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg3                                                  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[13] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[12] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[9]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[8]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[7]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[6]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[5]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[2]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[1]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[0]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|max_shift_reg                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg3                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg3                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg3                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg3                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg3                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg2                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg2                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or_reg2                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg2                                                  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sel_pipec3r1d    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[2]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[1]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[29] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[28] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[27] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[25] ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg2                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg2                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg2                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg2                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg2                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg1                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg1                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or1_reg1                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg1                                                  ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[21]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[22]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[0]                                              ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[19]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[20]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[17]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[18]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[15]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[16]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[13]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[14]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[11]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[12]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[9]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[10]                                           ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[7]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[8]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[5]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[6]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[3]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[4]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[1]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[2]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[0]                                            ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg1                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg1                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or1_reg1                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or2_reg1                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg1                                                      ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg1                                          ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[30]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[23]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[25]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[24]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[29]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[28]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[27]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[26]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[22]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[21]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[20]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[19]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[18]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[17]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[16]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[15]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[31]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[13]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[14]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[11]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[12]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[9]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[10]                                                    ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[7]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[8]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[5]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[6]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[3]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[4]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[1]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[2]                                                     ; 0                 ; 6       ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[0]                                                     ; 0                 ; 6       ;
; data_in[30]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[30]                                                    ; 0                 ; 6       ;
; data_in[23]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[23]                                                    ; 0                 ; 6       ;
; data_in[25]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[25]~feeder                                             ; 0                 ; 6       ;
; data_in[24]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[24]~feeder                                             ; 0                 ; 6       ;
; data_in[29]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[29]~feeder                                             ; 0                 ; 6       ;
; data_in[28]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[28]                                                    ; 0                 ; 6       ;
; data_in[27]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[27]                                                    ; 0                 ; 6       ;
; data_in[26]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[26]                                                    ; 1                 ; 6       ;
; data_in[22]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[22]~feeder                                             ; 0                 ; 6       ;
; data_in[21]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[21]~feeder                                             ; 1                 ; 6       ;
; data_in[20]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[20]                                                    ; 0                 ; 6       ;
; data_in[19]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[19]                                                    ; 0                 ; 6       ;
; data_in[18]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[18]~feeder                                             ; 0                 ; 6       ;
; data_in[17]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[17]                                                    ; 1                 ; 6       ;
; data_in[16]                                                                                                                                                            ;                   ;         ;
; data_in[15]                                                                                                                                                            ;                   ;         ;
; data_in[31]                                                                                                                                                            ;                   ;         ;
; data_in[13]                                                                                                                                                            ;                   ;         ;
; data_in[14]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[14]                                                    ; 0                 ; 6       ;
; data_in[11]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[11]~feeder                                             ; 0                 ; 6       ;
; data_in[12]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[12]~feeder                                             ; 0                 ; 6       ;
; data_in[9]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[9]                                                     ; 1                 ; 6       ;
; data_in[10]                                                                                                                                                            ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[10]                                                    ; 0                 ; 6       ;
; data_in[7]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[7]~feeder                                              ; 0                 ; 6       ;
; data_in[8]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[8]~feeder                                              ; 0                 ; 6       ;
; data_in[5]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[5]~feeder                                              ; 0                 ; 6       ;
; data_in[6]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[6]~feeder                                              ; 0                 ; 6       ;
; data_in[3]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[3]                                                     ; 0                 ; 6       ;
; data_in[4]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[4]~feeder                                              ; 0                 ; 6       ;
; data_in[1]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[1]                                                     ; 0                 ; 6       ;
; data_in[2]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[2]                                                     ; 0                 ; 6       ;
; data_in[0]                                                                                                                                                             ;                   ;         ;
;      - alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[0]~feeder                                              ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                         ; Location        ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d ; LCFF_X15_Y11_N1 ; 31      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[2]                                           ; LCFF_X15_Y11_N7 ; 32      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                          ; PIN_H2          ; 183     ; Clock                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; en                                                                                                                                                           ; PIN_C11         ; 183     ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; rst                                                                                                                                                          ; PIN_H1          ; 183     ; Async. clear            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_H2   ; 183     ; Global Clock         ; GCLK2            ; --                        ;
; rst  ; PIN_H1   ; 183     ; Global Clock         ; GCLK1            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; en                                                                                                                                                                                                             ; 183     ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sel_pipec3r1d                                                   ; 46      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[1]                                                                                             ; 33      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[0]                                                                                             ; 32      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[2]                                                                                             ; 32      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sel_pipec4r1d                                                   ; 31      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg4                                                                                                 ; 16      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_exceeders~0                                                                                        ; 11      ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~7                                                                                                       ; 8       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lowest_integer_selector                                                                                         ; 8       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_exceed_limit_exceeders277w278w[0]~0                                                              ; 8       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[26]                                                                                                   ; 5       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[27]                                                                                                   ; 5       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[23]                                                                                                   ; 5       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[0]                                                                                           ; 5       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[0]                                                                                          ; 5       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[24]                                                                                                   ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[25]                                                                                                   ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[30]                                                                                                   ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[0]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[1]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[2]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[3]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub8|add_sub_vbj:auto_generated|op_1~1                                                          ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[1]                                                                                          ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[5]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[6]                                                 ; 4       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_and_range38w44w[0]~1                                                                            ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr1|cmpr_28i:auto_generated|aeb_int~0                                                             ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[3]~12                  ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[1]                                                                                           ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[22]                                                                                          ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg3                                                                                                     ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~6                                                                                                       ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~4                                                                                                       ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg3                                                                                                 ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[4]                                                                                          ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[3]                                                                                          ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[2]                                                                                          ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|nan_input_w                                                                                                     ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lower_limit_selector~0                                                                                          ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg4                                                                                                     ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]                                                 ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[8]                                                 ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[9]                                                 ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[10]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[11]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[12]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[14]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[23]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[22]                                                ; 3       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_or_range36w42w[0]~0                                                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[0]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[2]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[1]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[4]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[3]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[6]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[5]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[8]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[7]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[10]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[9]                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[12]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[11]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[14]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[13]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_man_or2_range102w[0]~1                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[15]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[16]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[17]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[18]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_man_or2_range102w[0]~0                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[19]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[20]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[21]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[22]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[28]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[29]                                                                                                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_and_range38w44w[0]~0                                                                            ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[17]~20                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[19]~19                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[21]~18                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[23]                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[15]~17                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range324w[3]~1                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[7]~16                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[9]~15                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[11]~14                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[13]~13                 ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[1]~0  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[5]~11                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range324w[2]~0                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[2]~10                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[2]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[4]~9                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[4]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[3]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[6]~8                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[6]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[5]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[8]~7                   ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[8]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[7]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[10]~6                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[10]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[9]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[12]~5                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[12]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[11]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[14]~4                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[14]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[13]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[16]~3                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[16]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[15]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[18]~2                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[18]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[17]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[20]~1                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[20]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[19]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range304w[22]~0                  ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|mantissa_input_reg[21]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg3                                                                                         ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg3                                                                                         ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub9|add_sub_4ti:auto_generated|op_1~0                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[6]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[5]                                                                                          ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg4                                                                                                     ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg4                                                                                                    ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[8]                                                                                           ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[24]~20                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]~18                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]~10                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[17]~16                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[21]~7                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]~12                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[23]~4                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[15]~5                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[7]~3                                               ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[11]~13                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[8]~19                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[12]~11                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[4]~9                                               ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[9]~17                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[13]~8                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[5]~6                                               ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[4]                                                                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[6]~0                                               ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[3]                                                                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[10]~15                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[14]~2                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]~14                                             ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[22]~1                                              ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[16]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[17]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[18]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[19]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[20]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[21]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[15]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[22]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[24]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[27]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[29]                                                ; 2       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[30]                                                ; 2       ;
; data_in[0]                                                                                                                                                                                                     ; 1       ;
; data_in[2]                                                                                                                                                                                                     ; 1       ;
; data_in[1]                                                                                                                                                                                                     ; 1       ;
; data_in[4]                                                                                                                                                                                                     ; 1       ;
; data_in[3]                                                                                                                                                                                                     ; 1       ;
; data_in[6]                                                                                                                                                                                                     ; 1       ;
; data_in[5]                                                                                                                                                                                                     ; 1       ;
; data_in[8]                                                                                                                                                                                                     ; 1       ;
; data_in[7]                                                                                                                                                                                                     ; 1       ;
; data_in[10]                                                                                                                                                                                                    ; 1       ;
; data_in[9]                                                                                                                                                                                                     ; 1       ;
; data_in[12]                                                                                                                                                                                                    ; 1       ;
; data_in[11]                                                                                                                                                                                                    ; 1       ;
; data_in[14]                                                                                                                                                                                                    ; 1       ;
; data_in[13]                                                                                                                                                                                                    ; 1       ;
; data_in[31]                                                                                                                                                                                                    ; 1       ;
; data_in[15]                                                                                                                                                                                                    ; 1       ;
; data_in[16]                                                                                                                                                                                                    ; 1       ;
; data_in[17]                                                                                                                                                                                                    ; 1       ;
; data_in[18]                                                                                                                                                                                                    ; 1       ;
; data_in[19]                                                                                                                                                                                                    ; 1       ;
; data_in[20]                                                                                                                                                                                                    ; 1       ;
; data_in[21]                                                                                                                                                                                                    ; 1       ;
; data_in[22]                                                                                                                                                                                                    ; 1       ;
; data_in[26]                                                                                                                                                                                                    ; 1       ;
; data_in[27]                                                                                                                                                                                                    ; 1       ;
; data_in[28]                                                                                                                                                                                                    ; 1       ;
; data_in[29]                                                                                                                                                                                                    ; 1       ;
; data_in[24]                                                                                                                                                                                                    ; 1       ;
; data_in[25]                                                                                                                                                                                                    ; 1       ;
; data_in[23]                                                                                                                                                                                                    ; 1       ;
; data_in[30]                                                                                                                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[0]~12                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded[0]                                                                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr2|cmpr_oth:auto_generated|aneb_result_wire[0]                                                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_or_range36w42w[0]                                                                               ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or2_range111w115w[0]                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or2_range111w115w[0]~0                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or1_range74w78w[0]~3                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or1_range74w78w[0]~2                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or1_range74w78w[0]~1                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_man_or1_range74w78w[0]~0                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_and_range38w44w[0]                                                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr3|cmpr_vth:auto_generated|op_1~0                                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_exp_and_range38w44w[0]~2                                                                            ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|dataa_reg[31]                                                                                                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_man_or2_range102w[0]                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr1|cmpr_28i:auto_generated|op_1~0                                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:cmpr1|cmpr_28i:auto_generated|aeb_int~1                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg1                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg1                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_w                                                                                                        ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or2_reg1                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or1_reg1                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg1                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg1                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w345w[25]~1                               ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w345w[26]~0                               ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[27]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[28]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[29]~1 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w342w343w[30]~0 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range324w[3]~2                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[0]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[1]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[2]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range329w334w335w[3]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range307w312w313w[0]~1  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg1                                                                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or1_reg1                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg1                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg1                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit1_reg2                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg2                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|man_or_reg2                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg2                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg2                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[8]~6                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[9]~5                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[25]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[10]~4                  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[26]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[11]~3                  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[27]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[12]~2                  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[28]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[13]~1                  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[29]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_sbit_w_range368w[14]~0                  ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[30]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_compare:max_shift_compare|cmpr_nth:auto_generated|op_1~0                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[0]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[1]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[2]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[3]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[4]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[5]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[7]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w367w[15]~0                               ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[0]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[1]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[2]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[3]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[4]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[5]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[6]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[7]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[8]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[9]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[10]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[11]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[12]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[13]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range371w375w376w[14]   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range352w356w357w[6]    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|sign_input_reg2                                                                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or_reg2                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg2                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg2                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[7]~6                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[6]~5                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[5]~4                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[4]~3                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[3]~2                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[2]~1                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|wire_w_lg_w_lg_lowest_integer_selector212w213w[1]~0                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_or_reg3                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exp_and_reg3                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|more_than_max_shift_w                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|more_than_max_shift_w~0                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|max_shift_reg                                                                                                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|upper_limit_w~1                                                                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|upper_limit_w~0                                                                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~5                                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~3                                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[0]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[1]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[2]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~2                                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[3]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[4]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[5]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[6]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~1                                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[7]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[8]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[9]                                                 ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[10]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|add_1_w~0                                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[11]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[12]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[13]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[14]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|int_or_reg3                                                                                                     ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg3                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|equal_upper_limit_reg3                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[7]~15                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[7]~14                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[7]~13                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_rounded_reg[7]                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[6]~12                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[6]~11                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[5]~10                                                                                      ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[5]~9                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[4]                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[4]~8                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[3]~7                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[3]~6                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub8|add_sub_vbj:auto_generated|op_1~0                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[2]~5                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[2]~4                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[1]~3                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[1]~2                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[0]                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[8]~1                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_limit_integer[8]~0                                                                                       ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lowest_int_sel_reg                                                                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|below_lower_limit2_reg4                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|max_shift_exceeder_reg                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|exceed_upper_limit_reg4                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[7]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[6]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[5]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[4]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[3]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[2]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[1]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|integer_result_reg[0]                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|nan_reg                                                                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|underflow_reg                                                                                                   ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|overflow_reg                                                                                                    ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[4]~10                                                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[3]~9                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[3]~8                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[2]~7                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[2]~6                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[1]~5                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|power2_value_reg[1]~4                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[4]~8                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]~7                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]~6                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]~5                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]~3                                                                                           ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[24]~8                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[24]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[25]~9                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[26]~10                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[27]~11                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[28]~12                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[29]~13                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[30]~14                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[4]                                                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|added_power2_reg[3]                                                                                             ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[16]~7                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[17]~6                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[18]~5                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[19]~4                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[20]~3                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[21]~2                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[23]~1                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper1d[23]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[22]~0                                              ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~14                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~13                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~12                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~11                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~10                                                         ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~9                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~8                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~7                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~6                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~5                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~4                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~3                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~2                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~1                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|lpm_add_sub:add_sub7|add_sub_3cj:auto_generated|op_1~0                                                          ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[16]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[17]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[18]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[19]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[20]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[21]                                                ; 1       ;
; alt_fp2int:alt_fp2int_inst|alt_fp2int_altfp_convert_04q:alt_fp2int_altfp_convert_04q_component|alt_fp2int_altbarrel_shift_arf:altbarrel_shift6|sbit_piper2d[15]                                                ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Other Routing Usage Summary                         ;
+-----------------------------+-----------------------+
; Other Routing Resource Type ; Usage                 ;
+-----------------------------+-----------------------+
; Block interconnects         ; 273 / 15,666 ( 2 % )  ;
; C16 interconnects           ; 4 / 812 ( < 1 % )     ;
; C4 interconnects            ; 122 / 11,424 ( 1 % )  ;
; Direct links                ; 56 / 15,666 ( < 1 % ) ;
; Global clocks               ; 2 / 8 ( 25 % )        ;
; Local interconnects         ; 135 / 4,608 ( 3 % )   ;
; R24 interconnects           ; 5 / 652 ( < 1 % )     ;
; R4 interconnects            ; 153 / 13,328 ( 1 % )  ;
+-----------------------------+-----------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 15.33) ; Number of LABs  (Total = 15) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 3                            ;
; 16                                          ; 11                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 3.20) ; Number of LABs  (Total = 15) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 15                           ;
; 1 Clock                            ; 15                           ;
; 1 Clock enable                     ; 15                           ;
; 1 Sync. load                       ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 26.60) ; Number of LABs  (Total = 15) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 2                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 3                            ;
; 30                                           ; 1                            ;
; 31                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.47) ; Number of LABs  (Total = 15) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 0                            ;
; 3                                               ; 0                            ;
; 4                                               ; 0                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 1                            ;
; 10                                              ; 1                            ;
; 11                                              ; 3                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 16.13) ; Number of LABs  (Total = 15) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 4                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C5AF256A7 for design "fp2int"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C8AF256A7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C3
    Info (169125): Pin ~nCSO~ is reserved at location F4
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location N14
Critical Warning (169085): No exact pin location assignment(s) for 48 pins of 48 total pins
    Info (169086): Pin ovf not assigned to an exact location on the device
    Info (169086): Pin udf not assigned to an exact location on the device
    Info (169086): Pin nan not assigned to an exact location on the device
    Info (169086): Pin neg not assigned to an exact location on the device
    Info (169086): Pin data_out[0] not assigned to an exact location on the device
    Info (169086): Pin data_out[1] not assigned to an exact location on the device
    Info (169086): Pin data_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_out[3] not assigned to an exact location on the device
    Info (169086): Pin data_out[4] not assigned to an exact location on the device
    Info (169086): Pin data_out[5] not assigned to an exact location on the device
    Info (169086): Pin data_out[6] not assigned to an exact location on the device
    Info (169086): Pin data_out[7] not assigned to an exact location on the device
    Info (169086): Pin data_out[8] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin en not assigned to an exact location on the device
    Info (169086): Pin data_in[30] not assigned to an exact location on the device
    Info (169086): Pin data_in[23] not assigned to an exact location on the device
    Info (169086): Pin data_in[25] not assigned to an exact location on the device
    Info (169086): Pin data_in[24] not assigned to an exact location on the device
    Info (169086): Pin data_in[29] not assigned to an exact location on the device
    Info (169086): Pin data_in[28] not assigned to an exact location on the device
    Info (169086): Pin data_in[27] not assigned to an exact location on the device
    Info (169086): Pin data_in[26] not assigned to an exact location on the device
    Info (169086): Pin data_in[22] not assigned to an exact location on the device
    Info (169086): Pin data_in[21] not assigned to an exact location on the device
    Info (169086): Pin data_in[20] not assigned to an exact location on the device
    Info (169086): Pin data_in[19] not assigned to an exact location on the device
    Info (169086): Pin data_in[18] not assigned to an exact location on the device
    Info (169086): Pin data_in[17] not assigned to an exact location on the device
    Info (169086): Pin data_in[16] not assigned to an exact location on the device
    Info (169086): Pin data_in[15] not assigned to an exact location on the device
    Info (169086): Pin data_in[31] not assigned to an exact location on the device
    Info (169086): Pin data_in[13] not assigned to an exact location on the device
    Info (169086): Pin data_in[14] not assigned to an exact location on the device
    Info (169086): Pin data_in[11] not assigned to an exact location on the device
    Info (169086): Pin data_in[12] not assigned to an exact location on the device
    Info (169086): Pin data_in[9] not assigned to an exact location on the device
    Info (169086): Pin data_in[10] not assigned to an exact location on the device
    Info (169086): Pin data_in[7] not assigned to an exact location on the device
    Info (169086): Pin data_in[8] not assigned to an exact location on the device
    Info (169086): Pin data_in[5] not assigned to an exact location on the device
    Info (169086): Pin data_in[6] not assigned to an exact location on the device
    Info (169086): Pin data_in[3] not assigned to an exact location on the device
    Info (169086): Pin data_in[4] not assigned to an exact location on the device
    Info (169086): Pin data_in[1] not assigned to an exact location on the device
    Info (169086): Pin data_in[2] not assigned to an exact location on the device
    Info (169086): Pin data_in[0] not assigned to an exact location on the device
Info (332104): Reading SDC File: 'fp2int.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       clk_50
Info (176353): Automatically promoted node clk (placed in PIN H2 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node rst (placed in PIN H1 (CLK1, LVDSCLK0n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 33 input, 13 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.16 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 13 output pins without output pin load capacitance assignment
    Info (306007): Pin "ovf" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "udf" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "nan" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "neg" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "data_out[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/output_files/fp2int.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Thu Nov 08 17:24:09 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/VictorSantos/Documents/FPGA/projeto/projeto/common/fp2int/output_files/fp2int.fit.smsg.


